Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 12:05:48 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.117        0.000                      0                 1155        0.097        0.000                      0                 1155        4.020        0.000                       0                   456  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.117        0.000                      0                 1155        0.097        0.000                      0                 1155        4.020        0.000                       0                   456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 2.179ns (23.452%)  route 7.112ns (76.547%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=102, routed)         1.390     6.995    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.119 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.427     7.546    sm/ram_reg_i_180_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.670 r  sm/ram_reg_i_161/O
                         net (fo=1, routed)           0.667     8.337    sm/ram_reg_i_161_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.461 f  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.423     8.884    sm/ram_reg_i_127_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  sm/ram_reg_i_62/O
                         net (fo=18, routed)          0.786     9.795    L_reg/M_sm_ra1[2]
    SLICE_X47Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.919 r  L_reg/ram_reg_i_41/O
                         net (fo=26, routed)          0.904    10.823    sm/ram_reg_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.947 r  sm/out_sig0_carry_i_11/O
                         net (fo=2, routed)           0.000    10.947    alum/S[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.174 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           0.521    11.694    sm/ram_reg_5[1]
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.303    11.997 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.698    12.695    sm/ram_reg_i_89_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.117    12.812 r  sm/ram_reg_i_42/O
                         net (fo=3, routed)           0.486    13.298    sm/ram_reg_i_89_0
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.332    13.630 r  sm/ram_reg_i_12/O
                         net (fo=1, routed)           0.810    14.441    brams/bram2/ram_reg_0[1]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.558    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 2.913ns (31.648%)  route 6.291ns (68.352%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          1.126     6.793    sm/M_brams_ro
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.917 f  sm/i__carry_i_51/O
                         net (fo=1, routed)           0.263     7.180    sm/i__carry_i_51_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.304 f  sm/i__carry_i_49/O
                         net (fo=1, routed)           0.348     7.652    sm/i__carry_i_49_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.776 r  sm/i__carry_i_42/O
                         net (fo=1, routed)           0.162     7.938    sm/i__carry_i_42_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.062 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.639     8.701    sm/i__carry_i_25_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.825 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.736     9.561    sm/M_sm_bsel[0]
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.685 r  sm/i__carry_i_10__1/O
                         net (fo=20, routed)          0.939    10.624    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.154    10.778 r  L_reg/out_sig0_carry__1_i_9/O
                         net (fo=2, routed)           0.503    11.282    alum/ram_reg_i_28_0[3]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    12.010 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.010    alum/out_sig0_carry__1_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.232 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.293    12.524    alum/p_1_in
    SLICE_X43Y45         LUT3 (Prop_lut3_I2_O)        0.299    12.823 f  alum/ram_reg_i_54/O
                         net (fo=1, routed)           0.295    13.118    sm/ram_reg_8
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.242 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.319    13.561    display/ram_reg
    SLICE_X47Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.685 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.668    14.354    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.558    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 2.726ns (28.270%)  route 6.917ns (71.730%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=102, routed)         1.390     6.995    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.119 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.427     7.546    sm/ram_reg_i_180_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.670 r  sm/ram_reg_i_161/O
                         net (fo=1, routed)           0.667     8.337    sm/ram_reg_i_161_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.461 f  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.423     8.884    sm/ram_reg_i_127_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  sm/ram_reg_i_62/O
                         net (fo=18, routed)          0.937     9.946    L_reg/M_sm_ra1[2]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    10.070 r  L_reg/ram_reg_i_37/O
                         net (fo=16, routed)          0.997    11.066    L_reg/DI[3]
    SLICE_X42Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.190 r  L_reg/D_states_q[5]_i_24/O
                         net (fo=1, routed)           0.000    11.190    L_reg/D_states_q[5]_i_24_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.723 r  L_reg/D_states_q_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.723    L_reg/D_states_q_reg[5]_i_19_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.977 f  L_reg/D_states_q_reg[5]_i_16/CO[0]
                         net (fo=2, routed)           0.649    12.626    sm/CO[0]
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.367    12.993 f  sm/D_states_q[5]_i_6/O
                         net (fo=2, routed)           0.430    13.422    sm/D_states_q[5]_i_6_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.546 f  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.159    13.705    sm/D_states_q[4]_i_7_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.829 r  sm/D_states_q[4]_i_2/O
                         net (fo=3, routed)           0.327    14.156    sm/D_states_q[4]_i_2_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124    14.280 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.512    14.792    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.446    14.851    sm/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)       -0.067    15.008    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 2.266ns (24.684%)  route 6.914ns (75.316%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=102, routed)         1.390     6.995    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.119 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.427     7.546    sm/ram_reg_i_180_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.670 r  sm/ram_reg_i_161/O
                         net (fo=1, routed)           0.667     8.337    sm/ram_reg_i_161_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.461 f  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.423     8.884    sm/ram_reg_i_127_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  sm/ram_reg_i_62/O
                         net (fo=18, routed)          0.937     9.946    L_reg/M_sm_ra1[2]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    10.070 r  L_reg/ram_reg_i_37/O
                         net (fo=16, routed)          0.913    10.982    L_reg/DI[3]
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.124    11.106 r  L_reg/out_sig0_carry_i_9/O
                         net (fo=2, routed)           0.000    11.106    alum/S[3]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.507    alum/out_sig0_carry_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.746 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.798    12.544    sm/ram_reg_5[2]
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.302    12.846 f  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.604    13.450    sm/ram_reg_i_31_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I1_O)        0.124    13.574 r  sm/ram_reg_i_7/O
                         net (fo=1, routed)           0.755    14.329    brams/bram1/ADDRARDADDR[6]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.558    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 2.726ns (28.403%)  route 6.872ns (71.597%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=102, routed)         1.390     6.995    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.119 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.427     7.546    sm/ram_reg_i_180_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.670 r  sm/ram_reg_i_161/O
                         net (fo=1, routed)           0.667     8.337    sm/ram_reg_i_161_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.461 f  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.423     8.884    sm/ram_reg_i_127_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  sm/ram_reg_i_62/O
                         net (fo=18, routed)          0.937     9.946    L_reg/M_sm_ra1[2]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    10.070 r  L_reg/ram_reg_i_37/O
                         net (fo=16, routed)          0.997    11.066    L_reg/DI[3]
    SLICE_X42Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.190 r  L_reg/D_states_q[5]_i_24/O
                         net (fo=1, routed)           0.000    11.190    L_reg/D_states_q[5]_i_24_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.723 r  L_reg/D_states_q_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.723    L_reg/D_states_q_reg[5]_i_19_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.977 f  L_reg/D_states_q_reg[5]_i_16/CO[0]
                         net (fo=2, routed)           0.649    12.626    sm/CO[0]
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.367    12.993 f  sm/D_states_q[5]_i_6/O
                         net (fo=2, routed)           0.430    13.422    sm/D_states_q[5]_i_6_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.546 f  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.159    13.705    sm/D_states_q[4]_i_7_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.829 r  sm/D_states_q[4]_i_2/O
                         net (fo=3, routed)           0.458    14.287    sm/D_states_q[4]_i_2_n_0
    SLICE_X43Y40         LUT5 (Prop_lut5_I0_O)        0.124    14.411 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.336    14.747    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X44Y40         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.446    14.851    sm/clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)       -0.081    15.008    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -14.747    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 2.179ns (23.823%)  route 6.968ns (76.177%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=102, routed)         1.390     6.995    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.119 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.427     7.546    sm/ram_reg_i_180_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.670 r  sm/ram_reg_i_161/O
                         net (fo=1, routed)           0.667     8.337    sm/ram_reg_i_161_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.461 f  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.423     8.884    sm/ram_reg_i_127_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  sm/ram_reg_i_62/O
                         net (fo=18, routed)          0.786     9.795    L_reg/M_sm_ra1[2]
    SLICE_X47Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.919 r  L_reg/ram_reg_i_41/O
                         net (fo=26, routed)          0.904    10.823    sm/ram_reg_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.947 r  sm/out_sig0_carry_i_11/O
                         net (fo=2, routed)           0.000    10.947    alum/S[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.174 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           0.521    11.694    sm/ram_reg_5[1]
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.303    11.997 f  sm/ram_reg_i_89/O
                         net (fo=1, routed)           0.698    12.695    sm/ram_reg_i_89_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.117    12.812 r  sm/ram_reg_i_42/O
                         net (fo=3, routed)           0.481    13.293    display/ram_reg_5
    SLICE_X47Y46         LUT5 (Prop_lut5_I3_O)        0.332    13.625 r  display/ram_reg_i_12__0/O
                         net (fo=1, routed)           0.671    14.296    brams/bram1/ADDRARDADDR[1]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.558    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 2.560ns (28.090%)  route 6.554ns (71.910%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=2 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=102, routed)         1.390     6.995    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.119 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.427     7.546    sm/ram_reg_i_180_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.670 r  sm/ram_reg_i_161/O
                         net (fo=1, routed)           0.667     8.337    sm/ram_reg_i_161_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.461 f  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.423     8.884    sm/ram_reg_i_127_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  sm/ram_reg_i_62/O
                         net (fo=18, routed)          0.825     9.834    L_reg/M_sm_ra1[2]
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.124     9.958 r  L_reg/ram_reg_i_25/O
                         net (fo=11, routed)          0.731    10.688    L_reg/ram_reg_i_20_1[1]
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.152    10.840 r  L_reg/out_sig0_carry__1_i_11/O
                         net (fo=2, routed)           0.170    11.011    alum/ram_reg_i_28_0[1]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.906    11.917 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.600    12.517    L_reg/data0[5]
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.302    12.819 f  L_reg/ram_reg_i_24/O
                         net (fo=3, routed)           0.509    13.328    L_reg/out_sig0_carry__1_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.452 r  L_reg/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.811    14.263    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.558    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 2.913ns (32.075%)  route 6.169ns (67.925%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          1.126     6.793    sm/M_brams_ro
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.917 f  sm/i__carry_i_51/O
                         net (fo=1, routed)           0.263     7.180    sm/i__carry_i_51_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.304 f  sm/i__carry_i_49/O
                         net (fo=1, routed)           0.348     7.652    sm/i__carry_i_49_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.776 r  sm/i__carry_i_42/O
                         net (fo=1, routed)           0.162     7.938    sm/i__carry_i_42_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.062 r  sm/i__carry_i_25/O
                         net (fo=1, routed)           0.639     8.701    sm/i__carry_i_25_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.825 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.736     9.561    sm/M_sm_bsel[0]
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.685 r  sm/i__carry_i_10__1/O
                         net (fo=20, routed)          0.939    10.624    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.154    10.778 r  L_reg/out_sig0_carry__1_i_9/O
                         net (fo=2, routed)           0.503    11.282    alum/ram_reg_i_28_0[3]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    12.010 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.010    alum/out_sig0_carry__1_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.232 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.293    12.524    alum/p_1_in
    SLICE_X43Y45         LUT3 (Prop_lut3_I2_O)        0.299    12.823 f  alum/ram_reg_i_54/O
                         net (fo=1, routed)           0.295    13.118    sm/ram_reg_8
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.242 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.324    13.566    sm/ram_reg_i_19
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.124    13.690 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.541    14.231    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.558    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 2.266ns (24.970%)  route 6.809ns (75.030%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=102, routed)         1.390     6.995    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.119 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.427     7.546    sm/ram_reg_i_180_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.670 r  sm/ram_reg_i_161/O
                         net (fo=1, routed)           0.667     8.337    sm/ram_reg_i_161_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.461 f  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.423     8.884    sm/ram_reg_i_127_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  sm/ram_reg_i_62/O
                         net (fo=18, routed)          0.937     9.946    L_reg/M_sm_ra1[2]
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    10.070 r  L_reg/ram_reg_i_37/O
                         net (fo=16, routed)          0.913    10.982    L_reg/DI[3]
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.124    11.106 r  L_reg/out_sig0_carry_i_9/O
                         net (fo=2, routed)           0.000    11.106    alum/S[3]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.507    alum/out_sig0_carry_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.746 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.798    12.544    sm/ram_reg_5[2]
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.302    12.846 f  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.584    13.431    sm/ram_reg_i_31_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I1_O)        0.124    13.555 r  sm/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.670    14.224    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.558    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 2.394ns (25.144%)  route 7.127ns (74.856%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=102, routed)         1.390     6.995    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.119 f  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.427     7.546    sm/ram_reg_i_180_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.670 r  sm/ram_reg_i_161/O
                         net (fo=1, routed)           0.667     8.337    sm/ram_reg_i_161_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.461 f  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.423     8.884    sm/ram_reg_i_127_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.008 r  sm/ram_reg_i_62/O
                         net (fo=18, routed)          0.786     9.795    L_reg/M_sm_ra1[2]
    SLICE_X47Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.919 r  L_reg/ram_reg_i_41/O
                         net (fo=26, routed)          0.904    10.823    sm/ram_reg_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.947 r  sm/out_sig0_carry_i_11/O
                         net (fo=2, routed)           0.000    10.947    alum/S[1]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.587 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           0.445    12.031    alum/data0[3]
    SLICE_X45Y41         LUT3 (Prop_lut3_I2_O)        0.306    12.337 f  alum/ram_reg_i_84/O
                         net (fo=1, routed)           0.576    12.914    sm/D_registers_q_reg[7][3]
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    13.038 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           0.716    13.754    sm/ram_reg_i_37
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.878 r  sm/D_registers_q[7][3]_i_1/O
                         net (fo=8, routed)           0.792    14.671    L_reg/D[3]
    SLICE_X38Y40         FDRE                                         r  L_reg/D_registers_q_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.443    14.848    L_reg/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  L_reg/D_registers_q_reg[4][3]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)       -0.045    15.027    L_reg/D_registers_q_reg[4][3]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  0.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.567     1.511    forLoop_idx_0_1901190062[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.801    forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.958    forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.011 r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.011    forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_7
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.835     2.025    forLoop_idx_0_1901190062[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.569     1.513    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.803    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.013 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     2.013    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_7
    SLICE_X56Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.835     2.025    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    bseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.567     1.511    forLoop_idx_0_1901190062[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.801    forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.958    forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.024 r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.024    forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_5
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.835     2.025    forLoop_idx_0_1901190062[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1901190062[3].cond_butt_dirs/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.569     1.513    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.803    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.026 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     2.026    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_5
    SLICE_X56Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.835     2.025    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    bseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.566     1.510    forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.707    forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.834     2.024    forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X57Y54         FDRE (Hold_fdre_C_D)         0.075     1.585    forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.593     1.537    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.734    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X65Y53         FDRE (Hold_fdre_C_D)         0.075     1.612    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.563     1.507    forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.704    forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.833     2.023    forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.075     1.582    forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.227ns (46.669%)  route 0.259ns (53.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=18, routed)          0.259     1.893    display/p_0_in[0]
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.099     1.992 r  display/D_bram_addr_q[12]_i_2/O
                         net (fo=1, routed)           0.000     1.992    display/p_0_in__0[12]
    SLICE_X40Y49         FDRE                                         r  display/D_bram_addr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.834     2.024    display/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  display/D_bram_addr_q_reg[12]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.091     1.869    display/D_bram_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.566     1.510    forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.707    forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.834     2.024    forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X57Y54         FDRE (Hold_fdre_C_D)         0.071     1.581    forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.563     1.507    forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.704    forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.833     2.023    forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.071     1.578    forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y43   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y45   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50   fifo_reset_cond/D_stage_q_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50   fifo_reset_cond/D_stage_q_reg[2]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50   fifo_reset_cond/D_stage_q_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50   fifo_reset_cond/D_stage_q_reg[2]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.876ns  (logic 11.277ns (31.432%)  route 24.600ns (68.568%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.117     7.723    L_reg/D_registers_q_reg[4][9]_0[2]
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.152     7.875 r  L_reg/L_1f9f06df_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.880     8.755    L_reg/L_1f9f06df_remainder0__0_carry_i_20_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I1_O)        0.332     9.087 r  L_reg/L_1f9f06df_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.588     9.675    L_reg/L_1f9f06df_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.799 f  L_reg/L_1f9f06df_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.690    10.489    L_reg/L_1f9f06df_remainder0__0_carry_i_21__0_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.613 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.656    11.269    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.150    11.419 r  L_reg/L_1f9f06df_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.837    12.256    L_reg/L_1f9f06df_remainder0__0_carry_i_9_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I3_O)        0.326    12.582 r  L_reg/L_1f9f06df_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.582    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.132 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.132    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.246 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.246    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.468 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.254    14.722    L_reg/L_1f9f06df_remainder0_1[8]
    SLICE_X48Y34         LUT5 (Prop_lut5_I1_O)        0.299    15.021 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.180    16.201    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.152    16.353 f  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           1.221    17.574    L_reg/i__carry__0_i_25_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.332    17.906 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=8, routed)           1.001    18.907    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.148    19.055 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.980    20.035    L_reg/i__carry_i_12__1_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.356    20.391 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.840    21.231    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.348    21.579 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.512    22.091    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    22.215 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    22.215    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.613 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.613    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.947 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    23.901    L_reg/i__carry__0_i_10__3[1]
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.303    24.204 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          0.675    24.879    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  L_reg/i__carry_i_21__2/O
                         net (fo=6, routed)           1.138    26.142    L_reg/i__carry_i_21__2_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.266 r  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.466    26.731    L_reg/i__carry_i_20__2_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124    26.855 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.675    27.531    L_reg/i__carry_i_9__2_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.148    27.679 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.526    28.205    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[2]
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    28.805 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.805    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.044 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.996    30.040    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X53Y35         LUT4 (Prop_lut4_I3_O)        0.301    30.341 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.151    30.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.616 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.572    31.188    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    31.312 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.817    32.129    L_reg/timerseg_OBUF[1]_inst_i_1_3
    SLICE_X51Y34         LUT6 (Prop_lut6_I3_O)        0.124    32.253 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.159    33.413    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I2_O)        0.154    33.567 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.713    37.280    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    41.027 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.027    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.858ns  (logic 11.047ns (30.807%)  route 24.812ns (69.193%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=2 LUT4=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.117     7.723    L_reg/D_registers_q_reg[4][9]_0[2]
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.152     7.875 r  L_reg/L_1f9f06df_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.880     8.755    L_reg/L_1f9f06df_remainder0__0_carry_i_20_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I1_O)        0.332     9.087 r  L_reg/L_1f9f06df_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.588     9.675    L_reg/L_1f9f06df_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.799 f  L_reg/L_1f9f06df_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.690    10.489    L_reg/L_1f9f06df_remainder0__0_carry_i_21__0_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.613 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.656    11.269    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.150    11.419 r  L_reg/L_1f9f06df_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.837    12.256    L_reg/L_1f9f06df_remainder0__0_carry_i_9_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I3_O)        0.326    12.582 r  L_reg/L_1f9f06df_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.582    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.132 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.132    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.246 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.246    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.468 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.254    14.722    L_reg/L_1f9f06df_remainder0_1[8]
    SLICE_X48Y34         LUT5 (Prop_lut5_I1_O)        0.299    15.021 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.180    16.201    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.152    16.353 f  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           1.221    17.574    L_reg/i__carry__0_i_25_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.332    17.906 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=8, routed)           1.001    18.907    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.148    19.055 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.980    20.035    L_reg/i__carry_i_12__1_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.356    20.391 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.840    21.231    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.348    21.579 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.512    22.091    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    22.215 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    22.215    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.613 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.613    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.947 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    23.901    L_reg/i__carry__0_i_10__3[1]
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.303    24.204 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          0.675    24.879    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  L_reg/i__carry_i_21__2/O
                         net (fo=6, routed)           1.138    26.142    L_reg/i__carry_i_21__2_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.266 r  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.466    26.731    L_reg/i__carry_i_20__2_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124    26.855 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.675    27.531    L_reg/i__carry_i_9__2_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.148    27.679 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.526    28.205    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[2]
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    28.805 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.805    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.044 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.996    30.040    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X53Y35         LUT4 (Prop_lut4_I3_O)        0.301    30.341 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.151    30.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.616 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.572    31.188    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    31.312 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.817    32.129    L_reg/timerseg_OBUF[1]_inst_i_1_3
    SLICE_X51Y34         LUT6 (Prop_lut6_I3_O)        0.124    32.253 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.161    33.415    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.124    33.539 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.923    37.462    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    41.009 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.009    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.513ns  (logic 11.026ns (31.047%)  route 24.487ns (68.953%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.117     7.723    L_reg/D_registers_q_reg[4][9]_0[2]
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.152     7.875 r  L_reg/L_1f9f06df_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.880     8.755    L_reg/L_1f9f06df_remainder0__0_carry_i_20_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I1_O)        0.332     9.087 r  L_reg/L_1f9f06df_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.588     9.675    L_reg/L_1f9f06df_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.799 f  L_reg/L_1f9f06df_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.690    10.489    L_reg/L_1f9f06df_remainder0__0_carry_i_21__0_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.613 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.656    11.269    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.150    11.419 r  L_reg/L_1f9f06df_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.837    12.256    L_reg/L_1f9f06df_remainder0__0_carry_i_9_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I3_O)        0.326    12.582 r  L_reg/L_1f9f06df_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.582    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.132 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.132    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.246 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.246    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.468 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.254    14.722    L_reg/L_1f9f06df_remainder0_1[8]
    SLICE_X48Y34         LUT5 (Prop_lut5_I1_O)        0.299    15.021 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.180    16.201    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.152    16.353 f  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           1.221    17.574    L_reg/i__carry__0_i_25_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.332    17.906 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=8, routed)           1.001    18.907    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.148    19.055 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.980    20.035    L_reg/i__carry_i_12__1_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.356    20.391 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.840    21.231    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.348    21.579 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.512    22.091    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    22.215 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    22.215    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.613 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.613    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.947 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    23.901    L_reg/i__carry__0_i_10__3[1]
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.303    24.204 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          0.675    24.879    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  L_reg/i__carry_i_21__2/O
                         net (fo=6, routed)           1.138    26.142    L_reg/i__carry_i_21__2_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.266 r  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.466    26.731    L_reg/i__carry_i_20__2_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124    26.855 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.675    27.531    L_reg/i__carry_i_9__2_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.148    27.679 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.526    28.205    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[2]
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    28.805 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.805    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.044 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.996    30.040    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X53Y35         LUT4 (Prop_lut4_I3_O)        0.301    30.341 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.151    30.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.616 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.977    31.593    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I0_O)        0.124    31.717 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.150    L_reg/timerseg_OBUF[1]_inst_i_1_1
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    32.274 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.126    33.400    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124    33.524 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.613    37.137    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.663 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.663    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.275ns  (logic 11.253ns (31.900%)  route 24.023ns (68.100%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.117     7.723    L_reg/D_registers_q_reg[4][9]_0[2]
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.152     7.875 r  L_reg/L_1f9f06df_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.880     8.755    L_reg/L_1f9f06df_remainder0__0_carry_i_20_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I1_O)        0.332     9.087 r  L_reg/L_1f9f06df_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.588     9.675    L_reg/L_1f9f06df_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.799 f  L_reg/L_1f9f06df_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.690    10.489    L_reg/L_1f9f06df_remainder0__0_carry_i_21__0_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.613 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.656    11.269    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.150    11.419 r  L_reg/L_1f9f06df_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.837    12.256    L_reg/L_1f9f06df_remainder0__0_carry_i_9_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I3_O)        0.326    12.582 r  L_reg/L_1f9f06df_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.582    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.132 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.132    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.246 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.246    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.468 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.254    14.722    L_reg/L_1f9f06df_remainder0_1[8]
    SLICE_X48Y34         LUT5 (Prop_lut5_I1_O)        0.299    15.021 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.180    16.201    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.152    16.353 f  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           1.221    17.574    L_reg/i__carry__0_i_25_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.332    17.906 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=8, routed)           1.001    18.907    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.148    19.055 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.980    20.035    L_reg/i__carry_i_12__1_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.356    20.391 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.840    21.231    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.348    21.579 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.512    22.091    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    22.215 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    22.215    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.613 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.613    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.947 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    23.901    L_reg/i__carry__0_i_10__3[1]
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.303    24.204 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          0.675    24.879    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  L_reg/i__carry_i_21__2/O
                         net (fo=6, routed)           1.138    26.142    L_reg/i__carry_i_21__2_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.266 r  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.466    26.731    L_reg/i__carry_i_20__2_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124    26.855 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.675    27.531    L_reg/i__carry_i_9__2_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.148    27.679 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.526    28.205    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[2]
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    28.805 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.805    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.044 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.996    30.040    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X53Y35         LUT4 (Prop_lut4_I3_O)        0.301    30.341 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.151    30.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.616 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.977    31.593    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I0_O)        0.124    31.717 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.150    L_reg/timerseg_OBUF[1]_inst_i_1_1
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    32.274 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.124    33.398    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I0_O)        0.152    33.550 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.151    36.701    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.725    40.426 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.426    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.270ns  (logic 11.253ns (31.904%)  route 24.018ns (68.096%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.117     7.723    L_reg/D_registers_q_reg[4][9]_0[2]
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.152     7.875 r  L_reg/L_1f9f06df_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.880     8.755    L_reg/L_1f9f06df_remainder0__0_carry_i_20_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I1_O)        0.332     9.087 r  L_reg/L_1f9f06df_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.588     9.675    L_reg/L_1f9f06df_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.799 f  L_reg/L_1f9f06df_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.690    10.489    L_reg/L_1f9f06df_remainder0__0_carry_i_21__0_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.613 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.656    11.269    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.150    11.419 r  L_reg/L_1f9f06df_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.837    12.256    L_reg/L_1f9f06df_remainder0__0_carry_i_9_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I3_O)        0.326    12.582 r  L_reg/L_1f9f06df_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.582    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.132 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.132    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.246 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.246    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.468 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.254    14.722    L_reg/L_1f9f06df_remainder0_1[8]
    SLICE_X48Y34         LUT5 (Prop_lut5_I1_O)        0.299    15.021 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.180    16.201    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.152    16.353 f  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           1.221    17.574    L_reg/i__carry__0_i_25_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.332    17.906 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=8, routed)           1.001    18.907    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.148    19.055 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.980    20.035    L_reg/i__carry_i_12__1_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.356    20.391 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.840    21.231    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.348    21.579 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.512    22.091    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    22.215 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    22.215    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.613 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.613    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.947 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    23.901    L_reg/i__carry__0_i_10__3[1]
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.303    24.204 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          0.675    24.879    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  L_reg/i__carry_i_21__2/O
                         net (fo=6, routed)           1.138    26.142    L_reg/i__carry_i_21__2_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.266 r  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.466    26.731    L_reg/i__carry_i_20__2_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124    26.855 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.675    27.531    L_reg/i__carry_i_9__2_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.148    27.679 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.526    28.205    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[2]
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    28.805 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.805    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.044 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.996    30.040    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X53Y35         LUT4 (Prop_lut4_I3_O)        0.301    30.341 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.151    30.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.616 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.977    31.593    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I0_O)        0.124    31.717 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.150    L_reg/timerseg_OBUF[1]_inst_i_1_1
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    32.274 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.126    33.400    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I3_O)        0.152    33.552 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.144    36.696    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    40.421 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.421    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.204ns  (logic 11.079ns (31.472%)  route 24.124ns (68.528%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.117     7.723    L_reg/D_registers_q_reg[4][9]_0[2]
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.152     7.875 r  L_reg/L_1f9f06df_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.880     8.755    L_reg/L_1f9f06df_remainder0__0_carry_i_20_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I1_O)        0.332     9.087 r  L_reg/L_1f9f06df_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.588     9.675    L_reg/L_1f9f06df_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.799 f  L_reg/L_1f9f06df_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.690    10.489    L_reg/L_1f9f06df_remainder0__0_carry_i_21__0_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.613 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.656    11.269    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.150    11.419 r  L_reg/L_1f9f06df_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.837    12.256    L_reg/L_1f9f06df_remainder0__0_carry_i_9_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I3_O)        0.326    12.582 r  L_reg/L_1f9f06df_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.582    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.132 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.132    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.246 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.246    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.468 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.254    14.722    L_reg/L_1f9f06df_remainder0_1[8]
    SLICE_X48Y34         LUT5 (Prop_lut5_I1_O)        0.299    15.021 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.180    16.201    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.152    16.353 f  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           1.221    17.574    L_reg/i__carry__0_i_25_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.332    17.906 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=8, routed)           1.001    18.907    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.148    19.055 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.980    20.035    L_reg/i__carry_i_12__1_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.356    20.391 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.840    21.231    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.348    21.579 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.512    22.091    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    22.215 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    22.215    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.613 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.613    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.947 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    23.901    L_reg/i__carry__0_i_10__3[1]
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.303    24.204 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          0.675    24.879    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  L_reg/i__carry_i_21__2/O
                         net (fo=6, routed)           1.138    26.142    L_reg/i__carry_i_21__2_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.266 r  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.466    26.731    L_reg/i__carry_i_20__2_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124    26.855 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.675    27.531    L_reg/i__carry_i_9__2_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.148    27.679 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.526    28.205    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[2]
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    28.805 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.805    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.044 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.996    30.040    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X53Y35         LUT4 (Prop_lut4_I3_O)        0.301    30.341 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.151    30.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.616 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.572    31.188    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    31.312 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.817    32.129    L_reg/timerseg_OBUF[1]_inst_i_1_3
    SLICE_X51Y34         LUT6 (Prop_lut6_I3_O)        0.124    32.253 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.159    33.413    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I2_O)        0.124    33.537 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.238    36.775    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    40.354 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.354    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.094ns  (logic 11.074ns (31.555%)  route 24.020ns (68.445%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=15, routed)          2.117     7.723    L_reg/D_registers_q_reg[4][9]_0[2]
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.152     7.875 r  L_reg/L_1f9f06df_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.880     8.755    L_reg/L_1f9f06df_remainder0__0_carry_i_20_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I1_O)        0.332     9.087 r  L_reg/L_1f9f06df_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.588     9.675    L_reg/L_1f9f06df_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.799 f  L_reg/L_1f9f06df_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.690    10.489    L_reg/L_1f9f06df_remainder0__0_carry_i_21__0_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.613 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.656    11.269    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I2_O)        0.150    11.419 r  L_reg/L_1f9f06df_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.837    12.256    L_reg/L_1f9f06df_remainder0__0_carry_i_9_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I3_O)        0.326    12.582 r  L_reg/L_1f9f06df_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.582    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.132 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.132    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.246 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.246    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.468 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.254    14.722    L_reg/L_1f9f06df_remainder0_1[8]
    SLICE_X48Y34         LUT5 (Prop_lut5_I1_O)        0.299    15.021 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          1.180    16.201    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.152    16.353 f  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           1.221    17.574    L_reg/i__carry__0_i_25_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.332    17.906 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=8, routed)           1.001    18.907    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.148    19.055 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.980    20.035    L_reg/i__carry_i_12__1_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I1_O)        0.356    20.391 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.840    21.231    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.348    21.579 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.512    22.091    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    22.215 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    22.215    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.613 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.613    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.947 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    23.901    L_reg/i__carry__0_i_10__3[1]
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.303    24.204 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          0.675    24.879    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  L_reg/i__carry_i_21__2/O
                         net (fo=6, routed)           1.138    26.142    L_reg/i__carry_i_21__2_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.266 r  L_reg/i__carry_i_20__2/O
                         net (fo=1, routed)           0.466    26.731    L_reg/i__carry_i_20__2_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124    26.855 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.675    27.531    L_reg/i__carry_i_9__2_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.148    27.679 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.526    28.205    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[2]
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    28.805 r  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.805    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.044 f  timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.996    30.040    timerseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X53Y35         LUT4 (Prop_lut4_I3_O)        0.301    30.341 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.151    30.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.616 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.977    31.593    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I0_O)        0.124    31.717 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.150    L_reg/timerseg_OBUF[1]_inst_i_1_1
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    32.274 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.124    33.398    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124    33.522 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.148    36.670    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    40.244 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.244    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.406ns  (logic 11.127ns (32.341%)  route 23.278ns (67.659%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[5][9]/Q
                         net (fo=16, routed)          1.577     7.183    L_reg/Q[2]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.152     7.335 f  L_reg/L_1f9f06df_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.607     7.943    L_reg/L_1f9f06df_remainder0__0_carry_i_19_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.332     8.275 r  L_reg/L_1f9f06df_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.704     8.979    L_reg/L_1f9f06df_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.103 f  L_reg/L_1f9f06df_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.835     9.938    L_reg/L_1f9f06df_remainder0__0_carry_i_14_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.152    10.090 r  L_reg/L_1f9f06df_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.471    10.560    L_reg/L_1f9f06df_remainder0__0_carry_i_12_n_0
    SLICE_X36Y36         LUT2 (Prop_lut2_I1_O)        0.355    10.915 r  L_reg/L_1f9f06df_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           1.085    12.000    L_reg/L_1f9f06df_remainder0__0_carry_i_17__0_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.327    12.327 r  L_reg/L_1f9f06df_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.327    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.725 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.725    aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.839    aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.173 f  aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.011    14.184    L_reg/L_1f9f06df_remainder0[9]
    SLICE_X33Y39         LUT5 (Prop_lut5_I0_O)        0.303    14.487 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.363    15.849    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X32Y36         LUT4 (Prop_lut4_I3_O)        0.152    16.001 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.026    17.028    L_reg/i__carry__0_i_16_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.326    17.354 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=6, routed)           0.837    18.191    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.315 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.503    18.818    L_reg/i__carry_i_11__0_n_0
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.119    18.937 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.872    19.809    L_reg/i__carry_i_13__0_n_0
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.332    20.141 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.535    20.676    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.202 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.202    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.536 f  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.178    22.714    L_reg/i__carry__0_i_14[1]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.303    23.017 f  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.535    23.551    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X30Y35         LUT5 (Prop_lut5_I0_O)        0.124    23.675 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.016    24.691    L_reg/i__carry_i_18__0_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.815 r  L_reg/i__carry_i_10/O
                         net (fo=11, routed)          0.988    25.803    L_reg/i__carry_i_10_n_0
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.124    25.927 f  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.837    26.765    L_reg/i__carry_i_17__1_n_0
    SLICE_X28Y33         LUT5 (Prop_lut5_I4_O)        0.124    26.889 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    27.457    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14[0]
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.964 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.964    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.078    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.300 f  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.160    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y35         LUT4 (Prop_lut4_I2_O)        0.299    29.459 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.444    29.903    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X28Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.027 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.587    30.614    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.124    30.738 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           0.965    31.703    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X33Y34         LUT6 (Prop_lut6_I2_O)        0.124    31.827 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.832    32.659    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I0_O)        0.152    32.811 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.043    35.854    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.702    39.556 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.556    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.323ns  (logic 11.151ns (32.488%)  route 23.172ns (67.512%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[5][9]/Q
                         net (fo=16, routed)          1.577     7.183    L_reg/Q[2]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.152     7.335 f  L_reg/L_1f9f06df_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.607     7.943    L_reg/L_1f9f06df_remainder0__0_carry_i_19_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.332     8.275 r  L_reg/L_1f9f06df_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.704     8.979    L_reg/L_1f9f06df_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.103 f  L_reg/L_1f9f06df_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.835     9.938    L_reg/L_1f9f06df_remainder0__0_carry_i_14_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.152    10.090 r  L_reg/L_1f9f06df_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.471    10.560    L_reg/L_1f9f06df_remainder0__0_carry_i_12_n_0
    SLICE_X36Y36         LUT2 (Prop_lut2_I1_O)        0.355    10.915 r  L_reg/L_1f9f06df_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           1.085    12.000    L_reg/L_1f9f06df_remainder0__0_carry_i_17__0_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.327    12.327 r  L_reg/L_1f9f06df_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.327    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.725 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.725    aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.839    aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.173 f  aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.011    14.184    L_reg/L_1f9f06df_remainder0[9]
    SLICE_X33Y39         LUT5 (Prop_lut5_I0_O)        0.303    14.487 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.363    15.849    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X32Y36         LUT4 (Prop_lut4_I3_O)        0.152    16.001 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.026    17.028    L_reg/i__carry__0_i_16_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.326    17.354 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=6, routed)           0.837    18.191    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.315 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.503    18.818    L_reg/i__carry_i_11__0_n_0
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.119    18.937 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.872    19.809    L_reg/i__carry_i_13__0_n_0
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.332    20.141 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.535    20.676    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.202 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.202    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.536 f  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.178    22.714    L_reg/i__carry__0_i_14[1]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.303    23.017 f  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.535    23.551    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X30Y35         LUT5 (Prop_lut5_I0_O)        0.124    23.675 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.016    24.691    L_reg/i__carry_i_18__0_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.815 r  L_reg/i__carry_i_10/O
                         net (fo=11, routed)          0.988    25.803    L_reg/i__carry_i_10_n_0
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.124    25.927 f  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.837    26.765    L_reg/i__carry_i_17__1_n_0
    SLICE_X28Y33         LUT5 (Prop_lut5_I4_O)        0.124    26.889 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    27.457    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14[0]
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.964 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.964    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.078    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.300 f  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.160    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y35         LUT4 (Prop_lut4_I2_O)        0.299    29.459 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.444    29.903    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X28Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.027 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.587    30.614    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.124    30.738 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           0.965    31.703    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X33Y34         LUT6 (Prop_lut6_I2_O)        0.124    31.827 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.829    32.656    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I3_O)        0.152    32.808 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.940    35.748    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    39.474 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.474    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.167ns  (logic 11.151ns (32.636%)  route 23.016ns (67.364%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[5][9]/Q
                         net (fo=16, routed)          1.577     7.183    L_reg/Q[2]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.152     7.335 f  L_reg/L_1f9f06df_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.607     7.943    L_reg/L_1f9f06df_remainder0__0_carry_i_19_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.332     8.275 r  L_reg/L_1f9f06df_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.704     8.979    L_reg/L_1f9f06df_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.103 f  L_reg/L_1f9f06df_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.835     9.938    L_reg/L_1f9f06df_remainder0__0_carry_i_14_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.152    10.090 r  L_reg/L_1f9f06df_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           0.471    10.560    L_reg/L_1f9f06df_remainder0__0_carry_i_12_n_0
    SLICE_X36Y36         LUT2 (Prop_lut2_I1_O)        0.355    10.915 r  L_reg/L_1f9f06df_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           1.085    12.000    L_reg/L_1f9f06df_remainder0__0_carry_i_17__0_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.327    12.327 r  L_reg/L_1f9f06df_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.327    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.725 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.725    aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.839    aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__0_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.173 f  aseg_driver/decimal_renderer/L_1f9f06df_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.011    14.184    L_reg/L_1f9f06df_remainder0[9]
    SLICE_X33Y39         LUT5 (Prop_lut5_I0_O)        0.303    14.487 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           1.363    15.849    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X32Y36         LUT4 (Prop_lut4_I3_O)        0.152    16.001 f  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           1.026    17.028    L_reg/i__carry__0_i_16_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.326    17.354 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=6, routed)           0.837    18.191    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124    18.315 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.503    18.818    L_reg/i__carry_i_11__0_n_0
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.119    18.937 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.872    19.809    L_reg/i__carry_i_13__0_n_0
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.332    20.141 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.535    20.676    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.202 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.202    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.536 f  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.178    22.714    L_reg/i__carry__0_i_14[1]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.303    23.017 f  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.535    23.551    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X30Y35         LUT5 (Prop_lut5_I0_O)        0.124    23.675 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.016    24.691    L_reg/i__carry_i_18__0_0
    SLICE_X28Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.815 r  L_reg/i__carry_i_10/O
                         net (fo=11, routed)          0.988    25.803    L_reg/i__carry_i_10_n_0
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.124    25.927 f  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.837    26.765    L_reg/i__carry_i_17__1_n_0
    SLICE_X28Y33         LUT5 (Prop_lut5_I4_O)        0.124    26.889 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    27.457    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14[0]
    SLICE_X29Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.964 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.964    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.078 r  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.078    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.300 f  aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.160    aseg_driver/decimal_renderer/L_1f9f06df_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y35         LUT4 (Prop_lut4_I2_O)        0.299    29.459 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.444    29.903    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X28Y35         LUT5 (Prop_lut5_I4_O)        0.124    30.027 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.587    30.614    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.124    30.738 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           0.965    31.703    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X33Y34         LUT6 (Prop_lut6_I2_O)        0.124    31.827 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.525    32.352    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I2_O)        0.153    32.505 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.088    35.593    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.725    39.318 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.318    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.367ns (75.822%)  route 0.436ns (24.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.436     2.113    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.433ns (77.250%)  route 0.422ns (22.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.148     1.684 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.422     2.106    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.391 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.391    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.484ns (75.140%)  route 0.491ns (24.860%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.096     1.796    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X65Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.841 f  cond_butt_next_play/io_led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.051     1.893    cond_butt_next_play/io_led_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.938 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.344     2.282    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.512 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.512    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1297865214[1].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.460ns (71.216%)  route 0.590ns (28.784%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.594     1.538    forLoop_idx_0_1297865214[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_1297865214[1].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_1297865214[1].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.148     1.827    forLoop_idx_0_1297865214[1].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X63Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.872 f  forLoop_idx_0_1297865214[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.051     1.923    forLoop_idx_0_1297865214[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  forLoop_idx_0_1297865214[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.391     2.359    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.589 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.589    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.383ns (63.486%)  route 0.795ns (36.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.795     2.443    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.685 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.685    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.386ns (63.264%)  route 0.805ns (36.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.805     2.452    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.697 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.697    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1297865214[0].cond_butt_sel_desel/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.466ns (67.341%)  route 0.711ns (32.659%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.592     1.536    forLoop_idx_0_1297865214[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  forLoop_idx_0_1297865214[0].cond_butt_sel_desel/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1297865214[0].cond_butt_sel_desel/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.123     1.800    forLoop_idx_0_1297865214[0].cond_butt_sel_desel/D_ctr_q_reg[14]
    SLICE_X58Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.845 f  forLoop_idx_0_1297865214[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.118     1.963    forLoop_idx_0_1297865214[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I2_O)        0.045     2.008 r  forLoop_idx_0_1297865214[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.469     2.478    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.712 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.712    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.628ns (38.779%)  route 2.570ns (61.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     4.198    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.628ns (38.779%)  route 2.570ns (61.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     4.198    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.628ns (38.779%)  route 2.570ns (61.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     4.198    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.628ns (38.779%)  route 2.570ns (61.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     4.198    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.628ns (38.779%)  route 2.570ns (61.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     4.198    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.154ns  (logic 1.625ns (39.112%)  route 2.529ns (60.888%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.529     4.030    forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y59         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.154    forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.440     4.844    forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.024ns  (logic 1.619ns (40.229%)  route 2.405ns (59.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.405     3.900    forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.024 r  forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.024    forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.443     4.847    forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.879ns  (logic 1.615ns (41.637%)  route 2.264ns (58.363%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.264     3.755    forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.879 r  forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.879    forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.440     4.844    forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 1.622ns (42.677%)  route 2.179ns (57.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.179     3.678    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.124     3.802 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.802    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.706ns  (logic 1.617ns (43.640%)  route 2.089ns (56.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.089     3.582    forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.706 r  forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.706    forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         1.443     4.847    forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1297865214[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.300ns (31.347%)  route 0.656ns (68.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.656     0.911    forLoop_idx_0_1297865214[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.956 r  forLoop_idx_0_1297865214[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.956    forLoop_idx_0_1297865214[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1297865214[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.863     2.053    forLoop_idx_0_1297865214[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1297865214[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1297865214[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.307ns (31.256%)  route 0.675ns (68.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.675     0.937    forLoop_idx_0_1297865214[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.982 r  forLoop_idx_0_1297865214[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.982    forLoop_idx_0_1297865214[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1297865214[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.863     2.053    forLoop_idx_0_1297865214[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1297865214[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.306ns (25.941%)  route 0.874ns (74.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.874     1.135    forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.180 r  forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.180    forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.834     2.024    forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.311ns (26.181%)  route 0.877ns (73.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.877     1.143    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.188 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.188    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.304ns (23.831%)  route 0.971ns (76.169%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.971     1.229    forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.274 r  forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.274    forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.833     2.023    forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  forLoop_idx_0_1901190062[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.307ns (23.932%)  route 0.977ns (76.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.977     1.239    forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.284 r  forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.284    forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.834     2.024    forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  forLoop_idx_0_1901190062[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.316ns (23.965%)  route 1.004ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.229     1.320    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.316ns (23.965%)  route 1.004ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.229     1.320    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.316ns (23.965%)  route 1.004ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.229     1.320    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.316ns (23.965%)  route 1.004ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.229     1.320    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=455, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





