[1] L. Adhianto et al. Hpctoolkit: tools for performance
analysis of optimized parallel programs. Concurrency
and Computation: Practice and Experience, 2010.
DOI: 10.1002/cpe.1553.
[2] AMD. BIOS and Kernel Developer’s Guide (BKDG)
for AMD Family 15h Models 00h-0Fh Processors, Jan
2013. Publication # 42301, Revision: 3.14.
[3] D. H. Bailey et. al. The nas parallel
benchmarks—summary and preliminary results. In
ACM/IEEE Conference on Supercomputing, 1991.
DOI: 10.1145/125826.125925.
[4] L. A. Barroso et al. Memory system characterization
of commercial workloads. SIGARCH Comput. Archit.
News, 1998. DOI: 10.1145/279361.279363.
[5] S. Eranian. What can performance counters do for
memory subsystem analysis? In ACM SIGPLAN
Workshop on Memory Systems Performance and
Correctness (MSPC), 2008. DOI:
10.1145/1353522.1353531.
[6] D. Hackenberg et al. Power measurement techniques
on standard compute nodes: A quantitative
comparison. In IEEE International Symposium on
Performance Analysis of Systems and Software
(ISPASS), 2013. DOI: 10.1109/ispass.2013.6557170.
[7] Intel. An Introduction to the Intel R QuickPath
Interconnect, 1 2009.
[8] Intel. Intel R Xeon R Processor E5 and E7 v3 Family
Uncore Performance Monitoring Reference Manual, 6
2015. Document Number: 331051-002.
[9] Intel. Intel R Xeon R Processor E5 v3 Product
Families - Specification Update, 8 2015. Reference
Number: 330785-009US, Revision 009.
[10] Intel. Intel R 64 and IA-32 Architectures Optimization
Reference Manual, Jan 2016. Order Number:
248966-032.
[11] Intel. Intel R 64 and IA-32 Architectures Software
Developer’s Manual, Combined Volumes 1, 2A, 2B,
2C, 3A, 3B and 3C, Apr 2016. Order Number:
325462-058US.
[12] A. Knüpfer et al. Score-P: A joint performance
measurement run-time infrastructure for periscope,
scalasca, tau, and vampir. In International Workshop
on Parallel Tools for High Performance Computing.
2012. DOI: 10.1007/978-3-642-31476-6 7.
[13] D. Levinthal. Performance analysis guide for Intel
Core i7 processor and Intel Xeon 5500 processors.
Technical report, Intel, 2009.
[14] J. D. Little. A proof for the queueing formula:
L = λ · W . Operations Research, 9(3), 1961.
[15] Z. Majo and T. R. Gross. Memory system
performance in a numa multicore multiprocessor. In
International Conference on Systems and Storage
(SYSTOR), 2011. DOI: 10.1145/1987816.1987832.
[16] D. Molka. Performance Analysis of Complex Shared
Memory Systems. PhD thesis, Technische Universität
Dresden, 2017.
[17] D. Molka et al. Main memory and cache performance
of intel sandy bridge and amd bulldozer. In Workshop
on Memory Systems Performance and Correctness
(MSPC), 2014. DOI: 10.1145/2618128.2618129.
[18] D. Molka et al. Cache coherence protocol and memory
performance of the intel haswell-ep architecture. In
International Conference on Parallel Processing
(ICPP), 2015. DOI: 10.1109/ICPP.2015.83.
[19] L. Oliker et. al. A performance evaluation of the cray
x1 for scientific applications. In High Performance
Computing for Computational Science (VECPAR
2004). 2005. DOI: 10.1007/11403937 5.
[20] V. Palomares. Combining static and dynamic
approaches to model loop performance in HPC. PhD
thesis, Université de Versailles, 2015.
https://tel.archives-ouvertes.fr/tel-01293040.
[21] R. Schöne and D. Molka. Integrating performance
analysis and energy efficiency optimizations in a
unified environment. Computer Science - Research and
Development, 2014. DOI: 10.1007/s00450-013-0243-7.
[22] R. Schöne et al. Memory performance at reduced cpu
clock speeds: an analysis of current x86 64 processors.
In USENIX conference on Power-Aware Computing
and Systems (HotPower), 2012.
[23] V. Spiliopoulos et al. Green governors: A framework
for continuously adaptive dvfs. In International Green
Computing Conference and Workshops (IGCC), 2011.
DOI: 10.1109/IGCC.2011.6008552.
[24] D. Terpstra et al. Collecting performance data with
PAPI-C. In International Workshop on Parallel Tools
for High Performance Computing, 2009. DOI:
10.1007/978-3-642-11261-4 11.
[25] J. Treibig et al. Performance patterns and hardware
metrics on modern multicore processors: Best
practices for performance engineering. In Euro-Par
2012: Parallel Processing Workshops. 2013. DOI:
10.1007/978-3-642-36949-0 50.
[26] A. Yasin. A top-down method for performance
analysis and counters architecture. In IEEE
International Symposium on Performance Analysis of
Systems and Software (ISPASS), 2014. DOI:
10.1109/ISPASS.2014.6844459.
[27] W. Yoo et al. Adp: Automated diagnosis of
performance pathologies using hardware events. In
Proceedings of the 12th ACM SIGMETRICS/
PERFORMANCE Joint International Conference on
Measurement and Modeling of Computer Systems,
2012. DOI: 10.1145/2254756.2254791.