Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\ipcore_dir\DMC.vhd" into library work
Parsing entity <DMC>.
Parsing architecture <xilinx> of entity <dmc>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\ipcore_dir\DMC2.vhd" into library work
Parsing entity <DMC2>.
Parsing architecture <xilinx> of entity <dmc2>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\functions.vhd" into library work
Parsing package <functions>.
Parsing package body <functions>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\dataconverter.vhd" into library work
Parsing entity <Dataconverter>.
Parsing architecture <Behavioral> of entity <dataconverter>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\SDRAMInterface.vhd" into library work
Parsing entity <SDRAMInterface>.
Parsing architecture <interface> of entity <sdraminterface>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\SampleENA.vhd" into library work
Parsing entity <SampleENA>.
Parsing architecture <Behavioral> of entity <sampleena>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\modules.vhd" into library work
Parsing package <modules>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\Decoder2.vhd" into library work
Parsing entity <decoder2>.
Parsing architecture <stuff> of entity <decoder2>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\DAC_test_top.vhd" into library work
Parsing entity <DAC_top>.
Parsing architecture <Behavioral> of entity <dac_top>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\controlunit.vhd" into library work
Parsing entity <controlunit>.
Parsing architecture <control> of entity <controlunit>.
Parsing VHDL file "C:\Dropbox\github\musicplayer\project\Musicplayer\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <beh> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <beh>) from library <work>.

Elaborating entity <SampleENA> (architecture <Behavioral>) from library <work>.

Elaborating entity <decoder2> (architecture <stuff>) from library <work>.

Elaborating entity <SDRAMInterface> (architecture <interface>) from library <work>.
INFO:HDLCompiler:679 - "C:\Dropbox\github\musicplayer\project\Musicplayer\SDRAMInterface.vhd" Line 161. Case statement is complete. others clause is never selected

Elaborating entity <DAC_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <DMC> (architecture <xilinx>) from library <work>.

Elaborating entity <DMC2> (architecture <xilinx>) from library <work>.

Elaborating entity <Dataconverter> (architecture <Behavioral>) from library <work>.

Elaborating entity <controlunit> (architecture <control>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Dropbox\github\musicplayer\project\Musicplayer\controlunit.vhd" Line 49: Assignment to watchdogstate ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\top.vhd".
WARNING:Xst:647 - Input <MemCLKIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Dropbox\github\musicplayer\project\Musicplayer\top.vhd" line 157: Output port <samplerateout> of the instance <Inst_controlunit> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <SampleENA>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\SampleENA.vhd".
    Found 1-bit register for signal <SampleCLKEna>.
    Found 1-bit register for signal <lastLRCLK>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SampleENA> synthesized.

Synthesizing Unit <decoder2>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\Decoder2.vhd".
    Found 16-bit register for signal <current_fourByteWord>.
    Found 16-bit register for signal <SampleOutLeft>.
    Found 16-bit register for signal <SampleOutRight>.
    Found 5-bit register for signal <current_cnt>.
    Found 1-bit register for signal <current_Channel>.
    Found 3-bit subtractor for signal <GND_10_o_GND_10_o_sub_10_OUT<2:0>> created at line 136.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_19_OUT<4:0>> created at line 151.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_48_OUT<4:0>> created at line 187.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_52_OUT<3:0>> created at line 188.
    Found 1-bit 16-to-1 multiplexer for signal <GND_10_o_nxt_fourByteWord[15]_Mux_52_o> created at line 188.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <decoder2> synthesized.

Synthesizing Unit <SDRAMInterface>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\SDRAMInterface.vhd".
    Found 8-bit register for signal <byteout>.
    Found 3-bit register for signal <current_state>.
    Found 1-bit register for signal <MemCLK>.
    Found 1-bit register for signal <MemCLKOut>.
    Found 1-bit register for signal <Filestart>.
    Found 9-bit register for signal <current_cnt>.
    Found 13-bit register for signal <current_cnt2>.
    Found 13-bit register for signal <current_Addr>.
    Found 1-bit register for signal <current_clkena>.
    Found 1-bit register for signal <current_WE>.
    Found 1-bit register for signal <current_RAS>.
    Found 1-bit register for signal <current_CAS>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 29                                             |
    | Inputs             | 6                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | init1                                          |
    | Power Up State     | init1                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 13-bit adder for signal <current_cnt2[12]_GND_11_o_add_15_OUT> created at line 154.
    Found 9-bit adder for signal <current_cnt[8]_GND_11_o_add_25_OUT> created at line 158.
    Found 9-bit 7-to-1 multiplexer for signal <nxt_cnt> created at line 69.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SDRAMInterface> synthesized.

Synthesizing Unit <DAC_top>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\DAC_test_top.vhd".
    Found 9-bit register for signal <channel_cnt>.
    Found 1-bit register for signal <LRCLK>.
    Found 9-bit adder for signal <channel_cnt[8]_GND_12_o_add_2_OUT> created at line 143.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DAC_top> synthesized.

Synthesizing Unit <DMC>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\ipcore_dir\DMC.vhd".
    Summary:
	no macro.
Unit <DMC> synthesized.

Synthesizing Unit <DMC2>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\ipcore_dir\DMC2.vhd".
    Summary:
	no macro.
Unit <DMC2> synthesized.

Synthesizing Unit <Dataconverter>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\dataconverter.vhd".
    Found 5-bit register for signal <cnt>.
    Found 1-bit register for signal <dataout>.
    Found 1-bit register for signal <lastLRclk>.
    Found 24-bit register for signal <current_sample_out>.
    Found 5-bit adder for signal <cnt[4]_GND_21_o_add_4_OUT> created at line 83.
    Found 1-bit 24-to-1 multiplexer for signal <cnt[4]_X_17_o_Mux_5_o> created at line 84.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Dataconverter> synthesized.

Synthesizing Unit <controlunit>.
    Related source file is "C:\Dropbox\github\musicplayer\project\Musicplayer\controlunit.vhd".
    Found 5-bit register for signal <current_state>.
    Found 32-bit register for signal <current_TwoByteWord>.
    Found 3-bit register for signal <bitspersampleout>.
    Found 3-bit register for signal <NumChannelsout>.
    Found 4-bit register for signal <current_cnt>.
    Found 1-bit register for signal <samplerateout>.
    Found 4-bit register for signal <errorcode>.
    Found 32-bit register for signal <current_ChunkBytesLeft>.
    Found 4-bit register for signal <ModeSelect>.
INFO:Xst:1799 - State syncwait is never reached in FSM <current_state>.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 84                                             |
    | Inputs             | 21                                             |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <current_cnt[3]_GND_22_o_add_141_OUT> created at line 316.
    Found 32-bit subtractor for signal <GND_22_o_GND_22_o_sub_130_OUT<31:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_22_o_GND_22_o_sub_159_OUT<3:0>> created at line 344.
    Found 4-bit 4-to-1 multiplexer for signal <_n0327> created at line 92.
    Found 4-bit 4-to-1 multiplexer for signal <_n0333> created at line 139.
    Found 4-bit 4-to-1 multiplexer for signal <_n0339> created at line 171.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  84 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <controlunit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 13-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 9-bit adder                                           : 2
# Registers                                            : 32
 1-bit register                                        : 14
 13-bit register                                       : 2
 16-bit register                                       : 3
 24-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 3
 5-bit register                                        : 2
 8-bit register                                        : 1
 9-bit register                                        : 2
# Multiplexers                                         : 164
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 87
 1-bit 24-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 33
 4-bit 4-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 6
 9-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <ModeSelect_1> in Unit <Inst_controlunit> is equivalent to the following 2 FFs/Latches, which will be removed : <ModeSelect_2> <ModeSelect_3> 
WARNING:Xst:1710 - FF/Latch <ModeSelect_1> (without init value) has a constant value of 0 in block <Inst_controlunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <ModeSelect<3:1>> (without init value) have a constant value of 0 in block <controlunit>.

Synthesizing (advanced) Unit <DAC_top>.
The following registers are absorbed into counter <channel_cnt>: 1 register on signal <channel_cnt>.
Unit <DAC_top> synthesized (advanced).

Synthesizing (advanced) Unit <Dataconverter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Dataconverter> synthesized (advanced).

Synthesizing (advanced) Unit <SDRAMInterface>.
The following registers are absorbed into counter <current_cnt2>: 1 register on signal <current_cnt2>.
Unit <SDRAMInterface> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit subtractor                                      : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Counters                                             : 3
 13-bit up counter                                     : 1
 5-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 200
 Flip-Flops                                            : 200
# Multiplexers                                         : 161
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 87
 1-bit 24-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 33
 4-bit 4-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
 9-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_SDRAMInterface/FSM_0> on signal <current_state[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 init1         | 000
 init2         | 001
 setparameters | 010
 precharge     | 011
 waitstate     | 100
 activate      | 101
 prereading    | 110
 reading       | 111
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_controlunit/FSM_1> on signal <current_state[1:4]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 start         | 0000
 chunkid       | 0001
 chunksize     | 0011
 format        | 0110
 subchunk1id   | 0111
 subchunk1size | 0101
 audioformat   | 0100
 numchannels   | 1100
 samplerate    | 1101
 byterate      | 1111
 blockalign    | 1110
 bitspersample | 1010
 subchunk2id   | 1011
 subchunk2size | 1001
 syncwait      | unreached
 data          | 1000
 error         | 0010
---------------------------
INFO:Xst:1901 - Instance inst_DMC/pll_base_inst in unit inst_DMC/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <top> ...

Optimizing unit <SDRAMInterface> ...

Optimizing unit <DAC_top> ...

Optimizing unit <Dataconverter> ...

Optimizing unit <decoder2> ...
WARNING:Xst:1293 - FF/Latch <current_cnt_4> has a constant value of 0 in block <decoder2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_cnt_3> has a constant value of 0 in block <decoder2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <controlunit> ...
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_16> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_DAC_top/Inst_Dataconverter/current_sample_out_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/current_TwoByteWord_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_controlunit/samplerateout> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 9.
FlipFlop Inst_SDRAMInterface/byteout_0 has been replicated 3 time(s)
FlipFlop Inst_SDRAMInterface/byteout_1 has been replicated 2 time(s)
FlipFlop Inst_SDRAMInterface/byteout_3 has been replicated 1 time(s)
FlipFlop Inst_SDRAMInterface/byteout_4 has been replicated 2 time(s)
FlipFlop Inst_SDRAMInterface/byteout_5 has been replicated 1 time(s)
FlipFlop Inst_controlunit/ModeSelect has been replicated 1 time(s)
FlipFlop Inst_controlunit/current_cnt_0 has been replicated 1 time(s)
FlipFlop Inst_controlunit/current_cnt_1 has been replicated 2 time(s)
FlipFlop Inst_controlunit/current_state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop Inst_controlunit/current_state_FSM_FFd2 has been replicated 3 time(s)
FlipFlop Inst_controlunit/current_state_FSM_FFd3 has been replicated 3 time(s)
FlipFlop Inst_controlunit/current_state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 237
 Flip-Flops                                            : 237

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 608
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 1
#      LUT2                        : 35
#      LUT3                        : 50
#      LUT4                        : 98
#      LUT5                        : 69
#      LUT6                        : 204
#      MUXCY                       : 51
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 54
# FlipFlops/Latches                : 239
#      FD                          : 1
#      FDC                         : 27
#      FDC_1                       : 1
#      FDCE                        : 110
#      FDCE_1                      : 1
#      FDE                         : 72
#      FDE_1                       : 17
#      FDPE                        : 2
#      FDRE                        : 2
#      FDS                         : 4
#      ODDR2                       : 2
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 52
#      IBUF                        : 17
#      IBUFG                       : 1
#      OBUF                        : 34
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             239  out of  11440     2%  
 Number of Slice LUTs:                  493  out of   5720     8%  
    Number used as Logic:               493  out of   5720     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    539
   Number with an unused Flip Flop:     300  out of    539    55%  
   Number with an unused LUT:            46  out of    539     8%  
   Number of fully used LUT-FF pairs:   193  out of    539    35%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  52  out of    186    27%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+------------------------+-------+
Clock Signal                               | Clock buffer(FF name)  | Load  |
-------------------------------------------+------------------------+-------+
Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0| BUFG                   | 241   |
-------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.543ns (Maximum Frequency: 152.823MHz)
   Minimum input arrival time before clock: 5.013ns
   Maximum output required time after clock: 6.032ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0'
  Clock period: 6.543ns (frequency: 152.823MHz)
  Total number of paths / destination ports: 12100 / 442
-------------------------------------------------------------------------
Delay:               6.543ns (Levels of Logic = 6)
  Source:            Inst_SDRAMInterface/byteout_7 (FF)
  Destination:       Inst_controlunit/current_cnt_3 (FF)
  Source Clock:      Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0 rising
  Destination Clock: Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0 rising

  Data Path: Inst_SDRAMInterface/byteout_7 to Inst_controlunit/current_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   1.058  Inst_SDRAMInterface/byteout_7 (Inst_SDRAMInterface/byteout_7)
     LUT4:I1->O           16   0.205   1.005  Inst_controlunit/n0012<7>11 (Inst_controlunit/n0012<7>1)
     LUT5:I4->O            4   0.205   0.684  Inst_controlunit/n0012<7>2 (Inst_controlunit/n0012)
     LUT6:I5->O            2   0.205   0.721  Inst_controlunit/Mmux_GND_22_o_nxt_cnt[3]_mux_184_OUT18411 (Inst_controlunit/Mmux_GND_22_o_nxt_cnt[3]_mux_184_OUT1841)
     LUT6:I4->O            1   0.203   0.580  Inst_controlunit/Mmux_GND_22_o_nxt_cnt[3]_mux_184_OUT187116 (Inst_controlunit/Mmux_GND_22_o_nxt_cnt[3]_mux_184_OUT187116)
     LUT4:I3->O            2   0.205   0.721  Inst_controlunit/Mmux_GND_22_o_nxt_cnt[3]_mux_184_OUT187117 (Inst_controlunit/Mmux_GND_22_o_nxt_cnt[3]_mux_184_OUT18711)
     LUT6:I4->O            1   0.203   0.000  Inst_controlunit/Mmux_GND_22_o_nxt_cnt[3]_mux_184_OUT247 (Inst_controlunit/GND_22_o_nxt_cnt[3]_mux_184_OUT<3>)
     FDCE:D                    0.102          Inst_controlunit/current_cnt_3
    ----------------------------------------
    Total                      6.543ns (1.775ns logic, 4.769ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 271 / 254
-------------------------------------------------------------------------
Offset:              5.013ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Inst_SDRAMInterface/current_state_FSM_FFd1 (FF)
  Destination Clock: Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0 rising

  Data Path: rst to Inst_SDRAMInterface/current_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.192  rst_IBUF (rst_IBUF)
     INV:I->O            133   0.206   1.963  rst_inv1_INV_0 (Inst_DAC_top/Inst_Dataconverter/rst_inv)
     FDC:CLR                   0.430          Inst_SDRAMInterface/MemCLK
    ----------------------------------------
    Total                      5.013ns (1.858ns logic, 3.155ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 29 / 26
-------------------------------------------------------------------------
Offset:              6.032ns (Levels of Logic = 2)
  Source:            Inst_controlunit/current_state_FSM_FFd2 (FF)
  Destination:       errorout (PAD)
  Source Clock:      Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0 rising

  Data Path: Inst_controlunit/current_state_FSM_FFd2 to errorout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             81   0.447   1.980  Inst_controlunit/current_state_FSM_FFd2 (Inst_controlunit/current_state_FSM_FFd2)
     LUT4:I1->O            9   0.205   0.829  Inst_controlunit/errorout1 (errorout_OBUF)
     OBUF:I->O                 2.571          errorout_OBUF (errorout)
    ----------------------------------------
    Total                      6.032ns (3.223ns logic, 2.809ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
Inst_DAC_top/inst_DMC/pll_base_inst/CLKOUT0|    6.543|    2.106|    4.654|         |
-------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.89 secs
 
--> 

Total memory usage is 208528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    4 (   0 filtered)

