<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from sysreg XML-->
  <register_group name="Secure">
    <gui_name language="en">Secure</gui_name>
    <description language="en">Secure</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-icc_mctlr.html" name="ICC_MCTLR" size="4">
      <gui_name language="en">Interrupt Controller Monitor Control Register</gui_name>
      <description language="en">Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.</description>
      <bitField conditional="false" enumerationId="ICC_MCTLR_nDS" name="nDS">
        <gui_name language="en">nDS</gui_name>
        <description language="en">Disable Security not supported.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MCTLR_A3V" name="A3V">
        <gui_name language="en">A3V</gui_name>
        <description language="en">Affinity 3 Valid. Read-only and writes are ignored.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MCTLR_SEIS" name="SEIS">
        <gui_name language="en">SEIS</gui_name>
        <description language="en">SEI Support. Read-only and writes are ignored.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MCTLR_IDbits" name="IDbits">
        <gui_name language="en">IDbits</gui_name>
        <description language="en">Identifier bits. Read-only and writes are ignored.</description>
        <definition>[13:11]</definition>
      </bitField>
      <bitField conditional="false" name="PRIbits">
        <gui_name language="en">PRIbits</gui_name>
        <description language="en">Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.</description>
        <definition>[10:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MCTLR_PMHE" name="PMHE">
        <gui_name language="en">PMHE</gui_name>
        <description language="en">Priority Mask Hint Enable.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" name="RM">
        <gui_name language="en">RM</gui_name>
        <description language="en">SBZ.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MCTLR_EOImode_EL1NS" name="EOImode_EL1NS">
        <gui_name language="en">EOImode_EL1NS</gui_name>
        <description language="en">EOI mode for interrupts handled at Non-secure EL1 and EL2.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MCTLR_EOImode_EL1S" name="EOImode_EL1S">
        <gui_name language="en">EOImode_EL1S</gui_name>
        <description language="en">EOI mode for interrupts handled at Secure EL1.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MCTLR_EOImode_EL3" name="EOImode_EL3">
        <gui_name language="en">EOImode_EL3</gui_name>
        <description language="en">EOI mode for interrupts handled at EL3.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MCTLR_CBPR_EL1NS" name="CBPR_EL1NS">
        <gui_name language="en">CBPR_EL1NS</gui_name>
        <description language="en">Common Binary Point Register, EL1 Non-secure.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MCTLR_CBPR_EL1S" name="CBPR_EL1S">
        <gui_name language="en">CBPR_EL1S</gui_name>
        <description language="en">Common Binary Point Register, EL1 Secure.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-icc_msre.html" name="ICC_MSRE" size="4">
      <gui_name language="en">Interrupt Controller Monitor System Register Enable register</gui_name>
      <description language="en">Controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL3.</description>
      <bitField conditional="false" enumerationId="ICC_MSRE_Enable" name="Enable">
        <gui_name language="en">Enable</gui_name>
        <description language="en">Enable. Enables lower Exception level access to ICC_SRE and ICC_HSRE.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MSRE_DIB" name="DIB">
        <gui_name language="en">DIB</gui_name>
        <description language="en">Disable IRQ bypass.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MSRE_DFB" name="DFB">
        <gui_name language="en">DFB</gui_name>
        <description language="en">Disable FIQ bypass.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_MSRE_SRE" name="SRE">
        <gui_name language="en">SRE</gui_name>
        <description language="en">System Register Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-nsacr.html" name="NSACR" size="4">
      <gui_name language="en">Non-Secure Access Control Register</gui_name>
      <description language="en">Defines the Non-secure access permissions to Trace, Floating-point and Advanced SIMD functionality. Also includes additional IMPLEMENTATION DEFINED bits that define Non-secure access permissions for IMPLEMENTATION DEFINED functionality.</description>
      <bitField conditional="false" enumerationId="NSACR_NSTRCDIS" name="NSTRCDIS">
        <gui_name language="en">NSTRCDIS</gui_name>
        <description language="en">Disables Non-secure CP14 accesses to all implemented trace registers, from all Privilege levels.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NSACR_NSASEDIS" name="NSASEDIS">
        <gui_name language="en">NSASEDIS</gui_name>
        <description language="en">Disables Non-secure accesses to the Advanced SIMD functionality, from all Privilege levels.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NSACR_cp_n" name="cp11">
        <gui_name language="en">cp11</gui_name>
        <description language="en">Enable Non-secure access to the Floating-point and Advanced SIMD features.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="NSACR_cp_n" name="cp10">
        <gui_name language="en">cp10</gui_name>
        <description language="en">Enable Non-secure access to the Floating-point and Advanced SIMD features.</description>
        <definition>[10]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="ICC_MCTLR_nDS">
    <tcf:enumItem description="The CPU interface logic supports disabling of security." name="The_CPU_interface_logic_supports_disabling_of_security" number="0"/>
    <tcf:enumItem description="The CPU interface logic does not support disabling of security, and requires that security is not disabled." name="The_CPU_interface_logic_does_not_support_disabling_of_security_and_requires_that_security_is_not_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MCTLR_A3V">
    <tcf:enumItem description="The CPU interface logic does not support non-zero values of the Aff3 field in SGI generation System registers." name="The_CPU_interface_logic_does_not_support_non_zero_values_of_the_Aff3_field_in_SGI_generation_System_registers" number="0"/>
    <tcf:enumItem description="The CPU interface logic supports non-zero values of the Aff3 field in SGI generation System registers." name="The_CPU_interface_logic_supports_non_zero_values_of_the_Aff3_field_in_SGI_generation_System_registers" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MCTLR_SEIS">
    <tcf:enumItem description="The CPU interface logic does not support generation of SEIs." name="The_CPU_interface_logic_does_not_support_generation_of_SEIs" number="0"/>
    <tcf:enumItem description="The CPU interface logic supports generation of SEIs." name="The_CPU_interface_logic_supports_generation_of_SEIs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MCTLR_IDbits">
    <tcf:enumItem description="16 bits." name="_16_bits" number="0"/>
    <tcf:enumItem description="24 bits." name="_24_bits" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MCTLR_PMHE">
    <tcf:enumItem description="Disables use of the priority mask register as a hint for interrupt distribution." name="Disables_use_of_the_priority_mask_register_as_a_hint_for_interrupt_distribution" number="0"/>
    <tcf:enumItem description="Enables use of the priority mask register as a hint for interrupt distribution." name="Enables_use_of_the_priority_mask_register_as_a_hint_for_interrupt_distribution" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MCTLR_EOImode_EL1NS">
    <tcf:enumItem description="ICC_EOIR0 and ICC_EOIR1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR are UNPREDICTABLE." name="ICC_EOIR0_and_ICC_EOIR1_provide_both_priority_drop_and_interrupt_deactivation_functionality" number="0"/>
    <tcf:enumItem description="ICC_EOIR0 and ICC_EOIR1 provide priority drop functionality only. ICC_DIR provides interrupt deactivation functionality." name="ICC_EOIR0_and_ICC_EOIR1_provide_priority_drop_functionality_only" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MCTLR_EOImode_EL1S">
    <tcf:enumItem description="ICC_EOIR0 and ICC_EOIR1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR are UNPREDICTABLE." name="ICC_EOIR0_and_ICC_EOIR1_provide_both_priority_drop_and_interrupt_deactivation_functionality" number="0"/>
    <tcf:enumItem description="ICC_EOIR0 and ICC_EOIR1 provide priority drop functionality only. ICC_DIR provides interrupt deactivation functionality." name="ICC_EOIR0_and_ICC_EOIR1_provide_priority_drop_functionality_only" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MCTLR_EOImode_EL3">
    <tcf:enumItem description="ICC_EOIR0 and ICC_EOIR1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR are UNPREDICTABLE." name="ICC_EOIR0_and_ICC_EOIR1_provide_both_priority_drop_and_interrupt_deactivation_functionality" number="0"/>
    <tcf:enumItem description="ICC_EOIR0 and ICC_EOIR1 provide priority drop functionality only. ICC_DIR provides interrupt deactivation functionality." name="ICC_EOIR0_and_ICC_EOIR1_provide_priority_drop_functionality_only" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MCTLR_CBPR_EL1NS">
    <tcf:enumItem description="ICC_BPR0 determines the preemption group for Group 0 interrupts only. ICC_BPR1 determines the preemption group for Non-secure Group 1 interrupts." name="ICC_BPR0_determines_the_preemption_group_for_Group_0_interrupts_only" number="0"/>
    <tcf:enumItem description="ICC_BPR0 determines the preemption group for Group 0 interrupts and Non-secure Group 1 interrupts. Non-secure accesses to GICC_BPR and ICC_BPR1 access the state of ICC_BPR0." name="ICC_BPR0_determines_the_preemption_group_for_Group_0_interrupts_and_Non_secure_Group_1_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MCTLR_CBPR_EL1S">
    <tcf:enumItem description="ICC_BPR0 determines the preemption group for Group 0 interrupts only. ICC_BPR1 determines the preemption group for Secure Group 1 interrupts." name="ICC_BPR0_determines_the_preemption_group_for_Group_0_interrupts_only" number="0"/>
    <tcf:enumItem description="ICC_BPR0 determines the preemption group for Group 0 interrupts and Secure Group 1 interrupts. Secure accesses to ICC_BPR1 access the state of ICC_BPR0." name="ICC_BPR0_determines_the_preemption_group_for_Group_0_interrupts_and_Secure_Group_1_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MSRE_Enable">
    <tcf:enumItem description="Secure EL1 accesses to Secure ICC_SRE trap to EL3. EL2 accesses to Non-secure ICC_SRE and ICC_HSRE trap to EL3. Non-secure EL1 accesses to ICC_SRE trap to EL3, unless these accesses are trapped to EL2 as a result of ICC_MSRE.Enable == 0." name="Secure_EL1_accesses_to_Secure_ICC_SRE_trap_to_EL3" number="0"/>
    <tcf:enumItem description="Secure EL1 accesses to Secure ICC_SRE do not trap to EL3. EL2 accesses to Non-secure ICC_SRE and ICC_HSRE do not trap to EL3. Non-secure EL1 accesses to ICC_SRE do not trap to EL3." name="Secure_EL1_accesses_to_Secure_ICC_SRE_do_not_trap_to_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MSRE_DIB">
    <tcf:enumItem description="IRQ bypass enabled." name="IRQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="IRQ bypass disabled." name="IRQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MSRE_DFB">
    <tcf:enumItem description="FIQ bypass enabled." name="FIQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="FIQ bypass disabled." name="FIQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_MSRE_SRE">
    <tcf:enumItem description="The memory-mapped interface must be used. Access at EL3 or below to any ICH_* System register, or any EL1, EL2, or EL3 ICC_* register other than ICC_SRE, ICC_HSRE, or ICC_MSRE, results in an Undefined Instruction exception." name="The_memory_mapped_interface_must_be_used" number="0"/>
    <tcf:enumItem description="The System register interface to the ICH_* registers and the EL1, EL2, and EL3 ICC_* registers is enabled for EL3." name="The_System_register_interface_to_the_ICH_registers_and_the_EL1_EL2_and_EL3_ICC_registers_is_enabled_for_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="NSACR_NSTRCDIS">
    <tcf:enumItem description="There is no effect on CPACR.TRCDIS or HCPTR.TTA." name="There_is_no_effect_on_CPACR" number="0"/>
    <tcf:enumItem description="Non-secure accesses to all implemented trace registers are disabled:" name="Non_secure_accesses_to_all_implemented_trace_registers_are_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="NSACR_NSASEDIS">
    <tcf:enumItem description="There is no effect on CPACR.ASEDIS or HCPTR.TASE." name="There_is_no_effect_on_CPACR" number="0"/>
    <tcf:enumItem description="Non-secure state accesses to the Advanced SIMD functionality are disabled:" name="Non_secure_state_accesses_to_the_Advanced_SIMD_functionality_are_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="NSACR_cp_n">
    <tcf:enumItem description="Floating-point and Advanced SIMD features can be accessed only from Secure state. Any attempt to access this functionality from Non-secure state is UNDEFINED. If the PE is in Non-secure state, the corresponding bits in the CPACR ignore writes and read as 00, access denied." name="Floating_point_and_Advanced_SIMD_features_can_be_accessed_only_from_Secure_state" number="0"/>
    <tcf:enumItem description="Floating-point and Advanced SIMD features can be accessed from both Security states." name="Floating_point_and_Advanced_SIMD_features_can_be_accessed_from_both_Security_states" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_TWE">
    <tcf:enumItem description="WFE instructions in modes other than Monitor mode are not trapped to Monitor mode." name="WFE_instructions_in_modes_other_than_Monitor_mode_are_not_trapped_to_Monitor_mode" number="0"/>
    <tcf:enumItem description="Any attempt to execute a WFE instruction in any mode other than Monitor mode is trapped to Monitor mode, if the instruction would otherwise have caused the PE to enter a low-power state." name="Any_attempt_to_execute_a_WFE_instruction_in_any_mode_other_than_Monitor_mode_is_trapped_to_Monitor_mode_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_TWI">
    <tcf:enumItem description="WFI instructions in modes other than Monitor mode are not trapped to Monitor mode." name="WFI_instructions_in_modes_other_than_Monitor_mode_are_not_trapped_to_Monitor_mode" number="0"/>
    <tcf:enumItem description="Any attempt to execute a WFI instruction in any mode other than Monitor mode is trapped to Monitor mode, if the instruction would otherwise have caused the PE to enter a low-power state." name="Any_attempt_to_execute_a_WFI_instruction_in_any_mode_other_than_Monitor_mode_is_trapped_to_Monitor_mode_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_SIF">
    <tcf:enumItem description="Secure state instruction fetches from Non-secure memory are permitted." name="Secure_state_instruction_fetches_from_Non_secure_memory_are_permitted" number="0"/>
    <tcf:enumItem description="Secure state instruction fetches from Non-secure memory are not permitted." name="Secure_state_instruction_fetches_from_Non_secure_memory_are_not_permitted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_HCE">
    <tcf:enumItem description="HVC instructions are:" name="HVC_instructions_are" number="0"/>
    <tcf:enumItem description="HVC instructions are enabled at PL2 and Non-secure PL1." name="HVC_instructions_are_enabled_at_PL2_and_Non_secure_PL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_SCD">
    <tcf:enumItem description="SMC instructions are enabled." name="SMC_instructions_are_enabled" number="0"/>
    <tcf:enumItem description="In Non-secure state, SMC instructions are UNDEFINED. The Undefined Instruction exception is taken from the current Exception level to the current Exception level. In Secure state, behavior is one of the following:" name="In_Non_secure_state_SMC_instructions_are_UNDEFINED" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_nET">
    <tcf:enumItem description="Early termination permitted. Execution time of data operations can depend on the data values." name="Early_termination_permitted" number="0"/>
    <tcf:enumItem description="Disable early termination. The number of cycles required for data operations is forced to be independent of the data values." name="Disable_early_termination" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_AW">
    <tcf:enumItem description="External aborts taken from Non-secure state are not masked by CPSR.A, and are taken to EL3. External aborts taken from Secure state are masked by CPSR.A." name="External_aborts_taken_from_Non_secure_state_are_not_masked_by_CPSR" number="0"/>
    <tcf:enumItem description="External aborts taken from either Security state are masked by CPSR.A. When CPSR.A is 0, the abort is taken to EL3." name="External_aborts_taken_from_either_Security_state_are_masked_by_CPSR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_FW">
    <tcf:enumItem description="An FIQ taken from Non-secure state is not masked by CPSR.F, and is taken to EL3. An FIQ taken from Secure state is masked by CPSR.F." name="An_FIQ_taken_from_Non_secure_state_is_not_masked_by_CPSR" number="0"/>
    <tcf:enumItem description="An FIQ taken from either Security state is masked by CPSR.F. When CPSR.F is 0, the FIQ is taken to EL3." name="An_FIQ_taken_from_either_Security_state_is_masked_by_CPSR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_EA">
    <tcf:enumItem description="External aborts taken to Abort mode." name="External_aborts_taken_to_Abort_mode" number="0"/>
    <tcf:enumItem description="External aborts taken to Monitor mode." name="External_aborts_taken_to_Monitor_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_FIQ">
    <tcf:enumItem description="FIQs taken to FIQ mode." name="FIQs_taken_to_FIQ_mode" number="0"/>
    <tcf:enumItem description="FIQs taken to Monitor mode." name="FIQs_taken_to_Monitor_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_IRQ">
    <tcf:enumItem description="IRQs taken to IRQ mode." name="IRQs_taken_to_IRQ_mode" number="0"/>
    <tcf:enumItem description="IRQs taken to Monitor mode." name="IRQs_taken_to_Monitor_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCR_NS">
    <tcf:enumItem description="PE is in Secure state." name="PE_is_in_Secure_state" number="0"/>
    <tcf:enumItem description="PE is in Non-secure state." name="PE_is_in_Non_secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SDCR_EPMAD">
    <tcf:enumItem description="Access to Performance Monitors registers from external debugger is permitted." name="Access_to_Performance_Monitors_registers_from_external_debugger_is_permitted" number="0"/>
    <tcf:enumItem description="Access to Performance Monitors registers from external debugger is disabled, unless overridden by the IMPLEMENTATION DEFINED authentication interface." name="Access_to_Performance_Monitors_registers_from_external_debugger_is_disabled_unless_overridden_by_the_IMPLEMENTATION_DEFINED_authentication_interface" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SDCR_EDAD">
    <tcf:enumItem description="Access to breakpoint and watchpoint registers from external debugger is permitted." name="Access_to_breakpoint_and_watchpoint_registers_from_external_debugger_is_permitted" number="0"/>
    <tcf:enumItem description="Access to breakpoint and watchpoint registers from external debugger is disabled, unless overridden by the IMPLEMENTATION DEFINED authentication interface." name="Access_to_breakpoint_and_watchpoint_registers_from_external_debugger_is_disabled_unless_overridden_by_the_IMPLEMENTATION_DEFINED_authentication_interface" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SDCR_SPME">
    <tcf:enumItem description="Event counting prohibited in Secure state, unless overridden by the IMPLEMENTATION DEFINED authentication interface." name="Event_counting_prohibited_in_Secure_state_unless_overridden_by_the_IMPLEMENTATION_DEFINED_authentication_interface" number="0"/>
    <tcf:enumItem description="Event counting allowed in Secure state, unless overridden by the IMPLEMENTATION DEFINED authentication interface." name="Event_counting_allowed_in_Secure_state_unless_overridden_by_the_IMPLEMENTATION_DEFINED_authentication_interface" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SDCR_SPD">
    <tcf:enumItem description="Legacy mode. Debug exceptions from Secure EL1 are enabled by the authentication interface." name="Legacy_mode" number="0"/>
    <tcf:enumItem description="Secure privileged debug disabled. Debug exceptions from Secure EL1 are disabled." name="Secure_privileged_debug_disabled" number="2"/>
    <tcf:enumItem description="Secure privileged debug enabled. Debug exceptions from Secure EL1 are enabled." name="Secure_privileged_debug_enabled" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="SDER_SUNIDEN">
    <tcf:enumItem description="Performance  Monitors event counting prohibited  in Secure EL0 unless allowed by MDCR_EL3.SPME, SDCR.SPME, or the IMPLEMENTATION DEFINED authentication interface ExternalSecureNoninvasiveDebugEnabled()." name="Performance_Monitors_event_counting_prohibited_in_Secure_EL0_unless_allowed_by_MDCR_EL3" number="0"/>
    <tcf:enumItem description="Performance Monitors event counting allowed in Secure EL0." name="Performance_Monitors_event_counting_allowed_in_Secure_EL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SDER_SUIDEN">
    <tcf:enumItem description="Debug exceptions other than Software Breakpoint Instruction exceptions from Secure EL0 are disabled, unless enabled by MDCR_EL3.SPD32 or SDCR.SPD." name="Debug_exceptions_other_than_Software_Breakpoint_Instruction_exceptions_from_Secure_EL0_are_disabled_unless_enabled_by_MDCR_EL3" number="0"/>
    <tcf:enumItem description="Debug exceptions from Secure EL0 are enabled." name="Debug_exceptions_from_Secure_EL0_are_enabled" number="1"/>
  </tcf:enumeration>
</register_list>
