Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Nov 27 18:45:46 2018
| Host         : ME4166-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 61 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 137 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.302        0.000                      0                  141        0.177        0.000                      0                  141        3.000        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.302        0.000                      0                  141        0.177        0.000                      0                  141       13.360        0.000                       0                   117  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.302ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 2.214ns (40.520%)  route 3.250ns (59.480%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.154     3.397    en_1Hz_count/m_reg[19]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.521 f  en_1Hz_count/alarm_on_i_5/O
                         net (fo=2, routed)           1.023     4.545    en_1Hz_count/alarm_on_i_5_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124     4.669 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=28, routed)          1.073     5.741    en_1Hz_count/en_1Hz
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     5.865 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     5.865    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.398 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.398    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.515    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.749    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.189 r  en_1Hz_count/m_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.189    en_1Hz_count/m_reg[20]_i_1_n_6
    SLICE_X2Y96          FDCE                                         r  en_1Hz_count/m_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.602   201.605    en_1Hz_count/clk_out1
    SLICE_X2Y96          FDCE                                         r  en_1Hz_count/m_reg[21]/C
                         clock pessimism              0.095   201.700    
                         clock uncertainty           -0.318   201.383    
    SLICE_X2Y96          FDCE (Setup_fdce_C_D)        0.109   201.492    en_1Hz_count/m_reg[21]
  -------------------------------------------------------------------
                         required time                        201.492    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                194.302    

Slack (MET) :             194.310ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.206ns (40.433%)  route 3.250ns (59.567%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.154     3.397    en_1Hz_count/m_reg[19]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.521 f  en_1Hz_count/alarm_on_i_5/O
                         net (fo=2, routed)           1.023     4.545    en_1Hz_count/alarm_on_i_5_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124     4.669 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=28, routed)          1.073     5.741    en_1Hz_count/en_1Hz
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     5.865 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     5.865    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.398 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.398    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.515    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.749    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.181 r  en_1Hz_count/m_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.181    en_1Hz_count/m_reg[20]_i_1_n_4
    SLICE_X2Y96          FDCE                                         r  en_1Hz_count/m_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.602   201.605    en_1Hz_count/clk_out1
    SLICE_X2Y96          FDCE                                         r  en_1Hz_count/m_reg[23]/C
                         clock pessimism              0.095   201.700    
                         clock uncertainty           -0.318   201.383    
    SLICE_X2Y96          FDCE (Setup_fdce_C_D)        0.109   201.492    en_1Hz_count/m_reg[23]
  -------------------------------------------------------------------
                         required time                        201.492    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                194.310    

Slack (MET) :             194.386ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 2.130ns (39.592%)  route 3.250ns (60.408%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.154     3.397    en_1Hz_count/m_reg[19]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.521 f  en_1Hz_count/alarm_on_i_5/O
                         net (fo=2, routed)           1.023     4.545    en_1Hz_count/alarm_on_i_5_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124     4.669 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=28, routed)          1.073     5.741    en_1Hz_count/en_1Hz
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     5.865 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     5.865    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.398 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.398    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.515    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.749    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.105 r  en_1Hz_count/m_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.105    en_1Hz_count/m_reg[20]_i_1_n_5
    SLICE_X2Y96          FDCE                                         r  en_1Hz_count/m_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.602   201.605    en_1Hz_count/clk_out1
    SLICE_X2Y96          FDCE                                         r  en_1Hz_count/m_reg[22]/C
                         clock pessimism              0.095   201.700    
                         clock uncertainty           -0.318   201.383    
    SLICE_X2Y96          FDCE (Setup_fdce_C_D)        0.109   201.492    en_1Hz_count/m_reg[22]
  -------------------------------------------------------------------
                         required time                        201.492    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                194.386    

Slack (MET) :             194.406ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.110ns (39.366%)  route 3.250ns (60.634%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.154     3.397    en_1Hz_count/m_reg[19]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.521 f  en_1Hz_count/alarm_on_i_5/O
                         net (fo=2, routed)           1.023     4.545    en_1Hz_count/alarm_on_i_5_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124     4.669 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=28, routed)          1.073     5.741    en_1Hz_count/en_1Hz
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     5.865 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     5.865    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.398 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.398    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.515    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.749    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.085 r  en_1Hz_count/m_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.085    en_1Hz_count/m_reg[20]_i_1_n_7
    SLICE_X2Y96          FDCE                                         r  en_1Hz_count/m_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.602   201.605    en_1Hz_count/clk_out1
    SLICE_X2Y96          FDCE                                         r  en_1Hz_count/m_reg[20]/C
                         clock pessimism              0.095   201.700    
                         clock uncertainty           -0.318   201.383    
    SLICE_X2Y96          FDCE (Setup_fdce_C_D)        0.109   201.492    en_1Hz_count/m_reg[20]
  -------------------------------------------------------------------
                         required time                        201.492    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                194.406    

Slack (MET) :             194.444ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 2.097ns (39.219%)  route 3.250ns (60.781%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.154     3.397    en_1Hz_count/m_reg[19]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.521 f  en_1Hz_count/alarm_on_i_5/O
                         net (fo=2, routed)           1.023     4.545    en_1Hz_count/alarm_on_i_5_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124     4.669 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=28, routed)          1.073     5.741    en_1Hz_count/en_1Hz
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     5.865 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     5.865    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.398 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.398    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.515    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.749    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.072 r  en_1Hz_count/m_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.072    en_1Hz_count/m_reg[16]_i_1_n_6
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.602   201.605    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[17]/C
                         clock pessimism              0.120   201.725    
                         clock uncertainty           -0.318   201.408    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)        0.109   201.517    en_1Hz_count/m_reg[17]
  -------------------------------------------------------------------
                         required time                        201.517    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                194.444    

Slack (MET) :             194.452ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 2.089ns (39.128%)  route 3.250ns (60.872%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.154     3.397    en_1Hz_count/m_reg[19]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.521 f  en_1Hz_count/alarm_on_i_5/O
                         net (fo=2, routed)           1.023     4.545    en_1Hz_count/alarm_on_i_5_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124     4.669 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=28, routed)          1.073     5.741    en_1Hz_count/en_1Hz
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     5.865 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     5.865    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.398 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.398    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.515    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.749    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.064 r  en_1Hz_count/m_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.064    en_1Hz_count/m_reg[16]_i_1_n_4
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.602   201.605    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/C
                         clock pessimism              0.120   201.725    
                         clock uncertainty           -0.318   201.408    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)        0.109   201.517    en_1Hz_count/m_reg[19]
  -------------------------------------------------------------------
                         required time                        201.517    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                194.452    

Slack (MET) :             194.528ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 2.013ns (38.249%)  route 3.250ns (61.751%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.154     3.397    en_1Hz_count/m_reg[19]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.521 f  en_1Hz_count/alarm_on_i_5/O
                         net (fo=2, routed)           1.023     4.545    en_1Hz_count/alarm_on_i_5_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124     4.669 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=28, routed)          1.073     5.741    en_1Hz_count/en_1Hz
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     5.865 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     5.865    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.398 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.398    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.515    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.749    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.988 r  en_1Hz_count/m_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.988    en_1Hz_count/m_reg[16]_i_1_n_5
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.602   201.605    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[18]/C
                         clock pessimism              0.120   201.725    
                         clock uncertainty           -0.318   201.408    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)        0.109   201.517    en_1Hz_count/m_reg[18]
  -------------------------------------------------------------------
                         required time                        201.517    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                194.528    

Slack (MET) :             194.536ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.980ns (37.859%)  route 3.250ns (62.141%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.154     3.397    en_1Hz_count/m_reg[19]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.521 f  en_1Hz_count/alarm_on_i_5/O
                         net (fo=2, routed)           1.023     4.545    en_1Hz_count/alarm_on_i_5_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124     4.669 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=28, routed)          1.073     5.741    en_1Hz_count/en_1Hz
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     5.865 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     5.865    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.398 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.398    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.515    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.955 r  en_1Hz_count/m_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.955    en_1Hz_count/m_reg[12]_i_1__0_n_6
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.602   201.605    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[13]/C
                         clock pessimism              0.095   201.700    
                         clock uncertainty           -0.318   201.383    
    SLICE_X2Y94          FDCE (Setup_fdce_C_D)        0.109   201.492    en_1Hz_count/m_reg[13]
  -------------------------------------------------------------------
                         required time                        201.492    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                194.536    

Slack (MET) :             194.544ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.972ns (37.764%)  route 3.250ns (62.236%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.154     3.397    en_1Hz_count/m_reg[19]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.521 f  en_1Hz_count/alarm_on_i_5/O
                         net (fo=2, routed)           1.023     4.545    en_1Hz_count/alarm_on_i_5_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124     4.669 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=28, routed)          1.073     5.741    en_1Hz_count/en_1Hz
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     5.865 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     5.865    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.398 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.398    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.515    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.947 r  en_1Hz_count/m_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.947    en_1Hz_count/m_reg[12]_i_1__0_n_4
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.602   201.605    en_1Hz_count/clk_out1
    SLICE_X2Y94          FDCE                                         r  en_1Hz_count/m_reg[15]/C
                         clock pessimism              0.095   201.700    
                         clock uncertainty           -0.318   201.383    
    SLICE_X2Y94          FDCE (Setup_fdce_C_D)        0.109   201.492    en_1Hz_count/m_reg[15]
  -------------------------------------------------------------------
                         required time                        201.492    
                         arrival time                          -6.947    
  -------------------------------------------------------------------
                         slack                                194.544    

Slack (MET) :             194.548ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 1.993ns (38.013%)  route 3.250ns (61.987%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 201.605 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.723     1.725    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     2.243 f  en_1Hz_count/m_reg[19]/Q
                         net (fo=2, routed)           1.154     3.397    en_1Hz_count/m_reg[19]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.521 f  en_1Hz_count/alarm_on_i_5/O
                         net (fo=2, routed)           1.023     4.545    en_1Hz_count/alarm_on_i_5_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124     4.669 f  en_1Hz_count/alarm_on_i_2/O
                         net (fo=28, routed)          1.073     5.741    en_1Hz_count/en_1Hz
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     5.865 r  en_1Hz_count/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     5.865    en_1Hz_count/m[0]_i_5__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.398 r  en_1Hz_count/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.398    en_1Hz_count/m_reg[0]_i_1__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  en_1Hz_count/m_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.515    en_1Hz_count/m_reg[4]_i_1__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  en_1Hz_count/m_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    en_1Hz_count/m_reg[8]_i_1__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  en_1Hz_count/m_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.749    en_1Hz_count/m_reg[12]_i_1__0_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.968 r  en_1Hz_count/m_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.968    en_1Hz_count/m_reg[16]_i_1_n_7
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         1.602   201.605    en_1Hz_count/clk_out1
    SLICE_X2Y95          FDCE                                         r  en_1Hz_count/m_reg[16]/C
                         clock pessimism              0.120   201.725    
                         clock uncertainty           -0.318   201.408    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)        0.109   201.517    en_1Hz_count/m_reg[16]
  -------------------------------------------------------------------
                         required time                        201.517    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                194.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rt_clock/count_hours/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.573     0.575    rt_clock/count_hours/clk_out1
    SLICE_X9Y95          FDCE                                         r  rt_clock/count_hours/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.141     0.716 r  rt_clock/count_hours/m_reg[1]/Q
                         net (fo=9, routed)           0.132     0.847    rt_clock/count_hours/m_reg__0[1]
    SLICE_X8Y95          LUT5 (Prop_lut5_I0_O)        0.048     0.895 r  rt_clock/count_hours/m[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.895    rt_clock/count_hours/m[4]_i_2__0_n_0
    SLICE_X8Y95          FDCE                                         r  rt_clock/count_hours/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.844     0.846    rt_clock/count_hours/clk_out1
    SLICE_X8Y95          FDCE                                         r  rt_clock/count_hours/m_reg[4]/C
                         clock pessimism             -0.258     0.588    
    SLICE_X8Y95          FDCE (Hold_fdce_C_D)         0.131     0.719    rt_clock/count_hours/m_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rt_clock/count_hours/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.573     0.575    rt_clock/count_hours/clk_out1
    SLICE_X9Y95          FDCE                                         r  rt_clock/count_hours/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.141     0.716 r  rt_clock/count_hours/m_reg[1]/Q
                         net (fo=9, routed)           0.132     0.847    rt_clock/count_hours/m_reg__0[1]
    SLICE_X8Y95          LUT3 (Prop_lut3_I0_O)        0.045     0.892 r  rt_clock/count_hours/m[2]_i_1__4/O
                         net (fo=1, routed)           0.000     0.892    rt_clock/count_hours/m[2]_i_1__4_n_0
    SLICE_X8Y95          FDCE                                         r  rt_clock/count_hours/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.844     0.846    rt_clock/count_hours/clk_out1
    SLICE_X8Y95          FDCE                                         r  rt_clock/count_hours/m_reg[2]/C
                         clock pessimism             -0.258     0.588    
    SLICE_X8Y95          FDCE (Hold_fdce_C_D)         0.120     0.708    rt_clock/count_hours/m_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rt_clock/count_minutes_1/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minutes_1/m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.464%)  route 0.165ns (46.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.601     0.603    rt_clock/count_minutes_1/clk_out1
    SLICE_X5Y93          FDCE                                         r  rt_clock/count_minutes_1/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  rt_clock/count_minutes_1/m_reg[0]/Q
                         net (fo=7, routed)           0.165     0.908    rt_clock/count_minutes_1/Q[0]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.048     0.956 r  rt_clock/count_minutes_1/m[3]_i_2__2/O
                         net (fo=1, routed)           0.000     0.956    rt_clock/count_minutes_1/m[3]_i_2__2_n_0
    SLICE_X6Y93          FDCE                                         r  rt_clock/count_minutes_1/m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872     0.874    rt_clock/count_minutes_1/clk_out1
    SLICE_X6Y93          FDCE                                         r  rt_clock/count_minutes_1/m_reg[3]/C
                         clock pessimism             -0.255     0.619    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.131     0.750    rt_clock/count_minutes_1/m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rt_clock/count_minutes_1/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minutes_1/m_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.865%)  route 0.169ns (47.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.601     0.603    rt_clock/count_minutes_1/clk_out1
    SLICE_X5Y93          FDCE                                         r  rt_clock/count_minutes_1/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  rt_clock/count_minutes_1/m_reg[0]/Q
                         net (fo=7, routed)           0.169     0.912    rt_clock/count_minutes_1/Q[0]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.048     0.960 r  rt_clock/count_minutes_1/m[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.960    rt_clock/count_minutes_1/m[1]_i_1__2_n_0
    SLICE_X6Y93          FDCE                                         r  rt_clock/count_minutes_1/m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872     0.874    rt_clock/count_minutes_1/clk_out1
    SLICE_X6Y93          FDCE                                         r  rt_clock/count_minutes_1/m_reg[1]/C
                         clock pessimism             -0.255     0.619    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.133     0.752    rt_clock/count_minutes_1/m_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rt_clock/count_minutes_1/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minutes_1/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.065%)  route 0.165ns (46.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.601     0.603    rt_clock/count_minutes_1/clk_out1
    SLICE_X5Y93          FDCE                                         r  rt_clock/count_minutes_1/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  rt_clock/count_minutes_1/m_reg[0]/Q
                         net (fo=7, routed)           0.165     0.908    rt_clock/count_minutes_1/Q[0]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.953 r  rt_clock/count_minutes_1/m[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.953    rt_clock/count_minutes_1/m[2]_i_1__0_n_0
    SLICE_X6Y93          FDCE                                         r  rt_clock/count_minutes_1/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872     0.874    rt_clock/count_minutes_1/clk_out1
    SLICE_X6Y93          FDCE                                         r  rt_clock/count_minutes_1/m_reg[2]/C
                         clock pessimism             -0.255     0.619    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.120     0.739    rt_clock/count_minutes_1/m_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/increment_minute/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.573     0.575    alarm_reg/increment_minute/clk_out1
    SLICE_X8Y93          FDCE                                         r  alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDCE (Prop_fdce_C_Q)         0.164     0.739 r  alarm_reg/increment_minute/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.160     0.899    alarm_reg/increment_minute/out[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.045     0.944 r  alarm_reg/increment_minute/FSM_sequential_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.944    alarm_reg/increment_minute/state_n[1]
    SLICE_X8Y93          FDCE                                         r  alarm_reg/increment_minute/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.844     0.846    alarm_reg/increment_minute/clk_out1
    SLICE_X8Y93          FDCE                                         r  alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X8Y93          FDCE (Hold_fdce_C_D)         0.121     0.696    alarm_reg/increment_minute/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 debounce_up/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.600     0.602    debounce_up/clk_out1
    SLICE_X4Y91          FDCE                                         r  debounce_up/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.141     0.743 r  debounce_up/count_reg[0]/Q
                         net (fo=5, routed)           0.089     0.831    debounce_up/count_reg[0]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.955 r  debounce_up/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.955    debounce_up/count_reg[0]_i_1_n_6
    SLICE_X4Y91          FDCE                                         r  debounce_up/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.871     0.873    debounce_up/clk_out1
    SLICE_X4Y91          FDCE                                         r  debounce_up/count_reg[1]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X4Y91          FDCE (Hold_fdce_C_D)         0.105     0.707    debounce_up/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 rt_clock/count_minute_0/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minute_0/m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.601     0.603    rt_clock/count_minute_0/clk_out1
    SLICE_X5Y96          FDCE                                         r  rt_clock/count_minute_0/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  rt_clock/count_minute_0/m_reg[2]/Q
                         net (fo=6, routed)           0.180     0.924    rt_clock/count_minute_0/Q[2]
    SLICE_X5Y96          LUT4 (Prop_lut4_I3_O)        0.042     0.966 r  rt_clock/count_minute_0/m[3]_i_2__1/O
                         net (fo=1, routed)           0.000     0.966    rt_clock/count_minute_0/m[3]_i_2__1_n_0
    SLICE_X5Y96          FDCE                                         r  rt_clock/count_minute_0/m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872     0.874    rt_clock/count_minute_0/clk_out1
    SLICE_X5Y96          FDCE                                         r  rt_clock/count_minute_0/m_reg[3]/C
                         clock pessimism             -0.271     0.603    
    SLICE_X5Y96          FDCE (Hold_fdce_C_D)         0.107     0.710    rt_clock/count_minute_0/m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 debounce_up/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/increment_hour/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.927%)  route 0.158ns (43.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.600     0.602    debounce_up/clk_out1
    SLICE_X6Y92          FDCE                                         r  debounce_up/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     0.766 r  debounce_up/q_reg/Q
                         net (fo=4, routed)           0.158     0.924    rt_clock/increment_hour/btn_h_stb
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.045     0.969 r  rt_clock/increment_hour/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.969    rt_clock/increment_hour/state_n[0]
    SLICE_X7Y93          FDCE                                         r  rt_clock/increment_hour/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872     0.874    rt_clock/increment_hour/clk_out1
    SLICE_X7Y93          FDCE                                         r  rt_clock/increment_hour/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.255     0.619    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.092     0.711    rt_clock/increment_hour/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 debounce_up/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/increment_hour/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.082%)  route 0.157ns (42.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.600     0.602    debounce_up/clk_out1
    SLICE_X6Y92          FDCE                                         r  debounce_up/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     0.766 r  debounce_up/q_reg/Q
                         net (fo=4, routed)           0.157     0.923    rt_clock/increment_hour/btn_h_stb
    SLICE_X7Y93          LUT3 (Prop_lut3_I2_O)        0.045     0.968 r  rt_clock/increment_hour/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.968    rt_clock/increment_hour/state_n[1]
    SLICE_X7Y93          FDCE                                         r  rt_clock/increment_hour/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872     0.874    rt_clock/increment_hour/clk_out1
    SLICE_X7Y93          FDCE                                         r  rt_clock/increment_hour/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.255     0.619    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.091     0.710    rt_clock/increment_hour/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y97      ad/alarm_on_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y94      alarm_reg/count_hours/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y94      alarm_reg/count_hours/m_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y94      alarm_reg/count_hours/m_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y94      alarm_reg/count_hours/m_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y94      alarm_reg/count_hours/m_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X8Y93      alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y88      debounce_dn/count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      ad/alarm_on_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y94      alarm_reg/count_hours/m_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y94      alarm_reg/count_hours/m_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y94      alarm_reg/count_hours/m_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y94      alarm_reg/count_hours/m_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y94      alarm_reg/count_hours/m_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y93      alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      debounce_dn/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      debounce_dn/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      debounce_dn/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y93      alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      debounce_dn/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      debounce_dn/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      debounce_dn/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      debounce_dn/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      debounce_dn/count_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      debounce_dn/count_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      debounce_dn/count_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      debounce_dn/count_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y90      debounce_dn/d_prev_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



