{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 08:46:06 2017 " "Info: Processing started: Mon Aug 21 08:46:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 21Game -c 21Game " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 21Game -c 21Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCKCONT " "Info: Assuming node \"CLOCKCONT\" is an undefined clock" {  } { { "21Game.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/21Game.bdf" { { 616 -1200 -1032 632 "CLOCKCONT" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCKCONT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Debounce:inst28\|74294:inst4\|104 " "Info: Detected ripple clock \"Debounce:inst28\|74294:inst4\|104\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1592 784 848 1672 "104" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debounce:inst28\|74294:inst4\|104" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Debounce:inst28\|74294:inst4\|154~0 " "Info: Detected gated clock \"Debounce:inst28\|74294:inst4\|154~0\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 80 416 480 120 "154" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debounce:inst28\|74294:inst4\|154~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debounce:inst28\|74294:inst4\|56 " "Info: Detected ripple clock \"Debounce:inst28\|74294:inst4\|56\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 952 784 848 1032 "56" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debounce:inst28\|74294:inst4\|56" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debounce:inst31\|74294:inst4\|104 " "Info: Detected ripple clock \"Debounce:inst31\|74294:inst4\|104\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1592 784 848 1672 "104" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debounce:inst31\|74294:inst4\|104" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Debounce:inst31\|74294:inst4\|154~0 " "Info: Detected gated clock \"Debounce:inst31\|74294:inst4\|154~0\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 80 416 480 120 "154" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debounce:inst31\|74294:inst4\|154~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debounce:inst31\|74294:inst4\|56 " "Info: Detected ripple clock \"Debounce:inst31\|74294:inst4\|56\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 952 784 848 1032 "56" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debounce:inst31\|74294:inst4\|56" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ContadorModulo10:inst24\|inst " "Info: Detected ripple clock \"ContadorModulo10:inst24\|inst\" as buffer" {  } { { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 152 320 384 232 "inst" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ContadorModulo10:inst24\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debounce:inst33\|74294:inst4\|104 " "Info: Detected ripple clock \"Debounce:inst33\|74294:inst4\|104\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1592 784 848 1672 "104" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debounce:inst33\|74294:inst4\|104" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Debounce:inst33\|74294:inst4\|154~0 " "Info: Detected gated clock \"Debounce:inst33\|74294:inst4\|154~0\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 80 416 480 120 "154" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debounce:inst33\|74294:inst4\|154~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debounce:inst33\|74294:inst4\|56 " "Info: Detected ripple clock \"Debounce:inst33\|74294:inst4\|56\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 952 784 848 1032 "56" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debounce:inst33\|74294:inst4\|56" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debounce:inst31\|inst10 " "Info: Detected ripple clock \"Debounce:inst31\|inst10\" as buffer" {  } { { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 552 616 96 "inst10" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debounce:inst31\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ContadorModulo10:inst14\|inst3 " "Info: Detected ripple clock \"ContadorModulo10:inst14\|inst3\" as buffer" {  } { { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ContadorModulo10:inst14\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74294:inst25\|104 " "Info: Detected ripple clock \"74294:inst25\|104\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1592 784 848 1672 "104" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "74294:inst25\|104" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ContadorModulo10:inst24\|inst3 " "Info: Detected ripple clock \"ContadorModulo10:inst24\|inst3\" as buffer" {  } { { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ContadorModulo10:inst24\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ContadorModulo10:inst26\|inst3 " "Info: Detected ripple clock \"ContadorModulo10:inst26\|inst3\" as buffer" {  } { { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ContadorModulo10:inst26\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCKCONT register Debounce:inst33\|74294:inst4\|56 register Debounce:inst33\|inst10 36.76 MHz 27.2 ns Internal " "Info: Clock \"CLOCKCONT\" has Internal fmax of 36.76 MHz between source register \"Debounce:inst33\|74294:inst4\|56\" and destination register \"Debounce:inst33\|inst10\" (period= 27.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.500 ns + Longest register register " "Info: + Longest register to register delay is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Debounce:inst33\|74294:inst4\|56 1 REG LC1_E37 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E37; Fanout = 5; REG Node = 'Debounce:inst33\|74294:inst4\|56'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Debounce:inst33|74294:inst4|56 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 952 784 848 1032 "56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.900 ns) 3.000 ns Debounce:inst33\|7408:inst5\|4 2 COMB LC6_E40 1 " "Info: 2: + IC(1.100 ns) + CELL(1.900 ns) = 3.000 ns; Loc. = LC6_E40; Fanout = 1; COMB Node = 'Debounce:inst33\|7408:inst5\|4'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Debounce:inst33|74294:inst4|56 Debounce:inst33|7408:inst5|4 } "NODE_NAME" } } { "7408.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 3.500 ns Debounce:inst33\|inst10 3 REG LC1_E40 23 " "Info: 3: + IC(0.200 ns) + CELL(0.300 ns) = 3.500 ns; Loc. = LC1_E40; Fanout = 23; REG Node = 'Debounce:inst33\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.500 ns" { Debounce:inst33|7408:inst5|4 Debounce:inst33|inst10 } "NODE_NAME" } } { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 552 616 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 62.86 % ) " "Info: Total cell delay = 2.200 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.300 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.500 ns" { Debounce:inst33|74294:inst4|56 Debounce:inst33|7408:inst5|4 Debounce:inst33|inst10 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "3.500 ns" { Debounce:inst33|74294:inst4|56 {} Debounce:inst33|7408:inst5|4 {} Debounce:inst33|inst10 {} } { 0.000ns 1.100ns 0.200ns } { 0.000ns 1.900ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.300 ns - Smallest " "Info: - Smallest clock skew is -8.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCKCONT destination 6.900 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCKCONT\" to destination register is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLOCKCONT 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'CLOCKCONT'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCKCONT } "NODE_NAME" } } { "21Game.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/21Game.bdf" { { 616 -1200 -1032 632 "CLOCKCONT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns ContadorModulo10:inst14\|inst3 2 REG LC1_B46 15 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_B46; Fanout = 15; REG Node = 'ContadorModulo10:inst14\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 } "NODE_NAME" } } { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 6.900 ns Debounce:inst33\|inst10 3 REG LC1_E40 23 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 6.900 ns; Loc. = LC1_E40; Fanout = 23; REG Node = 'Debounce:inst33\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.900 ns" { ContadorModulo10:inst14|inst3 Debounce:inst33|inst10 } "NODE_NAME" } } { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 552 616 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 23.19 % ) " "Info: Total cell delay = 1.600 ns ( 23.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 76.81 % ) " "Info: Total interconnect delay = 5.300 ns ( 76.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.900 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst33|inst10 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "6.900 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst33|inst10 {} } { 0.000ns 0.000ns 1.400ns 3.900ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCKCONT source 15.200 ns - Longest register " "Info: - Longest clock path from clock \"CLOCKCONT\" to source register is 15.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLOCKCONT 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'CLOCKCONT'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCKCONT } "NODE_NAME" } } { "21Game.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/21Game.bdf" { { 616 -1200 -1032 632 "CLOCKCONT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns ContadorModulo10:inst14\|inst3 2 REG LC1_B46 15 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_B46; Fanout = 15; REG Node = 'ContadorModulo10:inst14\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 } "NODE_NAME" } } { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.100 ns) 7.700 ns ContadorModulo10:inst24\|inst 3 REG LC4_C42 7 " "Info: 3: + IC(3.600 ns) + CELL(1.100 ns) = 7.700 ns; Loc. = LC4_C42; Fanout = 7; REG Node = 'ContadorModulo10:inst24\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.700 ns" { ContadorModulo10:inst14|inst3 ContadorModulo10:inst24|inst } "NODE_NAME" } } { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 152 320 384 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.000 ns) 13.400 ns Debounce:inst33\|74294:inst4\|154~0 4 COMB LC3_E40 15 " "Info: 4: + IC(3.700 ns) + CELL(2.000 ns) = 13.400 ns; Loc. = LC3_E40; Fanout = 15; COMB Node = 'Debounce:inst33\|74294:inst4\|154~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { ContadorModulo10:inst24|inst Debounce:inst33|74294:inst4|154~0 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 80 416 480 120 "154" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.000 ns) 15.200 ns Debounce:inst33\|74294:inst4\|56 5 REG LC1_E37 5 " "Info: 5: + IC(1.800 ns) + CELL(0.000 ns) = 15.200 ns; Loc. = LC1_E37; Fanout = 5; REG Node = 'Debounce:inst33\|74294:inst4\|56'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.800 ns" { Debounce:inst33|74294:inst4|154~0 Debounce:inst33|74294:inst4|56 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 952 784 848 1032 "56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 30.92 % ) " "Info: Total cell delay = 4.700 ns ( 30.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.500 ns ( 69.08 % ) " "Info: Total interconnect delay = 10.500 ns ( 69.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "15.200 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 ContadorModulo10:inst24|inst Debounce:inst33|74294:inst4|154~0 Debounce:inst33|74294:inst4|56 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "15.200 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} ContadorModulo10:inst24|inst {} Debounce:inst33|74294:inst4|154~0 {} Debounce:inst33|74294:inst4|56 {} } { 0.000ns 0.000ns 1.400ns 3.600ns 3.700ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.900 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst33|inst10 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "6.900 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst33|inst10 {} } { 0.000ns 0.000ns 1.400ns 3.900ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "15.200 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 ContadorModulo10:inst24|inst Debounce:inst33|74294:inst4|154~0 Debounce:inst33|74294:inst4|56 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "15.200 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} ContadorModulo10:inst24|inst {} Debounce:inst33|74294:inst4|154~0 {} Debounce:inst33|74294:inst4|56 {} } { 0.000ns 0.000ns 1.400ns 3.600ns 3.700ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 952 784 848 1032 "56" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 552 616 96 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 952 784 848 1032 "56" "" } } } } { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 552 616 96 "inst10" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.500 ns" { Debounce:inst33|74294:inst4|56 Debounce:inst33|7408:inst5|4 Debounce:inst33|inst10 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "3.500 ns" { Debounce:inst33|74294:inst4|56 {} Debounce:inst33|7408:inst5|4 {} Debounce:inst33|inst10 {} } { 0.000ns 1.100ns 0.200ns } { 0.000ns 1.900ns 0.300ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.900 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst33|inst10 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "6.900 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst33|inst10 {} } { 0.000ns 0.000ns 1.400ns 3.900ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "15.200 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 ContadorModulo10:inst24|inst Debounce:inst33|74294:inst4|154~0 Debounce:inst33|74294:inst4|56 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "15.200 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} ContadorModulo10:inst24|inst {} Debounce:inst33|74294:inst4|154~0 {} Debounce:inst33|74294:inst4|56 {} } { 0.000ns 0.000ns 1.400ns 3.600ns 3.700ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 2.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCKCONT 46 " "Warning: Circuit may not operate. Detected 46 non-operational path(s) clocked by clock \"CLOCKCONT\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Debounce:inst31\|inst10 MaquinaDeEstadoMoore:inst\|Q1 CLOCKCONT 8.0 ns " "Info: Found hold time violation between source  pin or register \"Debounce:inst31\|inst10\" and destination pin or register \"MaquinaDeEstadoMoore:inst\|Q1\" for clock \"CLOCKCONT\" (Hold time is 8.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.600 ns + Largest " "Info: + Largest clock skew is 14.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCKCONT destination 21.200 ns + Longest register " "Info: + Longest clock path from clock \"CLOCKCONT\" to destination register is 21.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLOCKCONT 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'CLOCKCONT'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCKCONT } "NODE_NAME" } } { "21Game.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/21Game.bdf" { { 616 -1200 -1032 632 "CLOCKCONT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns ContadorModulo10:inst14\|inst3 2 REG LC1_B46 15 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_B46; Fanout = 15; REG Node = 'ContadorModulo10:inst14\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 } "NODE_NAME" } } { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.100 ns) 7.700 ns ContadorModulo10:inst24\|inst3 3 REG LC3_C42 6 " "Info: 3: + IC(3.600 ns) + CELL(1.100 ns) = 7.700 ns; Loc. = LC3_C42; Fanout = 6; REG Node = 'ContadorModulo10:inst24\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.700 ns" { ContadorModulo10:inst14|inst3 ContadorModulo10:inst24|inst3 } "NODE_NAME" } } { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 10.500 ns ContadorModulo10:inst26\|inst3 4 REG LC2_C41 19 " "Info: 4: + IC(1.700 ns) + CELL(1.100 ns) = 10.500 ns; Loc. = LC2_C41; Fanout = 19; REG Node = 'ContadorModulo10:inst26\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { ContadorModulo10:inst24|inst3 ContadorModulo10:inst26|inst3 } "NODE_NAME" } } { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(1.100 ns) 16.800 ns 74294:inst25\|104 5 REG LC2_H1 25 " "Info: 5: + IC(5.200 ns) + CELL(1.100 ns) = 16.800 ns; Loc. = LC2_H1; Fanout = 25; REG Node = '74294:inst25\|104'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.300 ns" { ContadorModulo10:inst26|inst3 74294:inst25|104 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1592 784 848 1672 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 21.200 ns MaquinaDeEstadoMoore:inst\|Q1 6 REG LC5_C9 11 " "Info: 6: + IC(4.400 ns) + CELL(0.000 ns) = 21.200 ns; Loc. = LC5_C9; Fanout = 11; REG Node = 'MaquinaDeEstadoMoore:inst\|Q1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.400 ns" { 74294:inst25|104 MaquinaDeEstadoMoore:inst|Q1 } "NODE_NAME" } } { "MaquinaDeEstadoMoore.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/MaquinaDeEstadoMoore.bdf" { { -152 736 800 -72 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 23.11 % ) " "Info: Total cell delay = 4.900 ns ( 23.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.300 ns ( 76.89 % ) " "Info: Total interconnect delay = 16.300 ns ( 76.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "21.200 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 ContadorModulo10:inst24|inst3 ContadorModulo10:inst26|inst3 74294:inst25|104 MaquinaDeEstadoMoore:inst|Q1 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "21.200 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} ContadorModulo10:inst24|inst3 {} ContadorModulo10:inst26|inst3 {} 74294:inst25|104 {} MaquinaDeEstadoMoore:inst|Q1 {} } { 0.000ns 0.000ns 1.400ns 3.600ns 1.700ns 5.200ns 4.400ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCKCONT source 6.600 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCKCONT\" to source register is 6.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLOCKCONT 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'CLOCKCONT'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCKCONT } "NODE_NAME" } } { "21Game.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/21Game.bdf" { { 616 -1200 -1032 632 "CLOCKCONT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns ContadorModulo10:inst14\|inst3 2 REG LC1_B46 15 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_B46; Fanout = 15; REG Node = 'ContadorModulo10:inst14\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 } "NODE_NAME" } } { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.000 ns) 6.600 ns Debounce:inst31\|inst10 3 REG LC1_C52 57 " "Info: 3: + IC(3.600 ns) + CELL(0.000 ns) = 6.600 ns; Loc. = LC1_C52; Fanout = 57; REG Node = 'Debounce:inst31\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.600 ns" { ContadorModulo10:inst14|inst3 Debounce:inst31|inst10 } "NODE_NAME" } } { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 552 616 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 24.24 % ) " "Info: Total cell delay = 1.600 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 75.76 % ) " "Info: Total interconnect delay = 5.000 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.600 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst31|inst10 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "6.600 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst31|inst10 {} } { 0.000ns 0.000ns 1.400ns 3.600ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "21.200 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 ContadorModulo10:inst24|inst3 ContadorModulo10:inst26|inst3 74294:inst25|104 MaquinaDeEstadoMoore:inst|Q1 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "21.200 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} ContadorModulo10:inst24|inst3 {} ContadorModulo10:inst26|inst3 {} 74294:inst25|104 {} MaquinaDeEstadoMoore:inst|Q1 {} } { 0.000ns 0.000ns 1.400ns 3.600ns 1.700ns 5.200ns 4.400ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.600 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst31|inst10 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "6.600 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst31|inst10 {} } { 0.000ns 0.000ns 1.400ns 3.600ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 552 616 96 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.400 ns - Shortest register register " "Info: - Shortest register to register delay is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Debounce:inst31\|inst10 1 REG LC1_C52 57 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C52; Fanout = 57; REG Node = 'Debounce:inst31\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Debounce:inst31|inst10 } "NODE_NAME" } } { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 552 616 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.200 ns) 5.000 ns MaquinaDeEstadoMoore:inst\|inst5~0 2 COMB LC2_C9 2 " "Info: 2: + IC(2.800 ns) + CELL(2.200 ns) = 5.000 ns; Loc. = LC2_C9; Fanout = 2; COMB Node = 'MaquinaDeEstadoMoore:inst\|inst5~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.000 ns" { Debounce:inst31|inst10 MaquinaDeEstadoMoore:inst|inst5~0 } "NODE_NAME" } } { "MaquinaDeEstadoMoore.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/MaquinaDeEstadoMoore.bdf" { { 32 120 184 112 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 6.400 ns MaquinaDeEstadoMoore:inst\|Q1 3 REG LC5_C9 11 " "Info: 3: + IC(0.200 ns) + CELL(1.200 ns) = 6.400 ns; Loc. = LC5_C9; Fanout = 11; REG Node = 'MaquinaDeEstadoMoore:inst\|Q1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.400 ns" { MaquinaDeEstadoMoore:inst|inst5~0 MaquinaDeEstadoMoore:inst|Q1 } "NODE_NAME" } } { "MaquinaDeEstadoMoore.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/MaquinaDeEstadoMoore.bdf" { { -152 736 800 -72 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 53.12 % ) " "Info: Total cell delay = 3.400 ns ( 53.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 46.88 % ) " "Info: Total interconnect delay = 3.000 ns ( 46.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.400 ns" { Debounce:inst31|inst10 MaquinaDeEstadoMoore:inst|inst5~0 MaquinaDeEstadoMoore:inst|Q1 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "6.400 ns" { Debounce:inst31|inst10 {} MaquinaDeEstadoMoore:inst|inst5~0 {} MaquinaDeEstadoMoore:inst|Q1 {} } { 0.000ns 2.800ns 0.200ns } { 0.000ns 2.200ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "MaquinaDeEstadoMoore.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/MaquinaDeEstadoMoore.bdf" { { -152 736 800 -72 "Q1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 552 616 96 "inst10" "" } } } } { "MaquinaDeEstadoMoore.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/MaquinaDeEstadoMoore.bdf" { { -152 736 800 -72 "Q1" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "21.200 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 ContadorModulo10:inst24|inst3 ContadorModulo10:inst26|inst3 74294:inst25|104 MaquinaDeEstadoMoore:inst|Q1 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "21.200 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} ContadorModulo10:inst24|inst3 {} ContadorModulo10:inst26|inst3 {} 74294:inst25|104 {} MaquinaDeEstadoMoore:inst|Q1 {} } { 0.000ns 0.000ns 1.400ns 3.600ns 1.700ns 5.200ns 4.400ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.600 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst31|inst10 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "6.600 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst31|inst10 {} } { 0.000ns 0.000ns 1.400ns 3.600ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.400 ns" { Debounce:inst31|inst10 MaquinaDeEstadoMoore:inst|inst5~0 MaquinaDeEstadoMoore:inst|Q1 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "6.400 ns" { Debounce:inst31|inst10 {} MaquinaDeEstadoMoore:inst|inst5~0 {} MaquinaDeEstadoMoore:inst|Q1 {} } { 0.000ns 2.800ns 0.200ns } { 0.000ns 2.200ns 1.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Debounce:inst31\|inst HIT CLOCKCONT 2.900 ns register " "Info: tsu for register \"Debounce:inst31\|inst\" (data pin = \"HIT\", clock pin = \"CLOCKCONT\") is 2.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns + Longest pin register " "Info: + Longest pin to register delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns HIT 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'HIT'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "21Game.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/21Game.bdf" { { -72 -512 -344 -56 "HIT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(1.000 ns) 8.800 ns Debounce:inst31\|inst 2 REG LC2_C42 2 " "Info: 2: + IC(4.700 ns) + CELL(1.000 ns) = 8.800 ns; Loc. = LC2_C42; Fanout = 2; REG Node = 'Debounce:inst31\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { HIT Debounce:inst31|inst } "NODE_NAME" } } { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 208 272 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 46.59 % ) " "Info: Total cell delay = 4.100 ns ( 46.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 53.41 % ) " "Info: Total interconnect delay = 4.700 ns ( 53.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.800 ns" { HIT Debounce:inst31|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "8.800 ns" { HIT {} HIT~out {} Debounce:inst31|inst {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 208 272 96 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCKCONT destination 6.600 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCKCONT\" to destination register is 6.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLOCKCONT 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'CLOCKCONT'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCKCONT } "NODE_NAME" } } { "21Game.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/21Game.bdf" { { 616 -1200 -1032 632 "CLOCKCONT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns ContadorModulo10:inst14\|inst3 2 REG LC1_B46 15 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_B46; Fanout = 15; REG Node = 'ContadorModulo10:inst14\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 } "NODE_NAME" } } { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.000 ns) 6.600 ns Debounce:inst31\|inst 3 REG LC2_C42 2 " "Info: 3: + IC(3.600 ns) + CELL(0.000 ns) = 6.600 ns; Loc. = LC2_C42; Fanout = 2; REG Node = 'Debounce:inst31\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.600 ns" { ContadorModulo10:inst14|inst3 Debounce:inst31|inst } "NODE_NAME" } } { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 208 272 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 24.24 % ) " "Info: Total cell delay = 1.600 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 75.76 % ) " "Info: Total interconnect delay = 5.000 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.600 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst31|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "6.600 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst31|inst {} } { 0.000ns 0.000ns 1.400ns 3.600ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.800 ns" { HIT Debounce:inst31|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "8.800 ns" { HIT {} HIT~out {} Debounce:inst31|inst {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.100ns 1.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.600 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst31|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "6.600 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst31|inst {} } { 0.000ns 0.000ns 1.400ns 3.600ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCKCONT g Acumulador:inst21\|altaccumulate:altaccumulate_component\|accum_0ve:accum_cell\|accum_regra\[4\] 41.900 ns register " "Info: tco from clock \"CLOCKCONT\" to destination pin \"g\" through register \"Acumulador:inst21\|altaccumulate:altaccumulate_component\|accum_0ve:accum_cell\|accum_regra\[4\]\" is 41.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCKCONT source 14.400 ns + Longest register " "Info: + Longest clock path from clock \"CLOCKCONT\" to source register is 14.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLOCKCONT 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'CLOCKCONT'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCKCONT } "NODE_NAME" } } { "21Game.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/21Game.bdf" { { 616 -1200 -1032 632 "CLOCKCONT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns ContadorModulo10:inst14\|inst3 2 REG LC1_B46 15 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_B46; Fanout = 15; REG Node = 'ContadorModulo10:inst14\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 } "NODE_NAME" } } { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.100 ns) 7.700 ns Debounce:inst31\|inst10 3 REG LC1_C52 57 " "Info: 3: + IC(3.600 ns) + CELL(1.100 ns) = 7.700 ns; Loc. = LC1_C52; Fanout = 57; REG Node = 'Debounce:inst31\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.700 ns" { ContadorModulo10:inst14|inst3 Debounce:inst31|inst10 } "NODE_NAME" } } { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 552 616 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(0.000 ns) 14.400 ns Acumulador:inst21\|altaccumulate:altaccumulate_component\|accum_0ve:accum_cell\|accum_regra\[4\] 4 REG LC3_C8 9 " "Info: 4: + IC(6.700 ns) + CELL(0.000 ns) = 14.400 ns; Loc. = LC3_C8; Fanout = 9; REG Node = 'Acumulador:inst21\|altaccumulate:altaccumulate_component\|accum_0ve:accum_cell\|accum_regra\[4\]'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.700 ns" { Debounce:inst31|inst10 Acumulador:inst21|altaccumulate:altaccumulate_component|accum_0ve:accum_cell|accum_regra[4] } "NODE_NAME" } } { "db/accum_0ve.tdf" "" { Text "/home/aluno/21 Game - Bruno e Lucas/db/accum_0ve.tdf" 34 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 18.75 % ) " "Info: Total cell delay = 2.700 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.700 ns ( 81.25 % ) " "Info: Total interconnect delay = 11.700 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "14.400 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst31|inst10 Acumulador:inst21|altaccumulate:altaccumulate_component|accum_0ve:accum_cell|accum_regra[4] } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "14.400 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst31|inst10 {} Acumulador:inst21|altaccumulate:altaccumulate_component|accum_0ve:accum_cell|accum_regra[4] {} } { 0.000ns 0.000ns 1.400ns 3.600ns 6.700ns } { 0.000ns 0.500ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "db/accum_0ve.tdf" "" { Text "/home/aluno/21 Game - Bruno e Lucas/db/accum_0ve.tdf" 34 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.400 ns + Longest register pin " "Info: + Longest register to pin delay is 26.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Acumulador:inst21\|altaccumulate:altaccumulate_component\|accum_0ve:accum_cell\|accum_regra\[4\] 1 REG LC3_C8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_C8; Fanout = 9; REG Node = 'Acumulador:inst21\|altaccumulate:altaccumulate_component\|accum_0ve:accum_cell\|accum_regra\[4\]'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Acumulador:inst21|altaccumulate:altaccumulate_component|accum_0ve:accum_cell|accum_regra[4] } "NODE_NAME" } } { "db/accum_0ve.tdf" "" { Text "/home/aluno/21 Game - Bruno e Lucas/db/accum_0ve.tdf" 34 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.900 ns) 3.100 ns 74185:inst11\|22~0 2 COMB LC1_C11 2 " "Info: 2: + IC(1.200 ns) + CELL(1.900 ns) = 3.100 ns; Loc. = LC1_C11; Fanout = 2; COMB Node = '74185:inst11\|22~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { Acumulador:inst21|altaccumulate:altaccumulate_component|accum_0ve:accum_cell|accum_regra[4] 74185:inst11|22~0 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74185.bdf" { { 1712 800 864 1816 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.900 ns) 7.200 ns muxBCD:inst18\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|_~11 3 COMB LC7_C31 1 " "Info: 3: + IC(2.200 ns) + CELL(1.900 ns) = 7.200 ns; Loc. = LC7_C31; Fanout = 1; COMB Node = 'muxBCD:inst18\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|_~11'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.100 ns" { 74185:inst11|22~0 muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|_~11 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "/opt/altera/9.0/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.300 ns) 8.700 ns muxBCD:inst18\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|\$00012~3 4 COMB LC3_C31 1 " "Info: 4: + IC(0.200 ns) + CELL(1.300 ns) = 8.700 ns; Loc. = LC3_C31; Fanout = 1; COMB Node = 'muxBCD:inst18\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|\$00012~3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.500 ns" { muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|_~11 muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~3 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "/opt/altera/9.0/quartus/libraries/megafunctions/muxlut.tdf" 169 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 10.600 ns muxBCD:inst18\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~7 5 COMB LC4_C31 7 " "Info: 5: + IC(0.000 ns) + CELL(1.900 ns) = 10.600 ns; Loc. = LC4_C31; Fanout = 7; COMB Node = 'muxBCD:inst18\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~3 muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~7 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "/opt/altera/9.0/quartus/libraries/megafunctions/muxlut.tdf" 168 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.700 ns) 16.300 ns 74247:inst6\|86~0 6 COMB LC1_F51 1 " "Info: 6: + IC(4.000 ns) + CELL(1.700 ns) = 16.300 ns; Loc. = LC1_F51; Fanout = 1; COMB Node = '74247:inst6\|86~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~7 74247:inst6|86~0 } "NODE_NAME" } } { "74247.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74247.bdf" { { 976 848 912 1048 "86" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(8.500 ns) 26.400 ns g 7 PIN PIN_54 0 " "Info: 7: + IC(1.600 ns) + CELL(8.500 ns) = 26.400 ns; Loc. = PIN_54; Fanout = 0; PIN Node = 'g'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.100 ns" { 74247:inst6|86~0 g } "NODE_NAME" } } { "21Game.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/21Game.bdf" { { 216 3176 3352 232 "g" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.200 ns ( 65.15 % ) " "Info: Total cell delay = 17.200 ns ( 65.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.200 ns ( 34.85 % ) " "Info: Total interconnect delay = 9.200 ns ( 34.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "26.400 ns" { Acumulador:inst21|altaccumulate:altaccumulate_component|accum_0ve:accum_cell|accum_regra[4] 74185:inst11|22~0 muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|_~11 muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~3 muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~7 74247:inst6|86~0 g } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "26.400 ns" { Acumulador:inst21|altaccumulate:altaccumulate_component|accum_0ve:accum_cell|accum_regra[4] {} 74185:inst11|22~0 {} muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|_~11 {} muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~3 {} muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~7 {} 74247:inst6|86~0 {} g {} } { 0.000ns 1.200ns 2.200ns 0.200ns 0.000ns 4.000ns 1.600ns } { 0.000ns 1.900ns 1.900ns 1.300ns 1.900ns 1.700ns 8.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "14.400 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst31|inst10 Acumulador:inst21|altaccumulate:altaccumulate_component|accum_0ve:accum_cell|accum_regra[4] } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "14.400 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst31|inst10 {} Acumulador:inst21|altaccumulate:altaccumulate_component|accum_0ve:accum_cell|accum_regra[4] {} } { 0.000ns 0.000ns 1.400ns 3.600ns 6.700ns } { 0.000ns 0.500ns 1.100ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "26.400 ns" { Acumulador:inst21|altaccumulate:altaccumulate_component|accum_0ve:accum_cell|accum_regra[4] 74185:inst11|22~0 muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|_~11 muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~3 muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~7 74247:inst6|86~0 g } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "26.400 ns" { Acumulador:inst21|altaccumulate:altaccumulate_component|accum_0ve:accum_cell|accum_regra[4] {} 74185:inst11|22~0 {} muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|_~11 {} muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~3 {} muxBCD:inst18|lpm_mux1:inst|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~7 {} 74247:inst6|86~0 {} g {} } { 0.000ns 1.200ns 2.200ns 0.200ns 0.000ns 4.000ns 1.600ns } { 0.000ns 1.900ns 1.900ns 1.300ns 1.900ns 1.700ns 8.500ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Debounce:inst28\|inst STAY CLOCKCONT -0.300 ns register " "Info: th for register \"Debounce:inst28\|inst\" (data pin = \"STAY\", clock pin = \"CLOCKCONT\") is -0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCKCONT destination 7.100 ns + Longest register " "Info: + Longest clock path from clock \"CLOCKCONT\" to destination register is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLOCKCONT 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'CLOCKCONT'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCKCONT } "NODE_NAME" } } { "21Game.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/21Game.bdf" { { 616 -1200 -1032 632 "CLOCKCONT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns ContadorModulo10:inst14\|inst3 2 REG LC1_B46 15 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_B46; Fanout = 15; REG Node = 'ContadorModulo10:inst14\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 } "NODE_NAME" } } { "ContadorModulo10.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/ContadorModulo10.bdf" { { 144 1152 1216 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.100 ns Debounce:inst28\|inst 3 REG LC7_I51 2 " "Info: 3: + IC(4.100 ns) + CELL(0.000 ns) = 7.100 ns; Loc. = LC7_I51; Fanout = 2; REG Node = 'Debounce:inst28\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.100 ns" { ContadorModulo10:inst14|inst3 Debounce:inst28|inst } "NODE_NAME" } } { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 208 272 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 22.54 % ) " "Info: Total cell delay = 1.600 ns ( 22.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 77.46 % ) " "Info: Total interconnect delay = 5.500 ns ( 77.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.100 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst28|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "7.100 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst28|inst {} } { 0.000ns 0.000ns 1.400ns 4.100ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 208 272 96 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns STAY 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'STAY'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { STAY } "NODE_NAME" } } { "21Game.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/21Game.bdf" { { 64 -512 -344 80 "STAY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.000 ns) 8.300 ns Debounce:inst28\|inst 2 REG LC7_I51 2 " "Info: 2: + IC(4.200 ns) + CELL(1.000 ns) = 8.300 ns; Loc. = LC7_I51; Fanout = 2; REG Node = 'Debounce:inst28\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.200 ns" { STAY Debounce:inst28|inst } "NODE_NAME" } } { "Debounce.bdf" "" { Schematic "/home/aluno/21 Game - Bruno e Lucas/Debounce.bdf" { { 16 208 272 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 49.40 % ) " "Info: Total cell delay = 4.100 ns ( 49.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 50.60 % ) " "Info: Total interconnect delay = 4.200 ns ( 50.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.300 ns" { STAY Debounce:inst28|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "8.300 ns" { STAY {} STAY~out {} Debounce:inst28|inst {} } { 0.000ns 0.000ns 4.200ns } { 0.000ns 3.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.100 ns" { CLOCKCONT ContadorModulo10:inst14|inst3 Debounce:inst28|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "7.100 ns" { CLOCKCONT {} CLOCKCONT~out {} ContadorModulo10:inst14|inst3 {} Debounce:inst28|inst {} } { 0.000ns 0.000ns 1.400ns 4.100ns } { 0.000ns 0.500ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.300 ns" { STAY Debounce:inst28|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "8.300 ns" { STAY {} STAY~out {} Debounce:inst28|inst {} } { 0.000ns 0.000ns 4.200ns } { 0.000ns 3.100ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 21 08:46:07 2017 " "Info: Processing ended: Mon Aug 21 08:46:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
