#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Oct 14 14:54:42 2017
# Process ID: 352728
# Current directory: C:/Users/Alti/multiplier/multiplier.runs/synth_1
# Command line: vivado.exe -log top_level_for_multiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_for_multiplier.tcl
# Log file: C:/Users/Alti/multiplier/multiplier.runs/synth_1/top_level_for_multiplier.vds
# Journal file: C:/Users/Alti/multiplier/multiplier.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_for_multiplier.tcl -notrace
Command: synth_design -top top_level_for_multiplier -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 358476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 306.949 ; gain = 76.563
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_for_multiplier' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:23]
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:23]
INFO: [Synth 8-638] synthesizing module 'registerA' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/registerA.v:23]
INFO: [Synth 8-256] done synthesizing module 'registerA' (1#1) [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/registerA.v:23]
WARNING: [Synth 8-567] referenced signal 'temp0' should be on the sensitivity list [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:44]
WARNING: [Synth 8-567] referenced signal 'temp1' should be on the sensitivity list [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:44]
WARNING: [Synth 8-567] referenced signal 'temp2' should be on the sensitivity list [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:44]
WARNING: [Synth 8-567] referenced signal 'temp3' should be on the sensitivity list [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:44]
WARNING: [Synth 8-567] referenced signal 'co0_1' should be on the sensitivity list [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:44]
WARNING: [Synth 8-567] referenced signal 'lastCLAinput1' should be on the sensitivity list [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:44]
WARNING: [Synth 8-567] referenced signal 'co2_3' should be on the sensitivity list [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:44]
WARNING: [Synth 8-567] referenced signal 'lastCLAinput2' should be on the sensitivity list [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:44]
INFO: [Synth 8-638] synthesizing module 'and_AB' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/and_AB.v:3]
INFO: [Synth 8-256] done synthesizing module 'and_AB' (2#1) [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/and_AB.v:3]
INFO: [Synth 8-638] synthesizing module 'CLA_adder' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/CLA_adder.v:3]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/half_adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (3#1) [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/half_adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'CLA_adder' (4#1) [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/CLA_adder.v:3]
INFO: [Synth 8-638] synthesizing module 'Eight_bit_rgstr' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/Eight_bit_rgstr.v:23]
INFO: [Synth 8-256] done synthesizing module 'Eight_bit_rgstr' (5#1) [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/Eight_bit_rgstr.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP3_reg' and it is trimmed from '8' to '7' bits. [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP2_reg' and it is trimmed from '8' to '7' bits. [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP1_reg' and it is trimmed from '8' to '5' bits. [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'PP0_reg' and it is trimmed from '8' to '5' bits. [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:47]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (6#1) [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:30]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/debounce2.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (7#1) [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/debounce2.v:1]
WARNING: [Synth 8-350] instance 'debouce' of module 'button_debouncer' requires 3 connections, but only 1 given [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:30]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/clk_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (8#1) [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/clk_gen.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:32]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/bcd_to_7seg.v:1]
WARNING: [Synth 8-6014] Unused sequential element wCarryOut_reg was removed.  [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/bcd_to_7seg.v:10]
WARNING: [Synth 8-6014] Unused sequential element digit_10s_reg was removed.  [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/bcd_to_7seg.v:12]
WARNING: [Synth 8-6014] Unused sequential element digit_1s_reg was removed.  [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/bcd_to_7seg.v:13]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (9#1) [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/bcd_to_7seg.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'c_o' does not match port width (1) of module 'bcd_to_7seg' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:32]
WARNING: [Synth 8-350] instance 'BCD' of module 'bcd_to_7seg' requires 4 connections, but only 2 given [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:32]
INFO: [Synth 8-638] synthesizing module 'led_mux' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/led_mux.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/led_mux.v:12]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (10#1) [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/led_mux.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'LED0' does not match port width (8) of module 'led_mux' [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:33]
WARNING: [Synth 8-3848] Net vote in module/entity top_level_for_multiplier does not have driver. [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:26]
WARNING: [Synth 8-3848] Net i in module/entity top_level_for_multiplier does not have driver. [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:27]
INFO: [Synth 8-256] done synthesizing module 'top_level_for_multiplier' (11#1) [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.027 ; gain = 115.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin debouce:button to constant 0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:30]
WARNING: [Synth 8-3295] tying undriven pin BCD:c_o to constant 0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:32]
WARNING: [Synth 8-3295] tying undriven pin BCD:BCD[3] to constant 0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:32]
WARNING: [Synth 8-3295] tying undriven pin BCD:BCD[2] to constant 0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:32]
WARNING: [Synth 8-3295] tying undriven pin BCD:BCD[1] to constant 0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:32]
WARNING: [Synth 8-3295] tying undriven pin BCD:BCD[0] to constant 0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:32]
WARNING: [Synth 8-3295] tying undriven pin LED:LED0[3] to constant 0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:33]
WARNING: [Synth 8-3295] tying undriven pin LED:LED0[2] to constant 0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:33]
WARNING: [Synth 8-3295] tying undriven pin LED:LED0[1] to constant 0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:33]
WARNING: [Synth 8-3295] tying undriven pin LED:LED0[0] to constant 0 [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/top_level_for_multiplier.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 346.027 ; gain = 115.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alti/multiplier/multiplier.srcs/constrs_1/new/reg_multiplier.xdc]
invalid command name "clk100MHz"
Finished Parsing XDC File [C:/Users/Alti/multiplier/multiplier.srcs/constrs_1/new/reg_multiplier.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alti/multiplier/multiplier.srcs/constrs_1/new/reg_multiplier.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_for_multiplier_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_for_multiplier_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 652.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_10s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_1s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module registerA 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module CLA_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Eight_bit_rgstr 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element debouce/history_reg was removed.  [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/debounce2.v:15]
WARNING: [Synth 8-6014] Unused sequential element debouce/debounced_button_reg was removed.  [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/debounce2.v:18]
WARNING: [Synth 8-6014] Unused sequential element CLK/count1_reg was removed.  [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/clk_gen.v:8]
WARNING: [Synth 8-6014] Unused sequential element CLK/clk_4sec_reg was removed.  [C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/clk_gen.v:8]
INFO: [Synth 8-5545] ROM "CLK/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    27|
|4     |LUT2   |     2|
|5     |LUT3   |    12|
|6     |LUT4   |     7|
|7     |LUT5   |    17|
|8     |LUT6   |     7|
|9     |FDRE   |    60|
|10    |IBUF   |    10|
|11    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   175|
|2     |  CLK            |clk_gen         |    82|
|3     |  LED            |led_mux         |    15|
|4     |  m              |multiplier      |    43|
|5     |    final_output |Eight_bit_rgstr |     8|
|6     |    one          |registerA       |    13|
|7     |    stateone     |registerA_0     |     9|
|8     |    statetwo     |registerA_1     |     7|
|9     |    two          |registerA_2     |     6|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 652.246 ; gain = 421.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 652.246 ; gain = 115.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 652.246 ; gain = 421.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

43 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 652.246 ; gain = 429.629
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alti/multiplier/multiplier.runs/synth_1/top_level_for_multiplier.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 652.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 14 14:55:33 2017...
