Timing Analyzer report for Ozy_Janus
Tue Aug 08 21:29:19 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'BCLK'
  7. Clock Setup: 'CLK_24MHZ'
  8. Clock Setup: 'FX2_CLK'
  9. Clock Hold: 'IFCLK'
 10. Clock Hold: 'BCLK'
 11. Clock Hold: 'CLK_24MHZ'
 12. Clock Hold: 'FX2_CLK'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Ignored Timing Assignments
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                                                                                            ; To                                                                                                                                                    ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 7.240 ns                                       ; FLAGC                                                                                                                           ; TX_wait[7]                                                                                                                                            ; --         ; IFCLK     ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 15.583 ns                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] ; LED[0]                                                                                                                                                ; IFCLK      ; --        ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.604 ns                                      ; FLAGC                                                                                                                           ; LED[1]                                                                                                                                                ; --         ; --        ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -1.452 ns                                      ; CDOUT                                                                                                                           ; Tx_q[0]                                                                                                                                               ; --         ; CLK_24MHZ ; 0            ;
; Clock Setup: 'IFCLK'         ; 13.814 ns ; 48.00 MHz ( period = 20.833 ns ) ; 142.47 MHz ( period = 7.019 ns )               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]                       ; IFCLK      ; IFCLK     ; 0            ;
; Clock Setup: 'BCLK'          ; 14.338 ns ; 24.58 MHz ( period = 40.690 ns ) ; 83.24 MHz ( period = 12.014 ns )               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]   ; state_PWM.00100                                                                                                                                       ; BCLK       ; BCLK      ; 0            ;
; Clock Setup: 'CLK_24MHZ'     ; 19.177 ns ; 24.58 MHz ( period = 40.690 ns ) ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Rx_control_0[6]                                                                                                                 ; DFS1                                                                                                                                                  ; BCLK       ; CLK_24MHZ ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 37.219 ns ; 24.00 MHz ( period = 41.666 ns ) ; 224.87 MHz ( period = 4.447 ns )               ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[18]                                                                                                                             ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.294 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                                            ; Rx_register[1]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0 ; IFCLK      ; IFCLK     ; 0            ;
; Clock Hold: 'BCLK'           ; 0.499 ns  ; 24.58 MHz ( period = 40.690 ns ) ; N/A                                            ; LED_sync                                                                                                                        ; LED_sync                                                                                                                                              ; BCLK       ; BCLK      ; 0            ;
; Clock Hold: 'CLK_24MHZ'      ; 0.499 ns  ; 24.58 MHz ( period = 40.690 ns ) ; N/A                                            ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                 ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.499 ns  ; 24.00 MHz ( period = 41.666 ns ) ; N/A                                            ; debounce:de_PTT|clean_pb                                                                                                        ; debounce:de_PTT|clean_pb                                                                                                                              ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Total number of failed paths ;           ;                                  ;                                                ;                                                                                                                                 ;                                                                                                                                                       ;            ;           ; 0            ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                  ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting               ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C8           ;                 ;                           ;             ;
; Timing Models                                         ; Final                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                    ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                    ;                 ;                           ;             ;
; Number of paths to report                             ; 200                   ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                   ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                   ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                   ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle    ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                    ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                    ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                    ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                   ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                   ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                    ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                   ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                   ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                   ;                 ;                           ;             ;
; Clock Settings                                        ; Bclk from Janus       ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; Tlv Bclk              ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; Janus 24.576MHz clock ;                 ; CLK_24MHZ                 ;             ;
; Clock Settings                                        ; Fx2 Clock             ;                 ; FX2_CLK                   ;             ;
; Clock Settings                                        ; 48MHz clock           ;                 ; IFCLK                     ;             ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a   ; dcfifo_dj91 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe11|dffe12a ; dcfifo_dj91 ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a   ; dcfifo_q2b1 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe11|dffe12a ; dcfifo_q2b1 ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                  ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name    ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on              ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock           ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK from Janus       ; User Pin      ; 24.58 MHz        ; 0.000 ns      ; 0.000 ns     ; Janus 24.576MHz clock ; 1                     ; 1                   ; AUTO   ;              ;
; CLK_24MHZ       ; Janus 24.576MHz clock ; User Pin      ; 24.58 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ; FX2 Clock             ; User Pin      ; 24.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CBCLK           ; TLV BCLK              ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; Janus 24.576MHz clock ; 1                     ; 8                   ; AUTO   ;              ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                    ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.814 ns                               ; 142.47 MHz ( period = 7.019 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.755 ns                ;
; 13.900 ns                               ; 144.24 MHz ( period = 6.933 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.669 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.604 ns                 ; 6.645 ns                ;
; 13.959 ns                               ; 145.48 MHz ( period = 6.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.665 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.607 ns                 ; 6.632 ns                ;
; 13.975 ns                               ; 145.82 MHz ( period = 6.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.627 ns                 ; 6.652 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.596 ns                 ; 6.611 ns                ;
; 13.985 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 6.631 ns                ;
; 13.986 ns                               ; 146.05 MHz ( period = 6.847 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.583 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.600 ns                 ; 6.600 ns                ;
; 14.000 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 6.620 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.594 ns                 ; 6.547 ns                ;
; 14.047 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 6.567 ns                ;
; 14.072 ns                               ; 147.91 MHz ( period = 6.761 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.497 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.610 ns                 ; 6.528 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.548 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.520 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 6.540 ns                ;
; 14.111 ns                               ; 148.77 MHz ( period = 6.722 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 6.457 ns                ;
; 14.158 ns                               ; 149.81 MHz ( period = 6.675 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[8]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.411 ns                ;
; 14.197 ns                               ; 150.69 MHz ( period = 6.636 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 6.371 ns                ;
; 14.235 ns                               ; 151.56 MHz ( period = 6.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.334 ns                ;
; 14.244 ns                               ; 151.77 MHz ( period = 6.589 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[7]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.325 ns                ;
; 14.245 ns                               ; 151.79 MHz ( period = 6.588 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]_OTERM68 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a3~porta_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.557 ns                 ; 6.312 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.603 ns                 ; 6.347 ns                ;
; 14.256 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.623 ns                 ; 6.367 ns                ;
; 14.259 ns                               ; 152.11 MHz ( period = 6.574 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]_OTERM68 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 6.311 ns                ;
; 14.265 ns                               ; 152.25 MHz ( period = 6.568 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]_OTERM68 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.562 ns                 ; 6.297 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.334 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.626 ns                 ; 6.354 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.595 ns                 ; 6.313 ns                ;
; 14.282 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.615 ns                 ; 6.333 ns                ;
; 14.283 ns                               ; 152.67 MHz ( period = 6.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 6.285 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.599 ns                 ; 6.302 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.619 ns                 ; 6.322 ns                ;
; 14.321 ns                               ; 153.56 MHz ( period = 6.512 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.248 ns                ;
; 14.335 ns                               ; 153.89 MHz ( period = 6.498 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]_OTERM68 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.584 ns                 ; 6.249 ns                ;
; 14.339 ns                               ; 153.99 MHz ( period = 6.494 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]_OTERM68 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a13~porta_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.586 ns                 ; 6.247 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.593 ns                 ; 6.249 ns                ;
; 14.344 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 6.269 ns                ;
; 14.346 ns                               ; 154.15 MHz ( period = 6.487 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]_OTERM68 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.581 ns                 ; 6.235 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.586 ns                 ; 6.219 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 6.239 ns                ;
; 14.369 ns                               ; 154.70 MHz ( period = 6.464 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 6.199 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                         ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.338 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]  ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.661 ns                 ; 4.323 ns                ;
; 14.417 ns                               ; 84.35 MHz ( period = 11.856 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; sync_count[0]_OTERM159                                                                                                                                  ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.374 ns                 ; 4.957 ns                ;
; 14.462 ns                               ; 84.99 MHz ( period = 11.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; sync_count[0]_OTERM159                                                                                                                                  ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.367 ns                 ; 4.905 ns                ;
; 14.472 ns                               ; 85.14 MHz ( period = 11.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; Rx_control_0[5]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.961 ns                 ; 4.489 ns                ;
; 14.472 ns                               ; 85.14 MHz ( period = 11.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; Rx_control_0[4]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.961 ns                 ; 4.489 ns                ;
; 14.472 ns                               ; 85.14 MHz ( period = 11.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; Rx_control_0[3]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.961 ns                 ; 4.489 ns                ;
; 14.472 ns                               ; 85.14 MHz ( period = 11.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; Rx_control_0[2]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.961 ns                 ; 4.489 ns                ;
; 14.499 ns                               ; 85.53 MHz ( period = 11.692 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]  ; sync_count[0]_OTERM157_OTERM198                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.065 ns                 ; 4.566 ns                ;
; 14.509 ns                               ; 85.68 MHz ( period = 11.672 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[1]  ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.073 ns                 ; 4.564 ns                ;
; 14.511 ns                               ; 85.70 MHz ( period = 11.668 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; sync_count[0]_OTERM157_OTERM202                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.396 ns                 ; 4.885 ns                ;
; 14.517 ns                               ; 85.79 MHz ( period = 11.656 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; Rx_control_0[5]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.954 ns                 ; 4.437 ns                ;
; 14.517 ns                               ; 85.79 MHz ( period = 11.656 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; Rx_control_0[4]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.954 ns                 ; 4.437 ns                ;
; 14.517 ns                               ; 85.79 MHz ( period = 11.656 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; Rx_control_0[3]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.954 ns                 ; 4.437 ns                ;
; 14.517 ns                               ; 85.79 MHz ( period = 11.656 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; Rx_control_0[2]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.954 ns                 ; 4.437 ns                ;
; 14.540 ns                               ; 86.13 MHz ( period = 11.610 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; Rx_control_0[5]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.955 ns                 ; 4.415 ns                ;
; 14.540 ns                               ; 86.13 MHz ( period = 11.610 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; Rx_control_0[4]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.955 ns                 ; 4.415 ns                ;
; 14.540 ns                               ; 86.13 MHz ( period = 11.610 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; Rx_control_0[3]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.955 ns                 ; 4.415 ns                ;
; 14.540 ns                               ; 86.13 MHz ( period = 11.610 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; Rx_control_0[2]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.955 ns                 ; 4.415 ns                ;
; 14.601 ns                               ; 87.05 MHz ( period = 11.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; sync_count[0]_OTERM157_OTERM202                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.370 ns                 ; 4.769 ns                ;
; 14.649 ns                               ; 87.78 MHz ( period = 11.392 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; sync_count[0]_OTERM159                                                                                                                                  ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.336 ns                 ; 4.687 ns                ;
; 14.670 ns                               ; 88.11 MHz ( period = 11.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[1]  ; sync_count[0]_OTERM157_OTERM198                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.477 ns                 ; 4.807 ns                ;
; 14.681 ns                               ; 88.28 MHz ( period = 11.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[7]  ; sync_count[0]_OTERM157_OTERM200                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.648 ns                 ; 3.967 ns                ;
; 14.685 ns                               ; 88.34 MHz ( period = 11.320 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[7]  ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.648 ns                 ; 3.963 ns                ;
; 14.704 ns                               ; 88.64 MHz ( period = 11.282 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; Rx_control_0[5]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.923 ns                 ; 4.219 ns                ;
; 14.704 ns                               ; 88.64 MHz ( period = 11.282 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; Rx_control_0[4]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.923 ns                 ; 4.219 ns                ;
; 14.704 ns                               ; 88.64 MHz ( period = 11.282 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; Rx_control_0[3]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.923 ns                 ; 4.219 ns                ;
; 14.704 ns                               ; 88.64 MHz ( period = 11.282 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; Rx_control_0[2]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.923 ns                 ; 4.219 ns                ;
; 14.741 ns                               ; 89.22 MHz ( period = 11.208 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[2]  ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.529 ns                 ; 3.788 ns                ;
; 14.743 ns                               ; 89.25 MHz ( period = 11.204 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; state_PWM.00000_OTERM104                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.970 ns                 ; 4.227 ns                ;
; 14.776 ns                               ; 89.78 MHz ( period = 11.138 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; Rx_control_0[7]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.977 ns                 ; 4.201 ns                ;
; 14.776 ns                               ; 89.78 MHz ( period = 11.138 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; Rx_control_0[6]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.977 ns                 ; 4.201 ns                ;
; 14.776 ns                               ; 89.78 MHz ( period = 11.138 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; Rx_control_0[1]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.977 ns                 ; 4.201 ns                ;
; 14.788 ns                               ; 89.98 MHz ( period = 11.114 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; state_PWM.00000_OTERM104                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.963 ns                 ; 4.175 ns                ;
; 14.802 ns                               ; 90.20 MHz ( period = 11.086 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; sync_count[0]_OTERM157_OTERM202                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.374 ns                 ; 4.572 ns                ;
; 14.821 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; Rx_control_0[7]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.970 ns                 ; 4.149 ns                ;
; 14.821 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; Rx_control_0[6]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.970 ns                 ; 4.149 ns                ;
; 14.821 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; Rx_control_0[1]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.970 ns                 ; 4.149 ns                ;
; 14.836 ns                               ; 90.76 MHz ( period = 11.018 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.970 ns                 ; 4.134 ns                ;
; 14.844 ns                               ; 90.89 MHz ( period = 11.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; Rx_control_0[7]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.971 ns                 ; 4.127 ns                ;
; 14.844 ns                               ; 90.89 MHz ( period = 11.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; Rx_control_0[6]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.971 ns                 ; 4.127 ns                ;
; 14.844 ns                               ; 90.89 MHz ( period = 11.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; Rx_control_0[1]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.971 ns                 ; 4.127 ns                ;
; 14.847 ns                               ; 90.94 MHz ( period = 10.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; sync_count[0]_OTERM157_OTERM202                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.367 ns                 ; 4.520 ns                ;
; 14.881 ns                               ; 91.51 MHz ( period = 10.928 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.963 ns                 ; 4.082 ns                ;
; 14.902 ns                               ; 91.86 MHz ( period = 10.886 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[2]  ; sync_count[0]_OTERM157_OTERM198                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.933 ns                 ; 4.031 ns                ;
; 14.921 ns                               ; 92.18 MHz ( period = 10.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; sync_count[0]_OTERM159                                                                                                                                  ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.396 ns                 ; 4.475 ns                ;
; 14.951 ns                               ; 92.70 MHz ( period = 10.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; sync_count[0]_OTERM159                                                                                                                                  ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.402 ns                 ; 4.451 ns                ;
; 14.975 ns                               ; 93.11 MHz ( period = 10.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; Rx_control_0[5]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.983 ns                 ; 4.008 ns                ;
; 14.975 ns                               ; 93.11 MHz ( period = 10.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; Rx_control_0[4]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.983 ns                 ; 4.008 ns                ;
; 14.975 ns                               ; 93.11 MHz ( period = 10.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; Rx_control_0[3]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.983 ns                 ; 4.008 ns                ;
; 14.975 ns                               ; 93.11 MHz ( period = 10.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; Rx_control_0[2]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.983 ns                 ; 4.008 ns                ;
; 14.975 ns                               ; 93.11 MHz ( period = 10.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; state_PWM.00000_OTERM104                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.932 ns                 ; 3.957 ns                ;
; 14.992 ns                               ; 93.41 MHz ( period = 10.706 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[0]  ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.535 ns                 ; 3.543 ns                ;
; 15.006 ns                               ; 93.65 MHz ( period = 10.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; Rx_control_0[5]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.989 ns                 ; 3.983 ns                ;
; 15.006 ns                               ; 93.65 MHz ( period = 10.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; Rx_control_0[4]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.989 ns                 ; 3.983 ns                ;
; 15.006 ns                               ; 93.65 MHz ( period = 10.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; Rx_control_0[3]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.989 ns                 ; 3.983 ns                ;
; 15.006 ns                               ; 93.65 MHz ( period = 10.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; Rx_control_0[2]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.989 ns                 ; 3.983 ns                ;
; 15.008 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; Rx_control_0[7]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.939 ns                 ; 3.931 ns                ;
; 15.008 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; Rx_control_0[6]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.939 ns                 ; 3.931 ns                ;
; 15.008 ns                               ; 93.69 MHz ( period = 10.674 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; Rx_control_0[1]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.939 ns                 ; 3.931 ns                ;
; 15.011 ns                               ; 93.74 MHz ( period = 10.668 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; sync_count[0]_OTERM159                                                                                                                                  ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.370 ns                 ; 4.359 ns                ;
; 15.015 ns                               ; 93.81 MHz ( period = 10.660 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[5]  ; sync_count[0]_OTERM157_OTERM200                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.069 ns                 ; 4.054 ns                ;
; 15.019 ns                               ; 93.88 MHz ( period = 10.652 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[5]  ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.069 ns                 ; 4.050 ns                ;
; 15.034 ns                               ; 94.14 MHz ( period = 10.622 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; sync_count[0]_OTERM157_OTERM202                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.336 ns                 ; 4.302 ns                ;
; 15.065 ns                               ; 94.70 MHz ( period = 10.560 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; Rx_control_0[5]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.957 ns                 ; 3.892 ns                ;
; 15.065 ns                               ; 94.70 MHz ( period = 10.560 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; Rx_control_0[4]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.957 ns                 ; 3.892 ns                ;
; 15.065 ns                               ; 94.70 MHz ( period = 10.560 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; Rx_control_0[3]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.957 ns                 ; 3.892 ns                ;
; 15.065 ns                               ; 94.70 MHz ( period = 10.560 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; Rx_control_0[2]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.957 ns                 ; 3.892 ns                ;
; 15.068 ns                               ; 94.75 MHz ( period = 10.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.932 ns                 ; 3.864 ns                ;
; 15.119 ns                               ; 95.68 MHz ( period = 10.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; sync_count[0]_OTERM159                                                                                                                                  ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.336 ns                 ; 4.217 ns                ;
; 15.153 ns                               ; 96.30 MHz ( period = 10.384 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[0]  ; sync_count[0]_OTERM157_OTERM198                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.939 ns                 ; 3.786 ns                ;
; 15.173 ns                               ; 96.67 MHz ( period = 10.344 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; Rx_control_0[5]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.923 ns                 ; 3.750 ns                ;
; 15.173 ns                               ; 96.67 MHz ( period = 10.344 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; Rx_control_0[4]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.923 ns                 ; 3.750 ns                ;
; 15.173 ns                               ; 96.67 MHz ( period = 10.344 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; Rx_control_0[3]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.923 ns                 ; 3.750 ns                ;
; 15.173 ns                               ; 96.67 MHz ( period = 10.344 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; Rx_control_0[2]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.923 ns                 ; 3.750 ns                ;
; 15.215 ns                               ; 97.47 MHz ( period = 10.260 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; sync_count[0]_OTERM159                                                                                                                                  ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.368 ns                 ; 4.153 ns                ;
; 15.240 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[1]  ; Q_PWM[1]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.693 ns                 ; 3.453 ns                ;
; 15.261 ns                               ; 98.35 MHz ( period = 10.168 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.970 ns                 ; 3.709 ns                ;
; 15.265 ns                               ; 98.43 MHz ( period = 10.160 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]  ; Rx_control_0[3]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.652 ns                 ; 3.387 ns                ;
; 15.265 ns                               ; 98.43 MHz ( period = 10.160 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.970 ns                 ; 3.705 ns                ;
; 15.277 ns                               ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; state_PWM.00000_OTERM104                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.998 ns                 ; 3.721 ns                ;
; 15.279 ns                               ; 98.70 MHz ( period = 10.132 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; Rx_control_0[7]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.999 ns                 ; 3.720 ns                ;
; 15.279 ns                               ; 98.70 MHz ( period = 10.132 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; Rx_control_0[6]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.999 ns                 ; 3.720 ns                ;
; 15.279 ns                               ; 98.70 MHz ( period = 10.132 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; Rx_control_0[1]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.999 ns                 ; 3.720 ns                ;
; 15.281 ns                               ; 98.74 MHz ( period = 10.128 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[7]  ; Rx_control_0[7]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.655 ns                 ; 3.374 ns                ;
; 15.281 ns                               ; 98.74 MHz ( period = 10.128 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[7]  ; Q_PWM[7]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.648 ns                 ; 3.367 ns                ;
; 15.285 ns                               ; 98.81 MHz ( period = 10.120 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[1]  ; Left_PWM[1]                                                                                                                                             ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.159 ns                 ; 3.874 ns                ;
; 15.306 ns                               ; 99.23 MHz ( period = 10.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.963 ns                 ; 3.657 ns                ;
; 15.310 ns                               ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; Rx_control_0[7]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.005 ns                 ; 3.695 ns                ;
; 15.310 ns                               ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; Rx_control_0[6]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.005 ns                 ; 3.695 ns                ;
; 15.310 ns                               ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; Rx_control_0[1]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.005 ns                 ; 3.695 ns                ;
; 15.310 ns                               ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.963 ns                 ; 3.653 ns                ;
; 15.336 ns                               ; 99.82 MHz ( period = 10.018 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; sync_count[0]_OTERM157_OTERM202                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.402 ns                 ; 4.066 ns                ;
; 15.340 ns                               ; 99.90 MHz ( period = 10.010 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.992 ns                 ; 3.652 ns                ;
; 15.369 ns                               ; 100.48 MHz ( period = 9.952 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; Rx_control_0[7]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.973 ns                 ; 3.604 ns                ;
; 15.369 ns                               ; 100.48 MHz ( period = 9.952 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; Rx_control_0[6]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.973 ns                 ; 3.604 ns                ;
; 15.369 ns                               ; 100.48 MHz ( period = 9.952 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; Rx_control_0[1]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.973 ns                 ; 3.604 ns                ;
; 15.370 ns                               ; 100.50 MHz ( period = 9.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.998 ns                 ; 3.628 ns                ;
; 15.374 ns                               ; 100.58 MHz ( period = 9.942 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[7]  ; I_PWM[7]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.717 ns                 ; 3.343 ns                ;
; 15.376 ns                               ; 100.62 MHz ( period = 9.938 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[7]  ; Right_PWM[7]                                                                                                                                            ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.718 ns                 ; 3.342 ns                ;
; 15.386 ns                               ; 100.83 MHz ( period = 9.918 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[7]  ; Left_PWM[7]                                                                                                                                             ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.734 ns                 ; 3.348 ns                ;
; 15.403 ns                               ; 101.17 MHz ( period = 9.884 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]  ; Q_PWM[3]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.661 ns                 ; 3.258 ns                ;
; 15.430 ns                               ; 101.73 MHz ( period = 9.830 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.966 ns                 ; 3.536 ns                ;
; 15.430 ns                               ; 101.73 MHz ( period = 9.830 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[4]  ; sync_count[0]_OTERM157_OTERM200                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.541 ns                 ; 3.111 ns                ;
; 15.434 ns                               ; 101.81 MHz ( period = 9.822 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[4]  ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.541 ns                 ; 3.107 ns                ;
; 15.477 ns                               ; 102.71 MHz ( period = 9.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; Rx_control_0[7]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.939 ns                 ; 3.462 ns                ;
; 15.477 ns                               ; 102.71 MHz ( period = 9.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; Rx_control_0[6]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.939 ns                 ; 3.462 ns                ;
; 15.477 ns                               ; 102.71 MHz ( period = 9.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; Rx_control_0[1]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.939 ns                 ; 3.462 ns                ;
; 15.493 ns                               ; 103.05 MHz ( period = 9.704 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.932 ns                 ; 3.439 ns                ;
; 15.497 ns                               ; 103.14 MHz ( period = 9.696 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.932 ns                 ; 3.435 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[2]  ; Q_PWM[2]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.529 ns                 ; 3.008 ns                ;
; 15.521 ns                               ; 103.65 MHz ( period = 9.648 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[1]                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.621 ns                 ; 5.100 ns                ;
; 15.530 ns                               ; 103.84 MHz ( period = 9.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[0]  ; Q_PWM[0]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.155 ns                 ; 2.625 ns                ;
; 15.538 ns                               ; 104.01 MHz ( period = 9.614 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.932 ns                 ; 3.394 ns                ;
; 15.580 ns                               ; 104.93 MHz ( period = 9.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[1]  ; Right_PWM[1]                                                                                                                                            ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.132 ns                 ; 3.552 ns                ;
; 15.611 ns                               ; 105.62 MHz ( period = 9.468 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[5]  ; Right_PWM[5]                                                                                                                                            ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.128 ns                 ; 3.517 ns                ;
; 15.634 ns                               ; 106.13 MHz ( period = 9.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.964 ns                 ; 3.330 ns                ;
; 15.684 ns                               ; 107.27 MHz ( period = 9.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[4]  ; Rx_control_0[4]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.532 ns                 ; 2.848 ns                ;
; 15.688 ns                               ; 107.37 MHz ( period = 9.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[2]  ; Rx_control_0[2]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.520 ns                 ; 2.832 ns                ;
; 15.734 ns                               ; 108.44 MHz ( period = 9.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]  ; Right_PWM[3]                                                                                                                                            ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.720 ns                 ; 2.986 ns                ;
; 15.765 ns                               ; 109.17 MHz ( period = 9.160 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.992 ns                 ; 3.227 ns                ;
; 15.769 ns                               ; 109.27 MHz ( period = 9.152 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.992 ns                 ; 3.223 ns                ;
; 15.773 ns                               ; 109.36 MHz ( period = 9.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]  ; Left_PWM[3]                                                                                                                                             ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.747 ns                 ; 2.974 ns                ;
; 15.773 ns                               ; 109.36 MHz ( period = 9.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]  ; state_PWM.00000_OTERM104                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.992 ns                 ; 3.219 ns                ;
; 15.795 ns                               ; 109.89 MHz ( period = 9.100 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.998 ns                 ; 3.203 ns                ;
; 15.799 ns                               ; 109.99 MHz ( period = 9.092 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.998 ns                 ; 3.199 ns                ;
; 15.829 ns                               ; 110.72 MHz ( period = 9.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[0]  ; Right_PWM[0]                                                                                                                                            ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.594 ns                 ; 2.765 ns                ;
; 15.832 ns                               ; 110.79 MHz ( period = 9.026 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[7]  ; Rx_control_4[7]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.046 ns                 ; 3.214 ns                ;
; 15.841 ns                               ; 111.01 MHz ( period = 9.008 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12]                          ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.731 ns                 ; 4.890 ns                ;
; 15.845 ns                               ; 111.11 MHz ( period = 9.000 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[1]  ; Rx_control_4[1]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.471 ns                 ; 3.626 ns                ;
; 15.850 ns                               ; 111.23 MHz ( period = 8.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[4]  ; Q_PWM[4]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.541 ns                 ; 2.691 ns                ;
; 15.851 ns                               ; 111.26 MHz ( period = 8.988 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[5]  ; Rx_control_0[5]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.060 ns                 ; 3.209 ns                ;
; 15.855 ns                               ; 111.36 MHz ( period = 8.980 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.966 ns                 ; 3.111 ns                ;
; 15.856 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; state_PWM.00101                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.970 ns                 ; 3.114 ns                ;
; 15.859 ns                               ; 111.46 MHz ( period = 8.972 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[5]                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.625 ns                 ; 4.766 ns                ;
; 15.859 ns                               ; 111.46 MHz ( period = 8.972 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.728 ns                 ; 4.869 ns                ;
; 15.859 ns                               ; 111.46 MHz ( period = 8.972 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.966 ns                 ; 3.107 ns                ;
; 15.861 ns                               ; 111.51 MHz ( period = 8.968 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 21.033 ns                 ; 5.172 ns                ;
; 15.862 ns                               ; 111.53 MHz ( period = 8.966 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[7]                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 21.046 ns                 ; 5.184 ns                ;
; 15.863 ns                               ; 111.56 MHz ( period = 8.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[8]  ; state_PWM.00000_OTERM104                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.966 ns                 ; 3.103 ns                ;
; 15.874 ns                               ; 111.83 MHz ( period = 8.942 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]  ; Rx_control_4[3]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.059 ns                 ; 3.185 ns                ;
; 15.901 ns                               ; 112.51 MHz ( period = 8.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[1]  ; Rx_control_0[1]                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.080 ns                 ; 3.179 ns                ;
; 15.901 ns                               ; 112.51 MHz ( period = 8.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; state_PWM.00101                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.963 ns                 ; 3.062 ns                ;
; 15.907 ns                               ; 112.66 MHz ( period = 8.876 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; Right_PWM[14]                                                                                                                                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.029 ns                 ; 3.122 ns                ;
; 15.916 ns                               ; 112.89 MHz ( period = 8.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]  ; I_PWM[3]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.068 ns                 ; 3.152 ns                ;
; 15.924 ns                               ; 113.10 MHz ( period = 8.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; state_PWM.00101                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.964 ns                 ; 3.040 ns                ;
; 15.955 ns                               ; 113.90 MHz ( period = 8.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[2]  ; I_PWM[2]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.598 ns                 ; 2.643 ns                ;
; 15.958 ns                               ; 113.97 MHz ( period = 8.774 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[2]  ; Right_PWM[2]                                                                                                                                            ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.599 ns                 ; 2.641 ns                ;
; 15.963 ns                               ; 114.10 MHz ( period = 8.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.932 ns                 ; 2.969 ns                ;
; 15.967 ns                               ; 114.21 MHz ( period = 8.756 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.932 ns                 ; 2.965 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg11 ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg10 ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg9  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg8  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg7  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg6  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg5  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg4  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg3  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg2  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg1  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.969 ns                               ; 114.26 MHz ( period = 8.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~porta_address_reg0  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.641 ns                 ; 4.672 ns                ;
; 15.972 ns                               ; 114.34 MHz ( period = 8.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; state_PWM.00000_OTERM104                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.932 ns                 ; 2.960 ns                ;
; 15.975 ns                               ; 114.42 MHz ( period = 8.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; Right_PWM[13]                                                                                                                                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.991 ns                 ; 3.016 ns                ;
; 16.003 ns                               ; 115.15 MHz ( period = 8.684 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[1]  ; I_PWM[1]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.142 ns                 ; 3.139 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg11 ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg10 ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg9  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg8  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg7  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg6  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg5  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg4  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg3  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg2  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg1  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.004 ns                               ; 115.18 MHz ( period = 8.682 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~porta_address_reg0  ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.645 ns                 ; 4.641 ns                ;
; 16.040 ns                               ; 116.14 MHz ( period = 8.610 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; I_PWM[14]                                                                                                                                               ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.039 ns                 ; 2.999 ns                ;
; 16.043 ns                               ; 116.23 MHz ( period = 8.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[5]  ; Q_PWM[5]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.069 ns                 ; 3.026 ns                ;
; 16.059 ns                               ; 116.66 MHz ( period = 8.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.964 ns                 ; 2.905 ns                ;
; 16.063 ns                               ; 116.77 MHz ( period = 8.564 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.964 ns                 ; 2.901 ns                ;
; 16.070 ns                               ; 116.96 MHz ( period = 8.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; Left_PWM[14]                                                                                                                                            ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.056 ns                 ; 2.986 ns                ;
; 16.088 ns                               ; 117.45 MHz ( period = 8.514 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; state_PWM.00101                                                                                                                                         ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.932 ns                 ; 2.844 ns                ;
; 16.099 ns                               ; 117.76 MHz ( period = 8.492 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|rdptr_g[5]                                                                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.082 ns                 ; 3.983 ns                ;
; 16.112 ns                               ; 118.12 MHz ( period = 8.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[13] ; Q_PWM[13]                                                                                                                                               ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.552 ns                 ; 2.440 ns                ;
; 16.172 ns                               ; 119.82 MHz ( period = 8.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[4]  ; Right_PWM[4]                                                                                                                                            ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.600 ns                 ; 2.428 ns                ;
; 16.207 ns                               ; 120.83 MHz ( period = 8.276 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[6]                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.295 ns                 ; 4.088 ns                ;
; 16.213 ns                               ; 121.01 MHz ( period = 8.264 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[2]  ; Left_PWM[2]                                                                                                                                             ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.615 ns                 ; 2.402 ns                ;
; 16.213 ns                               ; 121.01 MHz ( period = 8.264 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[4]  ; I_PWM[4]                                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.610 ns                 ; 2.397 ns                ;
; 16.238 ns                               ; 121.74 MHz ( period = 8.214 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|rdptr_g[7]                                                                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.502 ns                 ; 4.264 ns                ;
; 16.238 ns                               ; 121.74 MHz ( period = 8.214 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|rdptr_g[2]                                                                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.502 ns                 ; 4.264 ns                ;
; 16.243 ns                               ; 121.89 MHz ( period = 8.204 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14]                          ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.724 ns                 ; 4.481 ns                ;
; 16.246 ns                               ; 121.98 MHz ( period = 8.198 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; Q_PWM[15]                                                                                                                                               ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.618 ns                 ; 2.372 ns                ;
; 16.249 ns                               ; 122.07 MHz ( period = 8.192 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9]                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 20.702 ns                 ; 4.453 ns                ;
; 16.250 ns                               ; 122.10 MHz ( period = 8.190 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; I_PWM[15]                                                                                                                                               ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.067 ns                 ; 2.817 ns                ;
; 16.274 ns                               ; 122.82 MHz ( period = 8.142 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[15] ; Left_PWM[15]                                                                                                                                            ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.084 ns                 ; 2.810 ns                ;
; 16.283 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[10] ; state_PWM.00000_OTERM104                                                                                                                                ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.964 ns                 ; 2.681 ns                ;
; 16.337 ns                               ; 124.75 MHz ( period = 8.016 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; Q_PWM[11]                                                                                                                                               ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.552 ns                 ; 2.215 ns                ;
; 16.349 ns                               ; 125.13 MHz ( period = 7.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[11] ; Right_PWM[11]                                                                                                                                           ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.991 ns                 ; 2.642 ns                ;
; 16.357 ns                               ; 125.38 MHz ( period = 7.976 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[14] ; Q_PWM[14]                                                                                                                                               ; BCLK       ; BCLK     ; 20.345 ns                   ; 18.590 ns                 ; 2.233 ns                ;
; 16.358 ns                               ; 125.41 MHz ( period = 7.974 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[12] ; I_PWM[12]                                                                                                                                               ; BCLK       ; BCLK     ; 20.345 ns                   ; 19.370 ns                 ; 3.012 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 19.177 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; Rx_control_0[6]                                                                   ; DFS1                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.634 ns                 ; 3.457 ns                ;
; 19.177 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; Rx_control_0[6]                                                                   ; DFS0                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.634 ns                 ; 3.457 ns                ;
; 19.535 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; Rx_control_0[7]                                                                   ; DFS1                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.634 ns                 ; 3.099 ns                ;
; 19.535 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; Rx_control_0[7]                                                                   ; DFS0                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.634 ns                 ; 3.099 ns                ;
; 19.542 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; Rx_control_0[4]                                                                   ; DFS1                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.650 ns                 ; 3.108 ns                ;
; 19.542 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; Rx_control_0[4]                                                                   ; DFS0                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.650 ns                 ; 3.108 ns                ;
; 19.722 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[4]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 3.007 ns                ;
; 19.722 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[1]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 3.007 ns                ;
; 19.722 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[14]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 3.007 ns                ;
; 19.722 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[5]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 3.007 ns                ;
; 19.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[6]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.986 ns                ;
; 19.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[5]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.986 ns                ;
; 19.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[3]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.986 ns                ;
; 19.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[11] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.986 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[8]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[9]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[0]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[2]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[12]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[13]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[6]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[11]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[10]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[3]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[15]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[7]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.729 ns                 ; 2.632 ns                ;
; 20.105 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; Rx_control_0[5]                                                                   ; DFS1                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.650 ns                 ; 2.545 ns                ;
; 20.105 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; Rx_control_0[5]                                                                   ; DFS0                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.650 ns                 ; 2.545 ns                ;
; 20.112 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[9]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.611 ns                ;
; 20.112 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[1]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.611 ns                ;
; 20.112 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[0]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.611 ns                ;
; 20.112 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[4]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.611 ns                ;
; 20.112 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[2]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.611 ns                ;
; 20.112 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[13] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.611 ns                ;
; 20.112 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[8]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.611 ns                ;
; 20.112 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[7]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.611 ns                ;
; 20.112 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[14] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.611 ns                ;
; 20.112 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[15] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.611 ns                ;
; 20.255 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; Rx_control_0[1]                                                                   ; DFS1                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.634 ns                 ; 2.379 ns                ;
; 20.255 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; Rx_control_0[1]                                                                   ; DFS0                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.634 ns                 ; 2.379 ns                ;
; 20.522 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[12] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.201 ns                ;
; 20.522 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[10] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.723 ns                 ; 2.201 ns                ;
; 20.602 ns                               ; None                                                ; Rx_control_1[1]                                                                   ; DFS0                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.235 ns                 ; 1.633 ns                ;
; 20.604 ns                               ; None                                                ; Rx_control_1[1]                                                                   ; DFS1                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.235 ns                 ; 1.631 ns                ;
; 20.841 ns                               ; None                                                ; Rx_control_0[3]                                                                   ; DFS1                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.650 ns                 ; 1.809 ns                ;
; 20.841 ns                               ; None                                                ; Rx_control_0[3]                                                                   ; DFS0                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.650 ns                 ; 1.809 ns                ;
; 21.080 ns                               ; None                                                ; Rx_control_0[2]                                                                   ; DFS1                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.650 ns                 ; 1.570 ns                ;
; 21.080 ns                               ; None                                                ; Rx_control_0[2]                                                                   ; DFS0                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.650 ns                 ; 1.570 ns                ;
; 21.171 ns                               ; None                                                ; Rx_control_1[0]                                                                   ; DFS0                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.235 ns                 ; 1.064 ns                ;
; 21.180 ns                               ; None                                                ; Rx_control_1[0]                                                                   ; DFS1                                     ; BCLK       ; CLK_24MHZ ; 20.345 ns                   ; 22.235 ns                 ; 1.055 ns                ;
; 21.473 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.710 ns                 ; 1.237 ns                ;
; 21.477 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.710 ns                 ; 1.233 ns                ;
; 21.479 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.710 ns                 ; 1.231 ns                ;
; 21.500 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.710 ns                 ; 1.210 ns                ;
; 21.587 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.001          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 22.710 ns                 ; 1.123 ns                ;
; 34.683 ns                               ; 166.47 MHz ( period = 6.007 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 5.737 ns                ;
; 34.726 ns                               ; 167.67 MHz ( period = 5.964 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 5.694 ns                ;
; 35.186 ns                               ; 181.69 MHz ( period = 5.504 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[0]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 5.234 ns                ;
; 35.458 ns                               ; 191.13 MHz ( period = 5.232 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[2]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 4.962 ns                ;
; 35.543 ns                               ; 194.29 MHz ( period = 5.147 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[8]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 4.877 ns                ;
; 35.788 ns                               ; 204.00 MHz ( period = 4.902 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[9]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 4.632 ns                ;
; 35.913 ns                               ; 209.34 MHz ( period = 4.777 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.513 ns                ;
; 35.926 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; TX_state[4]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.483 ns                ;
; 35.926 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; TX_state[4]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.483 ns                ;
; 35.926 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; TX_state[4]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.483 ns                ;
; 35.926 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; TX_state[4]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.483 ns                ;
; 35.926 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; TX_state[4]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.483 ns                ;
; 35.926 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; TX_state[4]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.483 ns                ;
; 35.926 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; TX_state[4]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.483 ns                ;
; 35.926 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; TX_state[4]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.483 ns                ;
; 35.932 ns                               ; 210.17 MHz ( period = 4.758 ns )                    ; TX_state[4]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.482 ns                ;
; 35.932 ns                               ; 210.17 MHz ( period = 4.758 ns )                    ; TX_state[4]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.482 ns                ;
; 35.932 ns                               ; 210.17 MHz ( period = 4.758 ns )                    ; TX_state[4]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.482 ns                ;
; 35.932 ns                               ; 210.17 MHz ( period = 4.758 ns )                    ; TX_state[4]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.482 ns                ;
; 35.932 ns                               ; 210.17 MHz ( period = 4.758 ns )                    ; TX_state[4]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.482 ns                ;
; 35.932 ns                               ; 210.17 MHz ( period = 4.758 ns )                    ; TX_state[4]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.482 ns                ;
; 35.932 ns                               ; 210.17 MHz ( period = 4.758 ns )                    ; TX_state[4]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.482 ns                ;
; 35.958 ns                               ; 211.33 MHz ( period = 4.732 ns )                    ; TX_state[4]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.431 ns                 ; 4.473 ns                ;
; 36.008 ns                               ; 213.58 MHz ( period = 4.682 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[4]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.418 ns                ;
; 36.043 ns                               ; 215.19 MHz ( period = 4.647 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[1]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 4.377 ns                ;
; 36.068 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; TX_state[3]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.341 ns                ;
; 36.068 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; TX_state[3]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.341 ns                ;
; 36.068 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; TX_state[3]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.341 ns                ;
; 36.068 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; TX_state[3]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.341 ns                ;
; 36.068 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; TX_state[3]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.341 ns                ;
; 36.068 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; TX_state[3]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.341 ns                ;
; 36.068 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; TX_state[3]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.341 ns                ;
; 36.068 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; TX_state[3]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.341 ns                ;
; 36.074 ns                               ; 216.64 MHz ( period = 4.616 ns )                    ; TX_state[3]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.340 ns                ;
; 36.074 ns                               ; 216.64 MHz ( period = 4.616 ns )                    ; TX_state[3]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.340 ns                ;
; 36.074 ns                               ; 216.64 MHz ( period = 4.616 ns )                    ; TX_state[3]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.340 ns                ;
; 36.074 ns                               ; 216.64 MHz ( period = 4.616 ns )                    ; TX_state[3]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.340 ns                ;
; 36.074 ns                               ; 216.64 MHz ( period = 4.616 ns )                    ; TX_state[3]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.340 ns                ;
; 36.074 ns                               ; 216.64 MHz ( period = 4.616 ns )                    ; TX_state[3]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.340 ns                ;
; 36.074 ns                               ; 216.64 MHz ( period = 4.616 ns )                    ; TX_state[3]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.340 ns                ;
; 36.100 ns                               ; 217.86 MHz ( period = 4.590 ns )                    ; TX_state[3]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.431 ns                 ; 4.331 ns                ;
; 36.196 ns                               ; 222.52 MHz ( period = 4.494 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[1]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.230 ns                ;
; 36.366 ns                               ; 231.27 MHz ( period = 4.324 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.060 ns                ;
; 36.407 ns                               ; 233.48 MHz ( period = 4.283 ns )                    ; TX_state[2]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.002 ns                ;
; 36.407 ns                               ; 233.48 MHz ( period = 4.283 ns )                    ; TX_state[2]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.002 ns                ;
; 36.407 ns                               ; 233.48 MHz ( period = 4.283 ns )                    ; TX_state[2]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.002 ns                ;
; 36.407 ns                               ; 233.48 MHz ( period = 4.283 ns )                    ; TX_state[2]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.002 ns                ;
; 36.407 ns                               ; 233.48 MHz ( period = 4.283 ns )                    ; TX_state[2]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.002 ns                ;
; 36.407 ns                               ; 233.48 MHz ( period = 4.283 ns )                    ; TX_state[2]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.002 ns                ;
; 36.407 ns                               ; 233.48 MHz ( period = 4.283 ns )                    ; TX_state[2]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.002 ns                ;
; 36.407 ns                               ; 233.48 MHz ( period = 4.283 ns )                    ; TX_state[2]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 4.002 ns                ;
; 36.413 ns                               ; 233.81 MHz ( period = 4.277 ns )                    ; TX_state[2]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.001 ns                ;
; 36.413 ns                               ; 233.81 MHz ( period = 4.277 ns )                    ; TX_state[2]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.001 ns                ;
; 36.413 ns                               ; 233.81 MHz ( period = 4.277 ns )                    ; TX_state[2]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.001 ns                ;
; 36.413 ns                               ; 233.81 MHz ( period = 4.277 ns )                    ; TX_state[2]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.001 ns                ;
; 36.413 ns                               ; 233.81 MHz ( period = 4.277 ns )                    ; TX_state[2]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.001 ns                ;
; 36.413 ns                               ; 233.81 MHz ( period = 4.277 ns )                    ; TX_state[2]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.001 ns                ;
; 36.413 ns                               ; 233.81 MHz ( period = 4.277 ns )                    ; TX_state[2]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 4.001 ns                ;
; 36.419 ns                               ; 234.14 MHz ( period = 4.271 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.407 ns                 ; 3.988 ns                ;
; 36.424 ns                               ; 234.41 MHz ( period = 4.266 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.407 ns                 ; 3.983 ns                ;
; 36.439 ns                               ; 235.24 MHz ( period = 4.251 ns )                    ; TX_state[2]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.431 ns                 ; 3.992 ns                ;
; 36.456 ns                               ; 236.18 MHz ( period = 4.234 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.407 ns                 ; 3.951 ns                ;
; 36.457 ns                               ; 236.24 MHz ( period = 4.233 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.407 ns                 ; 3.950 ns                ;
; 36.459 ns                               ; 236.35 MHz ( period = 4.231 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[4]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 3.961 ns                ;
; 36.503 ns                               ; 238.83 MHz ( period = 4.187 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[3]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 3.917 ns                ;
; 36.508 ns                               ; 239.12 MHz ( period = 4.182 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[11]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 3.912 ns                ;
; 36.547 ns                               ; 241.37 MHz ( period = 4.143 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[5]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 3.873 ns                ;
; 36.608 ns                               ; 244.98 MHz ( period = 4.082 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[6]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.818 ns                ;
; 36.661 ns                               ; 248.20 MHz ( period = 4.029 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[12]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.765 ns                ;
; 36.678 ns                               ; 249.25 MHz ( period = 4.012 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 4.191 ns                ;
; 36.682 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[0]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.744 ns                ;
; 36.777 ns                               ; 255.56 MHz ( period = 3.913 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[10]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 3.643 ns                ;
; 36.784 ns                               ; 256.02 MHz ( period = 3.906 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[12]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 3.636 ns                ;
; 36.786 ns                               ; 256.15 MHz ( period = 3.904 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.407 ns                 ; 3.621 ns                ;
; 36.791 ns                               ; 256.48 MHz ( period = 3.899 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.407 ns                 ; 3.616 ns                ;
; 36.798 ns                               ; 256.94 MHz ( period = 3.892 ns )                    ; TX_state[1]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.611 ns                ;
; 36.798 ns                               ; 256.94 MHz ( period = 3.892 ns )                    ; TX_state[1]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.611 ns                ;
; 36.798 ns                               ; 256.94 MHz ( period = 3.892 ns )                    ; TX_state[1]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.611 ns                ;
; 36.798 ns                               ; 256.94 MHz ( period = 3.892 ns )                    ; TX_state[1]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.611 ns                ;
; 36.798 ns                               ; 256.94 MHz ( period = 3.892 ns )                    ; TX_state[1]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.611 ns                ;
; 36.798 ns                               ; 256.94 MHz ( period = 3.892 ns )                    ; TX_state[1]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.611 ns                ;
; 36.798 ns                               ; 256.94 MHz ( period = 3.892 ns )                    ; TX_state[1]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.611 ns                ;
; 36.798 ns                               ; 256.94 MHz ( period = 3.892 ns )                    ; TX_state[1]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.611 ns                ;
; 36.804 ns                               ; 257.33 MHz ( period = 3.886 ns )                    ; TX_state[1]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.610 ns                ;
; 36.804 ns                               ; 257.33 MHz ( period = 3.886 ns )                    ; TX_state[1]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.610 ns                ;
; 36.804 ns                               ; 257.33 MHz ( period = 3.886 ns )                    ; TX_state[1]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.610 ns                ;
; 36.804 ns                               ; 257.33 MHz ( period = 3.886 ns )                    ; TX_state[1]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.610 ns                ;
; 36.804 ns                               ; 257.33 MHz ( period = 3.886 ns )                    ; TX_state[1]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.610 ns                ;
; 36.804 ns                               ; 257.33 MHz ( period = 3.886 ns )                    ; TX_state[1]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.610 ns                ;
; 36.804 ns                               ; 257.33 MHz ( period = 3.886 ns )                    ; TX_state[1]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.610 ns                ;
; 36.823 ns                               ; 258.60 MHz ( period = 3.867 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.407 ns                 ; 3.584 ns                ;
; 36.824 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.407 ns                 ; 3.583 ns                ;
; 36.830 ns                               ; 259.07 MHz ( period = 3.860 ns )                    ; TX_state[1]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.431 ns                 ; 3.601 ns                ;
; 36.854 ns                               ; 260.69 MHz ( period = 3.836 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[9]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.572 ns                ;
; 36.868 ns                               ; 261.64 MHz ( period = 3.822 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 4.001 ns                ;
; 36.954 ns                               ; 267.67 MHz ( period = 3.736 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.915 ns                ;
; 36.964 ns                               ; 268.38 MHz ( period = 3.726 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[5]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.462 ns                ;
; 36.997 ns                               ; 270.78 MHz ( period = 3.693 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[6]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 3.423 ns                ;
; 37.027 ns                               ; 273.00 MHz ( period = 3.663 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[13]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.420 ns                 ; 3.393 ns                ;
; 37.040 ns                               ; 273.97 MHz ( period = 3.650 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.829 ns                ;
; 37.066 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.803 ns                ;
; 37.126 ns                               ; 280.58 MHz ( period = 3.564 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.743 ns                ;
; 37.143 ns                               ; 281.93 MHz ( period = 3.547 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[3]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.283 ns                ;
; 37.212 ns                               ; 287.52 MHz ( period = 3.478 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.657 ns                ;
; 37.216 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; TX_state[0]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.193 ns                ;
; 37.216 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; TX_state[0]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.193 ns                ;
; 37.216 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; TX_state[0]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.193 ns                ;
; 37.216 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; TX_state[0]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.193 ns                ;
; 37.216 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; TX_state[0]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.193 ns                ;
; 37.216 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; TX_state[0]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.193 ns                ;
; 37.216 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; TX_state[0]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.193 ns                ;
; 37.216 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; TX_state[0]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.409 ns                 ; 3.193 ns                ;
; 37.222 ns                               ; 288.35 MHz ( period = 3.468 ns )                    ; TX_state[0]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.192 ns                ;
; 37.222 ns                               ; 288.35 MHz ( period = 3.468 ns )                    ; TX_state[0]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.192 ns                ;
; 37.222 ns                               ; 288.35 MHz ( period = 3.468 ns )                    ; TX_state[0]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.192 ns                ;
; 37.222 ns                               ; 288.35 MHz ( period = 3.468 ns )                    ; TX_state[0]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.192 ns                ;
; 37.222 ns                               ; 288.35 MHz ( period = 3.468 ns )                    ; TX_state[0]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.192 ns                ;
; 37.222 ns                               ; 288.35 MHz ( period = 3.468 ns )                    ; TX_state[0]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.192 ns                ;
; 37.222 ns                               ; 288.35 MHz ( period = 3.468 ns )                    ; TX_state[0]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.192 ns                ;
; 37.228 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.641 ns                ;
; 37.234 ns                               ; 289.35 MHz ( period = 3.456 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[11]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.192 ns                ;
; 37.248 ns                               ; 290.53 MHz ( period = 3.442 ns )                    ; TX_state[0]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.431 ns                 ; 3.183 ns                ;
; 37.256 ns                               ; 291.21 MHz ( period = 3.434 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.613 ns                ;
; 37.261 ns                               ; 291.63 MHz ( period = 3.429 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.443 ns                 ; 3.182 ns                ;
; 37.264 ns                               ; 291.89 MHz ( period = 3.426 ns )                    ; TX_state[0]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.162 ns                ;
; 37.298 ns                               ; 294.81 MHz ( period = 3.392 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[10]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.571 ns                ;
; 37.305 ns                               ; 295.42 MHz ( period = 3.385 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.443 ns                 ; 3.138 ns                ;
; 37.322 ns                               ; 296.91 MHz ( period = 3.368 ns )                    ; TX_state[0]                                                                       ; TX_state[3]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.104 ns                ;
; 37.324 ns                               ; 297.09 MHz ( period = 3.366 ns )                    ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|local_left_sample[4]   ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.445 ns                 ; 3.121 ns                ;
; 37.324 ns                               ; 297.09 MHz ( period = 3.366 ns )                    ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|local_left_sample[1]   ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.445 ns                 ; 3.121 ns                ;
; 37.324 ns                               ; 297.09 MHz ( period = 3.366 ns )                    ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|local_left_sample[14]  ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.445 ns                 ; 3.121 ns                ;
; 37.324 ns                               ; 297.09 MHz ( period = 3.366 ns )                    ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|local_left_sample[5]   ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.445 ns                 ; 3.121 ns                ;
; 37.339 ns                               ; 298.42 MHz ( period = 3.351 ns )                    ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|local_right_sample[6]  ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.439 ns                 ; 3.100 ns                ;
; 37.339 ns                               ; 298.42 MHz ( period = 3.351 ns )                    ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|local_right_sample[5]  ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.439 ns                 ; 3.100 ns                ;
; 37.339 ns                               ; 298.42 MHz ( period = 3.351 ns )                    ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|local_right_sample[3]  ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.439 ns                 ; 3.100 ns                ;
; 37.339 ns                               ; 298.42 MHz ( period = 3.351 ns )                    ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|local_right_sample[11] ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.439 ns                 ; 3.100 ns                ;
; 37.342 ns                               ; 298.69 MHz ( period = 3.348 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.527 ns                ;
; 37.384 ns                               ; 302.48 MHz ( period = 3.306 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[9]                     ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.485 ns                ;
; 37.396 ns                               ; 303.58 MHz ( period = 3.294 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.443 ns                 ; 3.047 ns                ;
; 37.418 ns                               ; 305.62 MHz ( period = 3.272 ns )                    ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.451 ns                ;
; 37.428 ns                               ; 306.56 MHz ( period = 3.262 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.869 ns                 ; 3.441 ns                ;
; 37.433 ns                               ; 307.03 MHz ( period = 3.257 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.443 ns                 ; 3.010 ns                ;
; 37.435 ns                               ; 307.22 MHz ( period = 3.255 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.831 ns                 ; 3.396 ns                ;
; 37.451 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.443 ns                 ; 2.992 ns                ;
; 37.458 ns                               ; 309.41 MHz ( period = 3.232 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[0]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.445 ns                 ; 2.987 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 37.219 ns                               ; 224.87 MHz ( period = 4.447 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.183 ns                ;
; 37.305 ns                               ; 229.31 MHz ( period = 4.361 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.097 ns                ;
; 37.495 ns                               ; 239.75 MHz ( period = 4.171 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.907 ns                ;
; 37.581 ns                               ; 244.80 MHz ( period = 4.085 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.821 ns                ;
; 37.667 ns                               ; 250.06 MHz ( period = 3.999 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.735 ns                ;
; 37.753 ns                               ; 255.56 MHz ( period = 3.913 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.649 ns                ;
; 37.839 ns                               ; 261.30 MHz ( period = 3.827 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.563 ns                ;
; 37.925 ns                               ; 267.31 MHz ( period = 3.741 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.477 ns                ;
; 38.004 ns                               ; 273.07 MHz ( period = 3.662 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.402 ns                ;
; 38.011 ns                               ; 273.60 MHz ( period = 3.655 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.391 ns                ;
; 38.090 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.316 ns                ;
; 38.097 ns                               ; 280.19 MHz ( period = 3.569 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.305 ns                ;
; 38.138 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.268 ns                ;
; 38.224 ns                               ; 290.53 MHz ( period = 3.442 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.182 ns                ;
; 38.268 ns                               ; 294.29 MHz ( period = 3.398 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.130 ns                ;
; 38.278 ns                               ; 295.16 MHz ( period = 3.388 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.128 ns                ;
; 38.280 ns                               ; 295.33 MHz ( period = 3.386 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.126 ns                ;
; 38.310 ns                               ; 297.97 MHz ( period = 3.356 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.096 ns                ;
; 38.354 ns                               ; 301.93 MHz ( period = 3.312 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.044 ns                ;
; 38.364 ns                               ; 302.85 MHz ( period = 3.302 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.042 ns                ;
; 38.366 ns                               ; 303.03 MHz ( period = 3.300 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.040 ns                ;
; 38.396 ns                               ; 305.81 MHz ( period = 3.270 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.010 ns                ;
; 38.414 ns                               ; 307.50 MHz ( period = 3.252 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.992 ns                ;
; 38.440 ns                               ; 309.98 MHz ( period = 3.226 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.958 ns                ;
; 38.450 ns                               ; 310.95 MHz ( period = 3.216 ns )                    ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.956 ns                ;
; 38.452 ns                               ; 311.14 MHz ( period = 3.214 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.954 ns                ;
; 38.481 ns                               ; 313.97 MHz ( period = 3.185 ns )                    ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.925 ns                ;
; 38.500 ns                               ; 315.86 MHz ( period = 3.166 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.906 ns                ;
; 38.526 ns                               ; 318.47 MHz ( period = 3.140 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.872 ns                ;
; 38.536 ns                               ; 319.49 MHz ( period = 3.130 ns )                    ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.870 ns                ;
; 38.538 ns                               ; 319.69 MHz ( period = 3.128 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.868 ns                ;
; 38.554 ns                               ; 321.34 MHz ( period = 3.112 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.852 ns                ;
; 38.567 ns                               ; 322.68 MHz ( period = 3.099 ns )                    ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.839 ns                ;
; 38.586 ns                               ; 324.68 MHz ( period = 3.080 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.820 ns                ;
; 38.586 ns                               ; 324.68 MHz ( period = 3.080 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.820 ns                ;
; 38.601 ns                               ; 326.26 MHz ( period = 3.065 ns )                    ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.803 ns                ;
; 38.601 ns                               ; 326.26 MHz ( period = 3.065 ns )                    ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.803 ns                ;
; 38.601 ns                               ; 326.26 MHz ( period = 3.065 ns )                    ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.803 ns                ;
; 38.601 ns                               ; 326.26 MHz ( period = 3.065 ns )                    ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.803 ns                ;
; 38.601 ns                               ; 326.26 MHz ( period = 3.065 ns )                    ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.803 ns                ;
; 38.601 ns                               ; 326.26 MHz ( period = 3.065 ns )                    ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.803 ns                ;
; 38.601 ns                               ; 326.26 MHz ( period = 3.065 ns )                    ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.803 ns                ;
; 38.601 ns                               ; 326.26 MHz ( period = 3.065 ns )                    ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.803 ns                ;
; 38.601 ns                               ; 326.26 MHz ( period = 3.065 ns )                    ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.803 ns                ;
; 38.601 ns                               ; 326.26 MHz ( period = 3.065 ns )                    ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.803 ns                ;
; 38.612 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.786 ns                ;
; 38.617 ns                               ; 327.98 MHz ( period = 3.049 ns )                    ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.789 ns                ;
; 38.624 ns                               ; 328.73 MHz ( period = 3.042 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.782 ns                ;
; 38.640 ns                               ; 330.47 MHz ( period = 3.026 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.766 ns                ;
; 38.672 ns                               ; 334.00 MHz ( period = 2.994 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.734 ns                ;
; 38.672 ns                               ; 334.00 MHz ( period = 2.994 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.734 ns                ;
; 38.698 ns                               ; 336.93 MHz ( period = 2.968 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.700 ns                ;
; 38.703 ns                               ; 337.50 MHz ( period = 2.963 ns )                    ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.703 ns                ;
; 38.703 ns                               ; 337.50 MHz ( period = 2.963 ns )                    ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.703 ns                ;
; 38.710 ns                               ; 338.29 MHz ( period = 2.956 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.696 ns                ;
; 38.726 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.680 ns                ;
; 38.726 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.680 ns                ;
; 38.757 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.649 ns                ;
; 38.758 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.648 ns                ;
; 38.758 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.648 ns                ;
; 38.769 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.637 ns                ;
; 38.784 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.614 ns                ;
; 38.789 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.617 ns                ;
; 38.796 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.610 ns                ;
; 38.812 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.594 ns                ;
; 38.812 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.594 ns                ;
; 38.843 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.563 ns                ;
; 38.844 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.562 ns                ;
; 38.844 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.562 ns                ;
; 38.855 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.551 ns                ;
; 38.870 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.528 ns                ;
; 38.882 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.524 ns                ;
; 38.893 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.513 ns                ;
; 38.898 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.508 ns                ;
; 38.898 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.508 ns                ;
; 38.929 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.477 ns                ;
; 38.930 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.476 ns                ;
; 38.930 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.476 ns                ;
; 38.971 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.431 ns                ;
; 38.979 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.427 ns                ;
; 38.979 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.427 ns                ;
; 38.984 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.422 ns                ;
; 38.984 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.422 ns                ;
; 38.991 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[0]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 2.409 ns                ;
; 38.991 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 2.409 ns                ;
; 38.991 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 2.409 ns                ;
; 38.991 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 2.409 ns                ;
; 38.991 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 2.409 ns                ;
; 38.991 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 2.409 ns                ;
; 38.991 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 2.409 ns                ;
; 38.991 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 2.409 ns                ;
; 38.991 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 2.409 ns                ;
; 39.015 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.391 ns                ;
; 39.016 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.390 ns                ;
; 39.016 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.390 ns                ;
; 39.045 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.361 ns                ;
; 39.052 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.350 ns                ;
; 39.053 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.349 ns                ;
; 39.057 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.345 ns                ;
; 39.065 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.341 ns                ;
; 39.065 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.341 ns                ;
; 39.070 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.336 ns                ;
; 39.070 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.336 ns                ;
; 39.101 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.305 ns                ;
; 39.102 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.304 ns                ;
; 39.131 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.275 ns                ;
; 39.133 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.269 ns                ;
; 39.138 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.264 ns                ;
; 39.139 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.263 ns                ;
; 39.151 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.255 ns                ;
; 39.151 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.255 ns                ;
; 39.156 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.250 ns                ;
; 39.156 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.250 ns                ;
; 39.169 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.233 ns                ;
; 39.187 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.215 ns                ;
; 39.187 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.219 ns                ;
; 39.188 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.218 ns                ;
; 39.217 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.189 ns                ;
; 39.219 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.183 ns                ;
; 39.225 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.177 ns                ;
; 39.237 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.169 ns                ;
; 39.237 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.169 ns                ;
; 39.242 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.164 ns                ;
; 39.247 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.155 ns                ;
; 39.255 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.147 ns                ;
; 39.273 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.129 ns                ;
; 39.273 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.133 ns                ;
; 39.303 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.103 ns                ;
; 39.304 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.098 ns                ;
; 39.311 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.091 ns                ;
; 39.323 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.083 ns                ;
; 39.323 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.083 ns                ;
; 39.327 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.075 ns                ;
; 39.328 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.078 ns                ;
; 39.328 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.074 ns                ;
; 39.332 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.072 ns                ;
; 39.332 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.072 ns                ;
; 39.332 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.072 ns                ;
; 39.332 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.072 ns                ;
; 39.332 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.072 ns                ;
; 39.332 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.072 ns                ;
; 39.332 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.072 ns                ;
; 39.332 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.072 ns                ;
; 39.332 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.072 ns                ;
; 39.332 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 2.072 ns                ;
; 39.333 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.069 ns                ;
; 39.340 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.062 ns                ;
; 39.359 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.043 ns                ;
; 39.359 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.043 ns                ;
; 39.359 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.047 ns                ;
; 39.389 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.017 ns                ;
; 39.390 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.012 ns                ;
; 39.397 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.005 ns                ;
; 39.409 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 1.997 ns                ;
; 39.409 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 1.997 ns                ;
; 39.409 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.993 ns                ;
; 39.413 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.989 ns                ;
; 39.414 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.988 ns                ;
; 39.419 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.983 ns                ;
; 39.426 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.976 ns                ;
; 39.426 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[15]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.976 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.475 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 1.931 ns                ;
; 39.483 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.919 ns                ;
; 39.495 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 1.911 ns                ;
; 39.495 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 1.911 ns                ;
; 39.495 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.907 ns                ;
; 39.497 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[0]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 1.901 ns                ;
; 39.499 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.903 ns                ;
; 39.499 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.903 ns                ;
; 39.500 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.902 ns                ;
; 39.505 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.897 ns                ;
; 39.512 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[15]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.890 ns                ;
; 39.512 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[18]     ; debounce:de_PTT|clean_pb  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 1.888 ns                ;
; 39.530 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.872 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.556 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[16]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.846 ns                ;
; 39.561 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 1.845 ns                ;
; 39.569 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.833 ns                ;
; 39.580 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.822 ns                ;
; 39.581 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 1.825 ns                ;
; 39.581 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.821 ns                ;
; 39.585 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.817 ns                ;
; 39.585 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.817 ns                ;
; 39.586 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.816 ns                ;
; 39.591 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.811 ns                ;
; 39.616 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.786 ns                ;
; 39.616 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.786 ns                ;
; 39.617 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.785 ns                ;
; 39.617 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.785 ns                ;
; 39.617 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.785 ns                ;
; 39.642 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[16]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.760 ns                ;
; 39.647 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 1.759 ns                ;
; 39.655 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.747 ns                ;
; 39.666 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.736 ns                ;
; 39.666 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.736 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                     ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.294 ns                                ; Rx_register[1]                                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.710 ns                   ; 3.004 ns                 ;
; 0.433 ns                                ; Rx_register[3]                                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a3~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.726 ns                   ; 3.159 ns                 ;
; 0.463 ns                                ; Rx_register[5]                                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.714 ns                   ; 3.177 ns                 ;
; 0.499 ns                                ; TX_wait[0]                                                                                                                               ; TX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; RX_wait[0]                                                                                                                               ; RX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                                     ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Rx_register[7]                                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a7~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.729 ns                   ; 3.228 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                         ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                                ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                                ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                            ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX.1001                                                                                                                            ; state_FX.1001                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.520 ns                                ; Rx_register[9]                                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.712 ns                   ; 3.232 ns                 ;
; 0.569 ns                                ; Rx_register[12]                                                                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a12~portb_datain_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.720 ns                   ; 3.289 ns                 ;
; 0.589 ns                                ; Rx_register[13]                                                                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~portb_datain_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.727 ns                   ; 3.316 ns                 ;
; 0.628 ns                                ; Rx_register[14]                                                                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a14~portb_datain_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.716 ns                   ; 3.344 ns                 ;
; 0.668 ns                                ; Rx_register[11]                                                                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a11~portb_datain_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.722 ns                   ; 3.390 ns                 ;
; 0.691 ns                                ; Rx_register[15]                                                                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a15~portb_datain_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.702 ns                   ; 3.393 ns                 ;
; 0.742 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[2]             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; state_FX.0001                                                                                                                            ; state_FX.0010                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[10]            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.749 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[11]            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[11]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.752 ns                                ; state_FX.1101                                                                                                                            ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.761 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_bwp|dffe6a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.795 ns                                ; Rx_register[8]                                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a8~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.723 ns                   ; 3.518 ns                 ;
; 0.809 ns                                ; Rx_register[0]                                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.731 ns                   ; 3.540 ns                 ;
; 0.860 ns                                ; state_FX.0010                                                                                                                            ; state_FX.0011                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.862 ns                 ;
; 0.898 ns                                ; state_FX.1100                                                                                                                            ; state_FX.1101                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.900 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[0]             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[0]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.919 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[7]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[9]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.933 ns                 ;
; 0.964 ns                                ; Rx_register[2]                                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.734 ns                   ; 3.698 ns                 ;
; 0.964 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_bwp|dffe6a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.966 ns                 ;
; 1.014 ns                                ; Rx_register[4]                                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.733 ns                   ; 3.747 ns                 ;
; 1.081 ns                                ; state_FX.0110                                                                                                                            ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.084 ns                 ;
; 1.086 ns                                ; state_FX.0000                                                                                                                            ; state_FX.0001                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.087 ns                 ;
; 1.087 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_bwp|dffe6a[11]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.090 ns                 ;
; 1.096 ns                                ; state_FX.1101                                                                                                                            ; state_FX.0000                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.098 ns                 ;
; 1.138 ns                                ; state_FX.0110                                                                                                                            ; state_FX.0111                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.140 ns                 ;
; 1.141 ns                                ; state_FX.0011                                                                                                                            ; state_FX.0100                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.143 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|parity_ff                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|parity_ff                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.156 ns                                ; Rx_register[10]                                                                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.716 ns                   ; 3.872 ns                 ;
; 1.166 ns                                ; state_FX.0101                                                                                                                            ; state_FX.0110                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; TX_wait[1]                                                                                                                               ; TX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.172 ns                                ; TX_wait[5]                                                                                                                               ; TX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[3]                                                                                                                               ; TX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[8]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[0]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.175 ns                                ; TX_wait[2]                                                                                                                               ; TX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.176 ns                                ; RX_wait[2]                                                                                                                               ; RX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; state_FX.1000                                                                                                                            ; state_FX.1001                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; RX_wait[6]                                                                                                                               ; RX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; RX_wait[4]                                                                                                                               ; RX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; RX_wait[7]                                                                                                                               ; RX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.181 ns                                ; Rx_register[6]                                                                                                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a6~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.700 ns                   ; 3.881 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[11]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.185 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[11]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[11]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.187 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[1]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.199 ns                                ; state_FX.1010                                                                                                                            ; state_FX.1011                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.202 ns                                ; state_FX.1011                                                                                                                            ; state_FX.1100                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[4]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.207 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[0]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.209 ns                 ;
; 1.209 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[8]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.213 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.214 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_bwp|dffe6a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.214 ns                                ; state_FX.1001                                                                                                                            ; state_FX.1010                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[2]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.225 ns                                ; TX_wait[4]                                                                                                                               ; TX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; RX_wait[3]                                                                                                                               ; RX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; TX_wait[6]                                                                                                                               ; TX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; RX_wait[5]                                                                                                                               ; RX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.228 ns                                ; RX_wait[1]                                                                                                                               ; RX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[11]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; TX_wait[7]                                                                                                                               ; TX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.230 ns                                ; state_FX.0011                                                                                                                            ; state_FX.0110                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.236 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[10]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.236 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[10]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[5]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[4]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.250 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[2]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[7]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.255 ns                                ; state_FX.1001                                                                                                                            ; TX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.256 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.260 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_bwp|dffe6a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.260 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.265 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.267 ns                 ;
; 1.404 ns                                ; state_FX.0110                                                                                                                            ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.406 ns                 ;
; 1.425 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|delayed_wrptr_g[11]                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.005 ns                   ; 1.430 ns                 ;
; 1.428 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_bwp|dffe6a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.005 ns                   ; 1.433 ns                 ;
; 1.428 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|delayed_wrptr_g[12]                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.005 ns                   ; 1.433 ns                 ;
; 1.439 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[0]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|delayed_wrptr_g[0]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.445 ns                 ;
; 1.440 ns                                ; state_FX.0000                                                                                                                            ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.442 ns                 ;
; 1.446 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[5]             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.003 ns                  ; 1.443 ns                 ;
; 1.451 ns                                ; state_FX.1010                                                                                                                            ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.453 ns                 ;
; 1.460 ns                                ; state_FX.0100                                                                                                                            ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.463 ns                 ;
; 1.463 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[7]             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[7]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.008 ns                   ; 1.471 ns                 ;
; 1.494 ns                                ; state_FX.1011                                                                                                                            ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.496 ns                 ;
; 1.495 ns                                ; state_FX.0011                                                                                                                            ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.497 ns                 ;
; 1.497 ns                                ; state_FX.0011                                                                                                                            ; RX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.499 ns                 ;
; 1.497 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[7]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[4]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.499 ns                 ;
; 1.498 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[7]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[5]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.500 ns                 ;
; 1.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[7]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[3]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.501 ns                 ;
; 1.512 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_bwp|dffe6a[11]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.515 ns                 ;
; 1.529 ns                                ; state_FX.0111                                                                                                                            ; state_FX.1000                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.532 ns                 ;
; 1.537 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.539 ns                 ;
; 1.540 ns                                ; state_FX.0110                                                                                                                            ; state_FX.0011                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.542 ns                 ;
; 1.549 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[7]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[7]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.551 ns                 ;
; 1.551 ns                                ; state_FX.0100                                                                                                                            ; state_FX.0101                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.553 ns                 ;
; 1.565 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[0]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.565 ns                 ;
; 1.566 ns                                ; state_FX.0000                                                                                                                            ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.567 ns                 ;
; 1.576 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[3]             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.004 ns                   ; 1.580 ns                 ;
; 1.577 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[4]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[4]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.577 ns                 ;
; 1.578 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_bwp|dffe6a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.005 ns                   ; 1.583 ns                 ;
; 1.583 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[4]             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[4]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.004 ns                   ; 1.587 ns                 ;
; 1.586 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[2]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[1]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.586 ns                 ;
; 1.586 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[2]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[2]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.586 ns                 ;
; 1.598 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[9]             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[9]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.598 ns                 ;
; 1.618 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[0]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_bwp|dffe6a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.006 ns                  ; 1.612 ns                 ;
; 1.625 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[1]             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[1]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.007 ns                  ; 1.618 ns                 ;
; 1.628 ns                                ; SLWR~reg0                                                                                                                                ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.630 ns                 ;
; 1.631 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[8]             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[8]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.011 ns                  ; 1.620 ns                 ;
; 1.632 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe7a[6]             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_qv7:rs_dgwp|dffpipe_l09:dffpipe6|dffe8a[6]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.009 ns                  ; 1.623 ns                 ;
; 1.637 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|parity_ff                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.645 ns                                ; TX_wait[1]                                                                                                                               ; TX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.647 ns                 ;
; 1.651 ns                                ; TX_wait[3]                                                                                                                               ; TX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; TX_wait[5]                                                                                                                               ; TX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.654 ns                                ; TX_wait[2]                                                                                                                               ; TX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.656 ns                 ;
; 1.655 ns                                ; RX_wait[2]                                                                                                                               ; RX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.656 ns                                ; RX_wait[6]                                                                                                                               ; RX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; RX_wait[4]                                                                                                                               ; RX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.657 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[7]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_bwp|dffe6a[7]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.006 ns                  ; 1.651 ns                 ;
; 1.665 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[1]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.667 ns                 ;
; 1.678 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.680 ns                 ;
; 1.681 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.683 ns                 ;
; 1.687 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[0]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.689 ns                 ;
; 1.687 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[8]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.689 ns                 ;
; 1.691 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.693 ns                 ;
; 1.705 ns                                ; TX_wait[4]                                                                                                                               ; TX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; RX_wait[3]                                                                                                                               ; RX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; RX_wait[1]                                                                                                                               ; RX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.706 ns                                ; TX_wait[6]                                                                                                                               ; TX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; RX_wait[5]                                                                                                                               ; RX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.719 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[4]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.721 ns                 ;
; 1.723 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|parity_ff                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.727 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[7]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.729 ns                 ;
; 1.728 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[2]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.731 ns                                ; TX_wait[1]                                                                                                                               ; TX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.733 ns                 ;
; 1.737 ns                                ; TX_wait[5]                                                                                                                               ; TX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.739 ns                 ;
; 1.737 ns                                ; TX_wait[3]                                                                                                                               ; TX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.739 ns                 ;
; 1.740 ns                                ; TX_wait[2]                                                                                                                               ; TX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.742 ns                 ;
; 1.741 ns                                ; RX_wait[2]                                                                                                                               ; RX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.741 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[0]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.111 ns                   ; 1.852 ns                 ;
; 1.741 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.742 ns                                ; RX_wait[4]                                                                                                                               ; RX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.748 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[2]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.111 ns                   ; 1.859 ns                 ;
; 1.749 ns                                ; syncd_write_used[10]                                                                                                                     ; state_FX.0111                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.004 ns                  ; 1.745 ns                 ;
; 1.749 ns                                ; syncd_write_used[10]                                                                                                                     ; state_FX.0011                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.004 ns                  ; 1.745 ns                 ;
; 1.751 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[1]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.753 ns                 ;
; 1.764 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.766 ns                 ;
; 1.767 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.769 ns                 ;
; 1.773 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[0]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.775 ns                 ;
; 1.773 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[8]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.775 ns                 ;
; 1.786 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.098 ns                   ; 1.884 ns                 ;
; 1.791 ns                                ; TX_wait[4]                                                                                                                               ; TX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; RX_wait[3]                                                                                                                               ; RX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; RX_wait[1]                                                                                                                               ; RX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.792 ns                                ; RX_wait[5]                                                                                                                               ; RX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.797 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.098 ns                   ; 1.895 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[8]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.098 ns                   ; 1.903 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.111 ns                   ; 1.916 ns                 ;
; 1.808 ns                                ; state_FX.0000                                                                                                                            ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.810 ns                 ;
; 1.809 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[7]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a5~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.098 ns                   ; 1.907 ns                 ;
; 1.809 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|parity_ff                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.811 ns                 ;
; 1.813 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[7]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.815 ns                 ;
; 1.814 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[2]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.816 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[2]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|delayed_wrptr_g[2]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.818 ns                 ;
; 1.817 ns                                ; TX_wait[1]                                                                                                                               ; TX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.819 ns                 ;
; 1.822 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[8]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|delayed_wrptr_g[8]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.824 ns                 ;
; 1.823 ns                                ; TX_wait[3]                                                                                                                               ; TX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.825 ns                 ;
; 1.824 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[2]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.824 ns                 ;
; 1.826 ns                                ; TX_wait[2]                                                                                                                               ; TX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.828 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[4]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[3]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.826 ns                 ;
; 1.827 ns                                ; RX_wait[2]                                                                                                                               ; RX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.829 ns                 ;
; 1.827 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.829 ns                 ;
; 1.828 ns                                ; RX_wait[4]                                                                                                                               ; RX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.828 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[5]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.837 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[1]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.839 ns                 ;
; 1.843 ns                                ; state_FX.0101                                                                                                                            ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.846 ns                 ;
; 1.843 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]_OTERM90 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]_OTERM90                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.845 ns                 ;
; 1.845 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[8]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[7]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.845 ns                 ;
; 1.848 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_bwp|dffe6a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.005 ns                   ; 1.853 ns                 ;
; 1.849 ns                                ; state_FX.0101                                                                                                                            ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.851 ns                 ;
; 1.849 ns                                ; state_FX.0111                                                                                                                            ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.852 ns                 ;
; 1.851 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[8]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.851 ns                 ;
; 1.851 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[8]           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:ws_brp|dffe6a[8]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.851 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                      ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; LED_sync                                                                                                                        ; LED_sync                                                                                                                                                 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[7]                                                                                                                     ; register[7]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[0]                                                                                                                     ; register[0]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                 ; state_PWM.01100                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                 ; state_PWM.00010                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01101                                                                                                                 ; state_PWM.01101                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01011                                                                                                                 ; state_PWM.01011                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[1]                                                                                                                     ; AD_state[1]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[6]                                                                                                                     ; AD_state[6]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[3]                                                                                                                     ; AD_state[3]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; data_flag                                                                                                                       ; data_flag                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.566 ns                                ; register[5]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.869 ns                   ; 3.435 ns                 ;
; 0.594 ns                                ; register[12]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a10~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.818 ns                   ; 3.412 ns                 ;
; 0.611 ns                                ; register[6]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a3~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.882 ns                   ; 3.493 ns                 ;
; 0.651 ns                                ; Q_PWM[9]                                                                                                                        ; Q_Data[9]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.802 ns                   ; 1.453 ns                 ;
; 0.656 ns                                ; Q_PWM[0]                                                                                                                        ; Q_Data[0]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.798 ns                   ; 1.454 ns                 ;
; 0.661 ns                                ; Q_PWM[11]                                                                                                                       ; Q_Data[11]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.802 ns                   ; 1.463 ns                 ;
; 0.661 ns                                ; Q_PWM[13]                                                                                                                       ; Q_Data[13]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.802 ns                   ; 1.463 ns                 ;
; 0.671 ns                                ; register[15]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a13~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.842 ns                   ; 3.513 ns                 ;
; 0.676 ns                                ; register[2]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.909 ns                   ; 3.585 ns                 ;
; 0.688 ns                                ; register[14]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.834 ns                   ; 3.522 ns                 ;
; 0.733 ns                                ; Q_PWM[1]                                                                                                                        ; Q_Data[1]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; Q_PWM[3]                                                                                                                        ; Q_Data[3]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; Q_PWM[4]                                                                                                                        ; Q_Data[4]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe12a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[8]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.740 ns                                ; Q_PWM[15]                                                                                                                       ; Q_Data[15]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.743 ns                 ;
; 0.740 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe12a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[3]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.743 ns                                ; Q_PWM[14]                                                                                                                       ; Q_Data[14]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; state_PWM.01011                                                                                                                 ; state_PWM.01100                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe12a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[0]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; register[10]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a10~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.818 ns                   ; 3.563 ns                 ;
; 0.746 ns                                ; Q_PWM[6]                                                                                                                        ; Q_Data[6]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; Q_PWM[10]                                                                                                                       ; Q_Data[10]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; Q_PWM[7]                                                                                                                        ; Q_Data[7]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe12a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[11]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; q[5]                                                                                                                            ; q[6]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; state_PWM.01101                                                                                                                 ; state_PWM.00111                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.753 ns                                ; q[4]                                                                                                                            ; q[5]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.756 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|rdptr_g[12]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_brp|dffe6a[11]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.759 ns                 ;
; 0.762 ns                                ; q[10]                                                                                                                           ; q[11]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; byte_count[6]                                                                                                                   ; byte_count[6]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.764 ns                                ; register[7]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.951 ns                   ; 3.715 ns                 ;
; 0.773 ns                                ; state_PWM.00011                                                                                                                 ; fifo_enable                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.774 ns                                ; state_PWM.00011                                                                                                                 ; state_PWM.00000_OTERM106_OTERM153                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.776 ns                 ;
; 0.793 ns                                ; register[3]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a3~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.882 ns                   ; 3.675 ns                 ;
; 0.807 ns                                ; register[11]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.829 ns                   ; 3.636 ns                 ;
; 0.808 ns                                ; register[9]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a9~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.834 ns                   ; 3.642 ns                 ;
; 0.837 ns                                ; register[13]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a13~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.842 ns                   ; 3.679 ns                 ;
; 0.844 ns                                ; register[0]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.951 ns                   ; 3.795 ns                 ;
; 0.866 ns                                ; state_PWM.01000                                                                                                                 ; state_PWM.01001                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.868 ns                 ;
; 0.900 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe12a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[4]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.901 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe12a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[6]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.906 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe12a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[1]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.908 ns                                ; q[0]                                                                                                                            ; q[1]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.910 ns                 ;
; 0.909 ns                                ; q[12]                                                                                                                           ; q[13]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.919 ns                                ; q[7]                                                                                                                            ; q[8]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.920 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_sv7:rs_dgwp|dffpipe_o09:dffpipe7|dffe8a[9]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_bwp|dffe6a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.921 ns                                ; register[4]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.909 ns                   ; 3.830 ns                 ;
; 0.936 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_sv7:rs_dgwp|dffpipe_o09:dffpipe7|dffe8a[2]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_bwp|dffe6a[0]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.938 ns                 ;
; 0.964 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_bwp|dffe11a[0]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.966 ns                 ;
; 0.964 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_bwp|dffe11a[1]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.966 ns                 ;
; 1.003 ns                                ; register[1]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.869 ns                   ; 3.872 ns                 ;
; 1.039 ns                                ; Q_PWM[5]                                                                                                                        ; Q_Data[5]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.418 ns                   ; 1.457 ns                 ;
; 1.079 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[5]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.080 ns                 ;
; 1.080 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[9]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.081 ns                 ;
; 1.081 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[8]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.082 ns                 ;
; 1.083 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[10]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.084 ns                 ;
; 1.084 ns                                ; sync_Rx_used[7]                                                                                                                 ; rx_avail[7]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.084 ns                 ;
; 1.094 ns                                ; sync_Rx_used[11]                                                                                                                ; rx_avail[11]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.094 ns                 ;
; 1.095 ns                                ; sync_Rx_used[9]                                                                                                                 ; rx_avail[9]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.095 ns                 ;
; 1.095 ns                                ; sync_Rx_used[10]                                                                                                                ; rx_avail[10]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.095 ns                 ;
; 1.138 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe12a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[9]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.139 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[7]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[9]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.166 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_sv7:rs_dgwp|dffpipe_o09:dffpipe7|dffe8a[0]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_bwp|dffe6a[0]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.168 ns                                ; byte_count[0]                                                                                                                   ; byte_count[0]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[5]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; state_PWM.01100                                                                                                                 ; state_PWM.01101                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.172 ns                                ; byte_count[2]                                                                                                                   ; byte_count[2]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.175 ns                                ; loop_counter[1]                                                                                                                 ; loop_counter[1]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.177 ns                                ; byte_count[4]                                                                                                                   ; byte_count[4]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[5]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; state_PWM.00101                                                                                                                 ; state_PWM.00110                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.444 ns                   ; 1.622 ns                 ;
; 1.182 ns                                ; loop_counter[5]                                                                                                                 ; loop_counter[5]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[10]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.183 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[11]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.185 ns                                ; loop_counter[3]                                                                                                                 ; loop_counter[3]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|parity_ff                                                  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[6]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[8]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.188 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_sv7:rs_dgwp|dffpipe_o09:dffpipe7|dffe8a[4]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_bwp|dffe6a[4]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.190 ns                 ;
; 1.189 ns                                ; AD_state[3]                                                                                                                     ; register[7]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.190 ns                 ;
; 1.192 ns                                ; AD_state[0]                                                                                                                     ; AD_state[1]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.197 ns                                ; register[8]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.829 ns                   ; 4.026 ns                 ;
; 1.205 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[1]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.209 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[4]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_bwp|dffe11a[2]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.211 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[2]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.214 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[2]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_sv7:rs_dgwp|dffpipe_o09:dffpipe7|dffe8a[3]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_bwp|dffe6a[3]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[1]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.228 ns                                ; byte_count[1]                                                                                                                   ; byte_count[1]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|rdptr_g[0]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_brp|dffe6a[0]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; byte_count[3]                                                                                                                   ; byte_count[3]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; state_PWM.00100                                                                                                                 ; LED_sync                                                                                                                                                 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.233 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|rdptr_g[8]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_brp|dffe6a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.012 ns                  ; 1.221 ns                 ;
; 1.234 ns                                ; byte_count[5]                                                                                                                   ; byte_count[5]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.237 ns                                ; loop_counter[0]                                                                                                                 ; loop_counter[0]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.237 ns                                ; loop_counter[2]                                                                                                                 ; loop_counter[2]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.238 ns                                ; loop_counter[6]                                                                                                                 ; loop_counter[6]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.239 ns                                ; loop_counter[4]                                                                                                                 ; loop_counter[4]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.242 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[5]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[0]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[9]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.245 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_sv7:rs_dgwp|dffpipe_o09:dffpipe7|dffe8a[2]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_bwp|dffe6a[1]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.245 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[1]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.246 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[3]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[6]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[10]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.250 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_bwp|dffe11a[2]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.250 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[4]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_bwp|dffe11a[0]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[2]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_bwp|dffe11a[2]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[7]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[3]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.253 ns                 ;
; 1.253 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[2]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.254 ns                 ;
; 1.253 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[4]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.254 ns                 ;
; 1.253 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|dffpipe_c09:ws_brp|dffe11a[5]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.254 ns                 ;
; 1.255 ns                                ; state_PWM.01001                                                                                                                 ; I_PWM[3]                                                                                                                                                 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.258 ns                 ;
; 1.255 ns                                ; state_PWM.01001                                                                                                                 ; I_PWM[5]                                                                                                                                                 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.258 ns                 ;
; 1.255 ns                                ; state_PWM.01001                                                                                                                 ; I_PWM[9]                                                                                                                                                 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.258 ns                 ;
; 1.255 ns                                ; state_PWM.01001                                                                                                                 ; I_PWM[12]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.258 ns                 ;
; 1.257 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[8]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.277 ns                                ; AD_state[3]                                                                                                                     ; AD_state[2]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.279 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg11 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg9  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg8  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg7  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg6  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg5  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg4  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg3  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.317 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a13~porta_address_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.715 ns                   ; 2.032 ns                 ;
; 1.319 ns                                ; q[8]                                                                                                                            ; q[9]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.096 ns                   ; 1.415 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg11  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg10  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg8   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg7   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg4   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg3   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg2   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.339 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a0~porta_address_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.112 ns                   ; 2.451 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg11  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg10  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg8   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg7   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg4   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg3   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg2   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a4~porta_address_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.106 ns                   ; 2.465 ns                 ;
; 1.361 ns                                ; Q_PWM[12]                                                                                                                       ; Q_Data[12]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.002 ns                  ; 1.359 ns                 ;
; 1.362 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a3~portb_address_reg3   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.110 ns                   ; 1.472 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg11  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg10  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg8   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg7   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg4   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg3   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg2   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.365 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a2~porta_address_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.118 ns                   ; 2.483 ns                 ;
; 1.379 ns                                ; Q_PWM[8]                                                                                                                        ; Q_Data[8]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.379 ns                 ;
; 1.379 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a3~portb_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.110 ns                   ; 1.489 ns                 ;
; 1.383 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a3~portb_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.110 ns                   ; 1.493 ns                 ;
; 1.390 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a3~portb_address_reg8   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.110 ns                   ; 1.500 ns                 ;
; 1.396 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|delayed_wrptr_g[7]                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.017 ns                   ; 1.413 ns                 ;
; 1.404 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|a_graycounter_kk6:wrptr_gp|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a3~portb_address_reg7   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.110 ns                   ; 1.514 ns                 ;
; 1.407 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_bwp|dffe6a[11]                                ; sync_Rx_used[11]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.025 ns                   ; 1.432 ns                 ;
; 1.411 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|rdptr_g[11]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_brp|dffe6a[11]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.012 ns                   ; 1.423 ns                 ;
; 1.414 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|rdptr_g[10]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_brp|dffe6a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.415 ns                 ;
; 1.432 ns                                ; I_PWM[8]                                                                                                                        ; I_Data[8]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.011 ns                   ; 1.443 ns                 ;
; 1.441 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe12a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[5]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.001 ns                  ; 1.440 ns                 ;
; 1.445 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe12a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|alt_synch_pipe_rv7:ws_dgrp|dffpipe_m09:dffpipe11|dffe13a[7]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.010 ns                   ; 1.455 ns                 ;
; 1.451 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|dffpipe_n09:rs_bwp|dffe6a[10]                                ; sync_Rx_used[10]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.025 ns                   ; 1.476 ns                 ;
; 1.455 ns                                ; I_PWM[9]                                                                                                                        ; I_Data[9]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.013 ns                   ; 1.468 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                              ; To                                                                                ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                       ; TX_state[3]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                       ; TX_state[0]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                       ; TX_state[1]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.736 ns                                ; Tx_q[15]                                                                          ; Tx_data[15]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.747 ns                                ; Tx_q[6]                                                                           ; Tx_q[7]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.750 ns                                ; Tx_q[3]                                                                           ; Tx_q[4]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; Tx_q[7]                                                                           ; Tx_q[8]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.755 ns                                ; Tx_q[0]                                                                           ; Tx_q[1]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.759 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.771 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.773 ns                 ;
; 0.780 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.782 ns                 ;
; 0.810 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.812 ns                 ;
; 0.812 ns                                ; TX_state[4]                                                                       ; TX_state[0]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.814 ns                 ;
; 0.847 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; TX_state[0]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 2.630 ns                   ; 3.477 ns                 ;
; 0.903 ns                                ; Tx_q[4]                                                                           ; Tx_q[5]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.905 ns                 ;
; 0.906 ns                                ; Tx_q[5]                                                                           ; Tx_q[6]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.907 ns                                ; Tx_q[2]                                                                           ; Tx_q[3]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.917 ns                                ; Left_PWM[13]                                                                      ; I2SAudioOut:I2SAO|local_left_sample[13]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.414 ns                 ;
; 0.919 ns                                ; Tx_q[12]                                                                          ; Tx_data[12]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.921 ns                                ; Tx_q[14]                                                                          ; Tx_q[15]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.921 ns                                ; Tx_q[10]                                                                          ; Tx_q[11]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.922 ns                                ; Tx_q[10]                                                                          ; Tx_data[10]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.924 ns                 ;
; 0.923 ns                                ; Tx_q[11]                                                                          ; Tx_q[12]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.923 ns                                ; Tx_q[13]                                                                          ; Tx_data[13]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.923 ns                                ; Tx_q[11]                                                                          ; Tx_data[11]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.924 ns                                ; Tx_q[12]                                                                          ; Tx_q[13]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.924 ns                                ; Tx_q[13]                                                                          ; Tx_q[14]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.924 ns                                ; Tx_q[14]                                                                          ; Tx_data[14]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.926 ns                                ; Tx_q[9]                                                                           ; Tx_data[9]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.928 ns                 ;
; 0.926 ns                                ; Tx_q[9]                                                                           ; Tx_q[10]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.928 ns                 ;
; 0.962 ns                                ; Right_PWM[2]                                                                      ; I2SAudioOut:I2SAO|local_right_sample[2]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.507 ns                   ; 3.469 ns                 ;
; 0.976 ns                                ; Right_PWM[15]                                                                     ; I2SAudioOut:I2SAO|local_right_sample[15]                                          ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.494 ns                 ;
; 0.978 ns                                ; Right_PWM[0]                                                                      ; I2SAudioOut:I2SAO|local_right_sample[0]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.496 ns                 ;
; 0.979 ns                                ; Left_PWM[4]                                                                       ; I2SAudioOut:I2SAO|local_left_sample[4]                                            ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.187 ns                   ; 3.166 ns                 ;
; 1.013 ns                                ; Left_PWM[8]                                                                       ; I2SAudioOut:I2SAO|local_left_sample[8]                                            ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.510 ns                 ;
; 1.017 ns                                ; Right_PWM[1]                                                                      ; I2SAudioOut:I2SAO|local_right_sample[1]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.535 ns                 ;
; 1.021 ns                                ; Left_PWM[2]                                                                       ; I2SAudioOut:I2SAO|local_left_sample[2]                                            ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.518 ns                 ;
; 1.026 ns                                ; Right_PWM[14]                                                                     ; I2SAudioOut:I2SAO|local_right_sample[14]                                          ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.544 ns                 ;
; 1.039 ns                                ; Right_PWM[9]                                                                      ; I2SAudioOut:I2SAO|local_right_sample[9]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.557 ns                 ;
; 1.039 ns                                ; Right_PWM[3]                                                                      ; I2SAudioOut:I2SAO|local_right_sample[3]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.557 ns                 ;
; 1.042 ns                                ; Left_PWM[3]                                                                       ; I2SAudioOut:I2SAO|local_left_sample[3]                                            ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.539 ns                 ;
; 1.044 ns                                ; Right_PWM[6]                                                                      ; I2SAudioOut:I2SAO|local_right_sample[6]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.562 ns                 ;
; 1.046 ns                                ; Right_PWM[11]                                                                     ; I2SAudioOut:I2SAO|local_right_sample[11]                                          ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.564 ns                 ;
; 1.051 ns                                ; Right_PWM[4]                                                                      ; I2SAudioOut:I2SAO|local_right_sample[4]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.569 ns                 ;
; 1.061 ns                                ; Tx_q[5]                                                                           ; Tx_data[5]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.064 ns                 ;
; 1.069 ns                                ; Right_PWM[8]                                                                      ; I2SAudioOut:I2SAO|local_right_sample[8]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.587 ns                 ;
; 1.072 ns                                ; Right_PWM[10]                                                                     ; I2SAudioOut:I2SAO|local_right_sample[10]                                          ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.590 ns                 ;
; 1.075 ns                                ; Left_PWM[1]                                                                       ; I2SAudioOut:I2SAO|local_left_sample[1]                                            ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.572 ns                 ;
; 1.076 ns                                ; Left_PWM[14]                                                                      ; I2SAudioOut:I2SAO|local_left_sample[14]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.573 ns                 ;
; 1.081 ns                                ; Left_PWM[5]                                                                       ; I2SAudioOut:I2SAO|local_left_sample[5]                                            ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.187 ns                   ; 3.268 ns                 ;
; 1.087 ns                                ; Left_PWM[12]                                                                      ; I2SAudioOut:I2SAO|local_left_sample[12]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.584 ns                 ;
; 1.091 ns                                ; Q_Data_in[7]                                                                      ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.428 ns                   ; 1.519 ns                 ;
; 1.092 ns                                ; Right_PWM[13]                                                                     ; I2SAudioOut:I2SAO|local_right_sample[13]                                          ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.610 ns                 ;
; 1.099 ns                                ; Left_PWM[10]                                                                      ; I2SAudioOut:I2SAO|local_left_sample[10]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.596 ns                 ;
; 1.101 ns                                ; Left_PWM[7]                                                                       ; I2SAudioOut:I2SAO|local_left_sample[7]                                            ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.598 ns                 ;
; 1.108 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.355 ns                   ; 1.463 ns                 ;
; 1.113 ns                                ; I_Data_in[14]                                                                     ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 1.873 ns                 ;
; 1.119 ns                                ; Left_PWM[0]                                                                       ; I2SAudioOut:I2SAO|local_left_sample[0]                                            ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.616 ns                 ;
; 1.130 ns                                ; Tx_q[0]                                                                           ; Tx_data[0]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.005 ns                   ; 1.135 ns                 ;
; 1.139 ns                                ; Tx_q[3]                                                                           ; Tx_data[3]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.142 ns                 ;
; 1.150 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.152 ns                 ;
; 1.158 ns                                ; Q_Data_in[13]                                                                     ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[15]                                                             ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[15]                                                             ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.162 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 1.922 ns                 ;
; 1.164 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[1] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[4] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[4] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Q_Data_in[11]                                                                     ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.168 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; Q_PWM_accumulator[10]                                                             ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.355 ns                   ; 1.524 ns                 ;
; 1.169 ns                                ; I_PWM_accumulator[10]                                                             ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Q_PWM_accumulator[12]                                                             ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.175 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.177 ns                                ; Right_PWM[5]                                                                      ; I2SAudioOut:I2SAO|local_right_sample[5]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.695 ns                 ;
; 1.197 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[6] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.199 ns                 ;
; 1.198 ns                                ; Left_PWM[11]                                                                      ; I2SAudioOut:I2SAO|local_left_sample[11]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.695 ns                 ;
; 1.206 ns                                ; Tx_q[2]                                                                           ; Tx_data[2]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.209 ns                 ;
; 1.208 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.217 ns                                ; Q_PWM_accumulator[11]                                                             ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; I_PWM_accumulator[11]                                                             ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; Q_PWM_accumulator[13]                                                             ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; I_PWM_accumulator[13]                                                             ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; Tx_q[4]                                                                           ; Tx_data[4]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.221 ns                 ;
; 1.218 ns                                ; Tx_q[6]                                                                           ; Tx_data[6]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.221 ns                 ;
; 1.218 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[3] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; Q_Data_in[12]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_Data_in[8]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_Data_in[3]                                                                      ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[14]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[14]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[0] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[5] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[7] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.222 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.223 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.228 ns                                ; TX_state[3]                                                                       ; TX_state[4]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; TX_state[3]                                                                       ; TX_state[2]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.235 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.306 ns                                ; Left_PWM[6]                                                                       ; I2SAudioOut:I2SAO|local_left_sample[6]                                            ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 3.803 ns                 ;
; 1.321 ns                                ; I_Data[14]                                                                        ; I_Data_in[14]                                                                     ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; -0.109 ns                  ; 1.212 ns                 ;
; 1.340 ns                                ; I_Data[0]                                                                         ; I_Data_in[0]                                                                      ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; -0.135 ns                  ; 1.205 ns                 ;
; 1.347 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 2.107 ns                 ;
; 1.352 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.759 ns                 ;
; 1.357 ns                                ; Right_PWM[12]                                                                     ; I2SAudioOut:I2SAO|local_right_sample[12]                                          ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.518 ns                   ; 3.875 ns                 ;
; 1.371 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] ; TX_state[1]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 2.630 ns                   ; 4.001 ns                 ;
; 1.382 ns                                ; Q_Data[2]                                                                         ; Q_Data_in[2]                                                                      ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; -0.482 ns                  ; 0.900 ns                 ;
; 1.417 ns                                ; Q_Data[12]                                                                        ; Q_Data_in[12]                                                                     ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; -0.463 ns                  ; 0.954 ns                 ;
; 1.418 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.825 ns                 ;
; 1.430 ns                                ; Q_Data_in[14]                                                                     ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.445 ns                   ; 1.875 ns                 ;
; 1.433 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 2.193 ns                 ;
; 1.436 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 2.196 ns                 ;
; 1.438 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.845 ns                 ;
; 1.441 ns                                ; TX_state[4]                                                                       ; TX_state[3]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.443 ns                 ;
; 1.442 ns                                ; TX_state[4]                                                                       ; TX_state[4]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.444 ns                 ;
; 1.443 ns                                ; TX_state[4]                                                                       ; TX_state[2]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.445 ns                 ;
; 1.464 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 2.224 ns                 ;
; 1.469 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.876 ns                 ;
; 1.480 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.445 ns                   ; 1.925 ns                 ;
; 1.483 ns                                ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.428 ns                   ; 1.911 ns                 ;
; 1.483 ns                                ; I_Data[15]                                                                        ; I_Data_in[15]                                                                     ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; -0.109 ns                  ; 1.374 ns                 ;
; 1.488 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.490 ns                 ;
; 1.492 ns                                ; Q_Data_in[15]                                                                     ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.445 ns                   ; 1.937 ns                 ;
; 1.498 ns                                ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.428 ns                   ; 1.926 ns                 ;
; 1.499 ns                                ; Q_Data_in[9]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.445 ns                   ; 1.944 ns                 ;
; 1.501 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.004 ns                  ; 1.497 ns                 ;
; 1.504 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.004 ns                  ; 1.500 ns                 ;
; 1.504 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.911 ns                 ;
; 1.504 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.911 ns                 ;
; 1.508 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.428 ns                   ; 1.936 ns                 ;
; 1.516 ns                                ; I_Data_in[8]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.923 ns                 ;
; 1.516 ns                                ; I_Data_in[12]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.923 ns                 ;
; 1.516 ns                                ; I_Data_in[15]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 2.276 ns                 ;
; 1.517 ns                                ; I_Data_in[1]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.519 ns                 ;
; 1.519 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 2.279 ns                 ;
; 1.522 ns                                ; Q_Data[0]                                                                         ; Q_Data_in[0]                                                                      ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; -0.478 ns                  ; 1.044 ns                 ;
; 1.524 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.931 ns                 ;
; 1.525 ns                                ; Q_Data[5]                                                                         ; Q_Data_in[5]                                                                      ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; -0.478 ns                  ; 1.047 ns                 ;
; 1.528 ns                                ; Left_PWM[15]                                                                      ; I2SAudioOut:I2SAO|local_left_sample[15]                                           ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; 2.497 ns                   ; 4.025 ns                 ;
; 1.528 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 2.288 ns                 ;
; 1.540 ns                                ; TX_state[0]                                                                       ; TX_state[1]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.542 ns                 ;
; 1.542 ns                                ; I_Data[10]                                                                        ; I_Data_in[10]                                                                     ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; -0.109 ns                  ; 1.433 ns                 ;
; 1.555 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.962 ns                 ;
; 1.557 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.964 ns                 ;
; 1.567 ns                                ; Tx_q[8]                                                                           ; Tx_data[8]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.002 ns                  ; 1.565 ns                 ;
; 1.568 ns                                ; I_Data[7]                                                                         ; I_Data_in[7]                                                                      ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; -0.109 ns                  ; 1.459 ns                 ;
; 1.568 ns                                ; I_Data[13]                                                                        ; I_Data_in[13]                                                                     ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; -0.109 ns                  ; 1.459 ns                 ;
; 1.569 ns                                ; Tx_q[8]                                                                           ; Tx_q[9]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.002 ns                  ; 1.567 ns                 ;
; 1.586 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.355 ns                   ; 1.941 ns                 ;
; 1.590 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.997 ns                 ;
; 1.590 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 1.997 ns                 ;
; 1.591 ns                                ; I_Data_in[14]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 2.351 ns                 ;
; 1.593 ns                                ; Tx_q[7]                                                                           ; Tx_data[7]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.596 ns                 ;
; 1.605 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 2.365 ns                 ;
; 1.610 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 2.017 ns                 ;
; 1.614 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 2.374 ns                 ;
; 1.622 ns                                ; I_Data_in[9]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.307 ns                   ; 1.929 ns                 ;
; 1.629 ns                                ; Tx_q[1]                                                                           ; Tx_data[1]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.012 ns                  ; 1.617 ns                 ;
; 1.637 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.637 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.638 ns                                ; Q_Data[1]                                                                         ; Q_Data_in[1]                                                                      ; BCLK       ; CLK_24MHZ ; 0.000 ns                   ; -0.109 ns                  ; 1.529 ns                 ;
; 1.639 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.641 ns                 ;
; 1.639 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.760 ns                   ; 2.399 ns                 ;
; 1.640 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 2.047 ns                 ;
; 1.641 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.407 ns                   ; 2.048 ns                 ;
; 1.642 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                               ;                                                                                   ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; debounce:de_PTT|clean_pb                            ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.732 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.734 ns                 ;
; 0.742 ns                                ; debounce:de_PTT|pb_history[0]                       ; debounce:de_PTT|pb_history[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; debounce:de_PTT|pb_history[1]                       ; debounce:de_PTT|pb_history[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.748 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.913 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|pb_history[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.915 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.234 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.637 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.642 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.647 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.678 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.678 ns                 ;
; 1.678 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.678 ns                 ;
; 1.678 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.678 ns                 ;
; 1.678 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.678 ns                 ;
; 1.678 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.678 ns                 ;
; 1.678 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.678 ns                 ;
; 1.678 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.678 ns                 ;
; 1.678 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.678 ns                 ;
; 1.678 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.678 ns                 ;
; 1.684 ns                                ; debounce:de_PTT|count[17]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.686 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.723 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.728 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.729 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.729 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.733 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.734 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.734 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.745 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.747 ns                 ;
; 1.753 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 1.759 ns                 ;
; 1.758 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.784 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.786 ns                 ;
; 1.784 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.786 ns                 ;
; 1.809 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.811 ns                 ;
; 1.814 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.815 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.815 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.819 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 1.825 ns                 ;
; 1.819 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.821 ns                 ;
; 1.820 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.822 ns                 ;
; 1.831 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.833 ns                 ;
; 1.839 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 1.845 ns                 ;
; 1.844 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.846 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.870 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.872 ns                 ;
; 1.888 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.890 ns                 ;
; 1.888 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.888 ns                 ;
; 1.895 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.897 ns                 ;
; 1.900 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.902 ns                 ;
; 1.901 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.903 ns                 ;
; 1.901 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.903 ns                 ;
; 1.903 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.901 ns                 ;
; 1.905 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 1.911 ns                 ;
; 1.905 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 1.911 ns                 ;
; 1.905 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.907 ns                 ;
; 1.917 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.919 ns                 ;
; 1.925 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 1.931 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.974 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.974 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.981 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.983 ns                 ;
; 1.986 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.988 ns                 ;
; 1.987 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.989 ns                 ;
; 1.991 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 1.997 ns                 ;
; 1.991 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 1.997 ns                 ;
; 1.991 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.993 ns                 ;
; 2.003 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.005 ns                 ;
; 2.010 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.012 ns                 ;
; 2.011 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.017 ns                 ;
; 2.041 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.041 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.041 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.047 ns                 ;
; 2.060 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.062 ns                 ;
; 2.067 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.069 ns                 ;
; 2.068 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.072 ns                 ;
; 2.068 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.072 ns                 ;
; 2.068 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.072 ns                 ;
; 2.068 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.072 ns                 ;
; 2.068 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.072 ns                 ;
; 2.068 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.072 ns                 ;
; 2.068 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.072 ns                 ;
; 2.068 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.072 ns                 ;
; 2.068 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.072 ns                 ;
; 2.068 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.072 ns                 ;
; 2.072 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.078 ns                 ;
; 2.072 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.074 ns                 ;
; 2.073 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.075 ns                 ;
; 2.077 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.083 ns                 ;
; 2.077 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.083 ns                 ;
; 2.089 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.091 ns                 ;
; 2.096 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.098 ns                 ;
; 2.097 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.103 ns                 ;
; 2.127 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.129 ns                 ;
; 2.127 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.133 ns                 ;
; 2.145 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.147 ns                 ;
; 2.153 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.158 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.164 ns                 ;
; 2.163 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.169 ns                 ;
; 2.163 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.169 ns                 ;
; 2.175 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.177 ns                 ;
; 2.181 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.183 ns                 ;
; 2.183 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.189 ns                 ;
; 2.212 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.218 ns                 ;
; 2.213 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.215 ns                 ;
; 2.213 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.219 ns                 ;
; 2.231 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.233 ns                 ;
; 2.244 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.250 ns                 ;
; 2.244 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.250 ns                 ;
; 2.249 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.255 ns                 ;
; 2.249 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.255 ns                 ;
; 2.261 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.263 ns                 ;
; 2.262 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.264 ns                 ;
; 2.267 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.269 ns                 ;
; 2.269 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.275 ns                 ;
; 2.298 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.304 ns                 ;
; 2.299 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.305 ns                 ;
; 2.330 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.336 ns                 ;
; 2.330 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.336 ns                 ;
; 2.335 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.341 ns                 ;
; 2.335 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.341 ns                 ;
; 2.343 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.345 ns                 ;
; 2.347 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.349 ns                 ;
; 2.348 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.350 ns                 ;
; 2.355 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.361 ns                 ;
; 2.384 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.390 ns                 ;
; 2.384 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.390 ns                 ;
; 2.385 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.391 ns                 ;
; 2.409 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.409 ns                 ;
; 2.409 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.409 ns                 ;
; 2.409 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.409 ns                 ;
; 2.409 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.409 ns                 ;
; 2.409 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.409 ns                 ;
; 2.409 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.409 ns                 ;
; 2.409 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.409 ns                 ;
; 2.409 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.409 ns                 ;
; 2.409 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.409 ns                 ;
; 2.416 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.422 ns                 ;
; 2.416 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.422 ns                 ;
; 2.421 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.427 ns                 ;
; 2.421 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.427 ns                 ;
; 2.429 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.431 ns                 ;
; 2.470 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.476 ns                 ;
; 2.470 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.476 ns                 ;
; 2.471 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.477 ns                 ;
; 2.502 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.508 ns                 ;
; 2.502 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.508 ns                 ;
; 2.507 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.513 ns                 ;
; 2.518 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.524 ns                 ;
; 2.530 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.528 ns                 ;
; 2.545 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.551 ns                 ;
; 2.556 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.562 ns                 ;
; 2.556 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.562 ns                 ;
; 2.557 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.563 ns                 ;
; 2.588 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.594 ns                 ;
; 2.588 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.594 ns                 ;
; 2.604 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.610 ns                 ;
; 2.611 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.617 ns                 ;
; 2.616 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.614 ns                 ;
; 2.631 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.637 ns                 ;
; 2.642 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.648 ns                 ;
; 2.642 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.648 ns                 ;
; 2.643 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.649 ns                 ;
; 2.674 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.680 ns                 ;
; 2.674 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.680 ns                 ;
; 2.690 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.696 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+------------+-------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                            ; To Clock  ;
+-------+--------------+------------+------------+-------------------------------+-----------+
; N/A   ; None         ; 7.240 ns   ; FLAGC      ; TX_wait[3]                    ; IFCLK     ;
; N/A   ; None         ; 7.240 ns   ; FLAGC      ; TX_wait[6]                    ; IFCLK     ;
; N/A   ; None         ; 7.240 ns   ; FLAGC      ; TX_wait[1]                    ; IFCLK     ;
; N/A   ; None         ; 7.240 ns   ; FLAGC      ; TX_wait[5]                    ; IFCLK     ;
; N/A   ; None         ; 7.240 ns   ; FLAGC      ; TX_wait[2]                    ; IFCLK     ;
; N/A   ; None         ; 7.240 ns   ; FLAGC      ; TX_wait[4]                    ; IFCLK     ;
; N/A   ; None         ; 7.240 ns   ; FLAGC      ; TX_wait[7]                    ; IFCLK     ;
; N/A   ; None         ; 7.035 ns   ; FLAGA      ; RX_wait[3]                    ; IFCLK     ;
; N/A   ; None         ; 7.035 ns   ; FLAGA      ; RX_wait[2]                    ; IFCLK     ;
; N/A   ; None         ; 7.035 ns   ; FLAGA      ; RX_wait[4]                    ; IFCLK     ;
; N/A   ; None         ; 7.035 ns   ; FLAGA      ; RX_wait[1]                    ; IFCLK     ;
; N/A   ; None         ; 7.035 ns   ; FLAGA      ; RX_wait[6]                    ; IFCLK     ;
; N/A   ; None         ; 7.035 ns   ; FLAGA      ; RX_wait[5]                    ; IFCLK     ;
; N/A   ; None         ; 7.035 ns   ; FLAGA      ; RX_wait[7]                    ; IFCLK     ;
; N/A   ; None         ; 6.658 ns   ; LRCLK      ; AD_state[0]                   ; BCLK      ;
; N/A   ; None         ; 6.212 ns   ; LRCLK      ; AD_state[1]                   ; BCLK      ;
; N/A   ; None         ; 5.947 ns   ; FLAGC      ; SLWR~reg0                     ; IFCLK     ;
; N/A   ; None         ; 5.557 ns   ; FLAGC      ; SLEN                          ; IFCLK     ;
; N/A   ; None         ; 5.425 ns   ; FLAGC      ; Tx_read_clock                 ; IFCLK     ;
; N/A   ; None         ; 5.173 ns   ; PTT        ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A   ; None         ; 5.014 ns   ; FX2_FD[2]  ; Rx_register[10]               ; IFCLK     ;
; N/A   ; None         ; 4.983 ns   ; FX2_FD[0]  ; Rx_register[8]                ; IFCLK     ;
; N/A   ; None         ; 4.941 ns   ; FX2_FD[1]  ; Rx_register[9]                ; IFCLK     ;
; N/A   ; None         ; 4.934 ns   ; FX2_FD[11] ; Rx_register[3]                ; IFCLK     ;
; N/A   ; None         ; 4.891 ns   ; FX2_FD[9]  ; Rx_register[1]                ; IFCLK     ;
; N/A   ; None         ; 4.891 ns   ; FX2_FD[14] ; Rx_register[6]                ; IFCLK     ;
; N/A   ; None         ; 4.836 ns   ; FX2_FD[3]  ; Rx_register[11]               ; IFCLK     ;
; N/A   ; None         ; 4.835 ns   ; FX2_FD[10] ; Rx_register[2]                ; IFCLK     ;
; N/A   ; None         ; 4.809 ns   ; FX2_FD[8]  ; Rx_register[0]                ; IFCLK     ;
; N/A   ; None         ; 4.804 ns   ; FLAGA      ; RX_wait[0]                    ; IFCLK     ;
; N/A   ; None         ; 4.802 ns   ; FLAGA      ; state_FX.0110                 ; IFCLK     ;
; N/A   ; None         ; 4.802 ns   ; FLAGA      ; state_FX.0100                 ; IFCLK     ;
; N/A   ; None         ; 4.802 ns   ; FLAGA      ; SLOE~reg0                     ; IFCLK     ;
; N/A   ; None         ; 4.690 ns   ; FX2_FD[6]  ; Rx_register[14]               ; IFCLK     ;
; N/A   ; None         ; 4.678 ns   ; FX2_FD[4]  ; Rx_register[12]               ; IFCLK     ;
; N/A   ; None         ; 4.672 ns   ; FX2_FD[5]  ; Rx_register[13]               ; IFCLK     ;
; N/A   ; None         ; 4.665 ns   ; FX2_FD[7]  ; Rx_register[15]               ; IFCLK     ;
; N/A   ; None         ; 4.569 ns   ; FLAGC      ; state_FX.1010                 ; IFCLK     ;
; N/A   ; None         ; 4.568 ns   ; FLAGC      ; state_FX.1001                 ; IFCLK     ;
; N/A   ; None         ; 4.565 ns   ; FLAGC      ; TX_wait[0]                    ; IFCLK     ;
; N/A   ; None         ; 4.540 ns   ; FX2_FD[13] ; Rx_register[5]                ; IFCLK     ;
; N/A   ; None         ; 4.505 ns   ; FX2_FD[15] ; Rx_register[7]                ; IFCLK     ;
; N/A   ; None         ; 4.491 ns   ; FX2_FD[12] ; Rx_register[4]                ; IFCLK     ;
; N/A   ; None         ; 4.148 ns   ; DOUT       ; q[0]                          ; BCLK      ;
; N/A   ; None         ; 1.718 ns   ; CDOUT      ; Tx_q[0]                       ; CLK_24MHZ ;
+-------+--------------+------------+------------+-------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 15.583 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.286 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[3]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.162 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[3]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.999 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.689 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[5]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.613 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[1]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.602 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[5]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.580 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[11] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.373 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[2]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.350 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[9]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.339 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[10] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.301 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[7]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.260 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.204 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[10] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.134 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[7]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.094 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[0]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.039 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[6]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.984 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[9]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.889 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[8]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.883 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[4]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.634 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[1]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.581 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[12] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.442 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[2]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.306 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[4]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.073 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[0]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 12.888 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|alt_synch_pipe_tv7:ws_dgrp|dffpipe_p09:dffpipe11|dffe12a[8]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 11.706 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]   ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.700 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]   ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.613 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]   ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.431 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]   ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.402 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]   ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.349 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]   ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 11.128 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]  ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.116 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]   ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.083 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]   ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.081 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]  ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.067 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]   ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.046 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]  ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 10.710 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]   ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.635 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]  ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 10.521 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; CLK_24MHZ  ;
; N/A   ; None         ; 10.444 ns  ; DFS0                                                                                                                            ; S0          ; CLK_24MHZ  ;
; N/A   ; None         ; 10.388 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]  ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.290 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dj91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]  ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.039 ns  ; DFS1                                                                                                                            ; S1          ; CLK_24MHZ  ;
; N/A   ; None         ; 9.646 ns   ; LED_sync                                                                                                                        ; LED[2]      ; BCLK       ;
; N/A   ; None         ; 9.515 ns   ; data_flag                                                                                                                       ; LED[6]      ; BCLK       ;
; N/A   ; None         ; 9.047 ns   ; Tx_read_clock                                                                                                                   ; LED[7]      ; IFCLK      ;
; N/A   ; None         ; 8.587 ns   ; I_PWM_accumulator[16]                                                                                                           ; I_PWM_out   ; CLK_24MHZ  ;
; N/A   ; None         ; 8.439 ns   ; SLEN                                                                                                                            ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.439 ns   ; SLEN                                                                                                                            ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.341 ns   ; SLEN                                                                                                                            ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.331 ns   ; SLEN                                                                                                                            ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.331 ns   ; SLEN                                                                                                                            ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.321 ns   ; SLEN                                                                                                                            ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.088 ns   ; SLEN                                                                                                                            ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.088 ns   ; SLEN                                                                                                                            ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.088 ns   ; SLEN                                                                                                                            ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 7.900 ns   ; SLOE~reg0                                                                                                                       ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.891 ns   ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.881 ns   ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]                                               ; CLRCLK      ; CLK_24MHZ  ;
; N/A   ; None         ; 7.681 ns   ; SLEN                                                                                                                            ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 7.681 ns   ; SLEN                                                                                                                            ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 7.676 ns   ; SLEN                                                                                                                            ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 7.666 ns   ; SLEN                                                                                                                            ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 7.666 ns   ; SLEN                                                                                                                            ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 7.661 ns   ; SLEN                                                                                                                            ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 7.646 ns   ; SLEN                                                                                                                            ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.573 ns   ; SLRD~reg0                                                                                                                       ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.155 ns   ; Q_PWM_accumulator[16]                                                                                                           ; Q_PWM_out   ; CLK_24MHZ  ;
; N/A   ; None         ; 7.150 ns   ; SLWR~reg0                                                                                                                       ; SLWR        ; IFCLK      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+-------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To     ;
+-------+-------------------+-----------------+-------+--------+
; N/A   ; None              ; 11.604 ns       ; FLAGC ; LED[1] ;
; N/A   ; None              ; 11.513 ns       ; FLAGA ; LED[3] ;
; N/A   ; None              ; 11.304 ns       ; LRCLK ; LED[5] ;
+-------+-------------------+-----------------+-------+--------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                            ; To Clock  ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+
; N/A           ; None        ; -1.452 ns ; CDOUT      ; Tx_q[0]                       ; CLK_24MHZ ;
; N/A           ; None        ; -3.882 ns ; DOUT       ; q[0]                          ; BCLK      ;
; N/A           ; None        ; -4.225 ns ; FX2_FD[12] ; Rx_register[4]                ; IFCLK     ;
; N/A           ; None        ; -4.239 ns ; FX2_FD[15] ; Rx_register[7]                ; IFCLK     ;
; N/A           ; None        ; -4.274 ns ; FX2_FD[13] ; Rx_register[5]                ; IFCLK     ;
; N/A           ; None        ; -4.299 ns ; FLAGC      ; TX_wait[0]                    ; IFCLK     ;
; N/A           ; None        ; -4.302 ns ; FLAGC      ; state_FX.1001                 ; IFCLK     ;
; N/A           ; None        ; -4.303 ns ; FLAGC      ; state_FX.1010                 ; IFCLK     ;
; N/A           ; None        ; -4.399 ns ; FX2_FD[7]  ; Rx_register[15]               ; IFCLK     ;
; N/A           ; None        ; -4.406 ns ; FX2_FD[5]  ; Rx_register[13]               ; IFCLK     ;
; N/A           ; None        ; -4.412 ns ; FX2_FD[4]  ; Rx_register[12]               ; IFCLK     ;
; N/A           ; None        ; -4.424 ns ; FX2_FD[6]  ; Rx_register[14]               ; IFCLK     ;
; N/A           ; None        ; -4.536 ns ; FLAGA      ; state_FX.0110                 ; IFCLK     ;
; N/A           ; None        ; -4.536 ns ; FLAGA      ; state_FX.0100                 ; IFCLK     ;
; N/A           ; None        ; -4.536 ns ; FLAGA      ; SLOE~reg0                     ; IFCLK     ;
; N/A           ; None        ; -4.538 ns ; FLAGA      ; RX_wait[0]                    ; IFCLK     ;
; N/A           ; None        ; -4.543 ns ; FX2_FD[8]  ; Rx_register[0]                ; IFCLK     ;
; N/A           ; None        ; -4.569 ns ; FX2_FD[10] ; Rx_register[2]                ; IFCLK     ;
; N/A           ; None        ; -4.570 ns ; FX2_FD[3]  ; Rx_register[11]               ; IFCLK     ;
; N/A           ; None        ; -4.625 ns ; FX2_FD[9]  ; Rx_register[1]                ; IFCLK     ;
; N/A           ; None        ; -4.625 ns ; FX2_FD[14] ; Rx_register[6]                ; IFCLK     ;
; N/A           ; None        ; -4.668 ns ; FX2_FD[11] ; Rx_register[3]                ; IFCLK     ;
; N/A           ; None        ; -4.675 ns ; FX2_FD[1]  ; Rx_register[9]                ; IFCLK     ;
; N/A           ; None        ; -4.717 ns ; FX2_FD[0]  ; Rx_register[8]                ; IFCLK     ;
; N/A           ; None        ; -4.748 ns ; FX2_FD[2]  ; Rx_register[10]               ; IFCLK     ;
; N/A           ; None        ; -4.907 ns ; PTT        ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A           ; None        ; -5.159 ns ; FLAGC      ; Tx_read_clock                 ; IFCLK     ;
; N/A           ; None        ; -5.291 ns ; FLAGC      ; SLEN                          ; IFCLK     ;
; N/A           ; None        ; -5.517 ns ; LRCLK      ; AD_state[0]                   ; BCLK      ;
; N/A           ; None        ; -5.681 ns ; FLAGC      ; SLWR~reg0                     ; IFCLK     ;
; N/A           ; None        ; -5.691 ns ; LRCLK      ; AD_state[1]                   ; BCLK      ;
; N/A           ; None        ; -6.769 ns ; FLAGA      ; RX_wait[3]                    ; IFCLK     ;
; N/A           ; None        ; -6.769 ns ; FLAGA      ; RX_wait[2]                    ; IFCLK     ;
; N/A           ; None        ; -6.769 ns ; FLAGA      ; RX_wait[4]                    ; IFCLK     ;
; N/A           ; None        ; -6.769 ns ; FLAGA      ; RX_wait[1]                    ; IFCLK     ;
; N/A           ; None        ; -6.769 ns ; FLAGA      ; RX_wait[6]                    ; IFCLK     ;
; N/A           ; None        ; -6.769 ns ; FLAGA      ; RX_wait[5]                    ; IFCLK     ;
; N/A           ; None        ; -6.769 ns ; FLAGA      ; RX_wait[7]                    ; IFCLK     ;
; N/A           ; None        ; -6.974 ns ; FLAGC      ; TX_wait[3]                    ; IFCLK     ;
; N/A           ; None        ; -6.974 ns ; FLAGC      ; TX_wait[6]                    ; IFCLK     ;
; N/A           ; None        ; -6.974 ns ; FLAGC      ; TX_wait[1]                    ; IFCLK     ;
; N/A           ; None        ; -6.974 ns ; FLAGC      ; TX_wait[5]                    ; IFCLK     ;
; N/A           ; None        ; -6.974 ns ; FLAGC      ; TX_wait[2]                    ; IFCLK     ;
; N/A           ; None        ; -6.974 ns ; FLAGC      ; TX_wait[4]                    ; IFCLK     ;
; N/A           ; None        ; -6.974 ns ; FLAGC      ; TX_wait[7]                    ; IFCLK     ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                       ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                           ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe9|dffe10a ; dcfifo_dj91 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe9|dffe10a ; dcfifo_q2b1 ; Node named previous_rdempty removed during synthesis ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Aug 08 21:29:16 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "data_flag" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 13.814 ns for clock "IFCLK" between source register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]" and destination register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]"
    Info: Fmax is 142.47 MHz (period= 7.019 ns)
    Info: + Largest register to register requirement is 20.569 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 5.385 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 3.874 ns; Loc. = CLKCTRL_G1; Fanout = 304; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.845 ns) + CELL(0.666 ns) = 5.385 ns; Loc. = LCFF_X18_Y10_N27; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]'
                Info: Total cell delay = 2.766 ns ( 51.36 % )
                Info: Total interconnect delay = 2.619 ns ( 48.64 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 5.385 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 3.874 ns; Loc. = CLKCTRL_G1; Fanout = 304; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.845 ns) + CELL(0.666 ns) = 5.385 ns; Loc. = LCFF_X18_Y10_N25; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]'
                Info: Total cell delay = 2.766 ns ( 51.36 % )
                Info: Total interconnect delay = 2.619 ns ( 48.64 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.755 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N25; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]'
        Info: 2: + IC(0.782 ns) + CELL(0.615 ns) = 1.397 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~90'
        Info: 3: + IC(1.042 ns) + CELL(0.650 ns) = 3.089 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~91'
        Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 3.661 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 245; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 5: + IC(0.723 ns) + CELL(0.621 ns) = 5.005 ns; Loc. = LCCOMB_X18_Y10_N0; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|parity~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.091 ns; Loc. = LCCOMB_X18_Y10_N2; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera0~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.177 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera1~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.263 ns; Loc. = LCCOMB_X18_Y10_N6; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera2~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.349 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera3~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.435 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera4~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.521 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera5~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 5.711 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera6~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.797 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera7~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.883 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera8~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 5.969 ns; Loc. = LCCOMB_X18_Y10_N20; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera9~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 6.055 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera10~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 6.141 ns; Loc. = LCCOMB_X18_Y10_N24; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera11~COUT'
        Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 6.647 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|countera12'
        Info: 19: + IC(0.000 ns) + CELL(0.108 ns) = 6.755 ns; Loc. = LCFF_X18_Y10_N27; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[12]'
        Info: Total cell delay = 3.842 ns ( 56.88 % )
        Info: Total interconnect delay = 2.913 ns ( 43.12 % )
Info: Slack time is 14.338 ns for clock "BCLK" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]" and destination register "state_PWM.00100"
    Info: Fmax is 83.24 MHz (period= 12.014 ns)
    Info: + Largest memory to register requirement is 18.661 ns
        Info: + Setup relationship between source and destination is 20.345 ns
            Info: + Latch edge is 20.345 ns
                Info: Clock period of Destination clock "BCLK" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.464 ns
            Info: + Shortest clock path from clock "BCLK" to destination register is 3.084 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 510; CLK Node = 'BCLK'
                Info: 2: + IC(1.433 ns) + CELL(0.666 ns) = 3.084 ns; Loc. = LCFF_X24_Y6_N7; Fanout = 3; REG Node = 'state_PWM.00100'
                Info: Total cell delay = 1.651 ns ( 53.53 % )
                Info: Total interconnect delay = 1.433 ns ( 46.47 % )
            Info: - Longest clock path from clock "BCLK" to source memory is 4.548 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 510; CLK Node = 'BCLK'
                Info: 2: + IC(2.748 ns) + CELL(0.815 ns) = 4.548 ns; Loc. = M4K_X11_Y11; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]'
                Info: Total cell delay = 1.800 ns ( 39.58 % )
                Info: Total interconnect delay = 2.748 ns ( 60.42 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 4.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y11; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[3]'
        Info: 2: + IC(2.835 ns) + CELL(0.206 ns) = 3.150 ns; Loc. = LCCOMB_X24_Y6_N12; Fanout = 2; COMB Node = 'Equal6~98'
        Info: 3: + IC(0.695 ns) + CELL(0.370 ns) = 4.215 ns; Loc. = LCCOMB_X24_Y6_N6; Fanout = 1; COMB Node = 'state_PWM~124'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.323 ns; Loc. = LCFF_X24_Y6_N7; Fanout = 3; REG Node = 'state_PWM.00100'
        Info: Total cell delay = 0.793 ns ( 18.34 % )
        Info: Total interconnect delay = 3.530 ns ( 81.66 % )
Info: Slack time is 19.177 ns for clock "CLK_24MHZ" between source register "Rx_control_0[6]" and destination register "DFS1"
    Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 22.634 ns
        Info: + Setup relationship between source and destination is 20.345 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.345 ns
                Info: Clock period of Source clock "BCLK" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 2.553 ns
            Info: + Shortest clock path from clock "CLK_24MHZ" to destination register is 5.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 75; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.321 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 18; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]'
                Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 4.147 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]~clkctrl'
                Info: 4: + IC(0.831 ns) + CELL(0.666 ns) = 5.644 ns; Loc. = LCFF_X25_Y6_N17; Fanout = 1; REG Node = 'DFS1'
                Info: Total cell delay = 2.631 ns ( 46.62 % )
                Info: Total interconnect delay = 3.013 ns ( 53.38 % )
            Info: - Longest clock path from clock "BCLK" to source register is 3.091 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 510; CLK Node = 'BCLK'
                Info: 2: + IC(1.440 ns) + CELL(0.666 ns) = 3.091 ns; Loc. = LCFF_X24_Y6_N11; Fanout = 1; REG Node = 'Rx_control_0[6]'
                Info: Total cell delay = 1.651 ns ( 53.41 % )
                Info: Total interconnect delay = 1.440 ns ( 46.59 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.457 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N11; Fanout = 1; REG Node = 'Rx_control_0[6]'
        Info: 2: + IC(0.771 ns) + CELL(0.534 ns) = 1.305 ns; Loc. = LCCOMB_X25_Y6_N22; Fanout = 1; COMB Node = 'Equal0~59'
        Info: 3: + IC(0.360 ns) + CELL(0.615 ns) = 2.280 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 2; COMB Node = 'Equal0~60'
        Info: 4: + IC(0.322 ns) + CELL(0.855 ns) = 3.457 ns; Loc. = LCFF_X25_Y6_N17; Fanout = 1; REG Node = 'DFS1'
        Info: Total cell delay = 2.004 ns ( 57.97 % )
        Info: Total interconnect delay = 1.453 ns ( 42.03 % )
Info: Slack time is 37.219 ns for clock "FX2_CLK" between source register "debounce:de_PTT|count[18]" and destination register "debounce:de_PTT|count[18]"
    Info: Fmax is 224.87 MHz (period= 4.447 ns)
    Info: + Largest register to register requirement is 41.402 ns
        Info: + Setup relationship between source and destination is 41.666 ns
            Info: + Latch edge is 41.666 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.789 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.789 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
                Info: Total cell delay = 1.806 ns ( 64.75 % )
                Info: Total interconnect delay = 0.983 ns ( 35.25 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.789 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.789 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
                Info: Total cell delay = 1.806 ns ( 64.75 % )
                Info: Total interconnect delay = 0.983 ns ( 35.25 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.183 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
        Info: 2: + IC(1.179 ns) + CELL(0.735 ns) = 1.914 ns; Loc. = LCCOMB_X19_Y4_N14; Fanout = 2; COMB Node = 'debounce:de_PTT|count[0]~196'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.000 ns; Loc. = LCCOMB_X19_Y4_N16; Fanout = 2; COMB Node = 'debounce:de_PTT|count[1]~197'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.086 ns; Loc. = LCCOMB_X19_Y4_N18; Fanout = 2; COMB Node = 'debounce:de_PTT|count[2]~198'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.172 ns; Loc. = LCCOMB_X19_Y4_N20; Fanout = 2; COMB Node = 'debounce:de_PTT|count[3]~199'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.258 ns; Loc. = LCCOMB_X19_Y4_N22; Fanout = 2; COMB Node = 'debounce:de_PTT|count[4]~200'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.344 ns; Loc. = LCCOMB_X19_Y4_N24; Fanout = 2; COMB Node = 'debounce:de_PTT|count[5]~201'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.430 ns; Loc. = LCCOMB_X19_Y4_N26; Fanout = 2; COMB Node = 'debounce:de_PTT|count[6]~202'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.516 ns; Loc. = LCCOMB_X19_Y4_N28; Fanout = 2; COMB Node = 'debounce:de_PTT|count[7]~203'
        Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 2.691 ns; Loc. = LCCOMB_X19_Y4_N30; Fanout = 2; COMB Node = 'debounce:de_PTT|count[8]~204'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.777 ns; Loc. = LCCOMB_X19_Y3_N0; Fanout = 2; COMB Node = 'debounce:de_PTT|count[9]~205'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.863 ns; Loc. = LCCOMB_X19_Y3_N2; Fanout = 2; COMB Node = 'debounce:de_PTT|count[10]~206'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.949 ns; Loc. = LCCOMB_X19_Y3_N4; Fanout = 2; COMB Node = 'debounce:de_PTT|count[11]~207'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.035 ns; Loc. = LCCOMB_X19_Y3_N6; Fanout = 2; COMB Node = 'debounce:de_PTT|count[12]~208'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.121 ns; Loc. = LCCOMB_X19_Y3_N8; Fanout = 2; COMB Node = 'debounce:de_PTT|count[13]~209'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.207 ns; Loc. = LCCOMB_X19_Y3_N10; Fanout = 2; COMB Node = 'debounce:de_PTT|count[14]~210'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.293 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 2; COMB Node = 'debounce:de_PTT|count[15]~211'
        Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 3.483 ns; Loc. = LCCOMB_X19_Y3_N14; Fanout = 2; COMB Node = 'debounce:de_PTT|count[16]~212'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.569 ns; Loc. = LCCOMB_X19_Y3_N16; Fanout = 1; COMB Node = 'debounce:de_PTT|count[17]~213'
        Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 4.075 ns; Loc. = LCCOMB_X19_Y3_N18; Fanout = 1; COMB Node = 'debounce:de_PTT|count[18]~173'
        Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 4.183 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
        Info: Total cell delay = 3.004 ns ( 71.81 % )
        Info: Total interconnect delay = 1.179 ns ( 28.19 % )
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: Minimum slack time is 294 ps for clock "IFCLK" between source register "Rx_register[1]" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0"
    Info: + Shortest register to memory delay is 3.004 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y6_N15; Fanout = 1; REG Node = 'Rx_register[1]'
        Info: 2: + IC(2.874 ns) + CELL(0.130 ns) = 3.004 ns; Loc. = M4K_X11_Y9; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0'
        Info: Total cell delay = 0.130 ns ( 4.33 % )
        Info: Total interconnect delay = 2.874 ns ( 95.67 % )
    Info: - Smallest register to memory requirement is 2.710 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.747 ns
            Info: + Longest clock path from clock "IFCLK" to destination memory is 5.496 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 3.874 ns; Loc. = CLKCTRL_G1; Fanout = 304; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.764 ns) + CELL(0.858 ns) = 5.496 ns; Loc. = M4K_X11_Y9; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a1~portb_datain_reg0'
                Info: Total cell delay = 2.958 ns ( 53.82 % )
                Info: Total interconnect delay = 2.538 ns ( 46.18 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.749 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.813 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X5_Y6_N15; Fanout = 1; REG Node = 'Rx_register[1]'
                Info: Total cell delay = 1.796 ns ( 65.33 % )
                Info: Total interconnect delay = 0.953 ns ( 34.67 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.267 ns
Info: Minimum slack time is 499 ps for clock "BCLK" between source register "LED_sync" and destination register "LED_sync"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N9; Fanout = 2; REG Node = 'LED_sync'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y6_N8; Fanout = 1; COMB Node = 'Selector35~153'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y6_N9; Fanout = 2; REG Node = 'LED_sync'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 20.345 ns
                Info: Clock period of Destination clock "BCLK" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 20.345 ns
                Info: Clock period of Source clock "BCLK" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "BCLK" to destination register is 3.084 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 510; CLK Node = 'BCLK'
                Info: 2: + IC(1.433 ns) + CELL(0.666 ns) = 3.084 ns; Loc. = LCFF_X24_Y6_N9; Fanout = 2; REG Node = 'LED_sync'
                Info: Total cell delay = 1.651 ns ( 53.53 % )
                Info: Total interconnect delay = 1.433 ns ( 46.47 % )
            Info: - Shortest clock path from clock "BCLK" to source register is 3.084 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 510; CLK Node = 'BCLK'
                Info: 2: + IC(1.433 ns) + CELL(0.666 ns) = 3.084 ns; Loc. = LCFF_X24_Y6_N9; Fanout = 2; REG Node = 'LED_sync'
                Info: Total cell delay = 1.651 ns ( 53.53 % )
                Info: Total interconnect delay = 1.433 ns ( 46.47 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLK_24MHZ" between source register "I2SAudioOut:I2SAO|TLV_state.000" and destination register "I2SAudioOut:I2SAO|TLV_state.000"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO|TLV_state.000'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y7_N24; Fanout = 1; COMB Node = 'I2SAudioOut:I2SAO|Selector4~18'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO|TLV_state.000'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 20.345 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 20.345 ns
                Info: Clock period of Source clock "CLK_24MHZ" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 5.646 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 75; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.321 ns; Loc. = LCFF_X27_Y7_N11; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]'
                Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 4.147 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 5.646 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO|TLV_state.000'
                Info: Total cell delay = 2.631 ns ( 46.60 % )
                Info: Total interconnect delay = 3.015 ns ( 53.40 % )
            Info: - Shortest clock path from clock "CLK_24MHZ" to source register is 5.646 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 75; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.321 ns; Loc. = LCFF_X27_Y7_N11; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]'
                Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 4.147 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 5.646 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO|TLV_state.000'
                Info: Total cell delay = 2.631 ns ( 46.60 % )
                Info: Total interconnect delay = 3.015 ns ( 53.40 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "FX2_CLK" between source register "debounce:de_PTT|clean_pb" and destination register "debounce:de_PTT|clean_pb"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y4_N1; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X20_Y4_N0; Fanout = 1; COMB Node = 'debounce:de_PTT|clean_pb~106'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X20_Y4_N1; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.787 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.787 ns; Loc. = LCFF_X20_Y4_N1; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
                Info: Total cell delay = 1.806 ns ( 64.80 % )
                Info: Total interconnect delay = 0.981 ns ( 35.20 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.787 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.787 ns; Loc. = LCFF_X20_Y4_N1; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
                Info: Total cell delay = 1.806 ns ( 64.80 % )
                Info: Total interconnect delay = 0.981 ns ( 35.20 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "TX_wait[3]" (data pin = "FLAGC", clock pin = "IFCLK") is 7.240 ns
    Info: + Longest pin to register delay is 10.038 ns
        Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 7; PIN Node = 'FLAGC'
        Info: 2: + IC(6.035 ns) + CELL(0.505 ns) = 7.555 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 8; COMB Node = 'Selector32~25'
        Info: 3: + IC(1.628 ns) + CELL(0.855 ns) = 10.038 ns; Loc. = LCFF_X13_Y6_N5; Fanout = 3; REG Node = 'TX_wait[3]'
        Info: Total cell delay = 2.375 ns ( 23.66 % )
        Info: Total interconnect delay = 7.663 ns ( 76.34 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.758 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X13_Y6_N5; Fanout = 3; REG Node = 'TX_wait[3]'
        Info: Total cell delay = 1.796 ns ( 65.12 % )
        Info: Total interconnect delay = 0.962 ns ( 34.88 % )
Info: tco from clock "IFCLK" to destination pin "LED[0]" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]" is 15.583 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 5.385 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 3.874 ns; Loc. = CLKCTRL_G1; Fanout = 304; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.845 ns) + CELL(0.666 ns) = 5.385 ns; Loc. = LCFF_X18_Y10_N25; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]'
        Info: Total cell delay = 2.766 ns ( 51.36 % )
        Info: Total interconnect delay = 2.619 ns ( 48.64 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.894 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N25; Fanout = 6; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[11]'
        Info: 2: + IC(0.782 ns) + CELL(0.615 ns) = 1.397 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~90'
        Info: 3: + IC(1.042 ns) + CELL(0.650 ns) = 3.089 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~91'
        Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 3.661 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 245; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 5: + IC(2.937 ns) + CELL(3.296 ns) = 9.894 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'LED[0]'
        Info: Total cell delay = 4.767 ns ( 48.18 % )
        Info: Total interconnect delay = 5.127 ns ( 51.82 % )
Info: Longest tpd from source pin "FLAGC" to destination pin "LED[1]" is 11.604 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 7; PIN Node = 'FLAGC'
    Info: 2: + IC(7.303 ns) + CELL(3.286 ns) = 11.604 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED[1]'
    Info: Total cell delay = 4.301 ns ( 37.06 % )
    Info: Total interconnect delay = 7.303 ns ( 62.94 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT", clock pin = "CLK_24MHZ") is -1.452 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 5.647 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 75; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.321 ns; Loc. = LCFF_X27_Y7_N11; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]'
        Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 4.147 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl'
        Info: 4: + IC(0.834 ns) + CELL(0.666 ns) = 5.647 ns; Loc. = LCFF_X19_Y5_N31; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 2.631 ns ( 46.59 % )
        Info: Total interconnect delay = 3.016 ns ( 53.41 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.405 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'CDOUT'
        Info: 2: + IC(6.096 ns) + CELL(0.206 ns) = 7.297 ns; Loc. = LCCOMB_X19_Y5_N30; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.405 ns; Loc. = LCFF_X19_Y5_N31; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.309 ns ( 17.68 % )
        Info: Total interconnect delay = 6.096 ns ( 82.32 % )
Info: All timing requirements were met. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Tue Aug 08 21:29:19 2006
    Info: Elapsed time: 00:00:04


