#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 26 12:37:37 2024
# Process ID: 28135
# Current directory: /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1
# Command line: vivado -log mopshub_board_v2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mopshub_board_v2_wrapper.tcl -notrace
# Log file: /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1/mopshub_board_v2_wrapper.vdi
# Journal file: /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mopshub_board_v2_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-311}  -string {{WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_rec_spi.v:27]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-2507}  -string {{WARNING: [Synth 8-2507] parameter declaration becomes local in elink_data_gen_SM with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v:95]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2448.191 ; gain = 2.023 ; free physical = 3359 ; free virtual = 8605
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2638.418 ; gain = 176.055 ; free physical = 3580 ; free virtual = 8840
Command: link_design -top mopshub_board_v2_wrapper -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_0_0/mopshub_board_v2_clk_wiz_0_0.dcp' for cell 'mopshub_board_v2_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s_0/mopshub_board_v2_clk_wiz_s_0.dcp' for cell 'mopshub_board_v2_i/clk_wiz_s'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s1_0/mopshub_board_v2_clk_wiz_s1_0.dcp' for cell 'mopshub_board_v2_i/clk_wiz_s1'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_ila_0_0/mopshub_board_v2_ila_0_0.dcp' for cell 'mopshub_board_v2_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_ila_1_0/mopshub_board_v2_ila_1_0.dcp' for cell 'mopshub_board_v2_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_ip_buf_0_0/mopshub_board_v2_ip_buf_0_0.dcp' for cell 'mopshub_board_v2_i/ip_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0.dcp' for cell 'mopshub_board_v2_i/mopshub_top_board_16_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_proc_sys_reset_0_0/mopshub_board_v2_proc_sys_reset_0_0.dcp' for cell 'mopshub_board_v2_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_selectio_wiz_0_0/mopshub_board_v2_selectio_wiz_0_0.dcp' for cell 'mopshub_board_v2_i/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_selectio_wiz_2_0/mopshub_board_v2_selectio_wiz_2_0.dcp' for cell 'mopshub_board_v2_i/selectio_wiz_2'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_sem_controller_wrapp_0_0/mopshub_board_v2_sem_controller_wrapp_0_0.dcp' for cell 'mopshub_board_v2_i/sem_controller_wrapp_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:01 . Memory (MB): peak = 2638.418 ; gain = 0.000 ; free physical = 2799 ; free virtual = 8061
INFO: [Netlist 29-17] Analyzing 1784 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mopshub_board_v2_i/ip_buf_0/inst/IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mopshub_board_v2_i/ip_buf_0/input_wire' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'mopshub_board_v2_i/ip_buf_0/input_wire' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mopshub_board_v2_i/ip_buf_0/output_wire' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'mopshub_board_v2_i/ip_buf_0/output_wire' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
INFO: [Chipscope 16-324] Core: mopshub_board_v2_i/ila_0 UUID: 5f3c3299-4407-52b5-b65e-11d6bcd066ce 
INFO: [Chipscope 16-324] Core: mopshub_board_v2_i/ila_1 UUID: ac26bd38-e436-56bd-a8d5-3ecd4f3cd479 
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/ip_repo/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'mopshub_board_v2_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/ip_repo/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'mopshub_board_v2_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_0_0/mopshub_board_v2_clk_wiz_0_0_board.xdc] for cell 'mopshub_board_v2_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_0_0/mopshub_board_v2_clk_wiz_0_0_board.xdc] for cell 'mopshub_board_v2_i/clk_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_0_0/mopshub_board_v2_clk_wiz_0_0.xdc] for cell 'mopshub_board_v2_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_0_0/mopshub_board_v2_clk_wiz_0_0.xdc] for cell 'mopshub_board_v2_i/clk_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s_0/mopshub_board_v2_clk_wiz_s_0_board.xdc] for cell 'mopshub_board_v2_i/clk_wiz_s/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s_0/mopshub_board_v2_clk_wiz_s_0_board.xdc] for cell 'mopshub_board_v2_i/clk_wiz_s/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s_0/mopshub_board_v2_clk_wiz_s_0.xdc] for cell 'mopshub_board_v2_i/clk_wiz_s/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s_0/mopshub_board_v2_clk_wiz_s_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s_0/mopshub_board_v2_clk_wiz_s_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3156.629 ; gain = 518.211 ; free physical = 1996 ; free virtual = 7277
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s_0/mopshub_board_v2_clk_wiz_s_0.xdc] for cell 'mopshub_board_v2_i/clk_wiz_s/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s1_0/mopshub_board_v2_clk_wiz_s1_0_board.xdc] for cell 'mopshub_board_v2_i/clk_wiz_s1/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s1_0/mopshub_board_v2_clk_wiz_s1_0_board.xdc] for cell 'mopshub_board_v2_i/clk_wiz_s1/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s1_0/mopshub_board_v2_clk_wiz_s1_0.xdc] for cell 'mopshub_board_v2_i/clk_wiz_s1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s1_0/mopshub_board_v2_clk_wiz_s1_0.xdc:57]
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s1_0/mopshub_board_v2_clk_wiz_s1_0.xdc] for cell 'mopshub_board_v2_i/clk_wiz_s1/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v2_i/ila_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v2_i/ila_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v2_i/ila_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v2_i/ila_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v2_i/ila_1/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v2_i/ila_1/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v2_i/ila_1/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v2_i/ila_1/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_proc_sys_reset_0_0/mopshub_board_v2_proc_sys_reset_0_0_board.xdc] for cell 'mopshub_board_v2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_proc_sys_reset_0_0/mopshub_board_v2_proc_sys_reset_0_0_board.xdc] for cell 'mopshub_board_v2_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_proc_sys_reset_0_0/mopshub_board_v2_proc_sys_reset_0_0.xdc] for cell 'mopshub_board_v2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_proc_sys_reset_0_0/mopshub_board_v2_proc_sys_reset_0_0.xdc] for cell 'mopshub_board_v2_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_selectio_wiz_0_0/mopshub_board_v2_selectio_wiz_0_0.xdc] for cell 'mopshub_board_v2_i/selectio_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_selectio_wiz_0_0/mopshub_board_v2_selectio_wiz_0_0.xdc] for cell 'mopshub_board_v2_i/selectio_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_selectio_wiz_2_0/mopshub_board_v2_selectio_wiz_2_0.xdc] for cell 'mopshub_board_v2_i/selectio_wiz_2/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_selectio_wiz_2_0/mopshub_board_v2_selectio_wiz_2_0.xdc] for cell 'mopshub_board_v2_i/selectio_wiz_2/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/multiboot_specifications.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'current_project' is not supported in the xdc constraint file. [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/multiboot_specifications.xdc:5]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG_MODE' because the property does not exist. [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/multiboot_specifications.xdc:15]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/multiboot_specifications.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_new_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0'. [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/multiboot_specifications.xdc:29]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/multiboot_specifications.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_new_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/frame_ecc_init0'. [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/multiboot_specifications.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/multiboot_specifications.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_new_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/icap_init0'. [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/multiboot_specifications.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/multiboot_specifications.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/multiboot_specifications.xdc]
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/mopshub_board_16bus_v2.xdc]
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/src/constrs_1/mopshub_board_16bus_v2.xdc]
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s1_0/mopshub_board_v2_clk_wiz_s1_0_late.xdc] for cell 'mopshub_board_v2_i/clk_wiz_s1/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_clk_wiz_s1_0/mopshub_board_v2_clk_wiz_s1_0_late.xdc] for cell 'mopshub_board_v2_i/clk_wiz_s1/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3156.629 ; gain = 0.000 ; free physical = 1971 ; free virtual = 7271
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 232 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

23 Infos, 12 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 3156.629 ; gain = 518.211 ; free physical = 1967 ; free virtual = 7268
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3220.664 ; gain = 64.031 ; free physical = 1962 ; free virtual = 7264

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21a66a56f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3220.664 ; gain = 0.000 ; free physical = 1900 ; free virtual = 7202

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3429.105 ; gain = 0.000 ; free physical = 2510 ; free virtual = 7306
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2183cb74f

Time (s): cpu = 00:01:25 ; elapsed = 00:02:47 . Memory (MB): peak = 3429.105 ; gain = 43.777 ; free physical = 2510 ; free virtual = 7306

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 176 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 181ffc310

Time (s): cpu = 00:01:29 ; elapsed = 00:02:49 . Memory (MB): peak = 3429.105 ; gain = 43.777 ; free physical = 2534 ; free virtual = 7336
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Retarget, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 15f45b864

Time (s): cpu = 00:01:29 ; elapsed = 00:02:50 . Memory (MB): peak = 3429.105 ; gain = 43.777 ; free physical = 2520 ; free virtual = 7321
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 70 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: f18e039a

Time (s): cpu = 00:01:30 ; elapsed = 00:02:50 . Memory (MB): peak = 3429.105 ; gain = 43.777 ; free physical = 2534 ; free virtual = 7335
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 157 cells
INFO: [Opt 31-1021] In phase Sweep, 1226 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG_inst to drive 95 load(s) on clock net mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 11caab1f2

Time (s): cpu = 00:01:30 ; elapsed = 00:02:51 . Memory (MB): peak = 3429.105 ; gain = 43.777 ; free physical = 2529 ; free virtual = 7333
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 12b0feeb0

Time (s): cpu = 00:01:30 ; elapsed = 00:02:51 . Memory (MB): peak = 3429.105 ; gain = 43.777 ; free physical = 2528 ; free virtual = 7332
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 8f350d38

Time (s): cpu = 00:01:31 ; elapsed = 00:02:51 . Memory (MB): peak = 3429.105 ; gain = 43.777 ; free physical = 2528 ; free virtual = 7332
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              67  |                                             84  |
|  Constant propagation         |              22  |              70  |                                             50  |
|  Sweep                        |               0  |             157  |                                           1226  |
|  BUFG optimization            |               1  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3429.105 ; gain = 0.000 ; free physical = 2523 ; free virtual = 7327
Ending Logic Optimization Task | Checksum: 1c8681ba4

Time (s): cpu = 00:01:32 ; elapsed = 00:02:52 . Memory (MB): peak = 3429.105 ; gain = 43.777 ; free physical = 2523 ; free virtual = 7327

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for frame_ecc_init0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 188 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 80 WE to EN ports
Number of BRAM Ports augmented: 178 newly gated: 80 Total Ports: 376
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: d749e18a

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2549 ; free virtual = 7372
Ending Power Optimization Task | Checksum: d749e18a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3989.871 ; gain = 560.766 ; free physical = 2584 ; free virtual = 7409

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c6d75260

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2772 ; free virtual = 7602
Ending Final Cleanup Task | Checksum: 1c6d75260

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2774 ; free virtual = 7604

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2774 ; free virtual = 7604
Ending Netlist Obfuscation Task | Checksum: 1c6d75260

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2775 ; free virtual = 7604
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 12 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:19 ; elapsed = 00:03:24 . Memory (MB): peak = 3989.871 ; gain = 833.238 ; free physical = 2777 ; free virtual = 7606
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2700 ; free virtual = 7532
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1/mopshub_board_v2_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2703 ; free virtual = 7555
INFO: [runtcl-4] Executing : report_drc -file mopshub_board_v2_wrapper_drc_opted.rpt -pb mopshub_board_v2_wrapper_drc_opted.pb -rpx mopshub_board_v2_wrapper_drc_opted.rpx
Command: report_drc -file mopshub_board_v2_wrapper_drc_opted.rpt -pb mopshub_board_v2_wrapper_drc_opted.pb -rpx mopshub_board_v2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1/mopshub_board_v2_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2568 ; free virtual = 7428
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2605 ; free virtual = 7466
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d537582c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2605 ; free virtual = 7466
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2605 ; free virtual = 7466

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clkbuf (IBUF.O) is locked to IOB_X0Y221
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y5
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 158f541c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2633 ; free virtual = 7500

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21999835c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2543 ; free virtual = 7414

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21999835c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2592 ; free virtual = 7462
Phase 1 Placer Initialization | Checksum: 21999835c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2585 ; free virtual = 7457

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f7ab1d4a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2552 ; free virtual = 7426

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 257b085bd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2555 ; free virtual = 7432

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 1030 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 461 nets or cells. Created 1 new cell, deleted 460 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset. Replicated 11 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 11 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2379 ; free virtual = 7265
INFO: [Physopt 32-117] Net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/WEA[0] could not be optimized because driver mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/mem_reg_0_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0 could not be optimized because driver mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data could not be optimized because driver mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/mem_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2376 ; free virtual = 7262
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2374 ; free virtual = 7260

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            460  |                   461  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |           11  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            8  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           20  |            460  |                   466  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1607e235c

Time (s): cpu = 00:01:53 ; elapsed = 00:00:52 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2401 ; free virtual = 7287
Phase 2.3 Global Placement Core | Checksum: 116435940

Time (s): cpu = 00:02:08 ; elapsed = 00:00:56 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2386 ; free virtual = 7272
Phase 2 Global Placement | Checksum: 116435940

Time (s): cpu = 00:02:08 ; elapsed = 00:00:56 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2407 ; free virtual = 7294

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 748fd0af

Time (s): cpu = 00:02:16 ; elapsed = 00:00:58 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2399 ; free virtual = 7285

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10442fc1f

Time (s): cpu = 00:02:29 ; elapsed = 00:01:02 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2392 ; free virtual = 7280

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a39568ce

Time (s): cpu = 00:02:30 ; elapsed = 00:01:03 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2393 ; free virtual = 7282

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 152416995

Time (s): cpu = 00:02:30 ; elapsed = 00:01:03 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2393 ; free virtual = 7282

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16d5568c3

Time (s): cpu = 00:02:42 ; elapsed = 00:01:06 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2411 ; free virtual = 7299

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13ef7034d

Time (s): cpu = 00:02:56 ; elapsed = 00:01:19 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2270 ; free virtual = 7173

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ab34bae9

Time (s): cpu = 00:02:58 ; elapsed = 00:01:21 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2316 ; free virtual = 7220

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 121e64621

Time (s): cpu = 00:02:59 ; elapsed = 00:01:21 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 2298 ; free virtual = 7203

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d8649bb8

Time (s): cpu = 00:03:21 ; elapsed = 00:01:27 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5691 ; free virtual = 10600
Phase 3 Detail Placement | Checksum: 1d8649bb8

Time (s): cpu = 00:03:21 ; elapsed = 00:01:27 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5692 ; free virtual = 10600

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27e97ec34

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.395 | TNS=-92.936 |
Phase 1 Physical Synthesis Initialization | Checksum: 260de381d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5701 ; free virtual = 10605
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 29af56883

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5696 ; free virtual = 10601
Phase 4.1.1.1 BUFG Insertion | Checksum: 27e97ec34

Time (s): cpu = 00:03:47 ; elapsed = 00:01:34 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5695 ; free virtual = 10599
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.177. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:04:35 ; elapsed = 00:02:07 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5741 ; free virtual = 10709
Phase 4.1 Post Commit Optimization | Checksum: 1e2ec50c0

Time (s): cpu = 00:04:35 ; elapsed = 00:02:07 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5741 ; free virtual = 10709

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e2ec50c0

Time (s): cpu = 00:04:36 ; elapsed = 00:02:07 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5743 ; free virtual = 10711

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e2ec50c0

Time (s): cpu = 00:04:36 ; elapsed = 00:02:07 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5744 ; free virtual = 10712
Phase 4.3 Placer Reporting | Checksum: 1e2ec50c0

Time (s): cpu = 00:04:36 ; elapsed = 00:02:08 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5744 ; free virtual = 10712

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5746 ; free virtual = 10714

Time (s): cpu = 00:04:36 ; elapsed = 00:02:08 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5746 ; free virtual = 10714
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1961f1dc6

Time (s): cpu = 00:04:37 ; elapsed = 00:02:08 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5746 ; free virtual = 10714
Ending Placer Task | Checksum: 1667485d1

Time (s): cpu = 00:04:37 ; elapsed = 00:02:08 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5744 ; free virtual = 10712
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 13 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:41 ; elapsed = 00:02:10 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5830 ; free virtual = 10799
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5741 ; free virtual = 10776
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1/mopshub_board_v2_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5807 ; free virtual = 10794
INFO: [runtcl-4] Executing : report_io -file mopshub_board_v2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5799 ; free virtual = 10786
INFO: [runtcl-4] Executing : report_utilization -file mopshub_board_v2_wrapper_utilization_placed.rpt -pb mopshub_board_v2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mopshub_board_v2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5808 ; free virtual = 10796
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5784 ; free virtual = 10773

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.177 | TNS=-77.732 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e81e5a0d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5753 ; free virtual = 10741
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.177 | TNS=-77.732 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e81e5a0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5751 ; free virtual = 10739

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.177 | TNS=-77.732 |
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/r_Tx_Data__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0.  Did not re-place instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1
INFO: [Physopt 32-81] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0. Replicated 4 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-77.463 |
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/rdata_r[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[1].  Did not re-place instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_1_i_1__0
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN.  Did not re-place instance mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica
INFO: [Physopt 32-81] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.136 | TNS=-76.219 |
INFO: [Physopt 32-663] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0_repN.  Re-placed instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1_replica
INFO: [Physopt 32-735] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.136 | TNS=-76.113 |
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/dout_fifo_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[7].  Did not re-place instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_7_i_1__1
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_1. Replicated 5 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.078 | TNS=-77.516 |
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/dout_fifo_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[6].  Re-placed instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_6_i_1__0
INFO: [Physopt 32-735] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.065 | TNS=-77.503 |
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[6].  Did not re-place instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_6_i_1__0
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_14. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.030 | TNS=-79.483 |
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/r_Tx_Data__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0.  Did not re-place instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1
INFO: [Physopt 32-81] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.020 | TNS=-79.276 |
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/r_Tx_Data__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0_repN_1.  Re-placed instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1_replica_1
INFO: [Physopt 32-735] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.018 | TNS=-79.231 |
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0.  Did not re-place instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1
INFO: [Physopt 32-572] Net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.017 | TNS=-78.311 |
INFO: [Physopt 32-572] Net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18.  Did not re-place instance mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_initialization.  Did not re-place instance mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]
INFO: [Physopt 32-782] Net mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_initialization was not replicated
INFO: [Physopt 32-780] Instance mopshub_board_v2_i/ila_0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_initialization. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/r_Tx_Data__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0.  Did not re-place instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18.  Did not re-place instance mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_initialization.  Did not re-place instance mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_initialization. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.017 | TNS=-78.311 |
Phase 3 Critical Path Optimization | Checksum: 1e81e5a0d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5753 ; free virtual = 10741

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.017 | TNS=-78.311 |
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/r_Tx_Data__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0.  Did not re-place instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1
INFO: [Physopt 32-572] Net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18.  Did not re-place instance mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_initialization.  Did not re-place instance mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]
INFO: [Physopt 32-782] Net mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_initialization was not replicated
INFO: [Physopt 32-780] Instance mopshub_board_v2_i/ila_0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_initialization. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/r_Tx_Data__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/clk_wiz_s/inst/clk_40_mopshub_board_v2_clk_wiz_s_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0.  Did not re-place instance mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18.  Did not re-place instance mopshub_board_v2_i/proc_sys_reset_0/U0/FDRE_inst_replica_18
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/proc_sys_reset_0/U0/mb_reset_repN_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/clk_wiz_0/inst/clk_100_mopshub_board_v2_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_initialization.  Did not re-place instance mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]
INFO: [Physopt 32-702] Processed net mopshub_board_v2_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_initialization. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.017 | TNS=-78.311 |
Phase 4 Critical Path Optimization | Checksum: 1e81e5a0d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5734 ; free virtual = 10722
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10723
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.017 | TNS=-78.311 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.160  |         -0.579  |           16  |              0  |                     9  |           0  |           2  |  00:00:08  |
|  Total          |          0.160  |         -0.579  |           16  |              0  |                     9  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10723
Ending Physical Synthesis Task | Checksum: 1670ff9ae

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10724
INFO: [Common 17-83] Releasing license: Implementation
216 Infos, 13 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:19 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5760 ; free virtual = 10748
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5673 ; free virtual = 10727
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1/mopshub_board_v2_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5728 ; free virtual = 10738
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clkbuf (IBUF.O) is locked to IOB_X0Y221
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y5
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2eec6e21 ConstDB: 0 ShapeSum: 3c81ddb2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3bc59d45

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5522 ; free virtual = 10535
Post Restoration Checksum: NetGraph: 2ace6aa NumContArr: 3918b69b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3bc59d45

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5529 ; free virtual = 10542

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3bc59d45

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5484 ; free virtual = 10498

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3bc59d45

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5469 ; free virtual = 10482
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 161de1509

Time (s): cpu = 00:01:13 ; elapsed = 00:00:42 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5436 ; free virtual = 10450
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.929 | TNS=-62.634| WHS=-0.491 | THS=-1027.960|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1d2aa1798

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5390 ; free virtual = 10405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.929 | TNS=-62.532| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1aacf55b8

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5398 ; free virtual = 10413
Phase 2 Router Initialization | Checksum: 1492e6710

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5396 ; free virtual = 10411

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00226744 %
  Global Horizontal Routing Utilization  = 0.00254461 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 39871
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 39871
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1492e6710

Time (s): cpu = 00:01:34 ; elapsed = 00:00:48 . Memory (MB): peak = 3989.871 ; gain = 0.000 ; free physical = 5389 ; free virtual = 10404
Phase 3 Initial Routing | Checksum: ee391143

Time (s): cpu = 00:02:16 ; elapsed = 00:00:58 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5390 ; free virtual = 10406
INFO: [Route 35-580] Design has 244 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_40_mopshub_board_v2_clk_wiz_s_0 |clk_uart_mopshub_board_v2_clk_wiz_s_0 |mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/DIADI[0]|
| clk_40_mopshub_board_v2_clk_wiz_s_0 |clk_uart_mopshub_board_v2_clk_wiz_s_0 |mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/DIADI[0]|
| clk_40_mopshub_board_v2_clk_wiz_s_0 |clk_uart_mopshub_board_v2_clk_wiz_s_0 |mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/DIADI[0]|
| clk_40_mopshub_board_v2_clk_wiz_s_0 |clk_uart_mopshub_board_v2_clk_wiz_s_0 |mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/DIADI[0]|
| clk_40_mopshub_board_v2_clk_wiz_s_0 |clk_uart_mopshub_board_v2_clk_wiz_s_0 |mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/DIADI[0]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4138
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.901 | TNS=-201.361| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1defc0ac0

Time (s): cpu = 00:03:30 ; elapsed = 00:01:56 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5381 ; free virtual = 10401

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.911 | TNS=-199.129| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1dc082b00

Time (s): cpu = 00:03:32 ; elapsed = 00:01:57 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5392 ; free virtual = 10411
Phase 4 Rip-up And Reroute | Checksum: 1dc082b00

Time (s): cpu = 00:03:32 ; elapsed = 00:01:58 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5392 ; free virtual = 10411

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19befe534

Time (s): cpu = 00:03:38 ; elapsed = 00:01:59 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5390 ; free virtual = 10410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.901 | TNS=-201.361| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: c59a4d18

Time (s): cpu = 00:03:39 ; elapsed = 00:01:59 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5373 ; free virtual = 10393

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c59a4d18

Time (s): cpu = 00:03:39 ; elapsed = 00:02:00 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5388 ; free virtual = 10407
Phase 5 Delay and Skew Optimization | Checksum: c59a4d18

Time (s): cpu = 00:03:39 ; elapsed = 00:02:00 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5388 ; free virtual = 10407

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7b31f12f

Time (s): cpu = 00:03:45 ; elapsed = 00:02:02 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5385 ; free virtual = 10405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.901 | TNS=-201.361| WHS=-0.982 | THS=-30.278|

Phase 6.1 Hold Fix Iter | Checksum: 1174a8016

Time (s): cpu = 00:03:47 ; elapsed = 00:02:02 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5379 ; free virtual = 10399
WARNING: [Route 35-468] The router encountered 133 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/ENBWREN
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/ENBWREN
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0/REGCEB
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0/REGCEB
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_3/REGCEB
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_3/REGCEB
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_5/REGCEB
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_5/REGCEB
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[1]/R
	mopshub_board_v2_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[5]/R
	.. and 123 more pins.

Phase 6 Post Hold Fix | Checksum: 1cc86be95

Time (s): cpu = 00:03:47 ; elapsed = 00:02:02 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5379 ; free virtual = 10398

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.85476 %
  Global Horizontal Routing Utilization  = 4.9072 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17ae70a67

Time (s): cpu = 00:03:47 ; elapsed = 00:02:03 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5378 ; free virtual = 10398

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17ae70a67

Time (s): cpu = 00:03:48 ; elapsed = 00:02:03 . Memory (MB): peak = 4085.348 ; gain = 95.477 ; free physical = 5376 ; free virtual = 10396

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18dce7043

Time (s): cpu = 00:03:51 ; elapsed = 00:02:05 . Memory (MB): peak = 4117.359 ; gain = 127.488 ; free physical = 5370 ; free virtual = 10389

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 19de75a72

Time (s): cpu = 00:03:58 ; elapsed = 00:02:08 . Memory (MB): peak = 4117.359 ; gain = 127.488 ; free physical = 5372 ; free virtual = 10391
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.901 | TNS=-201.361| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19de75a72

Time (s): cpu = 00:03:58 ; elapsed = 00:02:08 . Memory (MB): peak = 4117.359 ; gain = 127.488 ; free physical = 5372 ; free virtual = 10391
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:58 ; elapsed = 00:02:08 . Memory (MB): peak = 4117.359 ; gain = 127.488 ; free physical = 5477 ; free virtual = 10496

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
236 Infos, 16 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:23 ; elapsed = 00:02:15 . Memory (MB): peak = 4117.359 ; gain = 127.488 ; free physical = 5477 ; free virtual = 10497
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4117.359 ; gain = 0.000 ; free physical = 5365 ; free virtual = 10469
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1/mopshub_board_v2_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 4117.359 ; gain = 0.000 ; free physical = 5454 ; free virtual = 10497
INFO: [runtcl-4] Executing : report_drc -file mopshub_board_v2_wrapper_drc_routed.rpt -pb mopshub_board_v2_wrapper_drc_routed.pb -rpx mopshub_board_v2_wrapper_drc_routed.rpx
Command: report_drc -file mopshub_board_v2_wrapper_drc_routed.rpt -pb mopshub_board_v2_wrapper_drc_routed.pb -rpx mopshub_board_v2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1/mopshub_board_v2_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 4173.395 ; gain = 56.035 ; free physical = 5419 ; free virtual = 10461
INFO: [runtcl-4] Executing : report_methodology -file mopshub_board_v2_wrapper_methodology_drc_routed.rpt -pb mopshub_board_v2_wrapper_methodology_drc_routed.pb -rpx mopshub_board_v2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mopshub_board_v2_wrapper_methodology_drc_routed.rpt -pb mopshub_board_v2_wrapper_methodology_drc_routed.pb -rpx mopshub_board_v2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1/mopshub_board_v2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 4173.395 ; gain = 0.000 ; free physical = 5425 ; free virtual = 10468
INFO: [runtcl-4] Executing : report_power -file mopshub_board_v2_wrapper_power_routed.rpt -pb mopshub_board_v2_wrapper_power_summary_routed.pb -rpx mopshub_board_v2_wrapper_power_routed.rpx
Command: report_power -file mopshub_board_v2_wrapper_power_routed.rpt -pb mopshub_board_v2_wrapper_power_summary_routed.pb -rpx mopshub_board_v2_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for frame_ecc_init0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
249 Infos, 16 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 4173.395 ; gain = 0.000 ; free physical = 5365 ; free virtual = 10425
INFO: [runtcl-4] Executing : report_route_status -file mopshub_board_v2_wrapper_route_status.rpt -pb mopshub_board_v2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mopshub_board_v2_wrapper_timing_summary_routed.rpt -pb mopshub_board_v2_wrapper_timing_summary_routed.pb -rpx mopshub_board_v2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mopshub_board_v2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mopshub_board_v2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mopshub_board_v2_wrapper_bus_skew_routed.rpt -pb mopshub_board_v2_wrapper_bus_skew_routed.pb -rpx mopshub_board_v2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 12:49:27 2024...
#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 26 12:58:34 2024
# Process ID: 18525
# Current directory: /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1
# Command line: vivado -log mopshub_board_v2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mopshub_board_v2_wrapper.tcl -notrace
# Log file: /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1/mopshub_board_v2_wrapper.vdi
# Journal file: /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mopshub_board_v2_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-311}  -string {{WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_rec_spi.v:27]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-2507}  -string {{WARNING: [Synth 8-2507] parameter declaration becomes local in elink_data_gen_SM with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v:95]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: open_checkpoint mopshub_board_v2_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2443.203 ; gain = 0.000 ; free physical = 4238 ; free virtual = 9756
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2451.391 ; gain = 0.000 ; free physical = 3438 ; free virtual = 8949
INFO: [Netlist 29-17] Analyzing 1802 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mopshub_board_v2_i/ip_buf_0/input_wire' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'mopshub_board_v2_i/ip_buf_0/input_wire' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mopshub_board_v2_i/ip_buf_0/output_wire' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'mopshub_board_v2_i/ip_buf_0/output_wire' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3090.457 ; gain = 47.035 ; free physical = 2581 ; free virtual = 8098
Restored from archive | CPU: 2.690000 secs | Memory: 53.505249 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3090.457 ; gain = 47.035 ; free physical = 2581 ; free virtual = 8097
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3090.457 ; gain = 0.000 ; free physical = 3348 ; free virtual = 8861
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 298 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 232 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 3094.457 ; gain = 651.258 ; free physical = 3924 ; free virtual = 9437
Command: write_bitstream -force mopshub_board_v2_wrapper.bit -readback_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/storage/sw/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 27 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, mopshub_board_v2_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], mopshub_board_v2_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 43227648 bits.
Writing bitstream ./mopshub_board_v2_wrapper.bit...
Creating bitstream...
Writing bitstream ./mopshub_board_v2_wrapper.rbb...
Creating bitstream...
Writing bitstream ./mopshub_board_v2_wrapper.rbd...
Creating mask data...
Creating bitstream...
Writing bitstream ./mopshub_board_v2_wrapper.msd...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:11 ; elapsed = 00:00:59 . Memory (MB): peak = 3815.824 ; gain = 721.367 ; free physical = 2753 ; free virtual = 8631
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 13:00:42 2024...
