/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  reg [21:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [29:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_2z : celloutsig_0_0z[4];
  assign celloutsig_1_3z = celloutsig_1_2z[4] ? celloutsig_1_1z : celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_2z[12] ? celloutsig_1_0z : celloutsig_1_2z[1];
  assign celloutsig_1_12z = celloutsig_1_0z ? celloutsig_1_5z : in_data[158];
  assign celloutsig_0_10z = ~(celloutsig_0_5z & celloutsig_0_4z);
  assign celloutsig_1_1z = ~(in_data[172] & celloutsig_1_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_1z & in_data[134]);
  assign celloutsig_1_18z = celloutsig_1_14z[8:6] === { celloutsig_1_4z[13:12], celloutsig_1_8z };
  assign celloutsig_1_6z = { celloutsig_1_2z[16:5], celloutsig_1_4z } === celloutsig_1_2z[25:0];
  assign celloutsig_1_7z = { celloutsig_1_2z[27:8], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z } === { celloutsig_1_2z[7:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_2z[13:12], celloutsig_1_3z } === { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_2z = celloutsig_0_0z === in_data[94:90];
  assign celloutsig_1_2z = in_data[146] ? in_data[127:98] : { in_data[161:147], 1'h0, in_data[145:136], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[10] ? in_data[44:42] : celloutsig_0_0z[2:0];
  assign celloutsig_0_4z = in_data[69] & celloutsig_0_0z[4];
  assign celloutsig_0_11z = celloutsig_0_1z[2] & celloutsig_0_0z[4];
  assign celloutsig_1_0z = in_data[127] & in_data[175];
  assign celloutsig_1_15z = { celloutsig_1_4z[10:2], celloutsig_1_6z, celloutsig_1_12z } - { celloutsig_1_14z[18:10], celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_1_19z = celloutsig_1_15z[10:3] ^ { celloutsig_1_10z[3], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_10z = { celloutsig_1_2z[11:8], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z } ^ { celloutsig_1_4z[12], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[92:88];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 14'h0000;
    else if (!clkin_data[32]) celloutsig_1_4z = { celloutsig_1_2z[14:3], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_14z = 22'h000000;
    else if (clkin_data[32]) celloutsig_1_14z = celloutsig_1_2z[23:2];
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
