# Welcome to FPGA Projects Documentation


![](/docs/img/Digilent_Basys3.jpg)


## Projects


* Vivado: 
    * Data Selector: [Data Selector](/home/jesudara/Desktop/FPGA_Project/FPGA_Projectmain/Vivdao/data_selector_verilog/data_selector.md)
    * Counter: [Counter](/home/jesudara/Desktop/FPGA_Project/FPGA_Projectmain/Vivdao/counter_verilog/counter.md)
    * Decoder_7_Segement: [Decoder](/home/jesudara/Desktop/FPGA_Project/FPGA_Projectmain/Vivdao/decoder_7_seg/decoder.md)
* ISE:
    * Data Selector: [Data Selector](/home/jesudara/Desktop/FPGA_Project/FPGA_Projectmain/Vivdao/data_selector_verilog/data_selector.md)
    * Counter: [Counter](Vivdao/counter_verilog/counter.md)



