Timing Analyzer report for pwm_ctrl
Thu Nov 09 19:07:59 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pwm_ctrl                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period   ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk_in                                           ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk_in }                                           ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 2000.000 ; 0.5 MHz   ; 0.000 ; 1000.000 ; 50.00      ; 100       ; 1           ;       ;        ;           ;            ; false    ; clk_in ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 128.06 MHz ; 128.06 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 1992.191 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk_in                                           ; 9.835   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 999.747 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+----------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                ; To Node                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1992.191 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 7.746      ;
; 1992.244 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 7.693      ;
; 1992.304 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 7.633      ;
; 1992.357 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 7.580      ;
; 1992.422 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 7.515      ;
; 1992.597 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.056     ; 7.342      ;
; 1992.710 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.056     ; 7.229      ;
; 1993.010 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 6.927      ;
; 1994.050 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 5.887      ;
; 1994.372 ; pwm_ctrl:inst2|dutcyc[3] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.065     ; 5.558      ;
; 1994.409 ; pwm_ctrl:inst2|dutcyc[2] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.065     ; 5.521      ;
; 1994.542 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.394      ;
; 1994.544 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 5.389      ;
; 1994.556 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 5.377      ;
; 1994.595 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.341      ;
; 1994.611 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 5.322      ;
; 1994.631 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 5.302      ;
; 1994.655 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.281      ;
; 1994.683 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.253      ;
; 1994.684 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 5.249      ;
; 1994.692 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.056     ; 5.247      ;
; 1994.708 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.228      ;
; 1994.732 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.057     ; 5.206      ;
; 1994.736 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.200      ;
; 1994.744 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 5.189      ;
; 1994.748 ; pwm_ctrl:inst2|dutcyc[5] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.065     ; 5.182      ;
; 1994.773 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.163      ;
; 1994.778 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.158      ;
; 1994.781 ; pwm_ctrl:inst2|dutcyc[8] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.061     ; 5.153      ;
; 1994.791 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.057     ; 5.147      ;
; 1994.796 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.140      ;
; 1994.797 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 5.136      ;
; 1994.820 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 5.117      ;
; 1994.831 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.105      ;
; 1994.833 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.103      ;
; 1994.837 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.099      ;
; 1994.845 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.057     ; 5.093      ;
; 1994.849 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.087      ;
; 1994.880 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 5.057      ;
; 1994.886 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.050      ;
; 1994.890 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.046      ;
; 1994.914 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 5.022      ;
; 1994.915 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.057     ; 5.023      ;
; 1994.918 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 5.015      ;
; 1994.932 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 5.001      ;
; 1994.933 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 5.004      ;
; 1994.934 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 5.003      ;
; 1994.937 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 5.000      ;
; 1994.937 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 5.000      ;
; 1994.946 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.990      ;
; 1994.948 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.057     ; 4.990      ;
; 1994.950 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.986      ;
; 1994.963 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.057     ; 4.975      ;
; 1994.985 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.951      ;
; 1994.985 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 4.948      ;
; 1994.987 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.950      ;
; 1994.990 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.947      ;
; 1994.990 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.947      ;
; 1994.993 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.944      ;
; 1994.999 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.937      ;
; 1995.003 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.933      ;
; 1995.015 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.925      ;
; 1995.017 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.923      ;
; 1995.038 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.899      ;
; 1995.038 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.898      ;
; 1995.045 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.056     ; 4.894      ;
; 1995.045 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 4.888      ;
; 1995.047 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.890      ;
; 1995.050 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.887      ;
; 1995.050 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.887      ;
; 1995.051 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.886      ;
; 1995.061 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.057     ; 4.877      ;
; 1995.064 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.872      ;
; 1995.068 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.868      ;
; 1995.068 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.872      ;
; 1995.070 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.870      ;
; 1995.089 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.057     ; 4.849      ;
; 1995.091 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.846      ;
; 1995.098 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 4.835      ;
; 1995.098 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.056     ; 4.841      ;
; 1995.100 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.837      ;
; 1995.103 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.834      ;
; 1995.103 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.834      ;
; 1995.111 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.829      ;
; 1995.128 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.812      ;
; 1995.130 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.810      ;
; 1995.151 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.786      ;
; 1995.155 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.785      ;
; 1995.158 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.778      ;
; 1995.158 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.056     ; 4.781      ;
; 1995.163 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 4.770      ;
; 1995.164 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.776      ;
; 1995.165 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.772      ;
; 1995.168 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.769      ;
; 1995.168 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.769      ;
; 1995.171 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.062     ; 4.762      ;
; 1995.181 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.759      ;
; 1995.183 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.757      ;
; 1995.185 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.752      ;
; 1995.194 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.742      ;
+----------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+-------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.357 ; pwm_ctrl:inst2|dutcyc[3] ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pwm_ctrl:inst2|dutcyc[5] ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pwm_ctrl:inst2|dutcyc[2] ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.548 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.698 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.917      ;
; 0.834 ; pwm_ctrl:inst2|dutcyc[8] ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.842 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.846 ; pwm_ctrl:inst2|dutcyc[7] ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.951 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.170      ;
; 1.004 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.221      ;
; 1.026 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.245      ;
; 1.046 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.265      ;
; 1.084 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.303      ;
; 1.089 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.308      ;
; 1.100 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.317      ;
; 1.159 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.378      ;
; 1.228 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.445      ;
; 1.240 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.459      ;
; 1.290 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.507      ;
; 1.344 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.563      ;
; 1.344 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.561      ;
; 1.347 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.566      ;
; 1.361 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.580      ;
; 1.406 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.623      ;
; 1.422 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.643      ;
; 1.441 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.660      ;
; 1.452 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.669      ;
; 1.460 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.679      ;
; 1.466 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.688      ;
; 1.481 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.703      ;
; 1.481 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.698      ;
; 1.498 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.717      ;
; 1.501 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.723      ;
; 1.504 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.723      ;
; 1.522 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.740      ;
; 1.543 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.760      ;
; 1.557 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.775      ;
; 1.565 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.786      ;
; 1.567 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.786      ;
; 1.571 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.790      ;
; 1.583 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.802      ;
; 1.587 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.806      ;
; 1.597 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.814      ;
; 1.606 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.628 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.848      ;
; 1.633 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.852      ;
; 1.633 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.852      ;
; 1.637 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.856      ;
; 1.659 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.877      ;
; 1.659 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.876      ;
; 1.660 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.881      ;
; 1.670 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.888      ;
; 1.699 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.918      ;
; 1.705 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.922      ;
; 1.711 ; pwm_ctrl:inst2|dutcyc[2] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.927      ;
; 1.713 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.935      ;
; 1.716 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.936      ;
; 1.716 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.935      ;
; 1.736 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.956      ;
; 1.745 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.964      ;
; 1.759 ; pwm_ctrl:inst2|dutcyc[3] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.976      ;
; 1.770 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.986      ;
; 1.807 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.025      ;
; 1.810 ; pwm_ctrl:inst2|dutcyc[7] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.030      ;
; 1.815 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.032      ;
; 1.824 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.043      ;
; 1.825 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.044      ;
; 1.826 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.047      ;
; 1.842 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.061      ;
; 1.855 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.077      ;
; 1.859 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.081      ;
; 1.874 ; pwm_ctrl:inst2|dutcyc[5] ; pwm_ctrl:inst2|op[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.090      ;
; 1.877 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.094      ;
; 1.879 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.098      ;
; 1.887 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.105      ;
; 1.887 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.106      ;
; 1.904 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.123      ;
; 1.915 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.134      ;
; 1.921 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.142      ;
; 1.931 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.148      ;
; 1.933 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.152      ;
; 1.939 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.155      ;
; 1.947 ; pwm_ctrl:inst2|dutcyc[8] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.167      ;
; 1.958 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.177      ;
; 1.974 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.193      ;
; 1.983 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.205      ;
; 1.987 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.209      ;
; 1.989 ; pwm_ctrl:inst2|dutcyc[7] ; pwm_ctrl:inst2|op[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.209      ;
; 1.993 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.210      ;
; 1.994 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.222      ;
; 1.997 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.222      ;
; 1.997 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.222      ;
; 1.998 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.223      ;
; 2.004 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.232      ;
; 2.007 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.235      ;
; 2.020 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.239      ;
+-------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 142.69 MHz ; 142.69 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 1992.992 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk_in                                           ; 9.818   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 999.743 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+----------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                ; To Node                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1992.992 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 6.951      ;
; 1993.089 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 6.854      ;
; 1993.098 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 6.845      ;
; 1993.192 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 6.751      ;
; 1993.194 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 6.749      ;
; 1993.405 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 6.540      ;
; 1993.456 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 6.489      ;
; 1993.691 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 6.252      ;
; 1994.681 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 5.262      ;
; 1995.027 ; pwm_ctrl:inst2|dutcyc[3] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.058     ; 4.910      ;
; 1995.036 ; pwm_ctrl:inst2|dutcyc[2] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.900      ;
; 1995.132 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.811      ;
; 1995.184 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.056     ; 4.755      ;
; 1995.187 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.056     ; 4.752      ;
; 1995.221 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.722      ;
; 1995.221 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 4.724      ;
; 1995.228 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.712      ;
; 1995.229 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.714      ;
; 1995.230 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.713      ;
; 1995.235 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.056     ; 4.704      ;
; 1995.243 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 4.702      ;
; 1995.267 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.673      ;
; 1995.299 ; pwm_ctrl:inst2|dutcyc[8] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.641      ;
; 1995.318 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.625      ;
; 1995.323 ; pwm_ctrl:inst2|dutcyc[5] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.059     ; 4.613      ;
; 1995.324 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.616      ;
; 1995.326 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.617      ;
; 1995.327 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.616      ;
; 1995.329 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.051     ; 4.615      ;
; 1995.330 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.613      ;
; 1995.332 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.611      ;
; 1995.340 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 4.605      ;
; 1995.349 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 4.596      ;
; 1995.364 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.576      ;
; 1995.366 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.577      ;
; 1995.366 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.577      ;
; 1995.369 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.574      ;
; 1995.415 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.525      ;
; 1995.421 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.522      ;
; 1995.423 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.520      ;
; 1995.426 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.051     ; 4.518      ;
; 1995.435 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.051     ; 4.509      ;
; 1995.438 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.505      ;
; 1995.438 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.505      ;
; 1995.438 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.505      ;
; 1995.443 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 4.502      ;
; 1995.445 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 4.500      ;
; 1995.463 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.480      ;
; 1995.463 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.480      ;
; 1995.472 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.471      ;
; 1995.472 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.471      ;
; 1995.507 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.056     ; 4.432      ;
; 1995.512 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.428      ;
; 1995.515 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.048     ; 4.432      ;
; 1995.517 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.048     ; 4.430      ;
; 1995.521 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.419      ;
; 1995.529 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.051     ; 4.415      ;
; 1995.531 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.051     ; 4.413      ;
; 1995.535 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.408      ;
; 1995.535 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.408      ;
; 1995.535 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.408      ;
; 1995.535 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.408      ;
; 1995.537 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.049     ; 4.409      ;
; 1995.537 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 4.408      ;
; 1995.544 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.399      ;
; 1995.544 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.399      ;
; 1995.544 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.399      ;
; 1995.566 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.377      ;
; 1995.566 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.377      ;
; 1995.568 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.375      ;
; 1995.568 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.375      ;
; 1995.575 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.368      ;
; 1995.583 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.051     ; 4.361      ;
; 1995.596 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 4.349      ;
; 1995.612 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.048     ; 4.335      ;
; 1995.614 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.048     ; 4.333      ;
; 1995.615 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.325      ;
; 1995.617 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.323      ;
; 1995.621 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.048     ; 4.326      ;
; 1995.622 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.051     ; 4.322      ;
; 1995.623 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.048     ; 4.324      ;
; 1995.634 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 4.311      ;
; 1995.634 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.049     ; 4.312      ;
; 1995.638 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.305      ;
; 1995.638 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.305      ;
; 1995.638 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.305      ;
; 1995.640 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.303      ;
; 1995.640 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.303      ;
; 1995.640 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.303      ;
; 1995.643 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.049     ; 4.303      ;
; 1995.650 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.048     ; 4.297      ;
; 1995.656 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.048     ; 4.291      ;
; 1995.679 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.051     ; 4.265      ;
; 1995.683 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.260      ;
; 1995.683 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.055     ; 4.257      ;
; 1995.685 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.050     ; 4.260      ;
; 1995.689 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.048     ; 4.258      ;
; 1995.707 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.048     ; 4.240      ;
; 1995.714 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.052     ; 4.229      ;
; 1995.715 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.048     ; 4.232      ;
+----------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.311 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; pwm_ctrl:inst2|dutcyc[5] ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pwm_ctrl:inst2|dutcyc[3] ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pwm_ctrl:inst2|dutcyc[2] ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.493 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.636 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.835      ;
; 0.761 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.768 ; pwm_ctrl:inst2|dutcyc[8] ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.768 ; pwm_ctrl:inst2|dutcyc[7] ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.842 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.041      ;
; 0.903 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.100      ;
; 0.925 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.124      ;
; 0.926 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.125      ;
; 0.976 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.176      ;
; 0.978 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.175      ;
; 0.980 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.180      ;
; 1.030 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.230      ;
; 1.095 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.292      ;
; 1.116 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.316      ;
; 1.147 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.344      ;
; 1.194 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.391      ;
; 1.233 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.432      ;
; 1.236 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.435      ;
; 1.242 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.439      ;
; 1.250 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.449      ;
; 1.287 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.484      ;
; 1.292 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.493      ;
; 1.312 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.511      ;
; 1.315 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.515      ;
; 1.335 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.532      ;
; 1.342 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.545      ;
; 1.344 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.547      ;
; 1.372 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.574      ;
; 1.377 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.576      ;
; 1.382 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.581      ;
; 1.385 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.584      ;
; 1.390 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.587      ;
; 1.406 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.606      ;
; 1.410 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.610      ;
; 1.413 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.614      ;
; 1.416 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.615      ;
; 1.439 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.636      ;
; 1.445 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.644      ;
; 1.447 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.646      ;
; 1.450 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.649      ;
; 1.481 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.678      ;
; 1.489 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.689      ;
; 1.489 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.688      ;
; 1.492 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.691      ;
; 1.493 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.692      ;
; 1.496 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.697      ;
; 1.501 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.700      ;
; 1.518 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.717      ;
; 1.532 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.729      ;
; 1.546 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.745      ;
; 1.549 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.752      ;
; 1.552 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.752      ;
; 1.554 ; pwm_ctrl:inst2|dutcyc[2] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.750      ;
; 1.559 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.758      ;
; 1.580 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.780      ;
; 1.585 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.784      ;
; 1.595 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.791      ;
; 1.598 ; pwm_ctrl:inst2|dutcyc[3] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.795      ;
; 1.625 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.826      ;
; 1.637 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.836      ;
; 1.647 ; pwm_ctrl:inst2|dutcyc[7] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.847      ;
; 1.651 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.850      ;
; 1.652 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.851      ;
; 1.663 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.860      ;
; 1.666 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.865      ;
; 1.680 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.883      ;
; 1.684 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.887      ;
; 1.686 ; pwm_ctrl:inst2|dutcyc[5] ; pwm_ctrl:inst2|op[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.882      ;
; 1.686 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.885      ;
; 1.702 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.901      ;
; 1.705 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.904      ;
; 1.708 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.909      ;
; 1.715 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.912      ;
; 1.718 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.917      ;
; 1.743 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.942      ;
; 1.744 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.943      ;
; 1.762 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.959      ;
; 1.765 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.964      ;
; 1.771 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.970      ;
; 1.783 ; pwm_ctrl:inst2|dutcyc[8] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.983      ;
; 1.785 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.981      ;
; 1.788 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.993      ;
; 1.789 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.994      ;
; 1.791 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.996      ;
; 1.797 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.004      ;
; 1.799 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.001      ;
; 1.803 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.005      ;
; 1.808 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.016      ;
; 1.809 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.017      ;
; 1.816 ; pwm_ctrl:inst2|dutcyc[7] ; pwm_ctrl:inst2|op[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.016      ;
; 1.816 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.013      ;
; 1.819 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.018      ;
+-------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 1995.467 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk_in                                           ; 9.587   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 999.781 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+----------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                ; To Node                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1995.467 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 4.487      ;
; 1995.469 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 4.485      ;
; 1995.532 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 4.422      ;
; 1995.535 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 4.419      ;
; 1995.607 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 4.347      ;
; 1995.676 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 4.279      ;
; 1995.758 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 4.197      ;
; 1995.905 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 4.049      ;
; 1996.548 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 3.406      ;
; 1996.740 ; pwm_ctrl:inst2|dutcyc[3] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.040     ; 3.207      ;
; 1996.813 ; pwm_ctrl:inst2|dutcyc[2] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.040     ; 3.134      ;
; 1996.846 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 3.107      ;
; 1996.848 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 3.105      ;
; 1996.859 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.036     ; 3.092      ;
; 1996.895 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.036     ; 3.056      ;
; 1996.897 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.036     ; 3.054      ;
; 1996.903 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.037     ; 3.047      ;
; 1996.911 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 3.042      ;
; 1996.914 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 3.039      ;
; 1996.922 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 3.031      ;
; 1996.924 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 3.029      ;
; 1996.930 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 3.025      ;
; 1996.935 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.037     ; 3.015      ;
; 1996.959 ; pwm_ctrl:inst2|dutcyc[5] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.040     ; 2.988      ;
; 1996.968 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.037     ; 2.982      ;
; 1996.986 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.967      ;
; 1996.987 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.966      ;
; 1996.989 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.964      ;
; 1996.990 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.963      ;
; 1996.991 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.962      ;
; 1996.992 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.961      ;
; 1996.995 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.958      ;
; 1996.997 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.956      ;
; 1997.000 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.037     ; 2.950      ;
; 1997.016 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.939      ;
; 1997.018 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.937      ;
; 1997.024 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.929      ;
; 1997.047 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.908      ;
; 1997.049 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.906      ;
; 1997.054 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.899      ;
; 1997.055 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.899      ;
; 1997.057 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.896      ;
; 1997.060 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.893      ;
; 1997.062 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.891      ;
; 1997.063 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.890      ;
; 1997.067 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.887      ;
; 1997.067 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.887      ;
; 1997.068 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.886      ;
; 1997.069 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.885      ;
; 1997.069 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.885      ;
; 1997.070 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.884      ;
; 1997.081 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.874      ;
; 1997.084 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.871      ;
; 1997.092 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.037     ; 2.858      ;
; 1997.092 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.029     ; 2.866      ;
; 1997.094 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.037     ; 2.856      ;
; 1997.094 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.029     ; 2.864      ;
; 1997.096 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.029     ; 2.862      ;
; 1997.098 ; pwm_ctrl:inst2|dutcyc[8] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.036     ; 2.853      ;
; 1997.098 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.036     ; 2.853      ;
; 1997.098 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.029     ; 2.860      ;
; 1997.112 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.843      ;
; 1997.113 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.030     ; 2.844      ;
; 1997.115 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.840      ;
; 1997.115 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.030     ; 2.842      ;
; 1997.128 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.825      ;
; 1997.129 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.824      ;
; 1997.131 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.823      ;
; 1997.132 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.822      ;
; 1997.132 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.822      ;
; 1997.133 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.821      ;
; 1997.135 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.818      ;
; 1997.135 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.819      ;
; 1997.135 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.819      ;
; 1997.136 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.818      ;
; 1997.137 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.817      ;
; 1997.156 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.799      ;
; 1997.157 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.037     ; 2.793      ;
; 1997.157 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.029     ; 2.801      ;
; 1997.160 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.034     ; 2.793      ;
; 1997.160 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.037     ; 2.790      ;
; 1997.160 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.029     ; 2.798      ;
; 1997.161 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.029     ; 2.797      ;
; 1997.164 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.791      ;
; 1997.164 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.029     ; 2.794      ;
; 1997.178 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.030     ; 2.779      ;
; 1997.181 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.030     ; 2.776      ;
; 1997.187 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.768      ;
; 1997.196 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|op[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.759      ;
; 1997.198 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.756      ;
; 1997.204 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.750      ;
; 1997.207 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.747      ;
; 1997.207 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.747      ;
; 1997.208 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.746      ;
; 1997.210 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.029     ; 2.748      ;
; 1997.213 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.033     ; 2.741      ;
; 1997.223 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|op[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.732      ;
; 1997.225 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|op[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.031     ; 2.731      ;
; 1997.225 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.037     ; 2.725      ;
; 1997.229 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|op[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2000.000     ; -0.032     ; 2.726      ;
+----------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; pwm_ctrl:inst2|dutcyc[3] ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_ctrl:inst2|dutcyc[5] ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_ctrl:inst2|dutcyc[2] ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.293 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.364 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.485      ;
; 0.436 ; pwm_ctrl:inst2|dutcyc[8] ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.557      ;
; 0.438 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.559      ;
; 0.443 ; pwm_ctrl:inst2|dutcyc[7] ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.519 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.531 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.544 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.664      ;
; 0.572 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.585 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.591 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.596 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.626 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.746      ;
; 0.659 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.779      ;
; 0.664 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.784      ;
; 0.697 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.818      ;
; 0.699 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.820      ;
; 0.702 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.822      ;
; 0.713 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.833      ;
; 0.732 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.852      ;
; 0.744 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.865      ;
; 0.761 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.882      ;
; 0.769 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.889      ;
; 0.782 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.902      ;
; 0.783 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.903      ;
; 0.786 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.907      ;
; 0.789 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.910      ;
; 0.796 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.920      ;
; 0.797 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.917      ;
; 0.802 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.926      ;
; 0.814 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.938      ;
; 0.818 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.938      ;
; 0.820 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.940      ;
; 0.827 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.948      ;
; 0.830 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.831 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.952      ;
; 0.833 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.953      ;
; 0.838 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.959      ;
; 0.846 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.966      ;
; 0.850 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.970      ;
; 0.850 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.970      ;
; 0.852 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.973      ;
; 0.859 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.980      ;
; 0.860 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.981      ;
; 0.861 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.981      ;
; 0.880 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.001      ;
; 0.887 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.007      ;
; 0.887 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.007      ;
; 0.893 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.014      ;
; 0.896 ; pwm_ctrl:inst2|direc     ; pwm_ctrl:inst2|dutcyc[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.016      ;
; 0.897 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.018      ;
; 0.912 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.033      ;
; 0.915 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.035      ;
; 0.923 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.047      ;
; 0.925 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.046      ;
; 0.931 ; pwm_ctrl:inst2|dutcyc[2] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.047      ;
; 0.943 ; pwm_ctrl:inst2|dutcyc[3] ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.060      ;
; 0.953 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.073      ;
; 0.957 ; pwm_ctrl:inst2|dutcyc[7] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.078      ;
; 0.962 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|op[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.085      ;
; 0.962 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.083      ;
; 0.963 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.084      ;
; 0.965 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.085      ;
; 0.966 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.084      ;
; 0.972 ; pwm_ctrl:inst2|count[4]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.093      ;
; 0.987 ; pwm_ctrl:inst2|count[6]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.108      ;
; 0.989 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.113      ;
; 0.991 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.111      ;
; 0.993 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.117      ;
; 0.999 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.120      ;
; 0.999 ; pwm_ctrl:inst2|count[8]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.120      ;
; 1.010 ; pwm_ctrl:inst2|count[3]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.131      ;
; 1.015 ; pwm_ctrl:inst2|dutcyc[5] ; pwm_ctrl:inst2|op[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.133      ;
; 1.018 ; pwm_ctrl:inst2|dutcyc[4] ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.138      ;
; 1.021 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.141      ;
; 1.023 ; pwm_ctrl:inst2|dutcyc[6] ; pwm_ctrl:inst2|dutcyc[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.144      ;
; 1.025 ; pwm_ctrl:inst2|dutcyc[8] ; pwm_ctrl:inst2|direc     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.146      ;
; 1.027 ; pwm_ctrl:inst2|count[0]  ; pwm_ctrl:inst2|count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.148      ;
; 1.040 ; pwm_ctrl:inst2|count[5]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.161      ;
; 1.040 ; pwm_ctrl:inst2|count[2]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.161      ;
; 1.046 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.170      ;
; 1.046 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.170      ;
; 1.046 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.170      ;
; 1.053 ; pwm_ctrl:inst2|count[7]  ; pwm_ctrl:inst2|op[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.174      ;
; 1.057 ; pwm_ctrl:inst2|dutcyc[9] ; pwm_ctrl:inst2|op[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.175      ;
; 1.058 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.178      ;
; 1.063 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.191      ;
; 1.064 ; pwm_ctrl:inst2|dutcyc[1] ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.188      ;
; 1.068 ; pwm_ctrl:inst2|dutcyc[0] ; pwm_ctrl:inst2|dutcyc[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.192      ;
; 1.070 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.198      ;
; 1.071 ; pwm_ctrl:inst2|count[9]  ; pwm_ctrl:inst2|dutcyc[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.199      ;
; 1.077 ; pwm_ctrl:inst2|count[1]  ; pwm_ctrl:inst2|count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.198      ;
; 1.081 ; pwm_ctrl:inst2|dutcyc[7] ; pwm_ctrl:inst2|op[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.204      ;
+-------+--------------------------+--------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 1992.191 ; 0.186 ; N/A      ; N/A     ; 9.587               ;
;  clk_in                                           ; N/A      ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 1992.191 ; 0.186 ; N/A      ; N/A     ; 999.743             ;
; Design-wide TNS                                   ; 0.0      ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_in                                           ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2570     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 2570     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; clk_in                                           ; clk_in                                           ; Base      ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 09 19:07:57 2023
Info: Command: quartus_sta pwm_ctrl -c pwm_ctrl
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pwm_ctrl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_in clk_in
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 100 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1992.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  1992.191               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.835               0.000 clk_in 
    Info (332119):   999.747               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1992.992
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  1992.992               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.818               0.000 clk_in 
    Info (332119):   999.743               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1995.467
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  1995.467               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.587               0.000 clk_in 
    Info (332119):   999.781               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4927 megabytes
    Info: Processing ended: Thu Nov 09 19:07:59 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


