{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695600665268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695600665268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 18:11:05 2023 " "Processing started: Sun Sep 24 18:11:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695600665268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695600665268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Display8Bit -c Display8Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Display8Bit -c Display8Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695600665268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695600665374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695600665374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display8Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display8Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display8Bit-rtl " "Found design unit 1: Display8Bit-rtl" {  } { { "Display8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/Display8Bit/Display8Bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695600670243 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display8Bit " "Found entity 1: Display8Bit" {  } { { "Display8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/Display8Bit/Display8Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695600670243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695600670243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display8Bit " "Elaborating entity \"Display8Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695600670273 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Show Display8Bit.vhd(47) " "VHDL Process Statement warning at Display8Bit.vhd(47): signal \"r_Show\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/Display8Bit/Display8Bit.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695600670276 "|Display8Bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Num4 Display8Bit.vhd(49) " "VHDL Process Statement warning at Display8Bit.vhd(49): signal \"r_Num4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/Display8Bit/Display8Bit.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695600670276 "|Display8Bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Num3 Display8Bit.vhd(51) " "VHDL Process Statement warning at Display8Bit.vhd(51): signal \"r_Num3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/Display8Bit/Display8Bit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695600670276 "|Display8Bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Num2 Display8Bit.vhd(53) " "VHDL Process Statement warning at Display8Bit.vhd(53): signal \"r_Num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/Display8Bit/Display8Bit.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695600670276 "|Display8Bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Num1 Display8Bit.vhd(55) " "VHDL Process Statement warning at Display8Bit.vhd(55): signal \"r_Num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/Display8Bit/Display8Bit.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695600670276 "|Display8Bit"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 5 Display8Bit.vhd(61) " "VHDL expression error at Display8Bit.vhd(61): expression has 4 elements, but must have 5 elements" {  } { { "Display8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/Display8Bit/Display8Bit.vhd" 61 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1695600670276 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695600670277 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695600670341 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 24 18:11:10 2023 " "Processing ended: Sun Sep 24 18:11:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695600670341 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695600670341 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695600670341 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695600670341 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695600671013 ""}
