#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jan 05 15:19:08 2025
# Process ID: 24972
# Current directory: E:/work/tju/DE/Final/ball/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9980 E:\work\tju\DE\Final\ball\project_1\project_1.xpr
# Log file: E:/work/tju/DE/Final/ball/project_1/vivado.log
# Journal file: E:/work/tju/DE/Final/ball/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/work/tju/DE/Final/ball/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Program/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
reset_run music_win_synth_1
launch_runs music_win_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'music_win'...
[Sun Jan 05 15:19:36 2025] Launched music_win_synth_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/music_win_synth_1/runme.log
wait_on_run music_win_synth_1
[Sun Jan 05 15:19:36 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:19:41 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:19:46 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:19:51 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:20:01 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:20:12 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:20:22 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:20:22 2025] music_win_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 961.191 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:01:14 . Memory (MB): peak = 961.191 ; gain = 753.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
INFO: [Synth 8-638] synthesizing module 'speed_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'speed_control' (1#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-638] synthesizing module 'display7' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-256] done synthesizing module 'display7' (2#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-638] synthesizing module 'game_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:3]
INFO: [Synth 8-638] synthesizing module 'VGA_display' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
	Parameter HORIZONTAL_ACTIVE_PIXELS bound to: 640 - type: integer 
	Parameter VERTICAL_ACTIVE_LINES bound to: 480 - type: integer 
	Parameter TOTAL_HORIZONTAL_PIXELS bound to: 800 - type: integer 
	Parameter TOTAL_VERTICAL_LINES bound to: 521 - type: integer 
	Parameter HORIZONTAL_SYNC_PULSE_WIDTH bound to: 96 - type: integer 
	Parameter HORIZONTAL_FRONT_PORCH bound to: 16 - type: integer 
	Parameter VERTICAL_SYNC_PULSE_WIDTH bound to: 2 - type: integer 
	Parameter VERTICAL_FRONT_PORCH bound to: 10 - type: integer 
	Parameter UP_BOUND bound to: 10 - type: integer 
	Parameter DOWN_BOUND bound to: 480 - type: integer 
	Parameter LEFT_BOUND bound to: 20 - type: integer 
	Parameter RIGHT_BOUND bound to: 630 - type: integer 
	Parameter BLOCK_DOWN_LINE bound to: 70 - type: integer 
	Parameter BLOCK_UP_LINE bound to: 35 - type: integer 
	Parameter BLOCK_WIDTH bound to: 63 - type: integer 
	Parameter BALL_RAD bound to: 10 - type: integer 
	Parameter BALL_NUM bound to: 10 - type: integer 
	Parameter BLOCK_INIT bound to: 20'b11111111111111111111 
	Parameter INIT_BALL_X bound to: 330 - type: integer 
	Parameter INIT_BALL_Y bound to: 390 - type: integer 
	Parameter INIT_UP_POS bound to: 400 - type: integer 
	Parameter INIT_DOWN_POS bound to: 430 - type: integer 
	Parameter INIT_LEFT_POS bound to: 230 - type: integer 
	Parameter INIT_RIGHT_POS bound to: 430 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider4Times' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'divider4Times' (3#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'VGA_display' (4#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'game_control' (5#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:3]
INFO: [Synth 8-638] synthesizing module 'sound_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'sound_control' (6#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-638] synthesizing module 'MP3_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
	Parameter MAX_DELAY bound to: 16600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Divider' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
	Parameter Time bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Divider' (7#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
INFO: [Synth 8-638] synthesizing module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_lose' (8#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
INFO: [Synth 8-638] synthesizing module 'music_win' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_win' (9#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'music_get' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_get' (10#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_get' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
INFO: [Synth 8-638] synthesizing module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_crash' (11#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
INFO: [Synth 8-256] done synthesizing module 'MP3_control' (12#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
INFO: [Synth 8-256] done synthesizing module 'Top' (13#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:01:15 . Memory (MB): peak = 966.973 ; gain = 759.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:01:15 . Memory (MB): peak = 966.973 ; gain = 759.707
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp' for cell 'mp3/music_0'
INFO: [Project 1-454] Reading design checkpoint 'E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp' for cell 'mp3/music_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp' for cell 'mp3/music_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp' for cell 'mp3/music_3'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Vivado 12-507] No nets matched 'iPause_IBUF'. [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc:39]
Finished Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:01:19 . Memory (MB): peak = 1362.145 ; gain = 1154.879
39 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.145 ; gain = 400.953
write_schematic E:/work/tju/DE/Final/ball/project_1/schematic_top.sch
E:/work/tju/DE/Final/ball/project_1/schematic_top.sch
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library work [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:1]
[Sun Jan 05 15:26:37 2025] Launched synth_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Jan 05 15:27:04 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp' for cell 'mp3/music_0'
INFO: [Project 1-454] Reading design checkpoint 'E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp' for cell 'mp3/music_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp' for cell 'mp3/music_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp' for cell 'mp3/music_3'
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
Finished Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Jan 05 15:27:47 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:09:11 . Memory (MB): peak = 1689.301 ; gain = 1482.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
INFO: [Synth 8-638] synthesizing module 'speed_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'speed_control' (1#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-638] synthesizing module 'display7' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-256] done synthesizing module 'display7' (2#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-638] synthesizing module 'game_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:3]
INFO: [Synth 8-638] synthesizing module 'VGA_display' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
	Parameter HORIZONTAL_ACTIVE_PIXELS bound to: 640 - type: integer 
	Parameter VERTICAL_ACTIVE_LINES bound to: 480 - type: integer 
	Parameter TOTAL_HORIZONTAL_PIXELS bound to: 800 - type: integer 
	Parameter TOTAL_VERTICAL_LINES bound to: 521 - type: integer 
	Parameter HORIZONTAL_SYNC_PULSE_WIDTH bound to: 96 - type: integer 
	Parameter HORIZONTAL_FRONT_PORCH bound to: 16 - type: integer 
	Parameter VERTICAL_SYNC_PULSE_WIDTH bound to: 2 - type: integer 
	Parameter VERTICAL_FRONT_PORCH bound to: 10 - type: integer 
	Parameter UP_BOUND bound to: 10 - type: integer 
	Parameter DOWN_BOUND bound to: 480 - type: integer 
	Parameter LEFT_BOUND bound to: 20 - type: integer 
	Parameter RIGHT_BOUND bound to: 630 - type: integer 
	Parameter BLOCK_DOWN_LINE bound to: 70 - type: integer 
	Parameter BLOCK_UP_LINE bound to: 35 - type: integer 
	Parameter BLOCK_WIDTH bound to: 63 - type: integer 
	Parameter BALL_RAD bound to: 10 - type: integer 
	Parameter BALL_NUM bound to: 10 - type: integer 
	Parameter BLOCK_INIT bound to: 20'b11111111111111111111 
	Parameter INIT_BALL_X bound to: 330 - type: integer 
	Parameter INIT_BALL_Y bound to: 390 - type: integer 
	Parameter INIT_UP_POS bound to: 400 - type: integer 
	Parameter INIT_DOWN_POS bound to: 430 - type: integer 
	Parameter INIT_LEFT_POS bound to: 230 - type: integer 
	Parameter INIT_RIGHT_POS bound to: 430 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider4Times' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'divider4Times' (3#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'VGA_display' (4#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'game_control' (5#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:3]
INFO: [Synth 8-638] synthesizing module 'sound_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'sound_control' (6#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-638] synthesizing module 'MP3_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
	Parameter MAX_DELAY bound to: 16600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Divider' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
	Parameter Time bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Divider' (7#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
INFO: [Synth 8-638] synthesizing module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_lose' (8#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
INFO: [Synth 8-638] synthesizing module 'music_win' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_win' (9#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'music_get' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_get' (10#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_get' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
INFO: [Synth 8-638] synthesizing module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_crash' (11#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
INFO: [Synth 8-256] done synthesizing module 'MP3_control' (12#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
INFO: [Synth 8-256] done synthesizing module 'Top' (13#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:09:12 . Memory (MB): peak = 1689.301 ; gain = 1482.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:09:12 . Memory (MB): peak = 1689.301 ; gain = 1482.035
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp' for cell 'mp3/music_0'
INFO: [Project 1-454] Reading design checkpoint 'E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp' for cell 'mp3/music_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp' for cell 'mp3/music_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp' for cell 'mp3/music_3'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Vivado 12-507] No nets matched 'iPause_IBUF'. [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc:39]
Finished Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:09:13 . Memory (MB): peak = 1739.398 ; gain = 1532.133
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
write_schematic -format pdf -orientation portrait E:/work/tju/DE/Final/ball/project_1/schematic_all.pdf
E:/work/tju/DE/Final/ball/project_1/schematic_all.pdf
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library work [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:1]
[Sun Jan 05 17:31:04 2025] Launched synth_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Jan 05 17:31:29 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Jan 05 17:32:10 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709814A
set_property PROGRAM.FILE {E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 02:14:21 . Memory (MB): peak = 1824.801 ; gain = 1617.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
INFO: [Synth 8-638] synthesizing module 'speed_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'speed_control' (1#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-638] synthesizing module 'display7' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-256] done synthesizing module 'display7' (2#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-638] synthesizing module 'game_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
	Parameter HORIZONTAL_ACTIVE_PIXELS bound to: 640 - type: integer 
	Parameter VERTICAL_ACTIVE_LINES bound to: 480 - type: integer 
	Parameter TOTAL_HORIZONTAL_PIXELS bound to: 800 - type: integer 
	Parameter TOTAL_VERTICAL_LINES bound to: 521 - type: integer 
	Parameter HORIZONTAL_SYNC_PULSE_WIDTH bound to: 96 - type: integer 
	Parameter HORIZONTAL_FRONT_PORCH bound to: 16 - type: integer 
	Parameter VERTICAL_SYNC_PULSE_WIDTH bound to: 2 - type: integer 
	Parameter VERTICAL_FRONT_PORCH bound to: 10 - type: integer 
	Parameter UP_BOUND bound to: 10 - type: integer 
	Parameter DOWN_BOUND bound to: 480 - type: integer 
	Parameter LEFT_BOUND bound to: 20 - type: integer 
	Parameter RIGHT_BOUND bound to: 630 - type: integer 
	Parameter BLOCK_DOWN_LINE bound to: 70 - type: integer 
	Parameter BLOCK_UP_LINE bound to: 35 - type: integer 
	Parameter BLOCK_WIDTH bound to: 63 - type: integer 
	Parameter BALL_RAD bound to: 10 - type: integer 
	Parameter BALL_NUM bound to: 10 - type: integer 
	Parameter BLOCK_INIT bound to: 20'b11111111111111111111 
	Parameter INIT_BALL_X bound to: 330 - type: integer 
	Parameter INIT_BALL_Y bound to: 390 - type: integer 
	Parameter INIT_UP_POS bound to: 400 - type: integer 
	Parameter INIT_DOWN_POS bound to: 430 - type: integer 
	Parameter INIT_LEFT_POS bound to: 230 - type: integer 
	Parameter INIT_RIGHT_POS bound to: 430 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider4Times' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'divider4Times' (3#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'game_control' (4#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
INFO: [Synth 8-638] synthesizing module 'sound_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'sound_control' (5#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-638] synthesizing module 'MP3_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
	Parameter MAX_DELAY bound to: 16600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Divider' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
	Parameter Time bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Divider' (6#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
INFO: [Synth 8-638] synthesizing module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_lose' (7#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
INFO: [Synth 8-638] synthesizing module 'music_win' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_win' (8#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'music_get' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_get' (9#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_get' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
INFO: [Synth 8-638] synthesizing module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_crash' (10#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
INFO: [Synth 8-256] done synthesizing module 'MP3_control' (11#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
INFO: [Synth 8-256] done synthesizing module 'Top' (12#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 02:14:21 . Memory (MB): peak = 1858.859 ; gain = 1651.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 02:14:21 . Memory (MB): peak = 1858.859 ; gain = 1651.594
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp' for cell 'mp3/music_0'
INFO: [Project 1-454] Reading design checkpoint 'E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp' for cell 'mp3/music_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp' for cell 'mp3/music_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp' for cell 'mp3/music_3'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Vivado 12-507] No nets matched 'iPause_IBUF'. [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc:39]
Finished Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
update_compile_order -fileset sources_1
