
CANLector_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050c8  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08005360  08005360  00006360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005370  08005370  00007028  2**0
                  CONTENTS
  4 .ARM          00000000  08005370  08005370  00007028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005370  08005370  00007028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005370  08005370  00006370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005374  08005374  00006374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000028  24000000  08005378  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  24000028  080053a0  00007028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240000f8  080053a0  000070f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00007028  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f372  00000000  00000000  00007056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002816  00000000  00000000  000163c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c18  00000000  00000000  00018be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f7  00000000  00000000  000197f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b241  00000000  00000000  0001a0ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000117db  00000000  00000000  00055330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017f49b  00000000  00000000  00066b0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e5fa6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f7c  00000000  00000000  001e5fec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  001e8f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000028 	.word	0x24000028
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08005348 	.word	0x08005348

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400002c 	.word	0x2400002c
 80002d4:	08005348 	.word	0x08005348

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3d      	ldr	r3, [pc, #244]	@ (80003d4 <SystemInit+0xfc>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002e2:	4a3c      	ldr	r2, [pc, #240]	@ (80003d4 <SystemInit+0xfc>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b39      	ldr	r3, [pc, #228]	@ (80003d4 <SystemInit+0xfc>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a38      	ldr	r2, [pc, #224]	@ (80003d4 <SystemInit+0xfc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b37      	ldr	r3, [pc, #220]	@ (80003d8 <SystemInit+0x100>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b34      	ldr	r3, [pc, #208]	@ (80003d8 <SystemInit+0x100>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a32      	ldr	r2, [pc, #200]	@ (80003d8 <SystemInit+0x100>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b31      	ldr	r3, [pc, #196]	@ (80003dc <SystemInit+0x104>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a30      	ldr	r2, [pc, #192]	@ (80003dc <SystemInit+0x104>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b2e      	ldr	r3, [pc, #184]	@ (80003dc <SystemInit+0x104>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2d      	ldr	r3, [pc, #180]	@ (80003dc <SystemInit+0x104>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492c      	ldr	r1, [pc, #176]	@ (80003dc <SystemInit+0x104>)
 800032c:	4b2c      	ldr	r3, [pc, #176]	@ (80003e0 <SystemInit+0x108>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b29      	ldr	r3, [pc, #164]	@ (80003d8 <SystemInit+0x100>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b26      	ldr	r3, [pc, #152]	@ (80003d8 <SystemInit+0x100>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a24      	ldr	r2, [pc, #144]	@ (80003d8 <SystemInit+0x100>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b23      	ldr	r3, [pc, #140]	@ (80003dc <SystemInit+0x104>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b21      	ldr	r3, [pc, #132]	@ (80003dc <SystemInit+0x104>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b20      	ldr	r3, [pc, #128]	@ (80003dc <SystemInit+0x104>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b1e      	ldr	r3, [pc, #120]	@ (80003dc <SystemInit+0x104>)
 8000362:	4a20      	ldr	r2, [pc, #128]	@ (80003e4 <SystemInit+0x10c>)
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1d      	ldr	r3, [pc, #116]	@ (80003dc <SystemInit+0x104>)
 8000368:	4a1f      	ldr	r2, [pc, #124]	@ (80003e8 <SystemInit+0x110>)
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1b      	ldr	r3, [pc, #108]	@ (80003dc <SystemInit+0x104>)
 800036e:	4a1f      	ldr	r2, [pc, #124]	@ (80003ec <SystemInit+0x114>)
 8000370:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1a      	ldr	r3, [pc, #104]	@ (80003dc <SystemInit+0x104>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b18      	ldr	r3, [pc, #96]	@ (80003dc <SystemInit+0x104>)
 800037a:	4a1c      	ldr	r2, [pc, #112]	@ (80003ec <SystemInit+0x114>)
 800037c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b17      	ldr	r3, [pc, #92]	@ (80003dc <SystemInit+0x104>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b15      	ldr	r3, [pc, #84]	@ (80003dc <SystemInit+0x104>)
 8000386:	4a19      	ldr	r2, [pc, #100]	@ (80003ec <SystemInit+0x114>)
 8000388:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b14      	ldr	r3, [pc, #80]	@ (80003dc <SystemInit+0x104>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b12      	ldr	r3, [pc, #72]	@ (80003dc <SystemInit+0x104>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a11      	ldr	r2, [pc, #68]	@ (80003dc <SystemInit+0x104>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b0f      	ldr	r3, [pc, #60]	@ (80003dc <SystemInit+0x104>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b13      	ldr	r3, [pc, #76]	@ (80003f0 <SystemInit+0x118>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003a6:	4a12      	ldr	r2, [pc, #72]	@ (80003f0 <SystemInit+0x118>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b11      	ldr	r3, [pc, #68]	@ (80003f4 <SystemInit+0x11c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	@ (80003f8 <SystemInit+0x120>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	@ (80003fc <SystemInit+0x124>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000400 <SystemInit+0x128>)
 80003c4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	52002000 	.word	0x52002000
 80003dc:	58024400 	.word	0x58024400
 80003e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80003e4:	02020200 	.word	0x02020200
 80003e8:	01ff0000 	.word	0x01ff0000
 80003ec:	01010280 	.word	0x01010280
 80003f0:	580000c0 	.word	0x580000c0
 80003f4:	5c001000 	.word	0x5c001000
 80003f8:	ffff0000 	.word	0xffff0000
 80003fc:	51008108 	.word	0x51008108
 8000400:	52004000 	.word	0x52004000

08000404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800040a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800040e:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000410:	bf00      	nop
 8000412:	4b2e      	ldr	r3, [pc, #184]	@ (80004cc <main+0xc8>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800041a:	2b00      	cmp	r3, #0
 800041c:	d004      	beq.n	8000428 <main+0x24>
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	1e5a      	subs	r2, r3, #1
 8000422:	607a      	str	r2, [r7, #4]
 8000424:	2b00      	cmp	r3, #0
 8000426:	dcf4      	bgt.n	8000412 <main+0xe>
  if ( timeout < 0 )
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	2b00      	cmp	r3, #0
 800042c:	da01      	bge.n	8000432 <main+0x2e>
  {
  Error_Handler();
 800042e:	f000 fa0d 	bl	800084c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000432:	f000 fb2b 	bl	8000a8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000436:	f000 f84d 	bl	80004d4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800043a:	4b24      	ldr	r3, [pc, #144]	@ (80004cc <main+0xc8>)
 800043c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000440:	4a22      	ldr	r2, [pc, #136]	@ (80004cc <main+0xc8>)
 8000442:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000446:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800044a:	4b20      	ldr	r3, [pc, #128]	@ (80004cc <main+0xc8>)
 800044c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000454:	603b      	str	r3, [r7, #0]
 8000456:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000458:	2000      	movs	r0, #0
 800045a:	f000 fef1 	bl	8001240 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800045e:	2100      	movs	r1, #0
 8000460:	2000      	movs	r0, #0
 8000462:	f000 ff07 	bl	8001274 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000466:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800046a:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800046c:	bf00      	nop
 800046e:	4b17      	ldr	r3, [pc, #92]	@ (80004cc <main+0xc8>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000476:	2b00      	cmp	r3, #0
 8000478:	d104      	bne.n	8000484 <main+0x80>
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	1e5a      	subs	r2, r3, #1
 800047e:	607a      	str	r2, [r7, #4]
 8000480:	2b00      	cmp	r3, #0
 8000482:	dcf4      	bgt.n	800046e <main+0x6a>
if ( timeout < 0 )
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	2b00      	cmp	r3, #0
 8000488:	da01      	bge.n	800048e <main+0x8a>
{
Error_Handler();
 800048a:	f000 f9df 	bl	800084c <Error_Handler>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  MX_GPIO_Init();
 800048e:	f000 f8f5 	bl	800067c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000492:	f000 f89d 	bl	80005d0 <MX_SPI1_Init>
  MX_FATFS_Init();
 8000496:	f004 f989 	bl	80047ac <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800049a:	2101      	movs	r1, #1
 800049c:	480c      	ldr	r0, [pc, #48]	@ (80004d0 <main+0xcc>)
 800049e:	f000 feb4 	bl	800120a <HAL_GPIO_TogglePin>
  	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80004a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80004a6:	480a      	ldr	r0, [pc, #40]	@ (80004d0 <main+0xcc>)
 80004a8:	f000 feaf 	bl	800120a <HAL_GPIO_TogglePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80004ac:	2101      	movs	r1, #1
 80004ae:	4808      	ldr	r0, [pc, #32]	@ (80004d0 <main+0xcc>)
 80004b0:	f000 feab 	bl	800120a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80004b4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80004b8:	4805      	ldr	r0, [pc, #20]	@ (80004d0 <main+0xcc>)
 80004ba:	f000 fea6 	bl	800120a <HAL_GPIO_TogglePin>
	      HAL_Delay(1000);
 80004be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80004c2:	f000 fb75 	bl	8000bb0 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80004c6:	bf00      	nop
 80004c8:	e7f0      	b.n	80004ac <main+0xa8>
 80004ca:	bf00      	nop
 80004cc:	58024400 	.word	0x58024400
 80004d0:	58020400 	.word	0x58020400

080004d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b09c      	sub	sp, #112	@ 0x70
 80004d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004de:	224c      	movs	r2, #76	@ 0x4c
 80004e0:	2100      	movs	r1, #0
 80004e2:	4618      	mov	r0, r3
 80004e4:	f004 ff03 	bl	80052ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004e8:	1d3b      	adds	r3, r7, #4
 80004ea:	2220      	movs	r2, #32
 80004ec:	2100      	movs	r1, #0
 80004ee:	4618      	mov	r0, r3
 80004f0:	f004 fefd 	bl	80052ee <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80004f4:	2004      	movs	r0, #4
 80004f6:	f000 fed1 	bl	800129c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80004fa:	2300      	movs	r3, #0
 80004fc:	603b      	str	r3, [r7, #0]
 80004fe:	4b32      	ldr	r3, [pc, #200]	@ (80005c8 <SystemClock_Config+0xf4>)
 8000500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000502:	4a31      	ldr	r2, [pc, #196]	@ (80005c8 <SystemClock_Config+0xf4>)
 8000504:	f023 0301 	bic.w	r3, r3, #1
 8000508:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800050a:	4b2f      	ldr	r3, [pc, #188]	@ (80005c8 <SystemClock_Config+0xf4>)
 800050c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800050e:	f003 0301 	and.w	r3, r3, #1
 8000512:	603b      	str	r3, [r7, #0]
 8000514:	4b2d      	ldr	r3, [pc, #180]	@ (80005cc <SystemClock_Config+0xf8>)
 8000516:	699b      	ldr	r3, [r3, #24]
 8000518:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800051c:	4a2b      	ldr	r2, [pc, #172]	@ (80005cc <SystemClock_Config+0xf8>)
 800051e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000522:	6193      	str	r3, [r2, #24]
 8000524:	4b29      	ldr	r3, [pc, #164]	@ (80005cc <SystemClock_Config+0xf8>)
 8000526:	699b      	ldr	r3, [r3, #24]
 8000528:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800052c:	603b      	str	r3, [r7, #0]
 800052e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000530:	bf00      	nop
 8000532:	4b26      	ldr	r3, [pc, #152]	@ (80005cc <SystemClock_Config+0xf8>)
 8000534:	699b      	ldr	r3, [r3, #24]
 8000536:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800053a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800053e:	d1f8      	bne.n	8000532 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000540:	2302      	movs	r3, #2
 8000542:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000544:	2301      	movs	r3, #1
 8000546:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000548:	2340      	movs	r3, #64	@ 0x40
 800054a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800054c:	2302      	movs	r3, #2
 800054e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000550:	2300      	movs	r3, #0
 8000552:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000554:	2304      	movs	r3, #4
 8000556:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000558:	2309      	movs	r3, #9
 800055a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800055c:	2302      	movs	r3, #2
 800055e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000560:	2302      	movs	r3, #2
 8000562:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000564:	2302      	movs	r3, #2
 8000566:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000568:	230c      	movs	r3, #12
 800056a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800056c:	2302      	movs	r3, #2
 800056e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8000570:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000574:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000576:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800057a:	4618      	mov	r0, r3
 800057c:	f000 fee8 	bl	8001350 <HAL_RCC_OscConfig>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000586:	f000 f961 	bl	800084c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800058a:	233f      	movs	r3, #63	@ 0x3f
 800058c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800058e:	2300      	movs	r3, #0
 8000590:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000592:	2300      	movs	r3, #0
 8000594:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000596:	2300      	movs	r3, #0
 8000598:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800059a:	2300      	movs	r3, #0
 800059c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800059e:	2300      	movs	r3, #0
 80005a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80005a2:	2300      	movs	r3, #0
 80005a4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80005a6:	2300      	movs	r3, #0
 80005a8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	2101      	movs	r1, #1
 80005ae:	4618      	mov	r0, r3
 80005b0:	f001 fb28 	bl	8001c04 <HAL_RCC_ClockConfig>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <SystemClock_Config+0xea>
  {
    Error_Handler();
 80005ba:	f000 f947 	bl	800084c <Error_Handler>
  }
}
 80005be:	bf00      	nop
 80005c0:	3770      	adds	r7, #112	@ 0x70
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	58000400 	.word	0x58000400
 80005cc:	58024800 	.word	0x58024800

080005d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80005d4:	4b27      	ldr	r3, [pc, #156]	@ (8000674 <MX_SPI1_Init+0xa4>)
 80005d6:	4a28      	ldr	r2, [pc, #160]	@ (8000678 <MX_SPI1_Init+0xa8>)
 80005d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80005da:	4b26      	ldr	r3, [pc, #152]	@ (8000674 <MX_SPI1_Init+0xa4>)
 80005dc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80005e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005e2:	4b24      	ldr	r3, [pc, #144]	@ (8000674 <MX_SPI1_Init+0xa4>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80005e8:	4b22      	ldr	r3, [pc, #136]	@ (8000674 <MX_SPI1_Init+0xa4>)
 80005ea:	2207      	movs	r2, #7
 80005ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005ee:	4b21      	ldr	r3, [pc, #132]	@ (8000674 <MX_SPI1_Init+0xa4>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000674 <MX_SPI1_Init+0xa4>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80005fa:	4b1e      	ldr	r3, [pc, #120]	@ (8000674 <MX_SPI1_Init+0xa4>)
 80005fc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000600:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000602:	4b1c      	ldr	r3, [pc, #112]	@ (8000674 <MX_SPI1_Init+0xa4>)
 8000604:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000608:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800060a:	4b1a      	ldr	r3, [pc, #104]	@ (8000674 <MX_SPI1_Init+0xa4>)
 800060c:	2200      	movs	r2, #0
 800060e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000610:	4b18      	ldr	r3, [pc, #96]	@ (8000674 <MX_SPI1_Init+0xa4>)
 8000612:	2200      	movs	r2, #0
 8000614:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000616:	4b17      	ldr	r3, [pc, #92]	@ (8000674 <MX_SPI1_Init+0xa4>)
 8000618:	2200      	movs	r2, #0
 800061a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800061c:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <MX_SPI1_Init+0xa4>)
 800061e:	2200      	movs	r2, #0
 8000620:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000622:	4b14      	ldr	r3, [pc, #80]	@ (8000674 <MX_SPI1_Init+0xa4>)
 8000624:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000628:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800062a:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <MX_SPI1_Init+0xa4>)
 800062c:	2200      	movs	r2, #0
 800062e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000630:	4b10      	ldr	r3, [pc, #64]	@ (8000674 <MX_SPI1_Init+0xa4>)
 8000632:	2200      	movs	r2, #0
 8000634:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000636:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <MX_SPI1_Init+0xa4>)
 8000638:	2200      	movs	r2, #0
 800063a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800063c:	4b0d      	ldr	r3, [pc, #52]	@ (8000674 <MX_SPI1_Init+0xa4>)
 800063e:	2200      	movs	r2, #0
 8000640:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000642:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <MX_SPI1_Init+0xa4>)
 8000644:	2200      	movs	r2, #0
 8000646:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000648:	4b0a      	ldr	r3, [pc, #40]	@ (8000674 <MX_SPI1_Init+0xa4>)
 800064a:	2200      	movs	r2, #0
 800064c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800064e:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <MX_SPI1_Init+0xa4>)
 8000650:	2200      	movs	r2, #0
 8000652:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000654:	4b07      	ldr	r3, [pc, #28]	@ (8000674 <MX_SPI1_Init+0xa4>)
 8000656:	2200      	movs	r2, #0
 8000658:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800065a:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <MX_SPI1_Init+0xa4>)
 800065c:	2200      	movs	r2, #0
 800065e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000660:	4804      	ldr	r0, [pc, #16]	@ (8000674 <MX_SPI1_Init+0xa4>)
 8000662:	f003 f96d 	bl	8003940 <HAL_SPI_Init>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 800066c:	f000 f8ee 	bl	800084c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000670:	bf00      	nop
 8000672:	bd80      	pop	{r7, pc}
 8000674:	24000044 	.word	0x24000044
 8000678:	40013000 	.word	0x40013000

0800067c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b08a      	sub	sp, #40	@ 0x28
 8000680:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	605a      	str	r2, [r3, #4]
 800068c:	609a      	str	r2, [r3, #8]
 800068e:	60da      	str	r2, [r3, #12]
 8000690:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000692:	4b68      	ldr	r3, [pc, #416]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 8000694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000698:	4a66      	ldr	r2, [pc, #408]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 800069a:	f043 0304 	orr.w	r3, r3, #4
 800069e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006a2:	4b64      	ldr	r3, [pc, #400]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 80006a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006a8:	f003 0304 	and.w	r3, r3, #4
 80006ac:	613b      	str	r3, [r7, #16]
 80006ae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b0:	4b60      	ldr	r3, [pc, #384]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 80006b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006b6:	4a5f      	ldr	r2, [pc, #380]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 80006b8:	f043 0301 	orr.w	r3, r3, #1
 80006bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006c0:	4b5c      	ldr	r3, [pc, #368]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 80006c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006c6:	f003 0301 	and.w	r3, r3, #1
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ce:	4b59      	ldr	r3, [pc, #356]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 80006d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006d4:	4a57      	ldr	r2, [pc, #348]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 80006d6:	f043 0302 	orr.w	r3, r3, #2
 80006da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006de:	4b55      	ldr	r3, [pc, #340]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 80006e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006e4:	f003 0302 	and.w	r3, r3, #2
 80006e8:	60bb      	str	r3, [r7, #8]
 80006ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006ec:	4b51      	ldr	r3, [pc, #324]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 80006ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006f2:	4a50      	ldr	r2, [pc, #320]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 80006f4:	f043 0308 	orr.w	r3, r3, #8
 80006f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006fc:	4b4d      	ldr	r3, [pc, #308]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 80006fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000702:	f003 0308 	and.w	r3, r3, #8
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800070a:	4b4a      	ldr	r3, [pc, #296]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 800070c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000710:	4a48      	ldr	r2, [pc, #288]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 8000712:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000716:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800071a:	4b46      	ldr	r3, [pc, #280]	@ (8000834 <MX_GPIO_Init+0x1b8>)
 800071c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000724:	603b      	str	r3, [r7, #0]
 8000726:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000728:	2201      	movs	r2, #1
 800072a:	2101      	movs	r1, #1
 800072c:	4842      	ldr	r0, [pc, #264]	@ (8000838 <MX_GPIO_Init+0x1bc>)
 800072e:	f000 fd53 	bl	80011d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000732:	2200      	movs	r2, #0
 8000734:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000738:	483f      	ldr	r0, [pc, #252]	@ (8000838 <MX_GPIO_Init+0x1bc>)
 800073a:	f000 fd4d 	bl	80011d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 800073e:	2201      	movs	r2, #1
 8000740:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000744:	483d      	ldr	r0, [pc, #244]	@ (800083c <MX_GPIO_Init+0x1c0>)
 8000746:	f000 fd47 	bl	80011d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800074a:	2332      	movs	r3, #50	@ 0x32
 800074c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800074e:	2302      	movs	r3, #2
 8000750:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000752:	2300      	movs	r3, #0
 8000754:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000756:	2300      	movs	r3, #0
 8000758:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800075a:	230b      	movs	r3, #11
 800075c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800075e:	f107 0314 	add.w	r3, r7, #20
 8000762:	4619      	mov	r1, r3
 8000764:	4836      	ldr	r0, [pc, #216]	@ (8000840 <MX_GPIO_Init+0x1c4>)
 8000766:	f000 fb87 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800076a:	2386      	movs	r3, #134	@ 0x86
 800076c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800076e:	2302      	movs	r3, #2
 8000770:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000776:	2300      	movs	r3, #0
 8000778:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800077a:	230b      	movs	r3, #11
 800077c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800077e:	f107 0314 	add.w	r3, r7, #20
 8000782:	4619      	mov	r1, r3
 8000784:	482f      	ldr	r0, [pc, #188]	@ (8000844 <MX_GPIO_Init+0x1c8>)
 8000786:	f000 fb77 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 800078a:	f244 0301 	movw	r3, #16385	@ 0x4001
 800078e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000790:	2301      	movs	r3, #1
 8000792:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000794:	2300      	movs	r3, #0
 8000796:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000798:	2300      	movs	r3, #0
 800079a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800079c:	f107 0314 	add.w	r3, r7, #20
 80007a0:	4619      	mov	r1, r3
 80007a2:	4825      	ldr	r0, [pc, #148]	@ (8000838 <MX_GPIO_Init+0x1bc>)
 80007a4:	f000 fb68 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80007a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ae:	2302      	movs	r3, #2
 80007b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	2300      	movs	r3, #0
 80007b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b6:	2300      	movs	r3, #0
 80007b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007ba:	230b      	movs	r3, #11
 80007bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007be:	f107 0314 	add.w	r3, r7, #20
 80007c2:	4619      	mov	r1, r3
 80007c4:	481c      	ldr	r0, [pc, #112]	@ (8000838 <MX_GPIO_Init+0x1bc>)
 80007c6:	f000 fb57 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80007ca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80007ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d0:	2301      	movs	r3, #1
 80007d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007d4:	2301      	movs	r3, #1
 80007d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007d8:	2302      	movs	r3, #2
 80007da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80007dc:	f107 0314 	add.w	r3, r7, #20
 80007e0:	4619      	mov	r1, r3
 80007e2:	4816      	ldr	r0, [pc, #88]	@ (800083c <MX_GPIO_Init+0x1c0>)
 80007e4:	f000 fb48 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80007e8:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80007ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ee:	2302      	movs	r3, #2
 80007f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	2300      	movs	r3, #0
 80007f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f6:	2300      	movs	r3, #0
 80007f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80007fa:	230a      	movs	r3, #10
 80007fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fe:	f107 0314 	add.w	r3, r7, #20
 8000802:	4619      	mov	r1, r3
 8000804:	480f      	ldr	r0, [pc, #60]	@ (8000844 <MX_GPIO_Init+0x1c8>)
 8000806:	f000 fb37 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800080a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800080e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000810:	2302      	movs	r3, #2
 8000812:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000818:	2300      	movs	r3, #0
 800081a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800081c:	230b      	movs	r3, #11
 800081e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	4619      	mov	r1, r3
 8000826:	4808      	ldr	r0, [pc, #32]	@ (8000848 <MX_GPIO_Init+0x1cc>)
 8000828:	f000 fb26 	bl	8000e78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800082c:	bf00      	nop
 800082e:	3728      	adds	r7, #40	@ 0x28
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	58024400 	.word	0x58024400
 8000838:	58020400 	.word	0x58020400
 800083c:	58020c00 	.word	0x58020c00
 8000840:	58020800 	.word	0x58020800
 8000844:	58020000 	.word	0x58020000
 8000848:	58021800 	.word	0x58021800

0800084c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000850:	b672      	cpsid	i
}
 8000852:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000854:	bf00      	nop
 8000856:	e7fd      	b.n	8000854 <Error_Handler+0x8>

08000858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085e:	4b0a      	ldr	r3, [pc, #40]	@ (8000888 <HAL_MspInit+0x30>)
 8000860:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000864:	4a08      	ldr	r2, [pc, #32]	@ (8000888 <HAL_MspInit+0x30>)
 8000866:	f043 0302 	orr.w	r3, r3, #2
 800086a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800086e:	4b06      	ldr	r3, [pc, #24]	@ (8000888 <HAL_MspInit+0x30>)
 8000870:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000874:	f003 0302 	and.w	r3, r3, #2
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087c:	bf00      	nop
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr
 8000888:	58024400 	.word	0x58024400

0800088c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b0bc      	sub	sp, #240	@ 0xf0
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000894:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008a4:	f107 0318 	add.w	r3, r7, #24
 80008a8:	22c0      	movs	r2, #192	@ 0xc0
 80008aa:	2100      	movs	r1, #0
 80008ac:	4618      	mov	r0, r3
 80008ae:	f004 fd1e 	bl	80052ee <memset>
  if(hspi->Instance==SPI1)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4a38      	ldr	r2, [pc, #224]	@ (8000998 <HAL_SPI_MspInit+0x10c>)
 80008b8:	4293      	cmp	r3, r2
 80008ba:	d168      	bne.n	800098e <HAL_SPI_MspInit+0x102>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80008bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80008c0:	f04f 0300 	mov.w	r3, #0
 80008c4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008cc:	f107 0318 	add.w	r3, r7, #24
 80008d0:	4618      	mov	r0, r3
 80008d2:	f001 fcc7 	bl	8002264 <HAL_RCCEx_PeriphCLKConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80008dc:	f7ff ffb6 	bl	800084c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008e0:	4b2e      	ldr	r3, [pc, #184]	@ (800099c <HAL_SPI_MspInit+0x110>)
 80008e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80008e6:	4a2d      	ldr	r2, [pc, #180]	@ (800099c <HAL_SPI_MspInit+0x110>)
 80008e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80008ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80008f0:	4b2a      	ldr	r3, [pc, #168]	@ (800099c <HAL_SPI_MspInit+0x110>)
 80008f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80008f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80008fa:	617b      	str	r3, [r7, #20]
 80008fc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	4b27      	ldr	r3, [pc, #156]	@ (800099c <HAL_SPI_MspInit+0x110>)
 8000900:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000904:	4a25      	ldr	r2, [pc, #148]	@ (800099c <HAL_SPI_MspInit+0x110>)
 8000906:	f043 0301 	orr.w	r3, r3, #1
 800090a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800090e:	4b23      	ldr	r3, [pc, #140]	@ (800099c <HAL_SPI_MspInit+0x110>)
 8000910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000914:	f003 0301 	and.w	r3, r3, #1
 8000918:	613b      	str	r3, [r7, #16]
 800091a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800091c:	4b1f      	ldr	r3, [pc, #124]	@ (800099c <HAL_SPI_MspInit+0x110>)
 800091e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000922:	4a1e      	ldr	r2, [pc, #120]	@ (800099c <HAL_SPI_MspInit+0x110>)
 8000924:	f043 0308 	orr.w	r3, r3, #8
 8000928:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800092c:	4b1b      	ldr	r3, [pc, #108]	@ (800099c <HAL_SPI_MspInit+0x110>)
 800092e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000932:	f003 0308 	and.w	r3, r3, #8
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800093a:	2360      	movs	r3, #96	@ 0x60
 800093c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000940:	2302      	movs	r3, #2
 8000942:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	2300      	movs	r3, #0
 800094e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000952:	2305      	movs	r3, #5
 8000954:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000958:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800095c:	4619      	mov	r1, r3
 800095e:	4810      	ldr	r0, [pc, #64]	@ (80009a0 <HAL_SPI_MspInit+0x114>)
 8000960:	f000 fa8a 	bl	8000e78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000964:	2380      	movs	r3, #128	@ 0x80
 8000966:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096a:	2302      	movs	r3, #2
 800096c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000976:	2300      	movs	r3, #0
 8000978:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800097c:	2305      	movs	r3, #5
 800097e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000982:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000986:	4619      	mov	r1, r3
 8000988:	4806      	ldr	r0, [pc, #24]	@ (80009a4 <HAL_SPI_MspInit+0x118>)
 800098a:	f000 fa75 	bl	8000e78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800098e:	bf00      	nop
 8000990:	37f0      	adds	r7, #240	@ 0xf0
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40013000 	.word	0x40013000
 800099c:	58024400 	.word	0x58024400
 80009a0:	58020000 	.word	0x58020000
 80009a4:	58020c00 	.word	0x58020c00

080009a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009ac:	bf00      	nop
 80009ae:	e7fd      	b.n	80009ac <NMI_Handler+0x4>

080009b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <HardFault_Handler+0x4>

080009b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009bc:	bf00      	nop
 80009be:	e7fd      	b.n	80009bc <MemManage_Handler+0x4>

080009c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <BusFault_Handler+0x4>

080009c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <UsageFault_Handler+0x4>

080009d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr

080009de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009de:	b480      	push	{r7}
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr

080009fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009fe:	f000 f8b7 	bl	8000b70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}

08000a06 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000a0a:	2000      	movs	r0, #0
 8000a0c:	f000 f82c 	bl	8000a68 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000a14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a4c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a18:	f7ff fc5e 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a1c:	480c      	ldr	r0, [pc, #48]	@ (8000a50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a1e:	490d      	ldr	r1, [pc, #52]	@ (8000a54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a20:	4a0d      	ldr	r2, [pc, #52]	@ (8000a58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a24:	e002      	b.n	8000a2c <LoopCopyDataInit>

08000a26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a2a:	3304      	adds	r3, #4

08000a2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a30:	d3f9      	bcc.n	8000a26 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a32:	4a0a      	ldr	r2, [pc, #40]	@ (8000a5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a34:	4c0a      	ldr	r4, [pc, #40]	@ (8000a60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a38:	e001      	b.n	8000a3e <LoopFillZerobss>

08000a3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a3c:	3204      	adds	r2, #4

08000a3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a40:	d3fb      	bcc.n	8000a3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a42:	f004 fc5d 	bl	8005300 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a46:	f7ff fcdd 	bl	8000404 <main>
  bx  lr
 8000a4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a4c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000a50:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000a54:	24000028 	.word	0x24000028
  ldr r2, =_sidata
 8000a58:	08005378 	.word	0x08005378
  ldr r2, =_sbss
 8000a5c:	24000028 	.word	0x24000028
  ldr r4, =_ebss
 8000a60:	240000f8 	.word	0x240000f8

08000a64 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a64:	e7fe      	b.n	8000a64 <ADC3_IRQHandler>
	...

08000a68 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	00db      	lsls	r3, r3, #3
 8000a76:	4a04      	ldr	r2, [pc, #16]	@ (8000a88 <BSP_PB_IRQHandler+0x20>)
 8000a78:	4413      	add	r3, r2
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f000 f9c0 	bl	8000e00 <HAL_EXTI_IRQHandler>
}
 8000a80:	bf00      	nop
 8000a82:	3708      	adds	r7, #8
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	240000cc 	.word	0x240000cc

08000a8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a92:	2003      	movs	r0, #3
 8000a94:	f000 f96e 	bl	8000d74 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000a98:	f001 fa6a 	bl	8001f70 <HAL_RCC_GetSysClockFreq>
 8000a9c:	4602      	mov	r2, r0
 8000a9e:	4b15      	ldr	r3, [pc, #84]	@ (8000af4 <HAL_Init+0x68>)
 8000aa0:	699b      	ldr	r3, [r3, #24]
 8000aa2:	0a1b      	lsrs	r3, r3, #8
 8000aa4:	f003 030f 	and.w	r3, r3, #15
 8000aa8:	4913      	ldr	r1, [pc, #76]	@ (8000af8 <HAL_Init+0x6c>)
 8000aaa:	5ccb      	ldrb	r3, [r1, r3]
 8000aac:	f003 031f 	and.w	r3, r3, #31
 8000ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ab4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8000af4 <HAL_Init+0x68>)
 8000ab8:	699b      	ldr	r3, [r3, #24]
 8000aba:	f003 030f 	and.w	r3, r3, #15
 8000abe:	4a0e      	ldr	r2, [pc, #56]	@ (8000af8 <HAL_Init+0x6c>)
 8000ac0:	5cd3      	ldrb	r3, [r2, r3]
 8000ac2:	f003 031f 	and.w	r3, r3, #31
 8000ac6:	687a      	ldr	r2, [r7, #4]
 8000ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8000acc:	4a0b      	ldr	r2, [pc, #44]	@ (8000afc <HAL_Init+0x70>)
 8000ace:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000ad0:	4a0b      	ldr	r2, [pc, #44]	@ (8000b00 <HAL_Init+0x74>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ad6:	2000      	movs	r0, #0
 8000ad8:	f000 f814 	bl	8000b04 <HAL_InitTick>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	e002      	b.n	8000aec <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000ae6:	f7ff feb7 	bl	8000858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aea:	2300      	movs	r3, #0
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3708      	adds	r7, #8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	58024400 	.word	0x58024400
 8000af8:	08005360 	.word	0x08005360
 8000afc:	24000004 	.word	0x24000004
 8000b00:	24000000 	.word	0x24000000

08000b04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000b0c:	4b15      	ldr	r3, [pc, #84]	@ (8000b64 <HAL_InitTick+0x60>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d101      	bne.n	8000b18 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000b14:	2301      	movs	r3, #1
 8000b16:	e021      	b.n	8000b5c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000b18:	4b13      	ldr	r3, [pc, #76]	@ (8000b68 <HAL_InitTick+0x64>)
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	4b11      	ldr	r3, [pc, #68]	@ (8000b64 <HAL_InitTick+0x60>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	4619      	mov	r1, r3
 8000b22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f000 f945 	bl	8000dbe <HAL_SYSTICK_Config>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e00e      	b.n	8000b5c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2b0f      	cmp	r3, #15
 8000b42:	d80a      	bhi.n	8000b5a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b44:	2200      	movs	r2, #0
 8000b46:	6879      	ldr	r1, [r7, #4]
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	f000 f91d 	bl	8000d8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b50:	4a06      	ldr	r2, [pc, #24]	@ (8000b6c <HAL_InitTick+0x68>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b56:	2300      	movs	r3, #0
 8000b58:	e000      	b.n	8000b5c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	2400000c 	.word	0x2400000c
 8000b68:	24000000 	.word	0x24000000
 8000b6c:	24000008 	.word	0x24000008

08000b70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b74:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <HAL_IncTick+0x20>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	461a      	mov	r2, r3
 8000b7a:	4b06      	ldr	r3, [pc, #24]	@ (8000b94 <HAL_IncTick+0x24>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4413      	add	r3, r2
 8000b80:	4a04      	ldr	r2, [pc, #16]	@ (8000b94 <HAL_IncTick+0x24>)
 8000b82:	6013      	str	r3, [r2, #0]
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	2400000c 	.word	0x2400000c
 8000b94:	240000d4 	.word	0x240000d4

08000b98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b9c:	4b03      	ldr	r3, [pc, #12]	@ (8000bac <HAL_GetTick+0x14>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	240000d4 	.word	0x240000d4

08000bb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bb8:	f7ff ffee 	bl	8000b98 <HAL_GetTick>
 8000bbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bc8:	d005      	beq.n	8000bd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bca:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <HAL_Delay+0x44>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	461a      	mov	r2, r3
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bd6:	bf00      	nop
 8000bd8:	f7ff ffde 	bl	8000b98 <HAL_GetTick>
 8000bdc:	4602      	mov	r2, r0
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	68fa      	ldr	r2, [r7, #12]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d8f7      	bhi.n	8000bd8 <HAL_Delay+0x28>
  {
  }
}
 8000be8:	bf00      	nop
 8000bea:	bf00      	nop
 8000bec:	3710      	adds	r7, #16
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	2400000c 	.word	0x2400000c

08000bf8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000bfc:	4b03      	ldr	r3, [pc, #12]	@ (8000c0c <HAL_GetREVID+0x14>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	0c1b      	lsrs	r3, r3, #16
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	5c001000 	.word	0x5c001000

08000c10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	f003 0307 	and.w	r3, r3, #7
 8000c1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c20:	4b0b      	ldr	r3, [pc, #44]	@ (8000c50 <__NVIC_SetPriorityGrouping+0x40>)
 8000c22:	68db      	ldr	r3, [r3, #12]
 8000c24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c26:	68ba      	ldr	r2, [r7, #8]
 8000c28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c38:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <__NVIC_SetPriorityGrouping+0x44>)
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c3e:	4a04      	ldr	r2, [pc, #16]	@ (8000c50 <__NVIC_SetPriorityGrouping+0x40>)
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	60d3      	str	r3, [r2, #12]
}
 8000c44:	bf00      	nop
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr
 8000c50:	e000ed00 	.word	0xe000ed00
 8000c54:	05fa0000 	.word	0x05fa0000

08000c58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c5c:	4b04      	ldr	r3, [pc, #16]	@ (8000c70 <__NVIC_GetPriorityGrouping+0x18>)
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	0a1b      	lsrs	r3, r3, #8
 8000c62:	f003 0307 	and.w	r3, r3, #7
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	e000ed00 	.word	0xe000ed00

08000c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	6039      	str	r1, [r7, #0]
 8000c7e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000c80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	db0a      	blt.n	8000c9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	b2da      	uxtb	r2, r3
 8000c8c:	490c      	ldr	r1, [pc, #48]	@ (8000cc0 <__NVIC_SetPriority+0x4c>)
 8000c8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c92:	0112      	lsls	r2, r2, #4
 8000c94:	b2d2      	uxtb	r2, r2
 8000c96:	440b      	add	r3, r1
 8000c98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c9c:	e00a      	b.n	8000cb4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	b2da      	uxtb	r2, r3
 8000ca2:	4908      	ldr	r1, [pc, #32]	@ (8000cc4 <__NVIC_SetPriority+0x50>)
 8000ca4:	88fb      	ldrh	r3, [r7, #6]
 8000ca6:	f003 030f 	and.w	r3, r3, #15
 8000caa:	3b04      	subs	r3, #4
 8000cac:	0112      	lsls	r2, r2, #4
 8000cae:	b2d2      	uxtb	r2, r2
 8000cb0:	440b      	add	r3, r1
 8000cb2:	761a      	strb	r2, [r3, #24]
}
 8000cb4:	bf00      	nop
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	e000e100 	.word	0xe000e100
 8000cc4:	e000ed00 	.word	0xe000ed00

08000cc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b089      	sub	sp, #36	@ 0x24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	60f8      	str	r0, [r7, #12]
 8000cd0:	60b9      	str	r1, [r7, #8]
 8000cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	f003 0307 	and.w	r3, r3, #7
 8000cda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	f1c3 0307 	rsb	r3, r3, #7
 8000ce2:	2b04      	cmp	r3, #4
 8000ce4:	bf28      	it	cs
 8000ce6:	2304      	movcs	r3, #4
 8000ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cea:	69fb      	ldr	r3, [r7, #28]
 8000cec:	3304      	adds	r3, #4
 8000cee:	2b06      	cmp	r3, #6
 8000cf0:	d902      	bls.n	8000cf8 <NVIC_EncodePriority+0x30>
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	3b03      	subs	r3, #3
 8000cf6:	e000      	b.n	8000cfa <NVIC_EncodePriority+0x32>
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8000d00:	69bb      	ldr	r3, [r7, #24]
 8000d02:	fa02 f303 	lsl.w	r3, r2, r3
 8000d06:	43da      	mvns	r2, r3
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	401a      	ands	r2, r3
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d10:	f04f 31ff 	mov.w	r1, #4294967295
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	fa01 f303 	lsl.w	r3, r1, r3
 8000d1a:	43d9      	mvns	r1, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d20:	4313      	orrs	r3, r2
         );
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3724      	adds	r7, #36	@ 0x24
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
	...

08000d30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d40:	d301      	bcc.n	8000d46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d42:	2301      	movs	r3, #1
 8000d44:	e00f      	b.n	8000d66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d46:	4a0a      	ldr	r2, [pc, #40]	@ (8000d70 <SysTick_Config+0x40>)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d4e:	210f      	movs	r1, #15
 8000d50:	f04f 30ff 	mov.w	r0, #4294967295
 8000d54:	f7ff ff8e 	bl	8000c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d58:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <SysTick_Config+0x40>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d5e:	4b04      	ldr	r3, [pc, #16]	@ (8000d70 <SysTick_Config+0x40>)
 8000d60:	2207      	movs	r2, #7
 8000d62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d64:	2300      	movs	r3, #0
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	e000e010 	.word	0xe000e010

08000d74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f7ff ff47 	bl	8000c10 <__NVIC_SetPriorityGrouping>
}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b086      	sub	sp, #24
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	4603      	mov	r3, r0
 8000d92:	60b9      	str	r1, [r7, #8]
 8000d94:	607a      	str	r2, [r7, #4]
 8000d96:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d98:	f7ff ff5e 	bl	8000c58 <__NVIC_GetPriorityGrouping>
 8000d9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	68b9      	ldr	r1, [r7, #8]
 8000da2:	6978      	ldr	r0, [r7, #20]
 8000da4:	f7ff ff90 	bl	8000cc8 <NVIC_EncodePriority>
 8000da8:	4602      	mov	r2, r0
 8000daa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000dae:	4611      	mov	r1, r2
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff ff5f 	bl	8000c74 <__NVIC_SetPriority>
}
 8000db6:	bf00      	nop
 8000db8:	3718      	adds	r7, #24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b082      	sub	sp, #8
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dc6:	6878      	ldr	r0, [r7, #4]
 8000dc8:	f7ff ffb2 	bl	8000d30 <SysTick_Config>
 8000dcc:	4603      	mov	r3, r0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
	...

08000dd8 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8000ddc:	4b07      	ldr	r3, [pc, #28]	@ (8000dfc <HAL_GetCurrentCPUID+0x24>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	091b      	lsrs	r3, r3, #4
 8000de2:	f003 030f 	and.w	r3, r3, #15
 8000de6:	2b07      	cmp	r3, #7
 8000de8:	d101      	bne.n	8000dee <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8000dea:	2303      	movs	r3, #3
 8000dec:	e000      	b.n	8000df0 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8000dee:	2301      	movs	r3, #1
  }
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	e000ed00 	.word	0xe000ed00

08000e00 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	0c1b      	lsrs	r3, r3, #16
 8000e0e:	f003 0303 	and.w	r3, r3, #3
 8000e12:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f003 031f 	and.w	r3, r3, #31
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8000e24:	f7ff ffd8 	bl	8000dd8 <HAL_GetCurrentCPUID>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	d105      	bne.n	8000e3a <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	011a      	lsls	r2, r3, #4
 8000e32:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <HAL_EXTI_IRQHandler+0x70>)
 8000e34:	4413      	add	r3, r2
 8000e36:	617b      	str	r3, [r7, #20]
 8000e38:	e004      	b.n	8000e44 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	011a      	lsls	r2, r3, #4
 8000e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e74 <HAL_EXTI_IRQHandler+0x74>)
 8000e40:	4413      	add	r3, r2
 8000e42:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	68fa      	ldr	r2, [r7, #12]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d009      	beq.n	8000e68 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d002      	beq.n	8000e68 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	4798      	blx	r3
    }
  }
}
 8000e68:	bf00      	nop
 8000e6a:	3718      	adds	r7, #24
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	58000088 	.word	0x58000088
 8000e74:	580000c8 	.word	0x580000c8

08000e78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b089      	sub	sp, #36	@ 0x24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000e82:	2300      	movs	r3, #0
 8000e84:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000e86:	4b89      	ldr	r3, [pc, #548]	@ (80010ac <HAL_GPIO_Init+0x234>)
 8000e88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000e8a:	e194      	b.n	80011b6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	2101      	movs	r1, #1
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	fa01 f303 	lsl.w	r3, r1, r3
 8000e98:	4013      	ands	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	f000 8186 	beq.w	80011b0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f003 0303 	and.w	r3, r3, #3
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d005      	beq.n	8000ebc <HAL_GPIO_Init+0x44>
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f003 0303 	and.w	r3, r3, #3
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	d130      	bne.n	8000f1e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	2203      	movs	r2, #3
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	43db      	mvns	r3, r3
 8000ece:	69ba      	ldr	r2, [r7, #24]
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	68da      	ldr	r2, [r3, #12]
 8000ed8:	69fb      	ldr	r3, [r7, #28]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	69ba      	ldr	r2, [r7, #24]
 8000eea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	4013      	ands	r3, r2
 8000f00:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	091b      	lsrs	r3, r3, #4
 8000f08:	f003 0201 	and.w	r2, r3, #1
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	69ba      	ldr	r2, [r7, #24]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	69ba      	ldr	r2, [r7, #24]
 8000f1c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f003 0303 	and.w	r3, r3, #3
 8000f26:	2b03      	cmp	r3, #3
 8000f28:	d017      	beq.n	8000f5a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	68db      	ldr	r3, [r3, #12]
 8000f2e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	2203      	movs	r2, #3
 8000f36:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3a:	43db      	mvns	r3, r3
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	4013      	ands	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	689a      	ldr	r2, [r3, #8]
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	69ba      	ldr	r2, [r7, #24]
 8000f58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	f003 0303 	and.w	r3, r3, #3
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d123      	bne.n	8000fae <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	08da      	lsrs	r2, r3, #3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	3208      	adds	r2, #8
 8000f6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	f003 0307 	and.w	r3, r3, #7
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	220f      	movs	r2, #15
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	43db      	mvns	r3, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4013      	ands	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	691a      	ldr	r2, [r3, #16]
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	f003 0307 	and.w	r3, r3, #7
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	08da      	lsrs	r2, r3, #3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3208      	adds	r2, #8
 8000fa8:	69b9      	ldr	r1, [r7, #24]
 8000faa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	2203      	movs	r2, #3
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	43db      	mvns	r3, r3
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f003 0203 	and.w	r2, r3, #3
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	f000 80e0 	beq.w	80011b0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff0:	4b2f      	ldr	r3, [pc, #188]	@ (80010b0 <HAL_GPIO_Init+0x238>)
 8000ff2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ff6:	4a2e      	ldr	r2, [pc, #184]	@ (80010b0 <HAL_GPIO_Init+0x238>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001000:	4b2b      	ldr	r3, [pc, #172]	@ (80010b0 <HAL_GPIO_Init+0x238>)
 8001002:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001006:	f003 0302 	and.w	r3, r3, #2
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800100e:	4a29      	ldr	r2, [pc, #164]	@ (80010b4 <HAL_GPIO_Init+0x23c>)
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	089b      	lsrs	r3, r3, #2
 8001014:	3302      	adds	r3, #2
 8001016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800101a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	f003 0303 	and.w	r3, r3, #3
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	220f      	movs	r2, #15
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	43db      	mvns	r3, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4013      	ands	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a20      	ldr	r2, [pc, #128]	@ (80010b8 <HAL_GPIO_Init+0x240>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d052      	beq.n	80010e0 <HAL_GPIO_Init+0x268>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a1f      	ldr	r2, [pc, #124]	@ (80010bc <HAL_GPIO_Init+0x244>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d031      	beq.n	80010a6 <HAL_GPIO_Init+0x22e>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a1e      	ldr	r2, [pc, #120]	@ (80010c0 <HAL_GPIO_Init+0x248>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d02b      	beq.n	80010a2 <HAL_GPIO_Init+0x22a>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a1d      	ldr	r2, [pc, #116]	@ (80010c4 <HAL_GPIO_Init+0x24c>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d025      	beq.n	800109e <HAL_GPIO_Init+0x226>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a1c      	ldr	r2, [pc, #112]	@ (80010c8 <HAL_GPIO_Init+0x250>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d01f      	beq.n	800109a <HAL_GPIO_Init+0x222>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a1b      	ldr	r2, [pc, #108]	@ (80010cc <HAL_GPIO_Init+0x254>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d019      	beq.n	8001096 <HAL_GPIO_Init+0x21e>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4a1a      	ldr	r2, [pc, #104]	@ (80010d0 <HAL_GPIO_Init+0x258>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d013      	beq.n	8001092 <HAL_GPIO_Init+0x21a>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a19      	ldr	r2, [pc, #100]	@ (80010d4 <HAL_GPIO_Init+0x25c>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d00d      	beq.n	800108e <HAL_GPIO_Init+0x216>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a18      	ldr	r2, [pc, #96]	@ (80010d8 <HAL_GPIO_Init+0x260>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d007      	beq.n	800108a <HAL_GPIO_Init+0x212>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a17      	ldr	r2, [pc, #92]	@ (80010dc <HAL_GPIO_Init+0x264>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d101      	bne.n	8001086 <HAL_GPIO_Init+0x20e>
 8001082:	2309      	movs	r3, #9
 8001084:	e02d      	b.n	80010e2 <HAL_GPIO_Init+0x26a>
 8001086:	230a      	movs	r3, #10
 8001088:	e02b      	b.n	80010e2 <HAL_GPIO_Init+0x26a>
 800108a:	2308      	movs	r3, #8
 800108c:	e029      	b.n	80010e2 <HAL_GPIO_Init+0x26a>
 800108e:	2307      	movs	r3, #7
 8001090:	e027      	b.n	80010e2 <HAL_GPIO_Init+0x26a>
 8001092:	2306      	movs	r3, #6
 8001094:	e025      	b.n	80010e2 <HAL_GPIO_Init+0x26a>
 8001096:	2305      	movs	r3, #5
 8001098:	e023      	b.n	80010e2 <HAL_GPIO_Init+0x26a>
 800109a:	2304      	movs	r3, #4
 800109c:	e021      	b.n	80010e2 <HAL_GPIO_Init+0x26a>
 800109e:	2303      	movs	r3, #3
 80010a0:	e01f      	b.n	80010e2 <HAL_GPIO_Init+0x26a>
 80010a2:	2302      	movs	r3, #2
 80010a4:	e01d      	b.n	80010e2 <HAL_GPIO_Init+0x26a>
 80010a6:	2301      	movs	r3, #1
 80010a8:	e01b      	b.n	80010e2 <HAL_GPIO_Init+0x26a>
 80010aa:	bf00      	nop
 80010ac:	58000080 	.word	0x58000080
 80010b0:	58024400 	.word	0x58024400
 80010b4:	58000400 	.word	0x58000400
 80010b8:	58020000 	.word	0x58020000
 80010bc:	58020400 	.word	0x58020400
 80010c0:	58020800 	.word	0x58020800
 80010c4:	58020c00 	.word	0x58020c00
 80010c8:	58021000 	.word	0x58021000
 80010cc:	58021400 	.word	0x58021400
 80010d0:	58021800 	.word	0x58021800
 80010d4:	58021c00 	.word	0x58021c00
 80010d8:	58022000 	.word	0x58022000
 80010dc:	58022400 	.word	0x58022400
 80010e0:	2300      	movs	r3, #0
 80010e2:	69fa      	ldr	r2, [r7, #28]
 80010e4:	f002 0203 	and.w	r2, r2, #3
 80010e8:	0092      	lsls	r2, r2, #2
 80010ea:	4093      	lsls	r3, r2
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010f2:	4938      	ldr	r1, [pc, #224]	@ (80011d4 <HAL_GPIO_Init+0x35c>)
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	089b      	lsrs	r3, r3, #2
 80010f8:	3302      	adds	r3, #2
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001100:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	43db      	mvns	r3, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4013      	ands	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d003      	beq.n	8001126 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	4313      	orrs	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001126:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800112e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	43db      	mvns	r3, r3
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	4013      	ands	r3, r2
 800113e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001148:	2b00      	cmp	r3, #0
 800114a:	d003      	beq.n	8001154 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	4313      	orrs	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001154:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001158:	69bb      	ldr	r3, [r7, #24]
 800115a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	43db      	mvns	r3, r3
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	4013      	ands	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d003      	beq.n	8001180 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	4313      	orrs	r3, r2
 800117e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	43db      	mvns	r3, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4013      	ands	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	3301      	adds	r3, #1
 80011b4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	fa22 f303 	lsr.w	r3, r2, r3
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f47f ae63 	bne.w	8000e8c <HAL_GPIO_Init+0x14>
  }
}
 80011c6:	bf00      	nop
 80011c8:	bf00      	nop
 80011ca:	3724      	adds	r7, #36	@ 0x24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	58000400 	.word	0x58000400

080011d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	460b      	mov	r3, r1
 80011e2:	807b      	strh	r3, [r7, #2]
 80011e4:	4613      	mov	r3, r2
 80011e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011e8:	787b      	ldrb	r3, [r7, #1]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d003      	beq.n	80011f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011ee:	887a      	ldrh	r2, [r7, #2]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80011f4:	e003      	b.n	80011fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80011f6:	887b      	ldrh	r3, [r7, #2]
 80011f8:	041a      	lsls	r2, r3, #16
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	619a      	str	r2, [r3, #24]
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800120a:	b480      	push	{r7}
 800120c:	b085      	sub	sp, #20
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	460b      	mov	r3, r1
 8001214:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	695b      	ldr	r3, [r3, #20]
 800121a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800121c:	887a      	ldrh	r2, [r7, #2]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	4013      	ands	r3, r2
 8001222:	041a      	lsls	r2, r3, #16
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	43d9      	mvns	r1, r3
 8001228:	887b      	ldrh	r3, [r7, #2]
 800122a:	400b      	ands	r3, r1
 800122c:	431a      	orrs	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	619a      	str	r2, [r3, #24]
}
 8001232:	bf00      	nop
 8001234:	3714      	adds	r7, #20
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
	...

08001240 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001248:	4a08      	ldr	r2, [pc, #32]	@ (800126c <HAL_HSEM_FastTake+0x2c>)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	3320      	adds	r3, #32
 800124e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001252:	4a07      	ldr	r2, [pc, #28]	@ (8001270 <HAL_HSEM_FastTake+0x30>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d101      	bne.n	800125c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001258:	2300      	movs	r3, #0
 800125a:	e000      	b.n	800125e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
}
 800125e:	4618      	mov	r0, r3
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	58026400 	.word	0x58026400
 8001270:	80000300 	.word	0x80000300

08001274 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800127e:	4906      	ldr	r1, [pc, #24]	@ (8001298 <HAL_HSEM_Release+0x24>)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	58026400 	.word	0x58026400

0800129c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80012a4:	4b29      	ldr	r3, [pc, #164]	@ (800134c <HAL_PWREx_ConfigSupply+0xb0>)
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	f003 0307 	and.w	r3, r3, #7
 80012ac:	2b06      	cmp	r3, #6
 80012ae:	d00a      	beq.n	80012c6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80012b0:	4b26      	ldr	r3, [pc, #152]	@ (800134c <HAL_PWREx_ConfigSupply+0xb0>)
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d001      	beq.n	80012c2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e040      	b.n	8001344 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80012c2:	2300      	movs	r3, #0
 80012c4:	e03e      	b.n	8001344 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80012c6:	4b21      	ldr	r3, [pc, #132]	@ (800134c <HAL_PWREx_ConfigSupply+0xb0>)
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80012ce:	491f      	ldr	r1, [pc, #124]	@ (800134c <HAL_PWREx_ConfigSupply+0xb0>)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80012d6:	f7ff fc5f 	bl	8000b98 <HAL_GetTick>
 80012da:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80012dc:	e009      	b.n	80012f2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80012de:	f7ff fc5b 	bl	8000b98 <HAL_GetTick>
 80012e2:	4602      	mov	r2, r0
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80012ec:	d901      	bls.n	80012f2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e028      	b.n	8001344 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80012f2:	4b16      	ldr	r3, [pc, #88]	@ (800134c <HAL_PWREx_ConfigSupply+0xb0>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80012fe:	d1ee      	bne.n	80012de <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b1e      	cmp	r3, #30
 8001304:	d008      	beq.n	8001318 <HAL_PWREx_ConfigSupply+0x7c>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2b2e      	cmp	r3, #46	@ 0x2e
 800130a:	d005      	beq.n	8001318 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2b1d      	cmp	r3, #29
 8001310:	d002      	beq.n	8001318 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b2d      	cmp	r3, #45	@ 0x2d
 8001316:	d114      	bne.n	8001342 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001318:	f7ff fc3e 	bl	8000b98 <HAL_GetTick>
 800131c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800131e:	e009      	b.n	8001334 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001320:	f7ff fc3a 	bl	8000b98 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800132e:	d901      	bls.n	8001334 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e007      	b.n	8001344 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001334:	4b05      	ldr	r3, [pc, #20]	@ (800134c <HAL_PWREx_ConfigSupply+0xb0>)
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800133c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001340:	d1ee      	bne.n	8001320 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001342:	2300      	movs	r3, #0
}
 8001344:	4618      	mov	r0, r3
 8001346:	3710      	adds	r7, #16
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	58024800 	.word	0x58024800

08001350 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08c      	sub	sp, #48	@ 0x30
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d102      	bne.n	8001364 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	f000 bc48 	b.w	8001bf4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	2b00      	cmp	r3, #0
 800136e:	f000 8088 	beq.w	8001482 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001372:	4b99      	ldr	r3, [pc, #612]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001374:	691b      	ldr	r3, [r3, #16]
 8001376:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800137a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800137c:	4b96      	ldr	r3, [pc, #600]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 800137e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001380:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001384:	2b10      	cmp	r3, #16
 8001386:	d007      	beq.n	8001398 <HAL_RCC_OscConfig+0x48>
 8001388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800138a:	2b18      	cmp	r3, #24
 800138c:	d111      	bne.n	80013b2 <HAL_RCC_OscConfig+0x62>
 800138e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001390:	f003 0303 	and.w	r3, r3, #3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d10c      	bne.n	80013b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001398:	4b8f      	ldr	r3, [pc, #572]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d06d      	beq.n	8001480 <HAL_RCC_OscConfig+0x130>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d169      	bne.n	8001480 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80013ac:	2301      	movs	r3, #1
 80013ae:	f000 bc21 	b.w	8001bf4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013ba:	d106      	bne.n	80013ca <HAL_RCC_OscConfig+0x7a>
 80013bc:	4b86      	ldr	r3, [pc, #536]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a85      	ldr	r2, [pc, #532]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80013c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013c6:	6013      	str	r3, [r2, #0]
 80013c8:	e02e      	b.n	8001428 <HAL_RCC_OscConfig+0xd8>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d10c      	bne.n	80013ec <HAL_RCC_OscConfig+0x9c>
 80013d2:	4b81      	ldr	r3, [pc, #516]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a80      	ldr	r2, [pc, #512]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80013d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013dc:	6013      	str	r3, [r2, #0]
 80013de:	4b7e      	ldr	r3, [pc, #504]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a7d      	ldr	r2, [pc, #500]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80013e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013e8:	6013      	str	r3, [r2, #0]
 80013ea:	e01d      	b.n	8001428 <HAL_RCC_OscConfig+0xd8>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013f4:	d10c      	bne.n	8001410 <HAL_RCC_OscConfig+0xc0>
 80013f6:	4b78      	ldr	r3, [pc, #480]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a77      	ldr	r2, [pc, #476]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80013fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001400:	6013      	str	r3, [r2, #0]
 8001402:	4b75      	ldr	r3, [pc, #468]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a74      	ldr	r2, [pc, #464]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800140c:	6013      	str	r3, [r2, #0]
 800140e:	e00b      	b.n	8001428 <HAL_RCC_OscConfig+0xd8>
 8001410:	4b71      	ldr	r3, [pc, #452]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a70      	ldr	r2, [pc, #448]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	4b6e      	ldr	r3, [pc, #440]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a6d      	ldr	r2, [pc, #436]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001422:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001426:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d013      	beq.n	8001458 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001430:	f7ff fbb2 	bl	8000b98 <HAL_GetTick>
 8001434:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001436:	e008      	b.n	800144a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001438:	f7ff fbae 	bl	8000b98 <HAL_GetTick>
 800143c:	4602      	mov	r2, r0
 800143e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	2b64      	cmp	r3, #100	@ 0x64
 8001444:	d901      	bls.n	800144a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e3d4      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800144a:	4b63      	ldr	r3, [pc, #396]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d0f0      	beq.n	8001438 <HAL_RCC_OscConfig+0xe8>
 8001456:	e014      	b.n	8001482 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001458:	f7ff fb9e 	bl	8000b98 <HAL_GetTick>
 800145c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800145e:	e008      	b.n	8001472 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001460:	f7ff fb9a 	bl	8000b98 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b64      	cmp	r3, #100	@ 0x64
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e3c0      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001472:	4b59      	ldr	r3, [pc, #356]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1f0      	bne.n	8001460 <HAL_RCC_OscConfig+0x110>
 800147e:	e000      	b.n	8001482 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	2b00      	cmp	r3, #0
 800148c:	f000 80ca 	beq.w	8001624 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001490:	4b51      	ldr	r3, [pc, #324]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001492:	691b      	ldr	r3, [r3, #16]
 8001494:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001498:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800149a:	4b4f      	ldr	r3, [pc, #316]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 800149c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800149e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80014a0:	6a3b      	ldr	r3, [r7, #32]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d007      	beq.n	80014b6 <HAL_RCC_OscConfig+0x166>
 80014a6:	6a3b      	ldr	r3, [r7, #32]
 80014a8:	2b18      	cmp	r3, #24
 80014aa:	d156      	bne.n	800155a <HAL_RCC_OscConfig+0x20a>
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	f003 0303 	and.w	r3, r3, #3
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d151      	bne.n	800155a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014b6:	4b48      	ldr	r3, [pc, #288]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d005      	beq.n	80014ce <HAL_RCC_OscConfig+0x17e>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d101      	bne.n	80014ce <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e392      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80014ce:	4b42      	ldr	r3, [pc, #264]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f023 0219 	bic.w	r2, r3, #25
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	68db      	ldr	r3, [r3, #12]
 80014da:	493f      	ldr	r1, [pc, #252]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80014dc:	4313      	orrs	r3, r2
 80014de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e0:	f7ff fb5a 	bl	8000b98 <HAL_GetTick>
 80014e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014e6:	e008      	b.n	80014fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014e8:	f7ff fb56 	bl	8000b98 <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e37c      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014fa:	4b37      	ldr	r3, [pc, #220]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0f0      	beq.n	80014e8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001506:	f7ff fb77 	bl	8000bf8 <HAL_GetREVID>
 800150a:	4603      	mov	r3, r0
 800150c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001510:	4293      	cmp	r3, r2
 8001512:	d817      	bhi.n	8001544 <HAL_RCC_OscConfig+0x1f4>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	691b      	ldr	r3, [r3, #16]
 8001518:	2b40      	cmp	r3, #64	@ 0x40
 800151a:	d108      	bne.n	800152e <HAL_RCC_OscConfig+0x1de>
 800151c:	4b2e      	ldr	r3, [pc, #184]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001524:	4a2c      	ldr	r2, [pc, #176]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001526:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800152a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800152c:	e07a      	b.n	8001624 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800152e:	4b2a      	ldr	r3, [pc, #168]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	031b      	lsls	r3, r3, #12
 800153c:	4926      	ldr	r1, [pc, #152]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 800153e:	4313      	orrs	r3, r2
 8001540:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001542:	e06f      	b.n	8001624 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001544:	4b24      	ldr	r3, [pc, #144]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	691b      	ldr	r3, [r3, #16]
 8001550:	061b      	lsls	r3, r3, #24
 8001552:	4921      	ldr	r1, [pc, #132]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001554:	4313      	orrs	r3, r2
 8001556:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001558:	e064      	b.n	8001624 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d047      	beq.n	80015f2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001562:	4b1d      	ldr	r3, [pc, #116]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f023 0219 	bic.w	r2, r3, #25
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	491a      	ldr	r1, [pc, #104]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001570:	4313      	orrs	r3, r2
 8001572:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001574:	f7ff fb10 	bl	8000b98 <HAL_GetTick>
 8001578:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800157a:	e008      	b.n	800158e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800157c:	f7ff fb0c 	bl	8000b98 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e332      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800158e:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0304 	and.w	r3, r3, #4
 8001596:	2b00      	cmp	r3, #0
 8001598:	d0f0      	beq.n	800157c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800159a:	f7ff fb2d 	bl	8000bf8 <HAL_GetREVID>
 800159e:	4603      	mov	r3, r0
 80015a0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d819      	bhi.n	80015dc <HAL_RCC_OscConfig+0x28c>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	691b      	ldr	r3, [r3, #16]
 80015ac:	2b40      	cmp	r3, #64	@ 0x40
 80015ae:	d108      	bne.n	80015c2 <HAL_RCC_OscConfig+0x272>
 80015b0:	4b09      	ldr	r3, [pc, #36]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80015b8:	4a07      	ldr	r2, [pc, #28]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80015ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015be:	6053      	str	r3, [r2, #4]
 80015c0:	e030      	b.n	8001624 <HAL_RCC_OscConfig+0x2d4>
 80015c2:	4b05      	ldr	r3, [pc, #20]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	691b      	ldr	r3, [r3, #16]
 80015ce:	031b      	lsls	r3, r3, #12
 80015d0:	4901      	ldr	r1, [pc, #4]	@ (80015d8 <HAL_RCC_OscConfig+0x288>)
 80015d2:	4313      	orrs	r3, r2
 80015d4:	604b      	str	r3, [r1, #4]
 80015d6:	e025      	b.n	8001624 <HAL_RCC_OscConfig+0x2d4>
 80015d8:	58024400 	.word	0x58024400
 80015dc:	4b9a      	ldr	r3, [pc, #616]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	691b      	ldr	r3, [r3, #16]
 80015e8:	061b      	lsls	r3, r3, #24
 80015ea:	4997      	ldr	r1, [pc, #604]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80015ec:	4313      	orrs	r3, r2
 80015ee:	604b      	str	r3, [r1, #4]
 80015f0:	e018      	b.n	8001624 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015f2:	4b95      	ldr	r3, [pc, #596]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a94      	ldr	r2, [pc, #592]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80015f8:	f023 0301 	bic.w	r3, r3, #1
 80015fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fe:	f7ff facb 	bl	8000b98 <HAL_GetTick>
 8001602:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001604:	e008      	b.n	8001618 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001606:	f7ff fac7 	bl	8000b98 <HAL_GetTick>
 800160a:	4602      	mov	r2, r0
 800160c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	2b02      	cmp	r3, #2
 8001612:	d901      	bls.n	8001618 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001614:	2303      	movs	r3, #3
 8001616:	e2ed      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001618:	4b8b      	ldr	r3, [pc, #556]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	2b00      	cmp	r3, #0
 8001622:	d1f0      	bne.n	8001606 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0310 	and.w	r3, r3, #16
 800162c:	2b00      	cmp	r3, #0
 800162e:	f000 80a9 	beq.w	8001784 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001632:	4b85      	ldr	r3, [pc, #532]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800163a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800163c:	4b82      	ldr	r3, [pc, #520]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 800163e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001640:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	2b08      	cmp	r3, #8
 8001646:	d007      	beq.n	8001658 <HAL_RCC_OscConfig+0x308>
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	2b18      	cmp	r3, #24
 800164c:	d13a      	bne.n	80016c4 <HAL_RCC_OscConfig+0x374>
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	f003 0303 	and.w	r3, r3, #3
 8001654:	2b01      	cmp	r3, #1
 8001656:	d135      	bne.n	80016c4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001658:	4b7b      	ldr	r3, [pc, #492]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001660:	2b00      	cmp	r3, #0
 8001662:	d005      	beq.n	8001670 <HAL_RCC_OscConfig+0x320>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	69db      	ldr	r3, [r3, #28]
 8001668:	2b80      	cmp	r3, #128	@ 0x80
 800166a:	d001      	beq.n	8001670 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e2c1      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001670:	f7ff fac2 	bl	8000bf8 <HAL_GetREVID>
 8001674:	4603      	mov	r3, r0
 8001676:	f241 0203 	movw	r2, #4099	@ 0x1003
 800167a:	4293      	cmp	r3, r2
 800167c:	d817      	bhi.n	80016ae <HAL_RCC_OscConfig+0x35e>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a1b      	ldr	r3, [r3, #32]
 8001682:	2b20      	cmp	r3, #32
 8001684:	d108      	bne.n	8001698 <HAL_RCC_OscConfig+0x348>
 8001686:	4b70      	ldr	r3, [pc, #448]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800168e:	4a6e      	ldr	r2, [pc, #440]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 8001690:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001694:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001696:	e075      	b.n	8001784 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001698:	4b6b      	ldr	r3, [pc, #428]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6a1b      	ldr	r3, [r3, #32]
 80016a4:	069b      	lsls	r3, r3, #26
 80016a6:	4968      	ldr	r1, [pc, #416]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80016a8:	4313      	orrs	r3, r2
 80016aa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80016ac:	e06a      	b.n	8001784 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80016ae:	4b66      	ldr	r3, [pc, #408]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a1b      	ldr	r3, [r3, #32]
 80016ba:	061b      	lsls	r3, r3, #24
 80016bc:	4962      	ldr	r1, [pc, #392]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80016be:	4313      	orrs	r3, r2
 80016c0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80016c2:	e05f      	b.n	8001784 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d042      	beq.n	8001752 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80016cc:	4b5e      	ldr	r3, [pc, #376]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a5d      	ldr	r2, [pc, #372]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80016d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d8:	f7ff fa5e 	bl	8000b98 <HAL_GetTick>
 80016dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80016e0:	f7ff fa5a 	bl	8000b98 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e280      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80016f2:	4b55      	ldr	r3, [pc, #340]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d0f0      	beq.n	80016e0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80016fe:	f7ff fa7b 	bl	8000bf8 <HAL_GetREVID>
 8001702:	4603      	mov	r3, r0
 8001704:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001708:	4293      	cmp	r3, r2
 800170a:	d817      	bhi.n	800173c <HAL_RCC_OscConfig+0x3ec>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6a1b      	ldr	r3, [r3, #32]
 8001710:	2b20      	cmp	r3, #32
 8001712:	d108      	bne.n	8001726 <HAL_RCC_OscConfig+0x3d6>
 8001714:	4b4c      	ldr	r3, [pc, #304]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800171c:	4a4a      	ldr	r2, [pc, #296]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 800171e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001722:	6053      	str	r3, [r2, #4]
 8001724:	e02e      	b.n	8001784 <HAL_RCC_OscConfig+0x434>
 8001726:	4b48      	ldr	r3, [pc, #288]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a1b      	ldr	r3, [r3, #32]
 8001732:	069b      	lsls	r3, r3, #26
 8001734:	4944      	ldr	r1, [pc, #272]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 8001736:	4313      	orrs	r3, r2
 8001738:	604b      	str	r3, [r1, #4]
 800173a:	e023      	b.n	8001784 <HAL_RCC_OscConfig+0x434>
 800173c:	4b42      	ldr	r3, [pc, #264]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6a1b      	ldr	r3, [r3, #32]
 8001748:	061b      	lsls	r3, r3, #24
 800174a:	493f      	ldr	r1, [pc, #252]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 800174c:	4313      	orrs	r3, r2
 800174e:	60cb      	str	r3, [r1, #12]
 8001750:	e018      	b.n	8001784 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001752:	4b3d      	ldr	r3, [pc, #244]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a3c      	ldr	r2, [pc, #240]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 8001758:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800175c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175e:	f7ff fa1b 	bl	8000b98 <HAL_GetTick>
 8001762:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001766:	f7ff fa17 	bl	8000b98 <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e23d      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001778:	4b33      	ldr	r3, [pc, #204]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1f0      	bne.n	8001766 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0308 	and.w	r3, r3, #8
 800178c:	2b00      	cmp	r3, #0
 800178e:	d036      	beq.n	80017fe <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	695b      	ldr	r3, [r3, #20]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d019      	beq.n	80017cc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001798:	4b2b      	ldr	r3, [pc, #172]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 800179a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800179c:	4a2a      	ldr	r2, [pc, #168]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 800179e:	f043 0301 	orr.w	r3, r3, #1
 80017a2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017a4:	f7ff f9f8 	bl	8000b98 <HAL_GetTick>
 80017a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017ac:	f7ff f9f4 	bl	8000b98 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e21a      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017be:	4b22      	ldr	r3, [pc, #136]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80017c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d0f0      	beq.n	80017ac <HAL_RCC_OscConfig+0x45c>
 80017ca:	e018      	b.n	80017fe <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80017ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80017d2:	f023 0301 	bic.w	r3, r3, #1
 80017d6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d8:	f7ff f9de 	bl	8000b98 <HAL_GetTick>
 80017dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017de:	e008      	b.n	80017f2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017e0:	f7ff f9da 	bl	8000b98 <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e200      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017f2:	4b15      	ldr	r3, [pc, #84]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 80017f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d1f0      	bne.n	80017e0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0320 	and.w	r3, r3, #32
 8001806:	2b00      	cmp	r3, #0
 8001808:	d039      	beq.n	800187e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	699b      	ldr	r3, [r3, #24]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d01c      	beq.n	800184c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001812:	4b0d      	ldr	r3, [pc, #52]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a0c      	ldr	r2, [pc, #48]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 8001818:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800181c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800181e:	f7ff f9bb 	bl	8000b98 <HAL_GetTick>
 8001822:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001824:	e008      	b.n	8001838 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001826:	f7ff f9b7 	bl	8000b98 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d901      	bls.n	8001838 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e1dd      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001838:	4b03      	ldr	r3, [pc, #12]	@ (8001848 <HAL_RCC_OscConfig+0x4f8>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d0f0      	beq.n	8001826 <HAL_RCC_OscConfig+0x4d6>
 8001844:	e01b      	b.n	800187e <HAL_RCC_OscConfig+0x52e>
 8001846:	bf00      	nop
 8001848:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800184c:	4b9b      	ldr	r3, [pc, #620]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a9a      	ldr	r2, [pc, #616]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001852:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001856:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001858:	f7ff f99e 	bl	8000b98 <HAL_GetTick>
 800185c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800185e:	e008      	b.n	8001872 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001860:	f7ff f99a 	bl	8000b98 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b02      	cmp	r3, #2
 800186c:	d901      	bls.n	8001872 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e1c0      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001872:	4b92      	ldr	r3, [pc, #584]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1f0      	bne.n	8001860 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0304 	and.w	r3, r3, #4
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 8081 	beq.w	800198e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800188c:	4b8c      	ldr	r3, [pc, #560]	@ (8001ac0 <HAL_RCC_OscConfig+0x770>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a8b      	ldr	r2, [pc, #556]	@ (8001ac0 <HAL_RCC_OscConfig+0x770>)
 8001892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001896:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001898:	f7ff f97e 	bl	8000b98 <HAL_GetTick>
 800189c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018a0:	f7ff f97a 	bl	8000b98 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b64      	cmp	r3, #100	@ 0x64
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e1a0      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80018b2:	4b83      	ldr	r3, [pc, #524]	@ (8001ac0 <HAL_RCC_OscConfig+0x770>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d0f0      	beq.n	80018a0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d106      	bne.n	80018d4 <HAL_RCC_OscConfig+0x584>
 80018c6:	4b7d      	ldr	r3, [pc, #500]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 80018c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ca:	4a7c      	ldr	r2, [pc, #496]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80018d2:	e02d      	b.n	8001930 <HAL_RCC_OscConfig+0x5e0>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d10c      	bne.n	80018f6 <HAL_RCC_OscConfig+0x5a6>
 80018dc:	4b77      	ldr	r3, [pc, #476]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 80018de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018e0:	4a76      	ldr	r2, [pc, #472]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 80018e2:	f023 0301 	bic.w	r3, r3, #1
 80018e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80018e8:	4b74      	ldr	r3, [pc, #464]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 80018ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ec:	4a73      	ldr	r2, [pc, #460]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 80018ee:	f023 0304 	bic.w	r3, r3, #4
 80018f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80018f4:	e01c      	b.n	8001930 <HAL_RCC_OscConfig+0x5e0>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	2b05      	cmp	r3, #5
 80018fc:	d10c      	bne.n	8001918 <HAL_RCC_OscConfig+0x5c8>
 80018fe:	4b6f      	ldr	r3, [pc, #444]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001902:	4a6e      	ldr	r2, [pc, #440]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001904:	f043 0304 	orr.w	r3, r3, #4
 8001908:	6713      	str	r3, [r2, #112]	@ 0x70
 800190a:	4b6c      	ldr	r3, [pc, #432]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 800190c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800190e:	4a6b      	ldr	r2, [pc, #428]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6713      	str	r3, [r2, #112]	@ 0x70
 8001916:	e00b      	b.n	8001930 <HAL_RCC_OscConfig+0x5e0>
 8001918:	4b68      	ldr	r3, [pc, #416]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 800191a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800191c:	4a67      	ldr	r2, [pc, #412]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 800191e:	f023 0301 	bic.w	r3, r3, #1
 8001922:	6713      	str	r3, [r2, #112]	@ 0x70
 8001924:	4b65      	ldr	r3, [pc, #404]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001928:	4a64      	ldr	r2, [pc, #400]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 800192a:	f023 0304 	bic.w	r3, r3, #4
 800192e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d015      	beq.n	8001964 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001938:	f7ff f92e 	bl	8000b98 <HAL_GetTick>
 800193c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800193e:	e00a      	b.n	8001956 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001940:	f7ff f92a 	bl	8000b98 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800194e:	4293      	cmp	r3, r2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e14e      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001956:	4b59      	ldr	r3, [pc, #356]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0ee      	beq.n	8001940 <HAL_RCC_OscConfig+0x5f0>
 8001962:	e014      	b.n	800198e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001964:	f7ff f918 	bl	8000b98 <HAL_GetTick>
 8001968:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800196a:	e00a      	b.n	8001982 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800196c:	f7ff f914 	bl	8000b98 <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800197a:	4293      	cmp	r3, r2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e138      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001982:	4b4e      	ldr	r3, [pc, #312]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1ee      	bne.n	800196c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001992:	2b00      	cmp	r3, #0
 8001994:	f000 812d 	beq.w	8001bf2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001998:	4b48      	ldr	r3, [pc, #288]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 800199a:	691b      	ldr	r3, [r3, #16]
 800199c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80019a0:	2b18      	cmp	r3, #24
 80019a2:	f000 80bd 	beq.w	8001b20 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	f040 809e 	bne.w	8001aec <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019b0:	4b42      	ldr	r3, [pc, #264]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a41      	ldr	r2, [pc, #260]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 80019b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019bc:	f7ff f8ec 	bl	8000b98 <HAL_GetTick>
 80019c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019c2:	e008      	b.n	80019d6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c4:	f7ff f8e8 	bl	8000b98 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e10e      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019d6:	4b39      	ldr	r3, [pc, #228]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d1f0      	bne.n	80019c4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019e2:	4b36      	ldr	r3, [pc, #216]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 80019e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80019e6:	4b37      	ldr	r3, [pc, #220]	@ (8001ac4 <HAL_RCC_OscConfig+0x774>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80019f2:	0112      	lsls	r2, r2, #4
 80019f4:	430a      	orrs	r2, r1
 80019f6:	4931      	ldr	r1, [pc, #196]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 80019f8:	4313      	orrs	r3, r2
 80019fa:	628b      	str	r3, [r1, #40]	@ 0x28
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a00:	3b01      	subs	r3, #1
 8001a02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	025b      	lsls	r3, r3, #9
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	431a      	orrs	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a16:	3b01      	subs	r3, #1
 8001a18:	041b      	lsls	r3, r3, #16
 8001a1a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001a1e:	431a      	orrs	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a24:	3b01      	subs	r3, #1
 8001a26:	061b      	lsls	r3, r3, #24
 8001a28:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001a2c:	4923      	ldr	r1, [pc, #140]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001a32:	4b22      	ldr	r3, [pc, #136]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a36:	4a21      	ldr	r2, [pc, #132]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a38:	f023 0301 	bic.w	r3, r3, #1
 8001a3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001a3e:	4b1f      	ldr	r3, [pc, #124]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a42:	4b21      	ldr	r3, [pc, #132]	@ (8001ac8 <HAL_RCC_OscConfig+0x778>)
 8001a44:	4013      	ands	r3, r2
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001a4a:	00d2      	lsls	r2, r2, #3
 8001a4c:	491b      	ldr	r1, [pc, #108]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001a52:	4b1a      	ldr	r3, [pc, #104]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a56:	f023 020c 	bic.w	r2, r3, #12
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5e:	4917      	ldr	r1, [pc, #92]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a60:	4313      	orrs	r3, r2
 8001a62:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001a64:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a68:	f023 0202 	bic.w	r2, r3, #2
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a70:	4912      	ldr	r1, [pc, #72]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001a76:	4b11      	ldr	r3, [pc, #68]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a7a:	4a10      	ldr	r2, [pc, #64]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001a82:	4b0e      	ldr	r3, [pc, #56]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a86:	4a0d      	ldr	r2, [pc, #52]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a92:	4a0a      	ldr	r2, [pc, #40]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001a9a:	4b08      	ldr	r3, [pc, #32]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a9e:	4a07      	ldr	r2, [pc, #28]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aa6:	4b05      	ldr	r3, [pc, #20]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a04      	ldr	r2, [pc, #16]	@ (8001abc <HAL_RCC_OscConfig+0x76c>)
 8001aac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ab0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab2:	f7ff f871 	bl	8000b98 <HAL_GetTick>
 8001ab6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ab8:	e011      	b.n	8001ade <HAL_RCC_OscConfig+0x78e>
 8001aba:	bf00      	nop
 8001abc:	58024400 	.word	0x58024400
 8001ac0:	58024800 	.word	0x58024800
 8001ac4:	fffffc0c 	.word	0xfffffc0c
 8001ac8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001acc:	f7ff f864 	bl	8000b98 <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e08a      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ade:	4b47      	ldr	r3, [pc, #284]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d0f0      	beq.n	8001acc <HAL_RCC_OscConfig+0x77c>
 8001aea:	e082      	b.n	8001bf2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aec:	4b43      	ldr	r3, [pc, #268]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a42      	ldr	r2, [pc, #264]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001af2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001af6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af8:	f7ff f84e 	bl	8000b98 <HAL_GetTick>
 8001afc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b00:	f7ff f84a 	bl	8000b98 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e070      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b12:	4b3a      	ldr	r3, [pc, #232]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f0      	bne.n	8001b00 <HAL_RCC_OscConfig+0x7b0>
 8001b1e:	e068      	b.n	8001bf2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001b20:	4b36      	ldr	r3, [pc, #216]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b24:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001b26:	4b35      	ldr	r3, [pc, #212]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d031      	beq.n	8001b98 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	f003 0203 	and.w	r2, r3, #3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d12a      	bne.n	8001b98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	091b      	lsrs	r3, r3, #4
 8001b46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d122      	bne.n	8001b98 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d11a      	bne.n	8001b98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	0a5b      	lsrs	r3, r3, #9
 8001b66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b6e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d111      	bne.n	8001b98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	0c1b      	lsrs	r3, r3, #16
 8001b78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b80:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d108      	bne.n	8001b98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	0e1b      	lsrs	r3, r3, #24
 8001b8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b92:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d001      	beq.n	8001b9c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e02b      	b.n	8001bf4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001b9c:	4b17      	ldr	r3, [pc, #92]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001b9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ba0:	08db      	lsrs	r3, r3, #3
 8001ba2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001ba6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d01f      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001bb2:	4b12      	ldr	r3, [pc, #72]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bb6:	4a11      	ldr	r2, [pc, #68]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001bb8:	f023 0301 	bic.w	r3, r3, #1
 8001bbc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001bbe:	f7fe ffeb 	bl	8000b98 <HAL_GetTick>
 8001bc2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001bc4:	bf00      	nop
 8001bc6:	f7fe ffe7 	bl	8000b98 <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d0f9      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001bd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c00 <HAL_RCC_OscConfig+0x8b0>)
 8001bd8:	4013      	ands	r3, r2
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001bde:	00d2      	lsls	r2, r2, #3
 8001be0:	4906      	ldr	r1, [pc, #24]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001be2:	4313      	orrs	r3, r2
 8001be4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001be6:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bea:	4a04      	ldr	r2, [pc, #16]	@ (8001bfc <HAL_RCC_OscConfig+0x8ac>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001bf2:	2300      	movs	r3, #0
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3730      	adds	r7, #48	@ 0x30
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	58024400 	.word	0x58024400
 8001c00:	ffff0007 	.word	0xffff0007

08001c04 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d101      	bne.n	8001c18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e19c      	b.n	8001f52 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c18:	4b8a      	ldr	r3, [pc, #552]	@ (8001e44 <HAL_RCC_ClockConfig+0x240>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 030f 	and.w	r3, r3, #15
 8001c20:	683a      	ldr	r2, [r7, #0]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d910      	bls.n	8001c48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c26:	4b87      	ldr	r3, [pc, #540]	@ (8001e44 <HAL_RCC_ClockConfig+0x240>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f023 020f 	bic.w	r2, r3, #15
 8001c2e:	4985      	ldr	r1, [pc, #532]	@ (8001e44 <HAL_RCC_ClockConfig+0x240>)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c36:	4b83      	ldr	r3, [pc, #524]	@ (8001e44 <HAL_RCC_ClockConfig+0x240>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 030f 	and.w	r3, r3, #15
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d001      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e184      	b.n	8001f52 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0304 	and.w	r3, r3, #4
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d010      	beq.n	8001c76 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	691a      	ldr	r2, [r3, #16]
 8001c58:	4b7b      	ldr	r3, [pc, #492]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d908      	bls.n	8001c76 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001c64:	4b78      	ldr	r3, [pc, #480]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	691b      	ldr	r3, [r3, #16]
 8001c70:	4975      	ldr	r1, [pc, #468]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001c72:	4313      	orrs	r3, r2
 8001c74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d010      	beq.n	8001ca4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	695a      	ldr	r2, [r3, #20]
 8001c86:	4b70      	ldr	r3, [pc, #448]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d908      	bls.n	8001ca4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001c92:	4b6d      	ldr	r3, [pc, #436]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	695b      	ldr	r3, [r3, #20]
 8001c9e:	496a      	ldr	r1, [pc, #424]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0310 	and.w	r3, r3, #16
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d010      	beq.n	8001cd2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	699a      	ldr	r2, [r3, #24]
 8001cb4:	4b64      	ldr	r3, [pc, #400]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001cb6:	69db      	ldr	r3, [r3, #28]
 8001cb8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d908      	bls.n	8001cd2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001cc0:	4b61      	ldr	r3, [pc, #388]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001cc2:	69db      	ldr	r3, [r3, #28]
 8001cc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	495e      	ldr	r1, [pc, #376]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0320 	and.w	r3, r3, #32
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d010      	beq.n	8001d00 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	69da      	ldr	r2, [r3, #28]
 8001ce2:	4b59      	ldr	r3, [pc, #356]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001ce4:	6a1b      	ldr	r3, [r3, #32]
 8001ce6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d908      	bls.n	8001d00 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001cee:	4b56      	ldr	r3, [pc, #344]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001cf0:	6a1b      	ldr	r3, [r3, #32]
 8001cf2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	4953      	ldr	r1, [pc, #332]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d010      	beq.n	8001d2e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	68da      	ldr	r2, [r3, #12]
 8001d10:	4b4d      	ldr	r3, [pc, #308]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	f003 030f 	and.w	r3, r3, #15
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d908      	bls.n	8001d2e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d1c:	4b4a      	ldr	r3, [pc, #296]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	f023 020f 	bic.w	r2, r3, #15
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	4947      	ldr	r1, [pc, #284]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d055      	beq.n	8001de6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001d3a:	4b43      	ldr	r3, [pc, #268]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001d3c:	699b      	ldr	r3, [r3, #24]
 8001d3e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	4940      	ldr	r1, [pc, #256]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d107      	bne.n	8001d64 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d54:	4b3c      	ldr	r3, [pc, #240]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d121      	bne.n	8001da4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e0f6      	b.n	8001f52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b03      	cmp	r3, #3
 8001d6a:	d107      	bne.n	8001d7c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d6c:	4b36      	ldr	r3, [pc, #216]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d115      	bne.n	8001da4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e0ea      	b.n	8001f52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d107      	bne.n	8001d94 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001d84:	4b30      	ldr	r3, [pc, #192]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d109      	bne.n	8001da4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e0de      	b.n	8001f52 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d94:	4b2c      	ldr	r3, [pc, #176]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0304 	and.w	r3, r3, #4
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e0d6      	b.n	8001f52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001da4:	4b28      	ldr	r3, [pc, #160]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	f023 0207 	bic.w	r2, r3, #7
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	4925      	ldr	r1, [pc, #148]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001db6:	f7fe feef 	bl	8000b98 <HAL_GetTick>
 8001dba:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dbc:	e00a      	b.n	8001dd4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dbe:	f7fe feeb 	bl	8000b98 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e0be      	b.n	8001f52 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d1eb      	bne.n	8001dbe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d010      	beq.n	8001e14 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	68da      	ldr	r2, [r3, #12]
 8001df6:	4b14      	ldr	r3, [pc, #80]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001df8:	699b      	ldr	r3, [r3, #24]
 8001dfa:	f003 030f 	and.w	r3, r3, #15
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d208      	bcs.n	8001e14 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e02:	4b11      	ldr	r3, [pc, #68]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	f023 020f 	bic.w	r2, r3, #15
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	490e      	ldr	r1, [pc, #56]	@ (8001e48 <HAL_RCC_ClockConfig+0x244>)
 8001e10:	4313      	orrs	r3, r2
 8001e12:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e14:	4b0b      	ldr	r3, [pc, #44]	@ (8001e44 <HAL_RCC_ClockConfig+0x240>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 030f 	and.w	r3, r3, #15
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d214      	bcs.n	8001e4c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e22:	4b08      	ldr	r3, [pc, #32]	@ (8001e44 <HAL_RCC_ClockConfig+0x240>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f023 020f 	bic.w	r2, r3, #15
 8001e2a:	4906      	ldr	r1, [pc, #24]	@ (8001e44 <HAL_RCC_ClockConfig+0x240>)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e32:	4b04      	ldr	r3, [pc, #16]	@ (8001e44 <HAL_RCC_ClockConfig+0x240>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 030f 	and.w	r3, r3, #15
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d005      	beq.n	8001e4c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e086      	b.n	8001f52 <HAL_RCC_ClockConfig+0x34e>
 8001e44:	52002000 	.word	0x52002000
 8001e48:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0304 	and.w	r3, r3, #4
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d010      	beq.n	8001e7a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691a      	ldr	r2, [r3, #16]
 8001e5c:	4b3f      	ldr	r3, [pc, #252]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d208      	bcs.n	8001e7a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001e68:	4b3c      	ldr	r3, [pc, #240]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001e6a:	699b      	ldr	r3, [r3, #24]
 8001e6c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	4939      	ldr	r1, [pc, #228]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001e76:	4313      	orrs	r3, r2
 8001e78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0308 	and.w	r3, r3, #8
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d010      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	695a      	ldr	r2, [r3, #20]
 8001e8a:	4b34      	ldr	r3, [pc, #208]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d208      	bcs.n	8001ea8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001e96:	4b31      	ldr	r3, [pc, #196]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001e98:	69db      	ldr	r3, [r3, #28]
 8001e9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	492e      	ldr	r1, [pc, #184]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0310 	and.w	r3, r3, #16
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d010      	beq.n	8001ed6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	699a      	ldr	r2, [r3, #24]
 8001eb8:	4b28      	ldr	r3, [pc, #160]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d208      	bcs.n	8001ed6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001ec4:	4b25      	ldr	r3, [pc, #148]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001ec6:	69db      	ldr	r3, [r3, #28]
 8001ec8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	4922      	ldr	r1, [pc, #136]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0320 	and.w	r3, r3, #32
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d010      	beq.n	8001f04 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	69da      	ldr	r2, [r3, #28]
 8001ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001ee8:	6a1b      	ldr	r3, [r3, #32]
 8001eea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d208      	bcs.n	8001f04 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001ef2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001ef4:	6a1b      	ldr	r3, [r3, #32]
 8001ef6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	69db      	ldr	r3, [r3, #28]
 8001efe:	4917      	ldr	r1, [pc, #92]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001f00:	4313      	orrs	r3, r2
 8001f02:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001f04:	f000 f834 	bl	8001f70 <HAL_RCC_GetSysClockFreq>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	4b14      	ldr	r3, [pc, #80]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	0a1b      	lsrs	r3, r3, #8
 8001f10:	f003 030f 	and.w	r3, r3, #15
 8001f14:	4912      	ldr	r1, [pc, #72]	@ (8001f60 <HAL_RCC_ClockConfig+0x35c>)
 8001f16:	5ccb      	ldrb	r3, [r1, r3]
 8001f18:	f003 031f 	and.w	r3, r3, #31
 8001f1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f20:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f22:	4b0e      	ldr	r3, [pc, #56]	@ (8001f5c <HAL_RCC_ClockConfig+0x358>)
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	f003 030f 	and.w	r3, r3, #15
 8001f2a:	4a0d      	ldr	r2, [pc, #52]	@ (8001f60 <HAL_RCC_ClockConfig+0x35c>)
 8001f2c:	5cd3      	ldrb	r3, [r2, r3]
 8001f2e:	f003 031f 	and.w	r3, r3, #31
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	fa22 f303 	lsr.w	r3, r2, r3
 8001f38:	4a0a      	ldr	r2, [pc, #40]	@ (8001f64 <HAL_RCC_ClockConfig+0x360>)
 8001f3a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f68 <HAL_RCC_ClockConfig+0x364>)
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001f42:	4b0a      	ldr	r3, [pc, #40]	@ (8001f6c <HAL_RCC_ClockConfig+0x368>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe fddc 	bl	8000b04 <HAL_InitTick>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3718      	adds	r7, #24
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	58024400 	.word	0x58024400
 8001f60:	08005360 	.word	0x08005360
 8001f64:	24000004 	.word	0x24000004
 8001f68:	24000000 	.word	0x24000000
 8001f6c:	24000008 	.word	0x24000008

08001f70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b089      	sub	sp, #36	@ 0x24
 8001f74:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f76:	4bb3      	ldr	r3, [pc, #716]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f7e:	2b18      	cmp	r3, #24
 8001f80:	f200 8155 	bhi.w	800222e <HAL_RCC_GetSysClockFreq+0x2be>
 8001f84:	a201      	add	r2, pc, #4	@ (adr r2, 8001f8c <HAL_RCC_GetSysClockFreq+0x1c>)
 8001f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f8a:	bf00      	nop
 8001f8c:	08001ff1 	.word	0x08001ff1
 8001f90:	0800222f 	.word	0x0800222f
 8001f94:	0800222f 	.word	0x0800222f
 8001f98:	0800222f 	.word	0x0800222f
 8001f9c:	0800222f 	.word	0x0800222f
 8001fa0:	0800222f 	.word	0x0800222f
 8001fa4:	0800222f 	.word	0x0800222f
 8001fa8:	0800222f 	.word	0x0800222f
 8001fac:	08002017 	.word	0x08002017
 8001fb0:	0800222f 	.word	0x0800222f
 8001fb4:	0800222f 	.word	0x0800222f
 8001fb8:	0800222f 	.word	0x0800222f
 8001fbc:	0800222f 	.word	0x0800222f
 8001fc0:	0800222f 	.word	0x0800222f
 8001fc4:	0800222f 	.word	0x0800222f
 8001fc8:	0800222f 	.word	0x0800222f
 8001fcc:	0800201d 	.word	0x0800201d
 8001fd0:	0800222f 	.word	0x0800222f
 8001fd4:	0800222f 	.word	0x0800222f
 8001fd8:	0800222f 	.word	0x0800222f
 8001fdc:	0800222f 	.word	0x0800222f
 8001fe0:	0800222f 	.word	0x0800222f
 8001fe4:	0800222f 	.word	0x0800222f
 8001fe8:	0800222f 	.word	0x0800222f
 8001fec:	08002023 	.word	0x08002023
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001ff0:	4b94      	ldr	r3, [pc, #592]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0320 	and.w	r3, r3, #32
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d009      	beq.n	8002010 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001ffc:	4b91      	ldr	r3, [pc, #580]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	08db      	lsrs	r3, r3, #3
 8002002:	f003 0303 	and.w	r3, r3, #3
 8002006:	4a90      	ldr	r2, [pc, #576]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002008:	fa22 f303 	lsr.w	r3, r2, r3
 800200c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800200e:	e111      	b.n	8002234 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002010:	4b8d      	ldr	r3, [pc, #564]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002012:	61bb      	str	r3, [r7, #24]
      break;
 8002014:	e10e      	b.n	8002234 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002016:	4b8d      	ldr	r3, [pc, #564]	@ (800224c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002018:	61bb      	str	r3, [r7, #24]
      break;
 800201a:	e10b      	b.n	8002234 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800201c:	4b8c      	ldr	r3, [pc, #560]	@ (8002250 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800201e:	61bb      	str	r3, [r7, #24]
      break;
 8002020:	e108      	b.n	8002234 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002022:	4b88      	ldr	r3, [pc, #544]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002026:	f003 0303 	and.w	r3, r3, #3
 800202a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800202c:	4b85      	ldr	r3, [pc, #532]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800202e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002030:	091b      	lsrs	r3, r3, #4
 8002032:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002036:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002038:	4b82      	ldr	r3, [pc, #520]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800203a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203c:	f003 0301 	and.w	r3, r3, #1
 8002040:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002042:	4b80      	ldr	r3, [pc, #512]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002046:	08db      	lsrs	r3, r3, #3
 8002048:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800204c:	68fa      	ldr	r2, [r7, #12]
 800204e:	fb02 f303 	mul.w	r3, r2, r3
 8002052:	ee07 3a90 	vmov	s15, r3
 8002056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800205a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	2b00      	cmp	r3, #0
 8002062:	f000 80e1 	beq.w	8002228 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	2b02      	cmp	r3, #2
 800206a:	f000 8083 	beq.w	8002174 <HAL_RCC_GetSysClockFreq+0x204>
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	2b02      	cmp	r3, #2
 8002072:	f200 80a1 	bhi.w	80021b8 <HAL_RCC_GetSysClockFreq+0x248>
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d003      	beq.n	8002084 <HAL_RCC_GetSysClockFreq+0x114>
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d056      	beq.n	8002130 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002082:	e099      	b.n	80021b8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002084:	4b6f      	ldr	r3, [pc, #444]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0320 	and.w	r3, r3, #32
 800208c:	2b00      	cmp	r3, #0
 800208e:	d02d      	beq.n	80020ec <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002090:	4b6c      	ldr	r3, [pc, #432]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	08db      	lsrs	r3, r3, #3
 8002096:	f003 0303 	and.w	r3, r3, #3
 800209a:	4a6b      	ldr	r2, [pc, #428]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800209c:	fa22 f303 	lsr.w	r3, r2, r3
 80020a0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	ee07 3a90 	vmov	s15, r3
 80020a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	ee07 3a90 	vmov	s15, r3
 80020b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80020ba:	4b62      	ldr	r3, [pc, #392]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020c2:	ee07 3a90 	vmov	s15, r3
 80020c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80020ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80020ce:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002254 <HAL_RCC_GetSysClockFreq+0x2e4>
 80020d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80020d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80020da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80020de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80020e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020e6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80020ea:	e087      	b.n	80021fc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	ee07 3a90 	vmov	s15, r3
 80020f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020f6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002258 <HAL_RCC_GetSysClockFreq+0x2e8>
 80020fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80020fe:	4b51      	ldr	r3, [pc, #324]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002106:	ee07 3a90 	vmov	s15, r3
 800210a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800210e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002112:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002254 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002116:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800211a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800211e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800212a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800212e:	e065      	b.n	80021fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	ee07 3a90 	vmov	s15, r3
 8002136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800213a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800225c <HAL_RCC_GetSysClockFreq+0x2ec>
 800213e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002142:	4b40      	ldr	r3, [pc, #256]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800214a:	ee07 3a90 	vmov	s15, r3
 800214e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002152:	ed97 6a02 	vldr	s12, [r7, #8]
 8002156:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800215a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800215e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002162:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800216a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800216e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002172:	e043      	b.n	80021fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	ee07 3a90 	vmov	s15, r3
 800217a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800217e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002260 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002186:	4b2f      	ldr	r3, [pc, #188]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800218e:	ee07 3a90 	vmov	s15, r3
 8002192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002196:	ed97 6a02 	vldr	s12, [r7, #8]
 800219a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800219e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80021a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80021aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80021ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80021b6:	e021      	b.n	80021fc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	ee07 3a90 	vmov	s15, r3
 80021be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021c2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800225c <HAL_RCC_GetSysClockFreq+0x2ec>
 80021c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021d2:	ee07 3a90 	vmov	s15, r3
 80021d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021da:	ed97 6a02 	vldr	s12, [r7, #8]
 80021de:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002254 <HAL_RCC_GetSysClockFreq+0x2e4>
 80021e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80021e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80021ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80021f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80021fa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80021fc:	4b11      	ldr	r3, [pc, #68]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002200:	0a5b      	lsrs	r3, r3, #9
 8002202:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002206:	3301      	adds	r3, #1
 8002208:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	ee07 3a90 	vmov	s15, r3
 8002210:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002214:	edd7 6a07 	vldr	s13, [r7, #28]
 8002218:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800221c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002220:	ee17 3a90 	vmov	r3, s15
 8002224:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002226:	e005      	b.n	8002234 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002228:	2300      	movs	r3, #0
 800222a:	61bb      	str	r3, [r7, #24]
      break;
 800222c:	e002      	b.n	8002234 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800222e:	4b07      	ldr	r3, [pc, #28]	@ (800224c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002230:	61bb      	str	r3, [r7, #24]
      break;
 8002232:	bf00      	nop
  }

  return sysclockfreq;
 8002234:	69bb      	ldr	r3, [r7, #24]
}
 8002236:	4618      	mov	r0, r3
 8002238:	3724      	adds	r7, #36	@ 0x24
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	58024400 	.word	0x58024400
 8002248:	03d09000 	.word	0x03d09000
 800224c:	003d0900 	.word	0x003d0900
 8002250:	017d7840 	.word	0x017d7840
 8002254:	46000000 	.word	0x46000000
 8002258:	4c742400 	.word	0x4c742400
 800225c:	4a742400 	.word	0x4a742400
 8002260:	4bbebc20 	.word	0x4bbebc20

08002264 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002268:	b0ca      	sub	sp, #296	@ 0x128
 800226a:	af00      	add	r7, sp, #0
 800226c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002270:	2300      	movs	r3, #0
 8002272:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002276:	2300      	movs	r3, #0
 8002278:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800227c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002284:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002288:	2500      	movs	r5, #0
 800228a:	ea54 0305 	orrs.w	r3, r4, r5
 800228e:	d049      	beq.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002294:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002296:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800229a:	d02f      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800229c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80022a0:	d828      	bhi.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80022a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80022a6:	d01a      	beq.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80022a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80022ac:	d822      	bhi.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x56>
 80022b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80022b6:	d007      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80022b8:	e01c      	b.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80022ba:	4bb8      	ldr	r3, [pc, #736]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80022bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022be:	4ab7      	ldr	r2, [pc, #732]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80022c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80022c6:	e01a      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80022c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80022cc:	3308      	adds	r3, #8
 80022ce:	2102      	movs	r1, #2
 80022d0:	4618      	mov	r0, r3
 80022d2:	f001 f9d1 	bl	8003678 <RCCEx_PLL2_Config>
 80022d6:	4603      	mov	r3, r0
 80022d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80022dc:	e00f      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80022de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80022e2:	3328      	adds	r3, #40	@ 0x28
 80022e4:	2102      	movs	r1, #2
 80022e6:	4618      	mov	r0, r3
 80022e8:	f001 fa78 	bl	80037dc <RCCEx_PLL3_Config>
 80022ec:	4603      	mov	r3, r0
 80022ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80022f2:	e004      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80022fa:	e000      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80022fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80022fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002302:	2b00      	cmp	r3, #0
 8002304:	d10a      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002306:	4ba5      	ldr	r3, [pc, #660]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002308:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800230a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800230e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002312:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002314:	4aa1      	ldr	r2, [pc, #644]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002316:	430b      	orrs	r3, r1
 8002318:	6513      	str	r3, [r2, #80]	@ 0x50
 800231a:	e003      	b.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800231c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002320:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002330:	f04f 0900 	mov.w	r9, #0
 8002334:	ea58 0309 	orrs.w	r3, r8, r9
 8002338:	d047      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800233a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800233e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002340:	2b04      	cmp	r3, #4
 8002342:	d82a      	bhi.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002344:	a201      	add	r2, pc, #4	@ (adr r2, 800234c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800234a:	bf00      	nop
 800234c:	08002361 	.word	0x08002361
 8002350:	0800236f 	.word	0x0800236f
 8002354:	08002385 	.word	0x08002385
 8002358:	080023a3 	.word	0x080023a3
 800235c:	080023a3 	.word	0x080023a3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002360:	4b8e      	ldr	r3, [pc, #568]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002364:	4a8d      	ldr	r2, [pc, #564]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002366:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800236a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800236c:	e01a      	b.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800236e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002372:	3308      	adds	r3, #8
 8002374:	2100      	movs	r1, #0
 8002376:	4618      	mov	r0, r3
 8002378:	f001 f97e 	bl	8003678 <RCCEx_PLL2_Config>
 800237c:	4603      	mov	r3, r0
 800237e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002382:	e00f      	b.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002388:	3328      	adds	r3, #40	@ 0x28
 800238a:	2100      	movs	r1, #0
 800238c:	4618      	mov	r0, r3
 800238e:	f001 fa25 	bl	80037dc <RCCEx_PLL3_Config>
 8002392:	4603      	mov	r3, r0
 8002394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002398:	e004      	b.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80023a0:	e000      	b.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80023a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80023a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d10a      	bne.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80023ac:	4b7b      	ldr	r3, [pc, #492]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80023ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023b0:	f023 0107 	bic.w	r1, r3, #7
 80023b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ba:	4a78      	ldr	r2, [pc, #480]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80023bc:	430b      	orrs	r3, r1
 80023be:	6513      	str	r3, [r2, #80]	@ 0x50
 80023c0:	e003      	b.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80023c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80023ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80023d6:	f04f 0b00 	mov.w	fp, #0
 80023da:	ea5a 030b 	orrs.w	r3, sl, fp
 80023de:	d04c      	beq.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80023e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023ea:	d030      	beq.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80023ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023f0:	d829      	bhi.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80023f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80023f4:	d02d      	beq.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80023f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80023f8:	d825      	bhi.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80023fa:	2b80      	cmp	r3, #128	@ 0x80
 80023fc:	d018      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80023fe:	2b80      	cmp	r3, #128	@ 0x80
 8002400:	d821      	bhi.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002402:	2b00      	cmp	r3, #0
 8002404:	d002      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002406:	2b40      	cmp	r3, #64	@ 0x40
 8002408:	d007      	beq.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800240a:	e01c      	b.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800240c:	4b63      	ldr	r3, [pc, #396]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800240e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002410:	4a62      	ldr	r2, [pc, #392]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002412:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002416:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002418:	e01c      	b.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800241a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800241e:	3308      	adds	r3, #8
 8002420:	2100      	movs	r1, #0
 8002422:	4618      	mov	r0, r3
 8002424:	f001 f928 	bl	8003678 <RCCEx_PLL2_Config>
 8002428:	4603      	mov	r3, r0
 800242a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800242e:	e011      	b.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002434:	3328      	adds	r3, #40	@ 0x28
 8002436:	2100      	movs	r1, #0
 8002438:	4618      	mov	r0, r3
 800243a:	f001 f9cf 	bl	80037dc <RCCEx_PLL3_Config>
 800243e:	4603      	mov	r3, r0
 8002440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002444:	e006      	b.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800244c:	e002      	b.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800244e:	bf00      	nop
 8002450:	e000      	b.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002452:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002454:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10a      	bne.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800245c:	4b4f      	ldr	r3, [pc, #316]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800245e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002460:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800246a:	4a4c      	ldr	r2, [pc, #304]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800246c:	430b      	orrs	r3, r1
 800246e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002470:	e003      	b.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002472:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002476:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800247a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800247e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002482:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002486:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800248a:	2300      	movs	r3, #0
 800248c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002490:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002494:	460b      	mov	r3, r1
 8002496:	4313      	orrs	r3, r2
 8002498:	d053      	beq.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800249a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800249e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80024a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80024a6:	d035      	beq.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80024a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80024ac:	d82e      	bhi.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80024ae:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80024b2:	d031      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80024b4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80024b8:	d828      	bhi.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80024ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024be:	d01a      	beq.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80024c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024c4:	d822      	bhi.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80024ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80024ce:	d007      	beq.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80024d0:	e01c      	b.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80024d2:	4b32      	ldr	r3, [pc, #200]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80024d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d6:	4a31      	ldr	r2, [pc, #196]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80024d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80024de:	e01c      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80024e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80024e4:	3308      	adds	r3, #8
 80024e6:	2100      	movs	r1, #0
 80024e8:	4618      	mov	r0, r3
 80024ea:	f001 f8c5 	bl	8003678 <RCCEx_PLL2_Config>
 80024ee:	4603      	mov	r3, r0
 80024f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80024f4:	e011      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80024f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80024fa:	3328      	adds	r3, #40	@ 0x28
 80024fc:	2100      	movs	r1, #0
 80024fe:	4618      	mov	r0, r3
 8002500:	f001 f96c 	bl	80037dc <RCCEx_PLL3_Config>
 8002504:	4603      	mov	r3, r0
 8002506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800250a:	e006      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002512:	e002      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002514:	bf00      	nop
 8002516:	e000      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002518:	bf00      	nop
    }

    if (ret == HAL_OK)
 800251a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800251e:	2b00      	cmp	r3, #0
 8002520:	d10b      	bne.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002522:	4b1e      	ldr	r3, [pc, #120]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002526:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800252a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800252e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002532:	4a1a      	ldr	r2, [pc, #104]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002534:	430b      	orrs	r3, r1
 8002536:	6593      	str	r3, [r2, #88]	@ 0x58
 8002538:	e003      	b.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800253a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800253e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800254a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800254e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002552:	2300      	movs	r3, #0
 8002554:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002558:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800255c:	460b      	mov	r3, r1
 800255e:	4313      	orrs	r3, r2
 8002560:	d056      	beq.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002566:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800256a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800256e:	d038      	beq.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002570:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002574:	d831      	bhi.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002576:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800257a:	d034      	beq.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800257c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002580:	d82b      	bhi.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002582:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002586:	d01d      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002588:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800258c:	d825      	bhi.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x376>
 800258e:	2b00      	cmp	r3, #0
 8002590:	d006      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002592:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002596:	d00a      	beq.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002598:	e01f      	b.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x376>
 800259a:	bf00      	nop
 800259c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80025a0:	4ba2      	ldr	r3, [pc, #648]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80025a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a4:	4aa1      	ldr	r2, [pc, #644]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80025a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80025ac:	e01c      	b.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80025ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80025b2:	3308      	adds	r3, #8
 80025b4:	2100      	movs	r1, #0
 80025b6:	4618      	mov	r0, r3
 80025b8:	f001 f85e 	bl	8003678 <RCCEx_PLL2_Config>
 80025bc:	4603      	mov	r3, r0
 80025be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80025c2:	e011      	b.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80025c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80025c8:	3328      	adds	r3, #40	@ 0x28
 80025ca:	2100      	movs	r1, #0
 80025cc:	4618      	mov	r0, r3
 80025ce:	f001 f905 	bl	80037dc <RCCEx_PLL3_Config>
 80025d2:	4603      	mov	r3, r0
 80025d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80025d8:	e006      	b.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80025e0:	e002      	b.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80025e2:	bf00      	nop
 80025e4:	e000      	b.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80025e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80025e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10b      	bne.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80025f0:	4b8e      	ldr	r3, [pc, #568]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80025f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80025f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80025fc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002600:	4a8a      	ldr	r2, [pc, #552]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002602:	430b      	orrs	r3, r1
 8002604:	6593      	str	r3, [r2, #88]	@ 0x58
 8002606:	e003      	b.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002608:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800260c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002618:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800261c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002620:	2300      	movs	r3, #0
 8002622:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002626:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800262a:	460b      	mov	r3, r1
 800262c:	4313      	orrs	r3, r2
 800262e:	d03a      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002636:	2b30      	cmp	r3, #48	@ 0x30
 8002638:	d01f      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800263a:	2b30      	cmp	r3, #48	@ 0x30
 800263c:	d819      	bhi.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800263e:	2b20      	cmp	r3, #32
 8002640:	d00c      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002642:	2b20      	cmp	r3, #32
 8002644:	d815      	bhi.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002646:	2b00      	cmp	r3, #0
 8002648:	d019      	beq.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800264a:	2b10      	cmp	r3, #16
 800264c:	d111      	bne.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800264e:	4b77      	ldr	r3, [pc, #476]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002652:	4a76      	ldr	r2, [pc, #472]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002654:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002658:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800265a:	e011      	b.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800265c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002660:	3308      	adds	r3, #8
 8002662:	2102      	movs	r1, #2
 8002664:	4618      	mov	r0, r3
 8002666:	f001 f807 	bl	8003678 <RCCEx_PLL2_Config>
 800266a:	4603      	mov	r3, r0
 800266c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002670:	e006      	b.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002678:	e002      	b.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800267a:	bf00      	nop
 800267c:	e000      	b.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800267e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002680:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002684:	2b00      	cmp	r3, #0
 8002686:	d10a      	bne.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002688:	4b68      	ldr	r3, [pc, #416]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800268a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800268c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002696:	4a65      	ldr	r2, [pc, #404]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002698:	430b      	orrs	r3, r1
 800269a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800269c:	e003      	b.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800269e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80026a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80026a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ae:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80026b2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80026b6:	2300      	movs	r3, #0
 80026b8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80026bc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80026c0:	460b      	mov	r3, r1
 80026c2:	4313      	orrs	r3, r2
 80026c4:	d051      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80026c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026d0:	d035      	beq.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80026d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026d6:	d82e      	bhi.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80026d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80026dc:	d031      	beq.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80026de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80026e2:	d828      	bhi.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80026e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026e8:	d01a      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80026ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026ee:	d822      	bhi.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d003      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80026f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026f8:	d007      	beq.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80026fa:	e01c      	b.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026fc:	4b4b      	ldr	r3, [pc, #300]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80026fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002700:	4a4a      	ldr	r2, [pc, #296]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002702:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002706:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002708:	e01c      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800270a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800270e:	3308      	adds	r3, #8
 8002710:	2100      	movs	r1, #0
 8002712:	4618      	mov	r0, r3
 8002714:	f000 ffb0 	bl	8003678 <RCCEx_PLL2_Config>
 8002718:	4603      	mov	r3, r0
 800271a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800271e:	e011      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002724:	3328      	adds	r3, #40	@ 0x28
 8002726:	2100      	movs	r1, #0
 8002728:	4618      	mov	r0, r3
 800272a:	f001 f857 	bl	80037dc <RCCEx_PLL3_Config>
 800272e:	4603      	mov	r3, r0
 8002730:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002734:	e006      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800273c:	e002      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800273e:	bf00      	nop
 8002740:	e000      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002742:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002744:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002748:	2b00      	cmp	r3, #0
 800274a:	d10a      	bne.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800274c:	4b37      	ldr	r3, [pc, #220]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800274e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002750:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002758:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800275a:	4a34      	ldr	r2, [pc, #208]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800275c:	430b      	orrs	r3, r1
 800275e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002760:	e003      	b.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002762:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002766:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800276a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800276e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002772:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002776:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800277a:	2300      	movs	r3, #0
 800277c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002780:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002784:	460b      	mov	r3, r1
 8002786:	4313      	orrs	r3, r2
 8002788:	d056      	beq.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800278a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800278e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002790:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002794:	d033      	beq.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002796:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800279a:	d82c      	bhi.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800279c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80027a0:	d02f      	beq.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80027a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80027a6:	d826      	bhi.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80027a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80027ac:	d02b      	beq.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80027ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80027b2:	d820      	bhi.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80027b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027b8:	d012      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80027ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027be:	d81a      	bhi.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d022      	beq.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80027c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027c8:	d115      	bne.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80027ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027ce:	3308      	adds	r3, #8
 80027d0:	2101      	movs	r1, #1
 80027d2:	4618      	mov	r0, r3
 80027d4:	f000 ff50 	bl	8003678 <RCCEx_PLL2_Config>
 80027d8:	4603      	mov	r3, r0
 80027da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80027de:	e015      	b.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80027e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027e4:	3328      	adds	r3, #40	@ 0x28
 80027e6:	2101      	movs	r1, #1
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 fff7 	bl	80037dc <RCCEx_PLL3_Config>
 80027ee:	4603      	mov	r3, r0
 80027f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80027f4:	e00a      	b.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80027fc:	e006      	b.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80027fe:	bf00      	nop
 8002800:	e004      	b.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002802:	bf00      	nop
 8002804:	e002      	b.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002806:	bf00      	nop
 8002808:	e000      	b.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800280a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800280c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002810:	2b00      	cmp	r3, #0
 8002812:	d10d      	bne.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002814:	4b05      	ldr	r3, [pc, #20]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002816:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002818:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800281c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002820:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002822:	4a02      	ldr	r2, [pc, #8]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002824:	430b      	orrs	r3, r1
 8002826:	6513      	str	r3, [r2, #80]	@ 0x50
 8002828:	e006      	b.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800282a:	bf00      	nop
 800282c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002830:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002834:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800283c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002840:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002844:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002848:	2300      	movs	r3, #0
 800284a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800284e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002852:	460b      	mov	r3, r1
 8002854:	4313      	orrs	r3, r2
 8002856:	d055      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800285c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002860:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002864:	d033      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002866:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800286a:	d82c      	bhi.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800286c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002870:	d02f      	beq.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002872:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002876:	d826      	bhi.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002878:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800287c:	d02b      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800287e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002882:	d820      	bhi.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002884:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002888:	d012      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800288a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800288e:	d81a      	bhi.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002890:	2b00      	cmp	r3, #0
 8002892:	d022      	beq.n	80028da <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002894:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002898:	d115      	bne.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800289a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800289e:	3308      	adds	r3, #8
 80028a0:	2101      	movs	r1, #1
 80028a2:	4618      	mov	r0, r3
 80028a4:	f000 fee8 	bl	8003678 <RCCEx_PLL2_Config>
 80028a8:	4603      	mov	r3, r0
 80028aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80028ae:	e015      	b.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80028b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028b4:	3328      	adds	r3, #40	@ 0x28
 80028b6:	2101      	movs	r1, #1
 80028b8:	4618      	mov	r0, r3
 80028ba:	f000 ff8f 	bl	80037dc <RCCEx_PLL3_Config>
 80028be:	4603      	mov	r3, r0
 80028c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80028c4:	e00a      	b.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80028cc:	e006      	b.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80028ce:	bf00      	nop
 80028d0:	e004      	b.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80028d2:	bf00      	nop
 80028d4:	e002      	b.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80028d6:	bf00      	nop
 80028d8:	e000      	b.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80028da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10b      	bne.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80028e4:	4ba3      	ldr	r3, [pc, #652]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80028e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80028ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80028f4:	4a9f      	ldr	r2, [pc, #636]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80028f6:	430b      	orrs	r3, r1
 80028f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80028fa:	e003      	b.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002900:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800290c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002910:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002914:	2300      	movs	r3, #0
 8002916:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800291a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800291e:	460b      	mov	r3, r1
 8002920:	4313      	orrs	r3, r2
 8002922:	d037      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800292a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800292e:	d00e      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8002930:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002934:	d816      	bhi.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002936:	2b00      	cmp	r3, #0
 8002938:	d018      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800293a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800293e:	d111      	bne.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002940:	4b8c      	ldr	r3, [pc, #560]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002944:	4a8b      	ldr	r2, [pc, #556]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002946:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800294a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800294c:	e00f      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800294e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002952:	3308      	adds	r3, #8
 8002954:	2101      	movs	r1, #1
 8002956:	4618      	mov	r0, r3
 8002958:	f000 fe8e 	bl	8003678 <RCCEx_PLL2_Config>
 800295c:	4603      	mov	r3, r0
 800295e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002962:	e004      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800296a:	e000      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800296c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800296e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10a      	bne.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002976:	4b7f      	ldr	r3, [pc, #508]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002978:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800297a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800297e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002982:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002984:	4a7b      	ldr	r2, [pc, #492]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002986:	430b      	orrs	r3, r1
 8002988:	6513      	str	r3, [r2, #80]	@ 0x50
 800298a:	e003      	b.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800298c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002990:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80029a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80029a4:	2300      	movs	r3, #0
 80029a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80029aa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80029ae:	460b      	mov	r3, r1
 80029b0:	4313      	orrs	r3, r2
 80029b2:	d039      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80029b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ba:	2b03      	cmp	r3, #3
 80029bc:	d81c      	bhi.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80029be:	a201      	add	r2, pc, #4	@ (adr r2, 80029c4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80029c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c4:	08002a01 	.word	0x08002a01
 80029c8:	080029d5 	.word	0x080029d5
 80029cc:	080029e3 	.word	0x080029e3
 80029d0:	08002a01 	.word	0x08002a01
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029d4:	4b67      	ldr	r3, [pc, #412]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80029d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d8:	4a66      	ldr	r2, [pc, #408]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80029da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80029e0:	e00f      	b.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80029e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029e6:	3308      	adds	r3, #8
 80029e8:	2102      	movs	r1, #2
 80029ea:	4618      	mov	r0, r3
 80029ec:	f000 fe44 	bl	8003678 <RCCEx_PLL2_Config>
 80029f0:	4603      	mov	r3, r0
 80029f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80029f6:	e004      	b.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80029fe:	e000      	b.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8002a00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d10a      	bne.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002a0a:	4b5a      	ldr	r3, [pc, #360]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a0e:	f023 0103 	bic.w	r1, r3, #3
 8002a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a18:	4a56      	ldr	r2, [pc, #344]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002a1a:	430b      	orrs	r3, r1
 8002a1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a1e:	e003      	b.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a30:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002a34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002a3e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002a42:	460b      	mov	r3, r1
 8002a44:	4313      	orrs	r3, r2
 8002a46:	f000 809f 	beq.w	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a4a:	4b4b      	ldr	r3, [pc, #300]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a4a      	ldr	r2, [pc, #296]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002a50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a54:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a56:	f7fe f89f 	bl	8000b98 <HAL_GetTick>
 8002a5a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a5e:	e00b      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a60:	f7fe f89a 	bl	8000b98 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b64      	cmp	r3, #100	@ 0x64
 8002a6e:	d903      	bls.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002a76:	e005      	b.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a78:	4b3f      	ldr	r3, [pc, #252]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0ed      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8002a84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d179      	bne.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002a8c:	4b39      	ldr	r3, [pc, #228]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002a8e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a94:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002a98:	4053      	eors	r3, r2
 8002a9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d015      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002aa2:	4b34      	ldr	r3, [pc, #208]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002aaa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002aae:	4b31      	ldr	r3, [pc, #196]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab2:	4a30      	ldr	r2, [pc, #192]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ab4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ab8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002aba:	4b2e      	ldr	r3, [pc, #184]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002abe:	4a2d      	ldr	r2, [pc, #180]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ac0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ac4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002ac6:	4a2b      	ldr	r2, [pc, #172]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ac8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002acc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ad2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002ad6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ada:	d118      	bne.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002adc:	f7fe f85c 	bl	8000b98 <HAL_GetTick>
 8002ae0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ae4:	e00d      	b.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae6:	f7fe f857 	bl	8000b98 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002af0:	1ad2      	subs	r2, r2, r3
 8002af2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d903      	bls.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8002b00:	e005      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b02:	4b1c      	ldr	r3, [pc, #112]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0eb      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8002b0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d129      	bne.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b1a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002b1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b26:	d10e      	bne.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8002b28:	4b12      	ldr	r3, [pc, #72]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b2a:	691b      	ldr	r3, [r3, #16]
 8002b2c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b34:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002b38:	091a      	lsrs	r2, r3, #4
 8002b3a:	4b10      	ldr	r3, [pc, #64]	@ (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	4a0d      	ldr	r2, [pc, #52]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b40:	430b      	orrs	r3, r1
 8002b42:	6113      	str	r3, [r2, #16]
 8002b44:	e005      	b.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8002b46:	4b0b      	ldr	r3, [pc, #44]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b4c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002b50:	6113      	str	r3, [r2, #16]
 8002b52:	4b08      	ldr	r3, [pc, #32]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b54:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b5a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002b5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b62:	4a04      	ldr	r2, [pc, #16]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002b64:	430b      	orrs	r3, r1
 8002b66:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b68:	e00e      	b.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8002b72:	e009      	b.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8002b74:	58024400 	.word	0x58024400
 8002b78:	58024800 	.word	0x58024800
 8002b7c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b90:	f002 0301 	and.w	r3, r2, #1
 8002b94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002b98:	2300      	movs	r3, #0
 8002b9a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002b9e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	f000 8089 	beq.w	8002cbc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8002baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002bb0:	2b28      	cmp	r3, #40	@ 0x28
 8002bb2:	d86b      	bhi.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8002bb4:	a201      	add	r2, pc, #4	@ (adr r2, 8002bbc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bba:	bf00      	nop
 8002bbc:	08002c95 	.word	0x08002c95
 8002bc0:	08002c8d 	.word	0x08002c8d
 8002bc4:	08002c8d 	.word	0x08002c8d
 8002bc8:	08002c8d 	.word	0x08002c8d
 8002bcc:	08002c8d 	.word	0x08002c8d
 8002bd0:	08002c8d 	.word	0x08002c8d
 8002bd4:	08002c8d 	.word	0x08002c8d
 8002bd8:	08002c8d 	.word	0x08002c8d
 8002bdc:	08002c61 	.word	0x08002c61
 8002be0:	08002c8d 	.word	0x08002c8d
 8002be4:	08002c8d 	.word	0x08002c8d
 8002be8:	08002c8d 	.word	0x08002c8d
 8002bec:	08002c8d 	.word	0x08002c8d
 8002bf0:	08002c8d 	.word	0x08002c8d
 8002bf4:	08002c8d 	.word	0x08002c8d
 8002bf8:	08002c8d 	.word	0x08002c8d
 8002bfc:	08002c77 	.word	0x08002c77
 8002c00:	08002c8d 	.word	0x08002c8d
 8002c04:	08002c8d 	.word	0x08002c8d
 8002c08:	08002c8d 	.word	0x08002c8d
 8002c0c:	08002c8d 	.word	0x08002c8d
 8002c10:	08002c8d 	.word	0x08002c8d
 8002c14:	08002c8d 	.word	0x08002c8d
 8002c18:	08002c8d 	.word	0x08002c8d
 8002c1c:	08002c95 	.word	0x08002c95
 8002c20:	08002c8d 	.word	0x08002c8d
 8002c24:	08002c8d 	.word	0x08002c8d
 8002c28:	08002c8d 	.word	0x08002c8d
 8002c2c:	08002c8d 	.word	0x08002c8d
 8002c30:	08002c8d 	.word	0x08002c8d
 8002c34:	08002c8d 	.word	0x08002c8d
 8002c38:	08002c8d 	.word	0x08002c8d
 8002c3c:	08002c95 	.word	0x08002c95
 8002c40:	08002c8d 	.word	0x08002c8d
 8002c44:	08002c8d 	.word	0x08002c8d
 8002c48:	08002c8d 	.word	0x08002c8d
 8002c4c:	08002c8d 	.word	0x08002c8d
 8002c50:	08002c8d 	.word	0x08002c8d
 8002c54:	08002c8d 	.word	0x08002c8d
 8002c58:	08002c8d 	.word	0x08002c8d
 8002c5c:	08002c95 	.word	0x08002c95
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c64:	3308      	adds	r3, #8
 8002c66:	2101      	movs	r1, #1
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f000 fd05 	bl	8003678 <RCCEx_PLL2_Config>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002c74:	e00f      	b.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002c76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c7a:	3328      	adds	r3, #40	@ 0x28
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f000 fdac 	bl	80037dc <RCCEx_PLL3_Config>
 8002c84:	4603      	mov	r3, r0
 8002c86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002c8a:	e004      	b.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c92:	e000      	b.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8002c94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d10a      	bne.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002c9e:	4bbf      	ldr	r3, [pc, #764]	@ (8002f9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ca2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002caa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cac:	4abb      	ldr	r2, [pc, #748]	@ (8002f9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002cae:	430b      	orrs	r3, r1
 8002cb0:	6553      	str	r3, [r2, #84]	@ 0x54
 8002cb2:	e003      	b.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc4:	f002 0302 	and.w	r3, r2, #2
 8002cc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ccc:	2300      	movs	r3, #0
 8002cce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002cd2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	d041      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8002cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ce0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002ce2:	2b05      	cmp	r3, #5
 8002ce4:	d824      	bhi.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8002ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8002cec <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8002ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cec:	08002d39 	.word	0x08002d39
 8002cf0:	08002d05 	.word	0x08002d05
 8002cf4:	08002d1b 	.word	0x08002d1b
 8002cf8:	08002d39 	.word	0x08002d39
 8002cfc:	08002d39 	.word	0x08002d39
 8002d00:	08002d39 	.word	0x08002d39
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d08:	3308      	adds	r3, #8
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f000 fcb3 	bl	8003678 <RCCEx_PLL2_Config>
 8002d12:	4603      	mov	r3, r0
 8002d14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8002d18:	e00f      	b.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d1e:	3328      	adds	r3, #40	@ 0x28
 8002d20:	2101      	movs	r1, #1
 8002d22:	4618      	mov	r0, r3
 8002d24:	f000 fd5a 	bl	80037dc <RCCEx_PLL3_Config>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8002d2e:	e004      	b.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d36:	e000      	b.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8002d38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10a      	bne.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002d42:	4b96      	ldr	r3, [pc, #600]	@ (8002f9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d46:	f023 0107 	bic.w	r1, r3, #7
 8002d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d50:	4a92      	ldr	r2, [pc, #584]	@ (8002f9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002d52:	430b      	orrs	r3, r1
 8002d54:	6553      	str	r3, [r2, #84]	@ 0x54
 8002d56:	e003      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d68:	f002 0304 	and.w	r3, r2, #4
 8002d6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d70:	2300      	movs	r3, #0
 8002d72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d76:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	d044      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8002d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d88:	2b05      	cmp	r3, #5
 8002d8a:	d825      	bhi.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8002d8c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d94 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8002d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d92:	bf00      	nop
 8002d94:	08002de1 	.word	0x08002de1
 8002d98:	08002dad 	.word	0x08002dad
 8002d9c:	08002dc3 	.word	0x08002dc3
 8002da0:	08002de1 	.word	0x08002de1
 8002da4:	08002de1 	.word	0x08002de1
 8002da8:	08002de1 	.word	0x08002de1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002db0:	3308      	adds	r3, #8
 8002db2:	2101      	movs	r1, #1
 8002db4:	4618      	mov	r0, r3
 8002db6:	f000 fc5f 	bl	8003678 <RCCEx_PLL2_Config>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8002dc0:	e00f      	b.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dc6:	3328      	adds	r3, #40	@ 0x28
 8002dc8:	2101      	movs	r1, #1
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f000 fd06 	bl	80037dc <RCCEx_PLL3_Config>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8002dd6:	e004      	b.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002dde:	e000      	b.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8002de0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002de2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d10b      	bne.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002dea:	4b6c      	ldr	r3, [pc, #432]	@ (8002f9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dee:	f023 0107 	bic.w	r1, r3, #7
 8002df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002df6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dfa:	4a68      	ldr	r2, [pc, #416]	@ (8002f9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002dfc:	430b      	orrs	r3, r1
 8002dfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e00:	e003      	b.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e12:	f002 0320 	and.w	r3, r2, #32
 8002e16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002e20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e24:	460b      	mov	r3, r1
 8002e26:	4313      	orrs	r3, r2
 8002e28:	d055      	beq.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8002e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e36:	d033      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8002e38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e3c:	d82c      	bhi.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8002e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e42:	d02f      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8002e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e48:	d826      	bhi.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8002e4a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e4e:	d02b      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8002e50:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e54:	d820      	bhi.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8002e56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e5a:	d012      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8002e5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e60:	d81a      	bhi.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d022      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8002e66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e6a:	d115      	bne.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e70:	3308      	adds	r3, #8
 8002e72:	2100      	movs	r1, #0
 8002e74:	4618      	mov	r0, r3
 8002e76:	f000 fbff 	bl	8003678 <RCCEx_PLL2_Config>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8002e80:	e015      	b.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e86:	3328      	adds	r3, #40	@ 0x28
 8002e88:	2102      	movs	r1, #2
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f000 fca6 	bl	80037dc <RCCEx_PLL3_Config>
 8002e90:	4603      	mov	r3, r0
 8002e92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8002e96:	e00a      	b.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e9e:	e006      	b.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8002ea0:	bf00      	nop
 8002ea2:	e004      	b.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8002ea4:	bf00      	nop
 8002ea6:	e002      	b.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8002ea8:	bf00      	nop
 8002eaa:	e000      	b.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8002eac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002eae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d10b      	bne.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002eb6:	4b39      	ldr	r3, [pc, #228]	@ (8002f9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eba:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ec6:	4a35      	ldr	r2, [pc, #212]	@ (8002f9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002ec8:	430b      	orrs	r3, r1
 8002eca:	6553      	str	r3, [r2, #84]	@ 0x54
 8002ecc:	e003      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ed2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ede:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8002ee2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002eec:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	d058      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8002ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002efa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002efe:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8002f02:	d033      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8002f04:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8002f08:	d82c      	bhi.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8002f0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f0e:	d02f      	beq.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8002f10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f14:	d826      	bhi.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8002f16:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002f1a:	d02b      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8002f1c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002f20:	d820      	bhi.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8002f22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f26:	d012      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8002f28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f2c:	d81a      	bhi.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d022      	beq.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8002f32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f36:	d115      	bne.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f3c:	3308      	adds	r3, #8
 8002f3e:	2100      	movs	r1, #0
 8002f40:	4618      	mov	r0, r3
 8002f42:	f000 fb99 	bl	8003678 <RCCEx_PLL2_Config>
 8002f46:	4603      	mov	r3, r0
 8002f48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8002f4c:	e015      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f52:	3328      	adds	r3, #40	@ 0x28
 8002f54:	2102      	movs	r1, #2
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 fc40 	bl	80037dc <RCCEx_PLL3_Config>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8002f62:	e00a      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f6a:	e006      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8002f6c:	bf00      	nop
 8002f6e:	e004      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8002f70:	bf00      	nop
 8002f72:	e002      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8002f74:	bf00      	nop
 8002f76:	e000      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8002f78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10e      	bne.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f82:	4b06      	ldr	r3, [pc, #24]	@ (8002f9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f86:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8002f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002f92:	4a02      	ldr	r2, [pc, #8]	@ (8002f9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002f94:	430b      	orrs	r3, r1
 8002f96:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f98:	e006      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8002f9a:	bf00      	nop
 8002f9c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8002fb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002fbe:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	d055      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8002fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fcc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002fd0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8002fd4:	d033      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8002fd6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8002fda:	d82c      	bhi.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8002fdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fe0:	d02f      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8002fe2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fe6:	d826      	bhi.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8002fe8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8002fec:	d02b      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8002fee:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8002ff2:	d820      	bhi.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8002ff4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ff8:	d012      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8002ffa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ffe:	d81a      	bhi.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003000:	2b00      	cmp	r3, #0
 8003002:	d022      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003004:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003008:	d115      	bne.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800300a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800300e:	3308      	adds	r3, #8
 8003010:	2100      	movs	r1, #0
 8003012:	4618      	mov	r0, r3
 8003014:	f000 fb30 	bl	8003678 <RCCEx_PLL2_Config>
 8003018:	4603      	mov	r3, r0
 800301a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800301e:	e015      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003024:	3328      	adds	r3, #40	@ 0x28
 8003026:	2102      	movs	r1, #2
 8003028:	4618      	mov	r0, r3
 800302a:	f000 fbd7 	bl	80037dc <RCCEx_PLL3_Config>
 800302e:	4603      	mov	r3, r0
 8003030:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003034:	e00a      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800303c:	e006      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800303e:	bf00      	nop
 8003040:	e004      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003042:	bf00      	nop
 8003044:	e002      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003046:	bf00      	nop
 8003048:	e000      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800304a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800304c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10b      	bne.n	800306c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003054:	4ba1      	ldr	r3, [pc, #644]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003058:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800305c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003060:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003064:	4a9d      	ldr	r2, [pc, #628]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003066:	430b      	orrs	r3, r1
 8003068:	6593      	str	r3, [r2, #88]	@ 0x58
 800306a:	e003      	b.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800306c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003070:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800307c:	f002 0308 	and.w	r3, r2, #8
 8003080:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003084:	2300      	movs	r3, #0
 8003086:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800308a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800308e:	460b      	mov	r3, r1
 8003090:	4313      	orrs	r3, r2
 8003092:	d01e      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003098:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800309c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030a0:	d10c      	bne.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80030a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030a6:	3328      	adds	r3, #40	@ 0x28
 80030a8:	2102      	movs	r1, #2
 80030aa:	4618      	mov	r0, r3
 80030ac:	f000 fb96 	bl	80037dc <RCCEx_PLL3_Config>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d002      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80030bc:	4b87      	ldr	r3, [pc, #540]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80030be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80030c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030cc:	4a83      	ldr	r2, [pc, #524]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80030ce:	430b      	orrs	r3, r1
 80030d0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80030d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030da:	f002 0310 	and.w	r3, r2, #16
 80030de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80030e2:	2300      	movs	r3, #0
 80030e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80030e8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80030ec:	460b      	mov	r3, r1
 80030ee:	4313      	orrs	r3, r2
 80030f0:	d01e      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80030f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030fe:	d10c      	bne.n	800311a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003104:	3328      	adds	r3, #40	@ 0x28
 8003106:	2102      	movs	r1, #2
 8003108:	4618      	mov	r0, r3
 800310a:	f000 fb67 	bl	80037dc <RCCEx_PLL3_Config>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d002      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800311a:	4b70      	ldr	r3, [pc, #448]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800311c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800311e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003126:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800312a:	4a6c      	ldr	r2, [pc, #432]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800312c:	430b      	orrs	r3, r1
 800312e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003130:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003138:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800313c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003140:	2300      	movs	r3, #0
 8003142:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003146:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800314a:	460b      	mov	r3, r1
 800314c:	4313      	orrs	r3, r2
 800314e:	d03e      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003154:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003158:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800315c:	d022      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800315e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003162:	d81b      	bhi.n	800319c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003164:	2b00      	cmp	r3, #0
 8003166:	d003      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800316c:	d00b      	beq.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800316e:	e015      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003174:	3308      	adds	r3, #8
 8003176:	2100      	movs	r1, #0
 8003178:	4618      	mov	r0, r3
 800317a:	f000 fa7d 	bl	8003678 <RCCEx_PLL2_Config>
 800317e:	4603      	mov	r3, r0
 8003180:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003184:	e00f      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800318a:	3328      	adds	r3, #40	@ 0x28
 800318c:	2102      	movs	r1, #2
 800318e:	4618      	mov	r0, r3
 8003190:	f000 fb24 	bl	80037dc <RCCEx_PLL3_Config>
 8003194:	4603      	mov	r3, r0
 8003196:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800319a:	e004      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80031a2:	e000      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80031a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10b      	bne.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031ae:	4b4b      	ldr	r3, [pc, #300]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80031b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80031b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80031be:	4a47      	ldr	r2, [pc, #284]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80031c0:	430b      	orrs	r3, r1
 80031c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80031c4:	e003      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80031ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80031da:	67bb      	str	r3, [r7, #120]	@ 0x78
 80031dc:	2300      	movs	r3, #0
 80031de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80031e0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80031e4:	460b      	mov	r3, r1
 80031e6:	4313      	orrs	r3, r2
 80031e8:	d03b      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80031ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80031f6:	d01f      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80031f8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80031fc:	d818      	bhi.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80031fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003202:	d003      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003204:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003208:	d007      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800320a:	e011      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800320c:	4b33      	ldr	r3, [pc, #204]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800320e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003210:	4a32      	ldr	r2, [pc, #200]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003212:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003216:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003218:	e00f      	b.n	800323a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800321a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800321e:	3328      	adds	r3, #40	@ 0x28
 8003220:	2101      	movs	r1, #1
 8003222:	4618      	mov	r0, r3
 8003224:	f000 fada 	bl	80037dc <RCCEx_PLL3_Config>
 8003228:	4603      	mov	r3, r0
 800322a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800322e:	e004      	b.n	800323a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003236:	e000      	b.n	800323a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003238:	bf00      	nop
    }

    if (ret == HAL_OK)
 800323a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800323e:	2b00      	cmp	r3, #0
 8003240:	d10b      	bne.n	800325a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003242:	4b26      	ldr	r3, [pc, #152]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003246:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800324a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800324e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003252:	4a22      	ldr	r2, [pc, #136]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003254:	430b      	orrs	r3, r1
 8003256:	6553      	str	r3, [r2, #84]	@ 0x54
 8003258:	e003      	b.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800325a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800325e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800326e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003270:	2300      	movs	r3, #0
 8003272:	677b      	str	r3, [r7, #116]	@ 0x74
 8003274:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003278:	460b      	mov	r3, r1
 800327a:	4313      	orrs	r3, r2
 800327c:	d034      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800327e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003284:	2b00      	cmp	r3, #0
 8003286:	d003      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800328c:	d007      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800328e:	e011      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003290:	4b12      	ldr	r3, [pc, #72]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003294:	4a11      	ldr	r2, [pc, #68]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003296:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800329a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800329c:	e00e      	b.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800329e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032a2:	3308      	adds	r3, #8
 80032a4:	2102      	movs	r1, #2
 80032a6:	4618      	mov	r0, r3
 80032a8:	f000 f9e6 	bl	8003678 <RCCEx_PLL2_Config>
 80032ac:	4603      	mov	r3, r0
 80032ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80032b2:	e003      	b.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d10d      	bne.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80032c4:	4b05      	ldr	r3, [pc, #20]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80032c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032c8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80032cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032d2:	4a02      	ldr	r2, [pc, #8]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80032d4:	430b      	orrs	r3, r1
 80032d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032d8:	e006      	b.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80032da:	bf00      	nop
 80032dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80032e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80032f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80032f6:	2300      	movs	r3, #0
 80032f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032fa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80032fe:	460b      	mov	r3, r1
 8003300:	4313      	orrs	r3, r2
 8003302:	d00c      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003308:	3328      	adds	r3, #40	@ 0x28
 800330a:	2102      	movs	r1, #2
 800330c:	4618      	mov	r0, r3
 800330e:	f000 fa65 	bl	80037dc <RCCEx_PLL3_Config>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d002      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800331e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003326:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800332a:	663b      	str	r3, [r7, #96]	@ 0x60
 800332c:	2300      	movs	r3, #0
 800332e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003330:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003334:	460b      	mov	r3, r1
 8003336:	4313      	orrs	r3, r2
 8003338:	d038      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800333a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800333e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003342:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003346:	d018      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003348:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800334c:	d811      	bhi.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800334e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003352:	d014      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003354:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003358:	d80b      	bhi.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800335a:	2b00      	cmp	r3, #0
 800335c:	d011      	beq.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800335e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003362:	d106      	bne.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003364:	4bc3      	ldr	r3, [pc, #780]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003368:	4ac2      	ldr	r2, [pc, #776]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800336a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800336e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003370:	e008      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003378:	e004      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800337a:	bf00      	nop
 800337c:	e002      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800337e:	bf00      	nop
 8003380:	e000      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003382:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003384:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10b      	bne.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800338c:	4bb9      	ldr	r3, [pc, #740]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800338e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003390:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003398:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800339c:	4ab5      	ldr	r2, [pc, #724]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800339e:	430b      	orrs	r3, r1
 80033a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80033a2:	e003      	b.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80033ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80033b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80033ba:	2300      	movs	r3, #0
 80033bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80033be:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80033c2:	460b      	mov	r3, r1
 80033c4:	4313      	orrs	r3, r2
 80033c6:	d009      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033c8:	4baa      	ldr	r3, [pc, #680]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80033ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033cc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80033d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033d6:	4aa7      	ldr	r2, [pc, #668]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80033d8:	430b      	orrs	r3, r1
 80033da:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80033dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80033e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80033ea:	2300      	movs	r3, #0
 80033ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80033ee:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80033f2:	460b      	mov	r3, r1
 80033f4:	4313      	orrs	r3, r2
 80033f6:	d00a      	beq.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80033f8:	4b9e      	ldr	r3, [pc, #632]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80033fa:	691b      	ldr	r3, [r3, #16]
 80033fc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003404:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003408:	4a9a      	ldr	r2, [pc, #616]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800340a:	430b      	orrs	r3, r1
 800340c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800340e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003416:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800341a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800341c:	2300      	movs	r3, #0
 800341e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003420:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003424:	460b      	mov	r3, r1
 8003426:	4313      	orrs	r3, r2
 8003428:	d009      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800342a:	4b92      	ldr	r3, [pc, #584]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800342c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800342e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003436:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003438:	4a8e      	ldr	r2, [pc, #568]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800343a:	430b      	orrs	r3, r1
 800343c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800343e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003446:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800344a:	643b      	str	r3, [r7, #64]	@ 0x40
 800344c:	2300      	movs	r3, #0
 800344e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003450:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003454:	460b      	mov	r3, r1
 8003456:	4313      	orrs	r3, r2
 8003458:	d00e      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800345a:	4b86      	ldr	r3, [pc, #536]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	4a85      	ldr	r2, [pc, #532]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003460:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003464:	6113      	str	r3, [r2, #16]
 8003466:	4b83      	ldr	r3, [pc, #524]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003468:	6919      	ldr	r1, [r3, #16]
 800346a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800346e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003472:	4a80      	ldr	r2, [pc, #512]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003474:	430b      	orrs	r3, r1
 8003476:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800347c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003480:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003484:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003486:	2300      	movs	r3, #0
 8003488:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800348a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800348e:	460b      	mov	r3, r1
 8003490:	4313      	orrs	r3, r2
 8003492:	d009      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003494:	4b77      	ldr	r3, [pc, #476]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003496:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003498:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800349c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a2:	4a74      	ldr	r2, [pc, #464]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80034a4:	430b      	orrs	r3, r1
 80034a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80034a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80034b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80034b6:	2300      	movs	r3, #0
 80034b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80034ba:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80034be:	460b      	mov	r3, r1
 80034c0:	4313      	orrs	r3, r2
 80034c2:	d00a      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80034c4:	4b6b      	ldr	r3, [pc, #428]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80034c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80034cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80034d4:	4a67      	ldr	r2, [pc, #412]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80034d6:	430b      	orrs	r3, r1
 80034d8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80034da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e2:	2100      	movs	r1, #0
 80034e4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034ec:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80034f0:	460b      	mov	r3, r1
 80034f2:	4313      	orrs	r3, r2
 80034f4:	d011      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034fa:	3308      	adds	r3, #8
 80034fc:	2100      	movs	r1, #0
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 f8ba 	bl	8003678 <RCCEx_PLL2_Config>
 8003504:	4603      	mov	r3, r0
 8003506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800350a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800350e:	2b00      	cmp	r3, #0
 8003510:	d003      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003516:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800351a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800351e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003522:	2100      	movs	r1, #0
 8003524:	6239      	str	r1, [r7, #32]
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	627b      	str	r3, [r7, #36]	@ 0x24
 800352c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003530:	460b      	mov	r3, r1
 8003532:	4313      	orrs	r3, r2
 8003534:	d011      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800353a:	3308      	adds	r3, #8
 800353c:	2101      	movs	r1, #1
 800353e:	4618      	mov	r0, r3
 8003540:	f000 f89a 	bl	8003678 <RCCEx_PLL2_Config>
 8003544:	4603      	mov	r3, r0
 8003546:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800354a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003552:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003556:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800355a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800355e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003562:	2100      	movs	r1, #0
 8003564:	61b9      	str	r1, [r7, #24]
 8003566:	f003 0304 	and.w	r3, r3, #4
 800356a:	61fb      	str	r3, [r7, #28]
 800356c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003570:	460b      	mov	r3, r1
 8003572:	4313      	orrs	r3, r2
 8003574:	d011      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800357a:	3308      	adds	r3, #8
 800357c:	2102      	movs	r1, #2
 800357e:	4618      	mov	r0, r3
 8003580:	f000 f87a 	bl	8003678 <RCCEx_PLL2_Config>
 8003584:	4603      	mov	r3, r0
 8003586:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800358a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800358e:	2b00      	cmp	r3, #0
 8003590:	d003      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003592:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003596:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800359a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800359e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a2:	2100      	movs	r1, #0
 80035a4:	6139      	str	r1, [r7, #16]
 80035a6:	f003 0308 	and.w	r3, r3, #8
 80035aa:	617b      	str	r3, [r7, #20]
 80035ac:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80035b0:	460b      	mov	r3, r1
 80035b2:	4313      	orrs	r3, r2
 80035b4:	d011      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ba:	3328      	adds	r3, #40	@ 0x28
 80035bc:	2100      	movs	r1, #0
 80035be:	4618      	mov	r0, r3
 80035c0:	f000 f90c 	bl	80037dc <RCCEx_PLL3_Config>
 80035c4:	4603      	mov	r3, r0
 80035c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80035ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80035da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e2:	2100      	movs	r1, #0
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	f003 0310 	and.w	r3, r3, #16
 80035ea:	60fb      	str	r3, [r7, #12]
 80035ec:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80035f0:	460b      	mov	r3, r1
 80035f2:	4313      	orrs	r3, r2
 80035f4:	d011      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035fa:	3328      	adds	r3, #40	@ 0x28
 80035fc:	2101      	movs	r1, #1
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 f8ec 	bl	80037dc <RCCEx_PLL3_Config>
 8003604:	4603      	mov	r3, r0
 8003606:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800360a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800360e:	2b00      	cmp	r3, #0
 8003610:	d003      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003612:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003616:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800361a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800361e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003622:	2100      	movs	r1, #0
 8003624:	6039      	str	r1, [r7, #0]
 8003626:	f003 0320 	and.w	r3, r3, #32
 800362a:	607b      	str	r3, [r7, #4]
 800362c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003630:	460b      	mov	r3, r1
 8003632:	4313      	orrs	r3, r2
 8003634:	d011      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800363a:	3328      	adds	r3, #40	@ 0x28
 800363c:	2102      	movs	r1, #2
 800363e:	4618      	mov	r0, r3
 8003640:	f000 f8cc 	bl	80037dc <RCCEx_PLL3_Config>
 8003644:	4603      	mov	r3, r0
 8003646:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800364a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003656:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800365a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003662:	2300      	movs	r3, #0
 8003664:	e000      	b.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
}
 8003668:	4618      	mov	r0, r3
 800366a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800366e:	46bd      	mov	sp, r7
 8003670:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003674:	58024400 	.word	0x58024400

08003678 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003682:	2300      	movs	r3, #0
 8003684:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003686:	4b53      	ldr	r3, [pc, #332]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368a:	f003 0303 	and.w	r3, r3, #3
 800368e:	2b03      	cmp	r3, #3
 8003690:	d101      	bne.n	8003696 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e099      	b.n	80037ca <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003696:	4b4f      	ldr	r3, [pc, #316]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a4e      	ldr	r2, [pc, #312]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 800369c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80036a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036a2:	f7fd fa79 	bl	8000b98 <HAL_GetTick>
 80036a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80036a8:	e008      	b.n	80036bc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80036aa:	f7fd fa75 	bl	8000b98 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d901      	bls.n	80036bc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e086      	b.n	80037ca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80036bc:	4b45      	ldr	r3, [pc, #276]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1f0      	bne.n	80036aa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80036c8:	4b42      	ldr	r3, [pc, #264]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 80036ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036cc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	031b      	lsls	r3, r3, #12
 80036d6:	493f      	ldr	r1, [pc, #252]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	628b      	str	r3, [r1, #40]	@ 0x28
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	3b01      	subs	r3, #1
 80036e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	025b      	lsls	r3, r3, #9
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	431a      	orrs	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	3b01      	subs	r3, #1
 80036f8:	041b      	lsls	r3, r3, #16
 80036fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80036fe:	431a      	orrs	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	3b01      	subs	r3, #1
 8003706:	061b      	lsls	r3, r3, #24
 8003708:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800370c:	4931      	ldr	r1, [pc, #196]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 800370e:	4313      	orrs	r3, r2
 8003710:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003712:	4b30      	ldr	r3, [pc, #192]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003716:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	695b      	ldr	r3, [r3, #20]
 800371e:	492d      	ldr	r1, [pc, #180]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003720:	4313      	orrs	r3, r2
 8003722:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003724:	4b2b      	ldr	r3, [pc, #172]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003728:	f023 0220 	bic.w	r2, r3, #32
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	4928      	ldr	r1, [pc, #160]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003732:	4313      	orrs	r3, r2
 8003734:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003736:	4b27      	ldr	r3, [pc, #156]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800373a:	4a26      	ldr	r2, [pc, #152]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 800373c:	f023 0310 	bic.w	r3, r3, #16
 8003740:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003742:	4b24      	ldr	r3, [pc, #144]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003744:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003746:	4b24      	ldr	r3, [pc, #144]	@ (80037d8 <RCCEx_PLL2_Config+0x160>)
 8003748:	4013      	ands	r3, r2
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	69d2      	ldr	r2, [r2, #28]
 800374e:	00d2      	lsls	r2, r2, #3
 8003750:	4920      	ldr	r1, [pc, #128]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003752:	4313      	orrs	r3, r2
 8003754:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003756:	4b1f      	ldr	r3, [pc, #124]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800375a:	4a1e      	ldr	r2, [pc, #120]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 800375c:	f043 0310 	orr.w	r3, r3, #16
 8003760:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d106      	bne.n	8003776 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003768:	4b1a      	ldr	r3, [pc, #104]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 800376a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800376c:	4a19      	ldr	r2, [pc, #100]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 800376e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003772:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003774:	e00f      	b.n	8003796 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d106      	bne.n	800378a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800377c:	4b15      	ldr	r3, [pc, #84]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 800377e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003780:	4a14      	ldr	r2, [pc, #80]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003782:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003786:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003788:	e005      	b.n	8003796 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800378a:	4b12      	ldr	r3, [pc, #72]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 800378c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800378e:	4a11      	ldr	r2, [pc, #68]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003790:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003794:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003796:	4b0f      	ldr	r3, [pc, #60]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a0e      	ldr	r2, [pc, #56]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 800379c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80037a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037a2:	f7fd f9f9 	bl	8000b98 <HAL_GetTick>
 80037a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80037a8:	e008      	b.n	80037bc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80037aa:	f7fd f9f5 	bl	8000b98 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d901      	bls.n	80037bc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e006      	b.n	80037ca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80037bc:	4b05      	ldr	r3, [pc, #20]	@ (80037d4 <RCCEx_PLL2_Config+0x15c>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d0f0      	beq.n	80037aa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80037c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	58024400 	.word	0x58024400
 80037d8:	ffff0007 	.word	0xffff0007

080037dc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037e6:	2300      	movs	r3, #0
 80037e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80037ea:	4b53      	ldr	r3, [pc, #332]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80037ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	2b03      	cmp	r3, #3
 80037f4:	d101      	bne.n	80037fa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e099      	b.n	800392e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80037fa:	4b4f      	ldr	r3, [pc, #316]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a4e      	ldr	r2, [pc, #312]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 8003800:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003804:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003806:	f7fd f9c7 	bl	8000b98 <HAL_GetTick>
 800380a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800380c:	e008      	b.n	8003820 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800380e:	f7fd f9c3 	bl	8000b98 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d901      	bls.n	8003820 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e086      	b.n	800392e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003820:	4b45      	ldr	r3, [pc, #276]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1f0      	bne.n	800380e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800382c:	4b42      	ldr	r3, [pc, #264]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 800382e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003830:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	051b      	lsls	r3, r3, #20
 800383a:	493f      	ldr	r1, [pc, #252]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 800383c:	4313      	orrs	r3, r2
 800383e:	628b      	str	r3, [r1, #40]	@ 0x28
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	3b01      	subs	r3, #1
 8003846:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	3b01      	subs	r3, #1
 8003850:	025b      	lsls	r3, r3, #9
 8003852:	b29b      	uxth	r3, r3
 8003854:	431a      	orrs	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	3b01      	subs	r3, #1
 800385c:	041b      	lsls	r3, r3, #16
 800385e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003862:	431a      	orrs	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	691b      	ldr	r3, [r3, #16]
 8003868:	3b01      	subs	r3, #1
 800386a:	061b      	lsls	r3, r3, #24
 800386c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003870:	4931      	ldr	r1, [pc, #196]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 8003872:	4313      	orrs	r3, r2
 8003874:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003876:	4b30      	ldr	r3, [pc, #192]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 8003878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	492d      	ldr	r1, [pc, #180]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 8003884:	4313      	orrs	r3, r2
 8003886:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003888:	4b2b      	ldr	r3, [pc, #172]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 800388a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800388c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	4928      	ldr	r1, [pc, #160]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 8003896:	4313      	orrs	r3, r2
 8003898:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800389a:	4b27      	ldr	r3, [pc, #156]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 800389c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800389e:	4a26      	ldr	r2, [pc, #152]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80038a6:	4b24      	ldr	r3, [pc, #144]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80038aa:	4b24      	ldr	r3, [pc, #144]	@ (800393c <RCCEx_PLL3_Config+0x160>)
 80038ac:	4013      	ands	r3, r2
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	69d2      	ldr	r2, [r2, #28]
 80038b2:	00d2      	lsls	r2, r2, #3
 80038b4:	4920      	ldr	r1, [pc, #128]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80038ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038be:	4a1e      	ldr	r2, [pc, #120]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d106      	bne.n	80038da <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80038cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d0:	4a19      	ldr	r2, [pc, #100]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80038d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80038d8:	e00f      	b.n	80038fa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d106      	bne.n	80038ee <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80038e0:	4b15      	ldr	r3, [pc, #84]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e4:	4a14      	ldr	r2, [pc, #80]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80038ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80038ec:	e005      	b.n	80038fa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80038ee:	4b12      	ldr	r3, [pc, #72]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f2:	4a11      	ldr	r2, [pc, #68]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80038fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a0e      	ldr	r2, [pc, #56]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 8003900:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003904:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003906:	f7fd f947 	bl	8000b98 <HAL_GetTick>
 800390a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800390c:	e008      	b.n	8003920 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800390e:	f7fd f943 	bl	8000b98 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	2b02      	cmp	r3, #2
 800391a:	d901      	bls.n	8003920 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e006      	b.n	800392e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003920:	4b05      	ldr	r3, [pc, #20]	@ (8003938 <RCCEx_PLL3_Config+0x15c>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d0f0      	beq.n	800390e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800392c:	7bfb      	ldrb	r3, [r7, #15]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	58024400 	.word	0x58024400
 800393c:	ffff0007 	.word	0xffff0007

08003940 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e10f      	b.n	8003b72 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a87      	ldr	r2, [pc, #540]	@ (8003b7c <HAL_SPI_Init+0x23c>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d00f      	beq.n	8003982 <HAL_SPI_Init+0x42>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a86      	ldr	r2, [pc, #536]	@ (8003b80 <HAL_SPI_Init+0x240>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d00a      	beq.n	8003982 <HAL_SPI_Init+0x42>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a84      	ldr	r2, [pc, #528]	@ (8003b84 <HAL_SPI_Init+0x244>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d005      	beq.n	8003982 <HAL_SPI_Init+0x42>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	2b0f      	cmp	r3, #15
 800397c:	d901      	bls.n	8003982 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e0f7      	b.n	8003b72 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 fef6 	bl	8004774 <SPI_GetPacketSize>
 8003988:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a7b      	ldr	r2, [pc, #492]	@ (8003b7c <HAL_SPI_Init+0x23c>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d00c      	beq.n	80039ae <HAL_SPI_Init+0x6e>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a79      	ldr	r2, [pc, #484]	@ (8003b80 <HAL_SPI_Init+0x240>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d007      	beq.n	80039ae <HAL_SPI_Init+0x6e>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a78      	ldr	r2, [pc, #480]	@ (8003b84 <HAL_SPI_Init+0x244>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d002      	beq.n	80039ae <HAL_SPI_Init+0x6e>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d811      	bhi.n	80039d2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80039b2:	4a72      	ldr	r2, [pc, #456]	@ (8003b7c <HAL_SPI_Init+0x23c>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d009      	beq.n	80039cc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a70      	ldr	r2, [pc, #448]	@ (8003b80 <HAL_SPI_Init+0x240>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d004      	beq.n	80039cc <HAL_SPI_Init+0x8c>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a6f      	ldr	r2, [pc, #444]	@ (8003b84 <HAL_SPI_Init+0x244>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d104      	bne.n	80039d6 <HAL_SPI_Init+0x96>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2b10      	cmp	r3, #16
 80039d0:	d901      	bls.n	80039d6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e0cd      	b.n	8003b72 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d106      	bne.n	80039f0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f7fc ff4e 	bl	800088c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f022 0201 	bic.w	r2, r2, #1
 8003a06:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8003a12:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a1c:	d119      	bne.n	8003a52 <HAL_SPI_Init+0x112>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a26:	d103      	bne.n	8003a30 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d008      	beq.n	8003a42 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10c      	bne.n	8003a52 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8003a3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a40:	d107      	bne.n	8003a52 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a50:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00f      	beq.n	8003a7e <HAL_SPI_Init+0x13e>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	2b06      	cmp	r3, #6
 8003a64:	d90b      	bls.n	8003a7e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	e007      	b.n	8003a8e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a8c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	69da      	ldr	r2, [r3, #28]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a96:	431a      	orrs	r2, r3
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aa0:	ea42 0103 	orr.w	r1, r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	68da      	ldr	r2, [r3, #12]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	431a      	orrs	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	431a      	orrs	r2, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aee:	ea42 0103 	orr.w	r1, r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d113      	bne.n	8003b2e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b18:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b2c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0201 	bic.w	r2, r2, #1
 8003b3c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3710      	adds	r7, #16
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	40013000 	.word	0x40013000
 8003b80:	40003800 	.word	0x40003800
 8003b84:	40003c00 	.word	0x40003c00

08003b88 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b088      	sub	sp, #32
 8003b8c:	af02      	add	r7, sp, #8
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	603b      	str	r3, [r7, #0]
 8003b94:	4613      	mov	r3, r2
 8003b96:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	3320      	adds	r3, #32
 8003b9e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ba0:	f7fc fffa 	bl	8000b98 <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d001      	beq.n	8003bb6 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e1d1      	b.n	8003f5a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d002      	beq.n	8003bc2 <HAL_SPI_Transmit+0x3a>
 8003bbc:	88fb      	ldrh	r3, [r7, #6]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e1c9      	b.n	8003f5a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d101      	bne.n	8003bd4 <HAL_SPI_Transmit+0x4c>
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	e1c2      	b.n	8003f5a <HAL_SPI_Transmit+0x3d2>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2203      	movs	r2, #3
 8003be0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	88fa      	ldrh	r2, [r7, #6]
 8003bf6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	88fa      	ldrh	r2, [r7, #6]
 8003bfe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8003c2c:	d108      	bne.n	8003c40 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	e009      	b.n	8003c54 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003c52:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	685a      	ldr	r2, [r3, #4]
 8003c5a:	4b96      	ldr	r3, [pc, #600]	@ (8003eb4 <HAL_SPI_Transmit+0x32c>)
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	88f9      	ldrh	r1, [r7, #6]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	6812      	ldr	r2, [r2, #0]
 8003c64:	430b      	orrs	r3, r1
 8003c66:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f042 0201 	orr.w	r2, r2, #1
 8003c76:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c80:	d107      	bne.n	8003c92 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c90:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	2b0f      	cmp	r3, #15
 8003c98:	d947      	bls.n	8003d2a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8003c9a:	e03f      	b.n	8003d1c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d114      	bne.n	8003cd4 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cba:	1d1a      	adds	r2, r3, #4
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8003cd2:	e023      	b.n	8003d1c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cd4:	f7fc ff60 	bl	8000b98 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d803      	bhi.n	8003cec <HAL_SPI_Transmit+0x164>
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cea:	d102      	bne.n	8003cf2 <HAL_SPI_Transmit+0x16a>
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d114      	bne.n	8003d1c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f000 fc70 	bl	80045d8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cfe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e11e      	b.n	8003f5a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d1b9      	bne.n	8003c9c <HAL_SPI_Transmit+0x114>
 8003d28:	e0f1      	b.n	8003f0e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	2b07      	cmp	r3, #7
 8003d30:	f240 80e6 	bls.w	8003f00 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8003d34:	e05d      	b.n	8003df2 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	695b      	ldr	r3, [r3, #20]
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d132      	bne.n	8003daa <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d918      	bls.n	8003d82 <HAL_SPI_Transmit+0x1fa>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d014      	beq.n	8003d82 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	6812      	ldr	r2, [r2, #0]
 8003d62:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d68:	1d1a      	adds	r2, r3, #4
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	3b02      	subs	r3, #2
 8003d78:	b29a      	uxth	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8003d80:	e037      	b.n	8003df2 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d86:	881a      	ldrh	r2, [r3, #0]
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d90:	1c9a      	adds	r2, r3, #2
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8003da8:	e023      	b.n	8003df2 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003daa:	f7fc fef5 	bl	8000b98 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d803      	bhi.n	8003dc2 <HAL_SPI_Transmit+0x23a>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc0:	d102      	bne.n	8003dc8 <HAL_SPI_Transmit+0x240>
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d114      	bne.n	8003df2 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	f000 fc05 	bl	80045d8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dd4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e0b3      	b.n	8003f5a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d19b      	bne.n	8003d36 <HAL_SPI_Transmit+0x1ae>
 8003dfe:	e086      	b.n	8003f0e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d154      	bne.n	8003eb8 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	2b03      	cmp	r3, #3
 8003e18:	d918      	bls.n	8003e4c <HAL_SPI_Transmit+0x2c4>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e1e:	2b40      	cmp	r3, #64	@ 0x40
 8003e20:	d914      	bls.n	8003e4c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	6812      	ldr	r2, [r2, #0]
 8003e2c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e32:	1d1a      	adds	r2, r3, #4
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	3b04      	subs	r3, #4
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8003e4a:	e059      	b.n	8003f00 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d917      	bls.n	8003e88 <HAL_SPI_Transmit+0x300>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d013      	beq.n	8003e88 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e64:	881a      	ldrh	r2, [r3, #0]
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e6e:	1c9a      	adds	r2, r3, #2
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	3b02      	subs	r3, #2
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8003e86:	e03b      	b.n	8003f00 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	3320      	adds	r3, #32
 8003e92:	7812      	ldrb	r2, [r2, #0]
 8003e94:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9a:	1c5a      	adds	r2, r3, #1
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8003eb2:	e025      	b.n	8003f00 <HAL_SPI_Transmit+0x378>
 8003eb4:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003eb8:	f7fc fe6e 	bl	8000b98 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	683a      	ldr	r2, [r7, #0]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d803      	bhi.n	8003ed0 <HAL_SPI_Transmit+0x348>
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ece:	d102      	bne.n	8003ed6 <HAL_SPI_Transmit+0x34e>
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d114      	bne.n	8003f00 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f000 fb7e 	bl	80045d8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ee2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e02c      	b.n	8003f5a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f47f af79 	bne.w	8003e00 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	9300      	str	r3, [sp, #0]
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2200      	movs	r2, #0
 8003f16:	2108      	movs	r1, #8
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f000 fbfd 	bl	8004718 <SPI_WaitOnFlagUntilTimeout>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d007      	beq.n	8003f34 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f2a:	f043 0220 	orr.w	r2, r3, #32
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f000 fb4f 	bl	80045d8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e000      	b.n	8003f5a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8003f58:	2300      	movs	r3, #0
  }
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3718      	adds	r7, #24
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop

08003f64 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b08e      	sub	sp, #56	@ 0x38
 8003f68:	af02      	add	r7, sp, #8
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
 8003f70:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	3320      	adds	r3, #32
 8003f78:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	3330      	adds	r3, #48	@ 0x30
 8003f80:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f86:	095b      	lsrs	r3, r3, #5
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f8e:	f7fc fe03 	bl	8000b98 <HAL_GetTick>
 8003f92:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8003f94:	887b      	ldrh	r3, [r7, #2]
 8003f96:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8003f98:	887b      	ldrh	r3, [r7, #2]
 8003f9a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d001      	beq.n	8003fac <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8003fa8:	2302      	movs	r3, #2
 8003faa:	e310      	b.n	80045ce <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d005      	beq.n	8003fbe <HAL_SPI_TransmitReceive+0x5a>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d002      	beq.n	8003fbe <HAL_SPI_TransmitReceive+0x5a>
 8003fb8:	887b      	ldrh	r3, [r7, #2]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e305      	b.n	80045ce <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d101      	bne.n	8003fd0 <HAL_SPI_TransmitReceive+0x6c>
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e2fe      	b.n	80045ce <HAL_SPI_TransmitReceive+0x66a>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2205      	movs	r2, #5
 8003fdc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	887a      	ldrh	r2, [r7, #2]
 8003ff2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	887a      	ldrh	r2, [r7, #2]
 8003ffa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	68ba      	ldr	r2, [r7, #8]
 8004002:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	887a      	ldrh	r2, [r7, #2]
 8004008:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	887a      	ldrh	r2, [r7, #2]
 8004010:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68da      	ldr	r2, [r3, #12]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800402e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a70      	ldr	r2, [pc, #448]	@ (80041f8 <HAL_SPI_TransmitReceive+0x294>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d009      	beq.n	800404e <HAL_SPI_TransmitReceive+0xea>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a6f      	ldr	r2, [pc, #444]	@ (80041fc <HAL_SPI_TransmitReceive+0x298>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d004      	beq.n	800404e <HAL_SPI_TransmitReceive+0xea>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a6d      	ldr	r2, [pc, #436]	@ (8004200 <HAL_SPI_TransmitReceive+0x29c>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d102      	bne.n	8004054 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800404e:	2310      	movs	r3, #16
 8004050:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004052:	e001      	b.n	8004058 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8004054:	2308      	movs	r3, #8
 8004056:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	4b69      	ldr	r3, [pc, #420]	@ (8004204 <HAL_SPI_TransmitReceive+0x2a0>)
 8004060:	4013      	ands	r3, r2
 8004062:	8879      	ldrh	r1, [r7, #2]
 8004064:	68fa      	ldr	r2, [r7, #12]
 8004066:	6812      	ldr	r2, [r2, #0]
 8004068:	430b      	orrs	r3, r1
 800406a:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0201 	orr.w	r2, r2, #1
 800407a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004084:	d107      	bne.n	8004096 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004094:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	2b0f      	cmp	r3, #15
 800409c:	f240 80a2 	bls.w	80041e4 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 80040a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040a2:	089b      	lsrs	r3, r3, #2
 80040a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80040a6:	e094      	b.n	80041d2 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d120      	bne.n	80040f8 <HAL_SPI_TransmitReceive+0x194>
 80040b6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d01d      	beq.n	80040f8 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80040bc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80040be:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80040c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040c2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d217      	bcs.n	80040f8 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	6812      	ldr	r2, [r2, #0]
 80040d2:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040d8:	1d1a      	adds	r2, r3, #4
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	3b01      	subs	r3, #1
 80040e8:	b29a      	uxth	r2, r3
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80040f6:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8004100:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004102:	2b00      	cmp	r3, #0
 8004104:	d065      	beq.n	80041d2 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	695b      	ldr	r3, [r3, #20]
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b01      	cmp	r3, #1
 8004112:	d118      	bne.n	8004146 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800411c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800411e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004124:	1d1a      	adds	r2, r3, #4
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004130:	b29b      	uxth	r3, r3
 8004132:	3b01      	subs	r3, #1
 8004134:	b29a      	uxth	r2, r3
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004142:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004144:	e045      	b.n	80041d2 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004146:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8004148:	8bfb      	ldrh	r3, [r7, #30]
 800414a:	429a      	cmp	r2, r3
 800414c:	d21d      	bcs.n	800418a <HAL_SPI_TransmitReceive+0x226>
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d018      	beq.n	800418a <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004160:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004162:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004168:	1d1a      	adds	r2, r3, #4
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004174:	b29b      	uxth	r3, r3
 8004176:	3b01      	subs	r3, #1
 8004178:	b29a      	uxth	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004186:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004188:	e023      	b.n	80041d2 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800418a:	f7fc fd05 	bl	8000b98 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004196:	429a      	cmp	r2, r3
 8004198:	d803      	bhi.n	80041a2 <HAL_SPI_TransmitReceive+0x23e>
 800419a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800419c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a0:	d102      	bne.n	80041a8 <HAL_SPI_TransmitReceive+0x244>
 80041a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d114      	bne.n	80041d2 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80041a8:	68f8      	ldr	r0, [r7, #12]
 80041aa:	f000 fa15 	bl	80045d8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e1fd      	b.n	80045ce <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80041d2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f47f af67 	bne.w	80040a8 <HAL_SPI_TransmitReceive+0x144>
 80041da:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80041dc:	2b00      	cmp	r3, #0
 80041de:	f47f af63 	bne.w	80040a8 <HAL_SPI_TransmitReceive+0x144>
 80041e2:	e1ce      	b.n	8004582 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	2b07      	cmp	r3, #7
 80041ea:	f240 81c2 	bls.w	8004572 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 80041ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041f0:	085b      	lsrs	r3, r3, #1
 80041f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80041f4:	e0c9      	b.n	800438a <HAL_SPI_TransmitReceive+0x426>
 80041f6:	bf00      	nop
 80041f8:	40013000 	.word	0x40013000
 80041fc:	40003800 	.word	0x40003800
 8004200:	40003c00 	.word	0x40003c00
 8004204:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b02      	cmp	r3, #2
 8004214:	d11f      	bne.n	8004256 <HAL_SPI_TransmitReceive+0x2f2>
 8004216:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004218:	2b00      	cmp	r3, #0
 800421a:	d01c      	beq.n	8004256 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800421c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800421e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8004220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004222:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8004224:	429a      	cmp	r2, r3
 8004226:	d216      	bcs.n	8004256 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800422c:	881a      	ldrh	r2, [r3, #0]
 800422e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004230:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004236:	1c9a      	adds	r2, r3, #2
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004242:	b29b      	uxth	r3, r3
 8004244:	3b01      	subs	r3, #1
 8004246:	b29a      	uxth	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004254:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800425e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004260:	2b00      	cmp	r3, #0
 8004262:	f000 8092 	beq.w	800438a <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	2b01      	cmp	r3, #1
 8004272:	d118      	bne.n	80042a6 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004278:	6a3a      	ldr	r2, [r7, #32]
 800427a:	8812      	ldrh	r2, [r2, #0]
 800427c:	b292      	uxth	r2, r2
 800427e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004284:	1c9a      	adds	r2, r3, #2
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004290:	b29b      	uxth	r3, r3
 8004292:	3b01      	subs	r3, #1
 8004294:	b29a      	uxth	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80042a2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80042a4:	e071      	b.n	800438a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80042a6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80042a8:	8bfb      	ldrh	r3, [r7, #30]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d228      	bcs.n	8004300 <HAL_SPI_TransmitReceive+0x39c>
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d023      	beq.n	8004300 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042bc:	6a3a      	ldr	r2, [r7, #32]
 80042be:	8812      	ldrh	r2, [r2, #0]
 80042c0:	b292      	uxth	r2, r2
 80042c2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042c8:	1c9a      	adds	r2, r3, #2
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042d2:	6a3a      	ldr	r2, [r7, #32]
 80042d4:	8812      	ldrh	r2, [r2, #0]
 80042d6:	b292      	uxth	r2, r2
 80042d8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042de:	1c9a      	adds	r2, r3, #2
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	3b02      	subs	r3, #2
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80042fc:	853b      	strh	r3, [r7, #40]	@ 0x28
 80042fe:	e044      	b.n	800438a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8004300:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004302:	2b01      	cmp	r3, #1
 8004304:	d11d      	bne.n	8004342 <HAL_SPI_TransmitReceive+0x3de>
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d018      	beq.n	8004342 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004314:	6a3a      	ldr	r2, [r7, #32]
 8004316:	8812      	ldrh	r2, [r2, #0]
 8004318:	b292      	uxth	r2, r2
 800431a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004320:	1c9a      	adds	r2, r3, #2
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800432c:	b29b      	uxth	r3, r3
 800432e:	3b01      	subs	r3, #1
 8004330:	b29a      	uxth	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800433e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004340:	e023      	b.n	800438a <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004342:	f7fc fc29 	bl	8000b98 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800434e:	429a      	cmp	r2, r3
 8004350:	d803      	bhi.n	800435a <HAL_SPI_TransmitReceive+0x3f6>
 8004352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004358:	d102      	bne.n	8004360 <HAL_SPI_TransmitReceive+0x3fc>
 800435a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800435c:	2b00      	cmp	r3, #0
 800435e:	d114      	bne.n	800438a <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 f939 	bl	80045d8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800436c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e121      	b.n	80045ce <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800438a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800438c:	2b00      	cmp	r3, #0
 800438e:	f47f af3b 	bne.w	8004208 <HAL_SPI_TransmitReceive+0x2a4>
 8004392:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004394:	2b00      	cmp	r3, #0
 8004396:	f47f af37 	bne.w	8004208 <HAL_SPI_TransmitReceive+0x2a4>
 800439a:	e0f2      	b.n	8004582 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d121      	bne.n	80043ee <HAL_SPI_TransmitReceive+0x48a>
 80043aa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d01e      	beq.n	80043ee <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80043b0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80043b2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80043b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d218      	bcs.n	80043ee <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	3320      	adds	r3, #32
 80043c6:	7812      	ldrb	r2, [r2, #0]
 80043c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ce:	1c5a      	adds	r2, r3, #1
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80043ec:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80043f6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	f000 80ba 	beq.w	8004572 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	695b      	ldr	r3, [r3, #20]
 8004404:	f003 0301 	and.w	r3, r3, #1
 8004408:	2b01      	cmp	r3, #1
 800440a:	d11b      	bne.n	8004444 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004418:	7812      	ldrb	r2, [r2, #0]
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004422:	1c5a      	adds	r2, r3, #1
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800442e:	b29b      	uxth	r3, r3
 8004430:	3b01      	subs	r3, #1
 8004432:	b29a      	uxth	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004440:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004442:	e096      	b.n	8004572 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004444:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8004446:	8bfb      	ldrh	r3, [r7, #30]
 8004448:	429a      	cmp	r2, r3
 800444a:	d24a      	bcs.n	80044e2 <HAL_SPI_TransmitReceive+0x57e>
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d045      	beq.n	80044e2 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004462:	7812      	ldrb	r2, [r2, #0]
 8004464:	b2d2      	uxtb	r2, r2
 8004466:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800447e:	7812      	ldrb	r2, [r2, #0]
 8004480:	b2d2      	uxtb	r2, r2
 8004482:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004488:	1c5a      	adds	r2, r3, #1
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800449a:	7812      	ldrb	r2, [r2, #0]
 800449c:	b2d2      	uxtb	r2, r2
 800449e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044a4:	1c5a      	adds	r2, r3, #1
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044b6:	7812      	ldrb	r2, [r2, #0]
 80044b8:	b2d2      	uxtb	r2, r2
 80044ba:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044c0:	1c5a      	adds	r2, r3, #1
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	3b04      	subs	r3, #4
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80044de:	853b      	strh	r3, [r7, #40]	@ 0x28
 80044e0:	e047      	b.n	8004572 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80044e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80044e4:	2b03      	cmp	r3, #3
 80044e6:	d820      	bhi.n	800452a <HAL_SPI_TransmitReceive+0x5c6>
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d01b      	beq.n	800452a <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044fe:	7812      	ldrb	r2, [r2, #0]
 8004500:	b2d2      	uxtb	r2, r2
 8004502:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004514:	b29b      	uxth	r3, r3
 8004516:	3b01      	subs	r3, #1
 8004518:	b29a      	uxth	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004526:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004528:	e023      	b.n	8004572 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800452a:	f7fc fb35 	bl	8000b98 <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004536:	429a      	cmp	r2, r3
 8004538:	d803      	bhi.n	8004542 <HAL_SPI_TransmitReceive+0x5de>
 800453a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800453c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004540:	d102      	bne.n	8004548 <HAL_SPI_TransmitReceive+0x5e4>
 8004542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004544:	2b00      	cmp	r3, #0
 8004546:	d114      	bne.n	8004572 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 f845 	bl	80045d8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004554:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2201      	movs	r2, #1
 8004562:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e02d      	b.n	80045ce <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8004572:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004574:	2b00      	cmp	r3, #0
 8004576:	f47f af11 	bne.w	800439c <HAL_SPI_TransmitReceive+0x438>
 800457a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800457c:	2b00      	cmp	r3, #0
 800457e:	f47f af0d 	bne.w	800439c <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	9300      	str	r3, [sp, #0]
 8004586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004588:	2200      	movs	r2, #0
 800458a:	2108      	movs	r1, #8
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f000 f8c3 	bl	8004718 <SPI_WaitOnFlagUntilTimeout>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d007      	beq.n	80045a8 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800459e:	f043 0220 	orr.w	r2, r3, #32
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f000 f815 	bl	80045d8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e000      	b.n	80045ce <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 80045cc:	2300      	movs	r3, #0
  }
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3730      	adds	r7, #48	@ 0x30
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop

080045d8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699a      	ldr	r2, [r3, #24]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0208 	orr.w	r2, r2, #8
 80045f6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	699a      	ldr	r2, [r3, #24]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f042 0210 	orr.w	r2, r2, #16
 8004606:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 0201 	bic.w	r2, r2, #1
 8004616:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6919      	ldr	r1, [r3, #16]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	4b3c      	ldr	r3, [pc, #240]	@ (8004714 <SPI_CloseTransfer+0x13c>)
 8004624:	400b      	ands	r3, r1
 8004626:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	689a      	ldr	r2, [r3, #8]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004636:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b04      	cmp	r3, #4
 8004642:	d014      	beq.n	800466e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f003 0320 	and.w	r3, r3, #32
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00f      	beq.n	800466e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004654:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	699a      	ldr	r2, [r3, #24]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f042 0220 	orr.w	r2, r2, #32
 800466c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b03      	cmp	r3, #3
 8004678:	d014      	beq.n	80046a4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00f      	beq.n	80046a4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800468a:	f043 0204 	orr.w	r2, r3, #4
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	699a      	ldr	r2, [r3, #24]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046a2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00f      	beq.n	80046ce <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046b4:	f043 0201 	orr.w	r2, r3, #1
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	699a      	ldr	r2, [r3, #24]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046cc:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d00f      	beq.n	80046f8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046de:	f043 0208 	orr.w	r2, r3, #8
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	699a      	ldr	r2, [r3, #24]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046f6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8004708:	bf00      	nop
 800470a:	3714      	adds	r7, #20
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr
 8004714:	fffffc90 	.word	0xfffffc90

08004718 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	603b      	str	r3, [r7, #0]
 8004724:	4613      	mov	r3, r2
 8004726:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004728:	e010      	b.n	800474c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800472a:	f7fc fa35 	bl	8000b98 <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	429a      	cmp	r2, r3
 8004738:	d803      	bhi.n	8004742 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004740:	d102      	bne.n	8004748 <SPI_WaitOnFlagUntilTimeout+0x30>
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d101      	bne.n	800474c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e00f      	b.n	800476c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	695a      	ldr	r2, [r3, #20]
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	4013      	ands	r3, r2
 8004756:	68ba      	ldr	r2, [r7, #8]
 8004758:	429a      	cmp	r2, r3
 800475a:	bf0c      	ite	eq
 800475c:	2301      	moveq	r3, #1
 800475e:	2300      	movne	r3, #0
 8004760:	b2db      	uxtb	r3, r3
 8004762:	461a      	mov	r2, r3
 8004764:	79fb      	ldrb	r3, [r7, #7]
 8004766:	429a      	cmp	r2, r3
 8004768:	d0df      	beq.n	800472a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8004774:	b480      	push	{r7}
 8004776:	b085      	sub	sp, #20
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004780:	095b      	lsrs	r3, r3, #5
 8004782:	3301      	adds	r3, #1
 8004784:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	3301      	adds	r3, #1
 800478c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	3307      	adds	r3, #7
 8004792:	08db      	lsrs	r3, r3, #3
 8004794:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	fb02 f303 	mul.w	r3, r2, r3
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3714      	adds	r7, #20
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
	...

080047ac <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80047b0:	4904      	ldr	r1, [pc, #16]	@ (80047c4 <MX_FATFS_Init+0x18>)
 80047b2:	4805      	ldr	r0, [pc, #20]	@ (80047c8 <MX_FATFS_Init+0x1c>)
 80047b4:	f000 fd8c 	bl	80052d0 <FATFS_LinkDriver>
 80047b8:	4603      	mov	r3, r0
 80047ba:	461a      	mov	r2, r3
 80047bc:	4b03      	ldr	r3, [pc, #12]	@ (80047cc <MX_FATFS_Init+0x20>)
 80047be:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80047c0:	bf00      	nop
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	240000dc 	.word	0x240000dc
 80047c8:	24000010 	.word	0x24000010
 80047cc:	240000d8 	.word	0x240000d8

080047d0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	4603      	mov	r3, r0
 80047d8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 80047da:	79fb      	ldrb	r3, [r7, #7]
 80047dc:	4618      	mov	r0, r3
 80047de:	f000 f9d7 	bl	8004b90 <USER_SPI_initialize>
 80047e2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3708      	adds	r7, #8
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	4603      	mov	r3, r0
 80047f4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 80047f6:	79fb      	ldrb	r3, [r7, #7]
 80047f8:	4618      	mov	r0, r3
 80047fa:	f000 fab5 	bl	8004d68 <USER_SPI_status>
 80047fe:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8004800:	4618      	mov	r0, r3
 8004802:	3708      	adds	r7, #8
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	60b9      	str	r1, [r7, #8]
 8004810:	607a      	str	r2, [r7, #4]
 8004812:	603b      	str	r3, [r7, #0]
 8004814:	4603      	mov	r3, r0
 8004816:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8004818:	7bf8      	ldrb	r0, [r7, #15]
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	68b9      	ldr	r1, [r7, #8]
 8004820:	f000 fab8 	bl	8004d94 <USER_SPI_read>
 8004824:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8004826:	4618      	mov	r0, r3
 8004828:	3710      	adds	r7, #16
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b084      	sub	sp, #16
 8004832:	af00      	add	r7, sp, #0
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
 8004838:	603b      	str	r3, [r7, #0]
 800483a:	4603      	mov	r3, r0
 800483c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800483e:	7bf8      	ldrb	r0, [r7, #15]
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	68b9      	ldr	r1, [r7, #8]
 8004846:	f000 fb0b 	bl	8004e60 <USER_SPI_write>
 800484a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800484c:	4618      	mov	r0, r3
 800484e:	3710      	adds	r7, #16
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	4603      	mov	r3, r0
 800485c:	603a      	str	r2, [r7, #0]
 800485e:	71fb      	strb	r3, [r7, #7]
 8004860:	460b      	mov	r3, r1
 8004862:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8004864:	79b9      	ldrb	r1, [r7, #6]
 8004866:	79fb      	ldrb	r3, [r7, #7]
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	4618      	mov	r0, r3
 800486c:	f000 fb74 	bl	8004f58 <USER_SPI_ioctl>
 8004870:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8004872:	4618      	mov	r0, r3
 8004874:	3708      	adds	r7, #8
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
	...

0800487c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004884:	f7fc f988 	bl	8000b98 <HAL_GetTick>
 8004888:	4603      	mov	r3, r0
 800488a:	4a04      	ldr	r2, [pc, #16]	@ (800489c <SPI_Timer_On+0x20>)
 800488c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800488e:	4a04      	ldr	r2, [pc, #16]	@ (80048a0 <SPI_Timer_On+0x24>)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6013      	str	r3, [r2, #0]
}
 8004894:	bf00      	nop
 8004896:	3708      	adds	r7, #8
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	240000e4 	.word	0x240000e4
 80048a0:	240000e8 	.word	0x240000e8

080048a4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80048a8:	f7fc f976 	bl	8000b98 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	4b06      	ldr	r3, [pc, #24]	@ (80048c8 <SPI_Timer_Status+0x24>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	1ad2      	subs	r2, r2, r3
 80048b4:	4b05      	ldr	r3, [pc, #20]	@ (80048cc <SPI_Timer_Status+0x28>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	bf34      	ite	cc
 80048bc:	2301      	movcc	r3, #1
 80048be:	2300      	movcs	r3, #0
 80048c0:	b2db      	uxtb	r3, r3
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	240000e4 	.word	0x240000e4
 80048cc:	240000e8 	.word	0x240000e8

080048d0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b086      	sub	sp, #24
 80048d4:	af02      	add	r7, sp, #8
 80048d6:	4603      	mov	r3, r0
 80048d8:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80048da:	f107 020f 	add.w	r2, r7, #15
 80048de:	1df9      	adds	r1, r7, #7
 80048e0:	2332      	movs	r3, #50	@ 0x32
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	2301      	movs	r3, #1
 80048e6:	4804      	ldr	r0, [pc, #16]	@ (80048f8 <xchg_spi+0x28>)
 80048e8:	f7ff fb3c 	bl	8003f64 <HAL_SPI_TransmitReceive>
    return rxDat;
 80048ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3710      	adds	r7, #16
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	24000044 	.word	0x24000044

080048fc <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80048fc:	b590      	push	{r4, r7, lr}
 80048fe:	b085      	sub	sp, #20
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
 8004904:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8004906:	2300      	movs	r3, #0
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	e00a      	b.n	8004922 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	18d4      	adds	r4, r2, r3
 8004912:	20ff      	movs	r0, #255	@ 0xff
 8004914:	f7ff ffdc 	bl	80048d0 <xchg_spi>
 8004918:	4603      	mov	r3, r0
 800491a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	3301      	adds	r3, #1
 8004920:	60fb      	str	r3, [r7, #12]
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	429a      	cmp	r2, r3
 8004928:	d3f0      	bcc.n	800490c <rcvr_spi_multi+0x10>
	}
}
 800492a:	bf00      	nop
 800492c:	bf00      	nop
 800492e:	3714      	adds	r7, #20
 8004930:	46bd      	mov	sp, r7
 8004932:	bd90      	pop	{r4, r7, pc}

08004934 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	b29a      	uxth	r2, r3
 8004942:	f04f 33ff 	mov.w	r3, #4294967295
 8004946:	6879      	ldr	r1, [r7, #4]
 8004948:	4803      	ldr	r0, [pc, #12]	@ (8004958 <xmit_spi_multi+0x24>)
 800494a:	f7ff f91d 	bl	8003b88 <HAL_SPI_Transmit>
}
 800494e:	bf00      	nop
 8004950:	3708      	adds	r7, #8
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	24000044 	.word	0x24000044

0800495c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b086      	sub	sp, #24
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004964:	f7fc f918 	bl	8000b98 <HAL_GetTick>
 8004968:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800496e:	20ff      	movs	r0, #255	@ 0xff
 8004970:	f7ff ffae 	bl	80048d0 <xchg_spi>
 8004974:	4603      	mov	r3, r0
 8004976:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8004978:	7bfb      	ldrb	r3, [r7, #15]
 800497a:	2bff      	cmp	r3, #255	@ 0xff
 800497c:	d007      	beq.n	800498e <wait_ready+0x32>
 800497e:	f7fc f90b 	bl	8000b98 <HAL_GetTick>
 8004982:	4602      	mov	r2, r0
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	693a      	ldr	r2, [r7, #16]
 800498a:	429a      	cmp	r2, r3
 800498c:	d8ef      	bhi.n	800496e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800498e:	7bfb      	ldrb	r3, [r7, #15]
 8004990:	2bff      	cmp	r3, #255	@ 0xff
 8004992:	bf0c      	ite	eq
 8004994:	2301      	moveq	r3, #1
 8004996:	2300      	movne	r3, #0
 8004998:	b2db      	uxtb	r3, r3
}
 800499a:	4618      	mov	r0, r3
 800499c:	3718      	adds	r7, #24
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
	...

080049a4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80049a8:	2201      	movs	r2, #1
 80049aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80049ae:	4804      	ldr	r0, [pc, #16]	@ (80049c0 <despiselect+0x1c>)
 80049b0:	f7fc fc12 	bl	80011d8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80049b4:	20ff      	movs	r0, #255	@ 0xff
 80049b6:	f7ff ff8b 	bl	80048d0 <xchg_spi>

}
 80049ba:	bf00      	nop
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	58020c00 	.word	0x58020c00

080049c4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80049c8:	2200      	movs	r2, #0
 80049ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80049ce:	480a      	ldr	r0, [pc, #40]	@ (80049f8 <spiselect+0x34>)
 80049d0:	f7fc fc02 	bl	80011d8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80049d4:	20ff      	movs	r0, #255	@ 0xff
 80049d6:	f7ff ff7b 	bl	80048d0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80049da:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80049de:	f7ff ffbd 	bl	800495c <wait_ready>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d001      	beq.n	80049ec <spiselect+0x28>
 80049e8:	2301      	movs	r3, #1
 80049ea:	e002      	b.n	80049f2 <spiselect+0x2e>

	despiselect();
 80049ec:	f7ff ffda 	bl	80049a4 <despiselect>
	return 0;	/* Timeout */
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	58020c00 	.word	0x58020c00

080049fc <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8004a06:	20c8      	movs	r0, #200	@ 0xc8
 8004a08:	f7ff ff38 	bl	800487c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8004a0c:	20ff      	movs	r0, #255	@ 0xff
 8004a0e:	f7ff ff5f 	bl	80048d0 <xchg_spi>
 8004a12:	4603      	mov	r3, r0
 8004a14:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004a16:	7bfb      	ldrb	r3, [r7, #15]
 8004a18:	2bff      	cmp	r3, #255	@ 0xff
 8004a1a:	d104      	bne.n	8004a26 <rcvr_datablock+0x2a>
 8004a1c:	f7ff ff42 	bl	80048a4 <SPI_Timer_Status>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1f2      	bne.n	8004a0c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004a26:	7bfb      	ldrb	r3, [r7, #15]
 8004a28:	2bfe      	cmp	r3, #254	@ 0xfe
 8004a2a:	d001      	beq.n	8004a30 <rcvr_datablock+0x34>
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	e00a      	b.n	8004a46 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8004a30:	6839      	ldr	r1, [r7, #0]
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f7ff ff62 	bl	80048fc <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8004a38:	20ff      	movs	r0, #255	@ 0xff
 8004a3a:	f7ff ff49 	bl	80048d0 <xchg_spi>
 8004a3e:	20ff      	movs	r0, #255	@ 0xff
 8004a40:	f7ff ff46 	bl	80048d0 <xchg_spi>

	return 1;						/* Function succeeded */
 8004a44:	2301      	movs	r3, #1
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b084      	sub	sp, #16
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
 8004a56:	460b      	mov	r3, r1
 8004a58:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004a5a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004a5e:	f7ff ff7d 	bl	800495c <wait_ready>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d101      	bne.n	8004a6c <xmit_datablock+0x1e>
 8004a68:	2300      	movs	r3, #0
 8004a6a:	e01e      	b.n	8004aaa <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8004a6c:	78fb      	ldrb	r3, [r7, #3]
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7ff ff2e 	bl	80048d0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8004a74:	78fb      	ldrb	r3, [r7, #3]
 8004a76:	2bfd      	cmp	r3, #253	@ 0xfd
 8004a78:	d016      	beq.n	8004aa8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8004a7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f7ff ff58 	bl	8004934 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004a84:	20ff      	movs	r0, #255	@ 0xff
 8004a86:	f7ff ff23 	bl	80048d0 <xchg_spi>
 8004a8a:	20ff      	movs	r0, #255	@ 0xff
 8004a8c:	f7ff ff20 	bl	80048d0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8004a90:	20ff      	movs	r0, #255	@ 0xff
 8004a92:	f7ff ff1d 	bl	80048d0 <xchg_spi>
 8004a96:	4603      	mov	r3, r0
 8004a98:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004a9a:	7bfb      	ldrb	r3, [r7, #15]
 8004a9c:	f003 031f 	and.w	r3, r3, #31
 8004aa0:	2b05      	cmp	r3, #5
 8004aa2:	d001      	beq.n	8004aa8 <xmit_datablock+0x5a>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	e000      	b.n	8004aaa <xmit_datablock+0x5c>
	}
	return 1;
 8004aa8:	2301      	movs	r3, #1
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3710      	adds	r7, #16
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b084      	sub	sp, #16
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	4603      	mov	r3, r0
 8004aba:	6039      	str	r1, [r7, #0]
 8004abc:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	da0e      	bge.n	8004ae4 <send_cmd+0x32>
		cmd &= 0x7F;
 8004ac6:	79fb      	ldrb	r3, [r7, #7]
 8004ac8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004acc:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8004ace:	2100      	movs	r1, #0
 8004ad0:	2037      	movs	r0, #55	@ 0x37
 8004ad2:	f7ff ffee 	bl	8004ab2 <send_cmd>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8004ada:	7bbb      	ldrb	r3, [r7, #14]
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d901      	bls.n	8004ae4 <send_cmd+0x32>
 8004ae0:	7bbb      	ldrb	r3, [r7, #14]
 8004ae2:	e051      	b.n	8004b88 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8004ae4:	79fb      	ldrb	r3, [r7, #7]
 8004ae6:	2b0c      	cmp	r3, #12
 8004ae8:	d008      	beq.n	8004afc <send_cmd+0x4a>
		despiselect();
 8004aea:	f7ff ff5b 	bl	80049a4 <despiselect>
		if (!spiselect()) return 0xFF;
 8004aee:	f7ff ff69 	bl	80049c4 <spiselect>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d101      	bne.n	8004afc <send_cmd+0x4a>
 8004af8:	23ff      	movs	r3, #255	@ 0xff
 8004afa:	e045      	b.n	8004b88 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8004afc:	79fb      	ldrb	r3, [r7, #7]
 8004afe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	4618      	mov	r0, r3
 8004b06:	f7ff fee3 	bl	80048d0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	0e1b      	lsrs	r3, r3, #24
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	4618      	mov	r0, r3
 8004b12:	f7ff fedd 	bl	80048d0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	0c1b      	lsrs	r3, r3, #16
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f7ff fed7 	bl	80048d0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	0a1b      	lsrs	r3, r3, #8
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f7ff fed1 	bl	80048d0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	4618      	mov	r0, r3
 8004b34:	f7ff fecc 	bl	80048d0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8004b38:	2301      	movs	r3, #1
 8004b3a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004b3c:	79fb      	ldrb	r3, [r7, #7]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <send_cmd+0x94>
 8004b42:	2395      	movs	r3, #149	@ 0x95
 8004b44:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004b46:	79fb      	ldrb	r3, [r7, #7]
 8004b48:	2b08      	cmp	r3, #8
 8004b4a:	d101      	bne.n	8004b50 <send_cmd+0x9e>
 8004b4c:	2387      	movs	r3, #135	@ 0x87
 8004b4e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8004b50:	7bfb      	ldrb	r3, [r7, #15]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7ff febc 	bl	80048d0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004b58:	79fb      	ldrb	r3, [r7, #7]
 8004b5a:	2b0c      	cmp	r3, #12
 8004b5c:	d102      	bne.n	8004b64 <send_cmd+0xb2>
 8004b5e:	20ff      	movs	r0, #255	@ 0xff
 8004b60:	f7ff feb6 	bl	80048d0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8004b64:	230a      	movs	r3, #10
 8004b66:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8004b68:	20ff      	movs	r0, #255	@ 0xff
 8004b6a:	f7ff feb1 	bl	80048d0 <xchg_spi>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8004b72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	da05      	bge.n	8004b86 <send_cmd+0xd4>
 8004b7a:	7bfb      	ldrb	r3, [r7, #15]
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	73fb      	strb	r3, [r7, #15]
 8004b80:	7bfb      	ldrb	r3, [r7, #15]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1f0      	bne.n	8004b68 <send_cmd+0xb6>

	return res;							/* Return received response */
 8004b86:	7bbb      	ldrb	r3, [r7, #14]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004b90:	b590      	push	{r4, r7, lr}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	4603      	mov	r3, r0
 8004b98:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004b9a:	79fb      	ldrb	r3, [r7, #7]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d001      	beq.n	8004ba4 <USER_SPI_initialize+0x14>
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e0d6      	b.n	8004d52 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8004ba4:	4b6d      	ldr	r3, [pc, #436]	@ (8004d5c <USER_SPI_initialize+0x1cc>)
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	f003 0302 	and.w	r3, r3, #2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d003      	beq.n	8004bba <USER_SPI_initialize+0x2a>
 8004bb2:	4b6a      	ldr	r3, [pc, #424]	@ (8004d5c <USER_SPI_initialize+0x1cc>)
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	e0cb      	b.n	8004d52 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8004bba:	4b69      	ldr	r3, [pc, #420]	@ (8004d60 <USER_SPI_initialize+0x1d0>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8004bc4:	4b66      	ldr	r3, [pc, #408]	@ (8004d60 <USER_SPI_initialize+0x1d0>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f042 42c0 	orr.w	r2, r2, #1610612736	@ 0x60000000
 8004bcc:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8004bce:	230a      	movs	r3, #10
 8004bd0:	73fb      	strb	r3, [r7, #15]
 8004bd2:	e005      	b.n	8004be0 <USER_SPI_initialize+0x50>
 8004bd4:	20ff      	movs	r0, #255	@ 0xff
 8004bd6:	f7ff fe7b 	bl	80048d0 <xchg_spi>
 8004bda:	7bfb      	ldrb	r3, [r7, #15]
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	73fb      	strb	r3, [r7, #15]
 8004be0:	7bfb      	ldrb	r3, [r7, #15]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1f6      	bne.n	8004bd4 <USER_SPI_initialize+0x44>

	ty = 0;
 8004be6:	2300      	movs	r3, #0
 8004be8:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8004bea:	2100      	movs	r1, #0
 8004bec:	2000      	movs	r0, #0
 8004bee:	f7ff ff60 	bl	8004ab2 <send_cmd>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	f040 808b 	bne.w	8004d10 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8004bfa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004bfe:	f7ff fe3d 	bl	800487c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8004c02:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8004c06:	2008      	movs	r0, #8
 8004c08:	f7ff ff53 	bl	8004ab2 <send_cmd>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d151      	bne.n	8004cb6 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8004c12:	2300      	movs	r3, #0
 8004c14:	73fb      	strb	r3, [r7, #15]
 8004c16:	e00d      	b.n	8004c34 <USER_SPI_initialize+0xa4>
 8004c18:	7bfc      	ldrb	r4, [r7, #15]
 8004c1a:	20ff      	movs	r0, #255	@ 0xff
 8004c1c:	f7ff fe58 	bl	80048d0 <xchg_spi>
 8004c20:	4603      	mov	r3, r0
 8004c22:	461a      	mov	r2, r3
 8004c24:	f104 0310 	add.w	r3, r4, #16
 8004c28:	443b      	add	r3, r7
 8004c2a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004c2e:	7bfb      	ldrb	r3, [r7, #15]
 8004c30:	3301      	adds	r3, #1
 8004c32:	73fb      	strb	r3, [r7, #15]
 8004c34:	7bfb      	ldrb	r3, [r7, #15]
 8004c36:	2b03      	cmp	r3, #3
 8004c38:	d9ee      	bls.n	8004c18 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8004c3a:	7abb      	ldrb	r3, [r7, #10]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d167      	bne.n	8004d10 <USER_SPI_initialize+0x180>
 8004c40:	7afb      	ldrb	r3, [r7, #11]
 8004c42:	2baa      	cmp	r3, #170	@ 0xaa
 8004c44:	d164      	bne.n	8004d10 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8004c46:	bf00      	nop
 8004c48:	f7ff fe2c 	bl	80048a4 <SPI_Timer_Status>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d007      	beq.n	8004c62 <USER_SPI_initialize+0xd2>
 8004c52:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004c56:	20a9      	movs	r0, #169	@ 0xa9
 8004c58:	f7ff ff2b 	bl	8004ab2 <send_cmd>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1f2      	bne.n	8004c48 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8004c62:	f7ff fe1f 	bl	80048a4 <SPI_Timer_Status>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d051      	beq.n	8004d10 <USER_SPI_initialize+0x180>
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	203a      	movs	r0, #58	@ 0x3a
 8004c70:	f7ff ff1f 	bl	8004ab2 <send_cmd>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d14a      	bne.n	8004d10 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	73fb      	strb	r3, [r7, #15]
 8004c7e:	e00d      	b.n	8004c9c <USER_SPI_initialize+0x10c>
 8004c80:	7bfc      	ldrb	r4, [r7, #15]
 8004c82:	20ff      	movs	r0, #255	@ 0xff
 8004c84:	f7ff fe24 	bl	80048d0 <xchg_spi>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	f104 0310 	add.w	r3, r4, #16
 8004c90:	443b      	add	r3, r7
 8004c92:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004c96:	7bfb      	ldrb	r3, [r7, #15]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	73fb      	strb	r3, [r7, #15]
 8004c9c:	7bfb      	ldrb	r3, [r7, #15]
 8004c9e:	2b03      	cmp	r3, #3
 8004ca0:	d9ee      	bls.n	8004c80 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8004ca2:	7a3b      	ldrb	r3, [r7, #8]
 8004ca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d001      	beq.n	8004cb0 <USER_SPI_initialize+0x120>
 8004cac:	230c      	movs	r3, #12
 8004cae:	e000      	b.n	8004cb2 <USER_SPI_initialize+0x122>
 8004cb0:	2304      	movs	r3, #4
 8004cb2:	737b      	strb	r3, [r7, #13]
 8004cb4:	e02c      	b.n	8004d10 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8004cb6:	2100      	movs	r1, #0
 8004cb8:	20a9      	movs	r0, #169	@ 0xa9
 8004cba:	f7ff fefa 	bl	8004ab2 <send_cmd>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d804      	bhi.n	8004cce <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	737b      	strb	r3, [r7, #13]
 8004cc8:	23a9      	movs	r3, #169	@ 0xa9
 8004cca:	73bb      	strb	r3, [r7, #14]
 8004ccc:	e003      	b.n	8004cd6 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8004cce:	2301      	movs	r3, #1
 8004cd0:	737b      	strb	r3, [r7, #13]
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8004cd6:	bf00      	nop
 8004cd8:	f7ff fde4 	bl	80048a4 <SPI_Timer_Status>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d007      	beq.n	8004cf2 <USER_SPI_initialize+0x162>
 8004ce2:	7bbb      	ldrb	r3, [r7, #14]
 8004ce4:	2100      	movs	r1, #0
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f7ff fee3 	bl	8004ab2 <send_cmd>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1f2      	bne.n	8004cd8 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8004cf2:	f7ff fdd7 	bl	80048a4 <SPI_Timer_Status>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d007      	beq.n	8004d0c <USER_SPI_initialize+0x17c>
 8004cfc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004d00:	2010      	movs	r0, #16
 8004d02:	f7ff fed6 	bl	8004ab2 <send_cmd>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d001      	beq.n	8004d10 <USER_SPI_initialize+0x180>
				ty = 0;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8004d10:	4a14      	ldr	r2, [pc, #80]	@ (8004d64 <USER_SPI_initialize+0x1d4>)
 8004d12:	7b7b      	ldrb	r3, [r7, #13]
 8004d14:	7013      	strb	r3, [r2, #0]
	despiselect();
 8004d16:	f7ff fe45 	bl	80049a4 <despiselect>

	if (ty) {			/* OK */
 8004d1a:	7b7b      	ldrb	r3, [r7, #13]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d012      	beq.n	8004d46 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8004d20:	4b0f      	ldr	r3, [pc, #60]	@ (8004d60 <USER_SPI_initialize+0x1d0>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8004d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004d60 <USER_SPI_initialize+0x1d0>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004d32:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8004d34:	4b09      	ldr	r3, [pc, #36]	@ (8004d5c <USER_SPI_initialize+0x1cc>)
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	f023 0301 	bic.w	r3, r3, #1
 8004d3e:	b2da      	uxtb	r2, r3
 8004d40:	4b06      	ldr	r3, [pc, #24]	@ (8004d5c <USER_SPI_initialize+0x1cc>)
 8004d42:	701a      	strb	r2, [r3, #0]
 8004d44:	e002      	b.n	8004d4c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8004d46:	4b05      	ldr	r3, [pc, #20]	@ (8004d5c <USER_SPI_initialize+0x1cc>)
 8004d48:	2201      	movs	r2, #1
 8004d4a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8004d4c:	4b03      	ldr	r3, [pc, #12]	@ (8004d5c <USER_SPI_initialize+0x1cc>)
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	b2db      	uxtb	r3, r3
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3714      	adds	r7, #20
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd90      	pop	{r4, r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	24000024 	.word	0x24000024
 8004d60:	24000044 	.word	0x24000044
 8004d64:	240000e0 	.word	0x240000e0

08004d68 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	4603      	mov	r3, r0
 8004d70:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8004d72:	79fb      	ldrb	r3, [r7, #7]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d001      	beq.n	8004d7c <USER_SPI_status+0x14>
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e002      	b.n	8004d82 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8004d7c:	4b04      	ldr	r3, [pc, #16]	@ (8004d90 <USER_SPI_status+0x28>)
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	b2db      	uxtb	r3, r3
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	24000024 	.word	0x24000024

08004d94 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	60b9      	str	r1, [r7, #8]
 8004d9c:	607a      	str	r2, [r7, #4]
 8004d9e:	603b      	str	r3, [r7, #0]
 8004da0:	4603      	mov	r3, r0
 8004da2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004da4:	7bfb      	ldrb	r3, [r7, #15]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d102      	bne.n	8004db0 <USER_SPI_read+0x1c>
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d101      	bne.n	8004db4 <USER_SPI_read+0x20>
 8004db0:	2304      	movs	r3, #4
 8004db2:	e04d      	b.n	8004e50 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004db4:	4b28      	ldr	r3, [pc, #160]	@ (8004e58 <USER_SPI_read+0xc4>)
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d001      	beq.n	8004dc6 <USER_SPI_read+0x32>
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e044      	b.n	8004e50 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8004dc6:	4b25      	ldr	r3, [pc, #148]	@ (8004e5c <USER_SPI_read+0xc8>)
 8004dc8:	781b      	ldrb	r3, [r3, #0]
 8004dca:	f003 0308 	and.w	r3, r3, #8
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d102      	bne.n	8004dd8 <USER_SPI_read+0x44>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	025b      	lsls	r3, r3, #9
 8004dd6:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d111      	bne.n	8004e02 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8004dde:	6879      	ldr	r1, [r7, #4]
 8004de0:	2011      	movs	r0, #17
 8004de2:	f7ff fe66 	bl	8004ab2 <send_cmd>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d129      	bne.n	8004e40 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8004dec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004df0:	68b8      	ldr	r0, [r7, #8]
 8004df2:	f7ff fe03 	bl	80049fc <rcvr_datablock>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d021      	beq.n	8004e40 <USER_SPI_read+0xac>
			count = 0;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	603b      	str	r3, [r7, #0]
 8004e00:	e01e      	b.n	8004e40 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8004e02:	6879      	ldr	r1, [r7, #4]
 8004e04:	2012      	movs	r0, #18
 8004e06:	f7ff fe54 	bl	8004ab2 <send_cmd>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d117      	bne.n	8004e40 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8004e10:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004e14:	68b8      	ldr	r0, [r7, #8]
 8004e16:	f7ff fdf1 	bl	80049fc <rcvr_datablock>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d00a      	beq.n	8004e36 <USER_SPI_read+0xa2>
				buff += 512;
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004e26:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	603b      	str	r3, [r7, #0]
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d1ed      	bne.n	8004e10 <USER_SPI_read+0x7c>
 8004e34:	e000      	b.n	8004e38 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8004e36:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8004e38:	2100      	movs	r1, #0
 8004e3a:	200c      	movs	r0, #12
 8004e3c:	f7ff fe39 	bl	8004ab2 <send_cmd>
		}
	}
	despiselect();
 8004e40:	f7ff fdb0 	bl	80049a4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	bf14      	ite	ne
 8004e4a:	2301      	movne	r3, #1
 8004e4c:	2300      	moveq	r3, #0
 8004e4e:	b2db      	uxtb	r3, r3
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	24000024 	.word	0x24000024
 8004e5c:	240000e0 	.word	0x240000e0

08004e60 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60b9      	str	r1, [r7, #8]
 8004e68:	607a      	str	r2, [r7, #4]
 8004e6a:	603b      	str	r3, [r7, #0]
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d102      	bne.n	8004e7c <USER_SPI_write+0x1c>
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d101      	bne.n	8004e80 <USER_SPI_write+0x20>
 8004e7c:	2304      	movs	r3, #4
 8004e7e:	e063      	b.n	8004f48 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8004e80:	4b33      	ldr	r3, [pc, #204]	@ (8004f50 <USER_SPI_write+0xf0>)
 8004e82:	781b      	ldrb	r3, [r3, #0]
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <USER_SPI_write+0x32>
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e05a      	b.n	8004f48 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8004e92:	4b2f      	ldr	r3, [pc, #188]	@ (8004f50 <USER_SPI_write+0xf0>)
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	f003 0304 	and.w	r3, r3, #4
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d001      	beq.n	8004ea4 <USER_SPI_write+0x44>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	e051      	b.n	8004f48 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8004ea4:	4b2b      	ldr	r3, [pc, #172]	@ (8004f54 <USER_SPI_write+0xf4>)
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	f003 0308 	and.w	r3, r3, #8
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d102      	bne.n	8004eb6 <USER_SPI_write+0x56>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	025b      	lsls	r3, r3, #9
 8004eb4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d110      	bne.n	8004ede <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8004ebc:	6879      	ldr	r1, [r7, #4]
 8004ebe:	2018      	movs	r0, #24
 8004ec0:	f7ff fdf7 	bl	8004ab2 <send_cmd>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d136      	bne.n	8004f38 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8004eca:	21fe      	movs	r1, #254	@ 0xfe
 8004ecc:	68b8      	ldr	r0, [r7, #8]
 8004ece:	f7ff fdbe 	bl	8004a4e <xmit_datablock>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d02f      	beq.n	8004f38 <USER_SPI_write+0xd8>
			count = 0;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	603b      	str	r3, [r7, #0]
 8004edc:	e02c      	b.n	8004f38 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8004ede:	4b1d      	ldr	r3, [pc, #116]	@ (8004f54 <USER_SPI_write+0xf4>)
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	f003 0306 	and.w	r3, r3, #6
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d003      	beq.n	8004ef2 <USER_SPI_write+0x92>
 8004eea:	6839      	ldr	r1, [r7, #0]
 8004eec:	2097      	movs	r0, #151	@ 0x97
 8004eee:	f7ff fde0 	bl	8004ab2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8004ef2:	6879      	ldr	r1, [r7, #4]
 8004ef4:	2019      	movs	r0, #25
 8004ef6:	f7ff fddc 	bl	8004ab2 <send_cmd>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d11b      	bne.n	8004f38 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8004f00:	21fc      	movs	r1, #252	@ 0xfc
 8004f02:	68b8      	ldr	r0, [r7, #8]
 8004f04:	f7ff fda3 	bl	8004a4e <xmit_datablock>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00a      	beq.n	8004f24 <USER_SPI_write+0xc4>
				buff += 512;
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004f14:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	603b      	str	r3, [r7, #0]
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1ee      	bne.n	8004f00 <USER_SPI_write+0xa0>
 8004f22:	e000      	b.n	8004f26 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8004f24:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8004f26:	21fd      	movs	r1, #253	@ 0xfd
 8004f28:	2000      	movs	r0, #0
 8004f2a:	f7ff fd90 	bl	8004a4e <xmit_datablock>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d101      	bne.n	8004f38 <USER_SPI_write+0xd8>
 8004f34:	2301      	movs	r3, #1
 8004f36:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8004f38:	f7ff fd34 	bl	80049a4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	bf14      	ite	ne
 8004f42:	2301      	movne	r3, #1
 8004f44:	2300      	moveq	r3, #0
 8004f46:	b2db      	uxtb	r3, r3
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3710      	adds	r7, #16
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	24000024 	.word	0x24000024
 8004f54:	240000e0 	.word	0x240000e0

08004f58 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b08c      	sub	sp, #48	@ 0x30
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	4603      	mov	r3, r0
 8004f60:	603a      	str	r2, [r7, #0]
 8004f62:	71fb      	strb	r3, [r7, #7]
 8004f64:	460b      	mov	r3, r1
 8004f66:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8004f68:	79fb      	ldrb	r3, [r7, #7]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d001      	beq.n	8004f72 <USER_SPI_ioctl+0x1a>
 8004f6e:	2304      	movs	r3, #4
 8004f70:	e15a      	b.n	8005228 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004f72:	4baf      	ldr	r3, [pc, #700]	@ (8005230 <USER_SPI_ioctl+0x2d8>)
 8004f74:	781b      	ldrb	r3, [r3, #0]
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	f003 0301 	and.w	r3, r3, #1
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <USER_SPI_ioctl+0x2c>
 8004f80:	2303      	movs	r3, #3
 8004f82:	e151      	b.n	8005228 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8004f8a:	79bb      	ldrb	r3, [r7, #6]
 8004f8c:	2b04      	cmp	r3, #4
 8004f8e:	f200 8136 	bhi.w	80051fe <USER_SPI_ioctl+0x2a6>
 8004f92:	a201      	add	r2, pc, #4	@ (adr r2, 8004f98 <USER_SPI_ioctl+0x40>)
 8004f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f98:	08004fad 	.word	0x08004fad
 8004f9c:	08004fc1 	.word	0x08004fc1
 8004fa0:	080051ff 	.word	0x080051ff
 8004fa4:	0800506d 	.word	0x0800506d
 8004fa8:	08005163 	.word	0x08005163
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8004fac:	f7ff fd0a 	bl	80049c4 <spiselect>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	f000 8127 	beq.w	8005206 <USER_SPI_ioctl+0x2ae>
 8004fb8:	2300      	movs	r3, #0
 8004fba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8004fbe:	e122      	b.n	8005206 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8004fc0:	2100      	movs	r1, #0
 8004fc2:	2009      	movs	r0, #9
 8004fc4:	f7ff fd75 	bl	8004ab2 <send_cmd>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f040 811d 	bne.w	800520a <USER_SPI_ioctl+0x2b2>
 8004fd0:	f107 030c 	add.w	r3, r7, #12
 8004fd4:	2110      	movs	r1, #16
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7ff fd10 	bl	80049fc <rcvr_datablock>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f000 8113 	beq.w	800520a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8004fe4:	7b3b      	ldrb	r3, [r7, #12]
 8004fe6:	099b      	lsrs	r3, r3, #6
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d111      	bne.n	8005012 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8004fee:	7d7b      	ldrb	r3, [r7, #21]
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	7d3b      	ldrb	r3, [r7, #20]
 8004ff4:	021b      	lsls	r3, r3, #8
 8004ff6:	4413      	add	r3, r2
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	7cfb      	ldrb	r3, [r7, #19]
 8004ffc:	041b      	lsls	r3, r3, #16
 8004ffe:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8005002:	4413      	add	r3, r2
 8005004:	3301      	adds	r3, #1
 8005006:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	029a      	lsls	r2, r3, #10
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	601a      	str	r2, [r3, #0]
 8005010:	e028      	b.n	8005064 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8005012:	7c7b      	ldrb	r3, [r7, #17]
 8005014:	f003 030f 	and.w	r3, r3, #15
 8005018:	b2da      	uxtb	r2, r3
 800501a:	7dbb      	ldrb	r3, [r7, #22]
 800501c:	09db      	lsrs	r3, r3, #7
 800501e:	b2db      	uxtb	r3, r3
 8005020:	4413      	add	r3, r2
 8005022:	b2da      	uxtb	r2, r3
 8005024:	7d7b      	ldrb	r3, [r7, #21]
 8005026:	005b      	lsls	r3, r3, #1
 8005028:	b2db      	uxtb	r3, r3
 800502a:	f003 0306 	and.w	r3, r3, #6
 800502e:	b2db      	uxtb	r3, r3
 8005030:	4413      	add	r3, r2
 8005032:	b2db      	uxtb	r3, r3
 8005034:	3302      	adds	r3, #2
 8005036:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800503a:	7d3b      	ldrb	r3, [r7, #20]
 800503c:	099b      	lsrs	r3, r3, #6
 800503e:	b2db      	uxtb	r3, r3
 8005040:	461a      	mov	r2, r3
 8005042:	7cfb      	ldrb	r3, [r7, #19]
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	441a      	add	r2, r3
 8005048:	7cbb      	ldrb	r3, [r7, #18]
 800504a:	029b      	lsls	r3, r3, #10
 800504c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005050:	4413      	add	r3, r2
 8005052:	3301      	adds	r3, #1
 8005054:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8005056:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800505a:	3b09      	subs	r3, #9
 800505c:	69fa      	ldr	r2, [r7, #28]
 800505e:	409a      	lsls	r2, r3
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8005064:	2300      	movs	r3, #0
 8005066:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800506a:	e0ce      	b.n	800520a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800506c:	4b71      	ldr	r3, [pc, #452]	@ (8005234 <USER_SPI_ioctl+0x2dc>)
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	f003 0304 	and.w	r3, r3, #4
 8005074:	2b00      	cmp	r3, #0
 8005076:	d031      	beq.n	80050dc <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8005078:	2100      	movs	r1, #0
 800507a:	208d      	movs	r0, #141	@ 0x8d
 800507c:	f7ff fd19 	bl	8004ab2 <send_cmd>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	f040 80c3 	bne.w	800520e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8005088:	20ff      	movs	r0, #255	@ 0xff
 800508a:	f7ff fc21 	bl	80048d0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800508e:	f107 030c 	add.w	r3, r7, #12
 8005092:	2110      	movs	r1, #16
 8005094:	4618      	mov	r0, r3
 8005096:	f7ff fcb1 	bl	80049fc <rcvr_datablock>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	f000 80b6 	beq.w	800520e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80050a2:	2330      	movs	r3, #48	@ 0x30
 80050a4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80050a8:	e007      	b.n	80050ba <USER_SPI_ioctl+0x162>
 80050aa:	20ff      	movs	r0, #255	@ 0xff
 80050ac:	f7ff fc10 	bl	80048d0 <xchg_spi>
 80050b0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80050b4:	3b01      	subs	r3, #1
 80050b6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80050ba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1f3      	bne.n	80050aa <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80050c2:	7dbb      	ldrb	r3, [r7, #22]
 80050c4:	091b      	lsrs	r3, r3, #4
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	461a      	mov	r2, r3
 80050ca:	2310      	movs	r3, #16
 80050cc:	fa03 f202 	lsl.w	r2, r3, r2
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80050d4:	2300      	movs	r3, #0
 80050d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80050da:	e098      	b.n	800520e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80050dc:	2100      	movs	r1, #0
 80050de:	2009      	movs	r0, #9
 80050e0:	f7ff fce7 	bl	8004ab2 <send_cmd>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	f040 8091 	bne.w	800520e <USER_SPI_ioctl+0x2b6>
 80050ec:	f107 030c 	add.w	r3, r7, #12
 80050f0:	2110      	movs	r1, #16
 80050f2:	4618      	mov	r0, r3
 80050f4:	f7ff fc82 	bl	80049fc <rcvr_datablock>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	f000 8087 	beq.w	800520e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8005100:	4b4c      	ldr	r3, [pc, #304]	@ (8005234 <USER_SPI_ioctl+0x2dc>)
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	f003 0302 	and.w	r3, r3, #2
 8005108:	2b00      	cmp	r3, #0
 800510a:	d012      	beq.n	8005132 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800510c:	7dbb      	ldrb	r3, [r7, #22]
 800510e:	005b      	lsls	r3, r3, #1
 8005110:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8005114:	7dfa      	ldrb	r2, [r7, #23]
 8005116:	09d2      	lsrs	r2, r2, #7
 8005118:	b2d2      	uxtb	r2, r2
 800511a:	4413      	add	r3, r2
 800511c:	1c5a      	adds	r2, r3, #1
 800511e:	7e7b      	ldrb	r3, [r7, #25]
 8005120:	099b      	lsrs	r3, r3, #6
 8005122:	b2db      	uxtb	r3, r3
 8005124:	3b01      	subs	r3, #1
 8005126:	fa02 f303 	lsl.w	r3, r2, r3
 800512a:	461a      	mov	r2, r3
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	601a      	str	r2, [r3, #0]
 8005130:	e013      	b.n	800515a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8005132:	7dbb      	ldrb	r3, [r7, #22]
 8005134:	109b      	asrs	r3, r3, #2
 8005136:	b29b      	uxth	r3, r3
 8005138:	f003 031f 	and.w	r3, r3, #31
 800513c:	3301      	adds	r3, #1
 800513e:	7dfa      	ldrb	r2, [r7, #23]
 8005140:	00d2      	lsls	r2, r2, #3
 8005142:	f002 0218 	and.w	r2, r2, #24
 8005146:	7df9      	ldrb	r1, [r7, #23]
 8005148:	0949      	lsrs	r1, r1, #5
 800514a:	b2c9      	uxtb	r1, r1
 800514c:	440a      	add	r2, r1
 800514e:	3201      	adds	r2, #1
 8005150:	fb02 f303 	mul.w	r3, r2, r3
 8005154:	461a      	mov	r2, r3
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800515a:	2300      	movs	r3, #0
 800515c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8005160:	e055      	b.n	800520e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005162:	4b34      	ldr	r3, [pc, #208]	@ (8005234 <USER_SPI_ioctl+0x2dc>)
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	f003 0306 	and.w	r3, r3, #6
 800516a:	2b00      	cmp	r3, #0
 800516c:	d051      	beq.n	8005212 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800516e:	f107 020c 	add.w	r2, r7, #12
 8005172:	79fb      	ldrb	r3, [r7, #7]
 8005174:	210b      	movs	r1, #11
 8005176:	4618      	mov	r0, r3
 8005178:	f7ff feee 	bl	8004f58 <USER_SPI_ioctl>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d149      	bne.n	8005216 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8005182:	7b3b      	ldrb	r3, [r7, #12]
 8005184:	099b      	lsrs	r3, r3, #6
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	d104      	bne.n	8005196 <USER_SPI_ioctl+0x23e>
 800518c:	7dbb      	ldrb	r3, [r7, #22]
 800518e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005192:	2b00      	cmp	r3, #0
 8005194:	d041      	beq.n	800521a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	623b      	str	r3, [r7, #32]
 800519a:	6a3b      	ldr	r3, [r7, #32]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051a0:	6a3b      	ldr	r3, [r7, #32]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80051a6:	4b23      	ldr	r3, [pc, #140]	@ (8005234 <USER_SPI_ioctl+0x2dc>)
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	f003 0308 	and.w	r3, r3, #8
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d105      	bne.n	80051be <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80051b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b4:	025b      	lsls	r3, r3, #9
 80051b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ba:	025b      	lsls	r3, r3, #9
 80051bc:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80051be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051c0:	2020      	movs	r0, #32
 80051c2:	f7ff fc76 	bl	8004ab2 <send_cmd>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d128      	bne.n	800521e <USER_SPI_ioctl+0x2c6>
 80051cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051ce:	2021      	movs	r0, #33	@ 0x21
 80051d0:	f7ff fc6f 	bl	8004ab2 <send_cmd>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d121      	bne.n	800521e <USER_SPI_ioctl+0x2c6>
 80051da:	2100      	movs	r1, #0
 80051dc:	2026      	movs	r0, #38	@ 0x26
 80051de:	f7ff fc68 	bl	8004ab2 <send_cmd>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d11a      	bne.n	800521e <USER_SPI_ioctl+0x2c6>
 80051e8:	f247 5030 	movw	r0, #30000	@ 0x7530
 80051ec:	f7ff fbb6 	bl	800495c <wait_ready>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d013      	beq.n	800521e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80051f6:	2300      	movs	r3, #0
 80051f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80051fc:	e00f      	b.n	800521e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80051fe:	2304      	movs	r3, #4
 8005200:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005204:	e00c      	b.n	8005220 <USER_SPI_ioctl+0x2c8>
		break;
 8005206:	bf00      	nop
 8005208:	e00a      	b.n	8005220 <USER_SPI_ioctl+0x2c8>
		break;
 800520a:	bf00      	nop
 800520c:	e008      	b.n	8005220 <USER_SPI_ioctl+0x2c8>
		break;
 800520e:	bf00      	nop
 8005210:	e006      	b.n	8005220 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005212:	bf00      	nop
 8005214:	e004      	b.n	8005220 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8005216:	bf00      	nop
 8005218:	e002      	b.n	8005220 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800521a:	bf00      	nop
 800521c:	e000      	b.n	8005220 <USER_SPI_ioctl+0x2c8>
		break;
 800521e:	bf00      	nop
	}

	despiselect();
 8005220:	f7ff fbc0 	bl	80049a4 <despiselect>

	return res;
 8005224:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005228:	4618      	mov	r0, r3
 800522a:	3730      	adds	r7, #48	@ 0x30
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	24000024 	.word	0x24000024
 8005234:	240000e0 	.word	0x240000e0

08005238 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8005238:	b480      	push	{r7}
 800523a:	b087      	sub	sp, #28
 800523c:	af00      	add	r7, sp, #0
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	4613      	mov	r3, r2
 8005244:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8005246:	2301      	movs	r3, #1
 8005248:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800524a:	2300      	movs	r3, #0
 800524c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800524e:	4b1f      	ldr	r3, [pc, #124]	@ (80052cc <FATFS_LinkDriverEx+0x94>)
 8005250:	7a5b      	ldrb	r3, [r3, #9]
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b00      	cmp	r3, #0
 8005256:	d131      	bne.n	80052bc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8005258:	4b1c      	ldr	r3, [pc, #112]	@ (80052cc <FATFS_LinkDriverEx+0x94>)
 800525a:	7a5b      	ldrb	r3, [r3, #9]
 800525c:	b2db      	uxtb	r3, r3
 800525e:	461a      	mov	r2, r3
 8005260:	4b1a      	ldr	r3, [pc, #104]	@ (80052cc <FATFS_LinkDriverEx+0x94>)
 8005262:	2100      	movs	r1, #0
 8005264:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8005266:	4b19      	ldr	r3, [pc, #100]	@ (80052cc <FATFS_LinkDriverEx+0x94>)
 8005268:	7a5b      	ldrb	r3, [r3, #9]
 800526a:	b2db      	uxtb	r3, r3
 800526c:	4a17      	ldr	r2, [pc, #92]	@ (80052cc <FATFS_LinkDriverEx+0x94>)
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	4413      	add	r3, r2
 8005272:	68fa      	ldr	r2, [r7, #12]
 8005274:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8005276:	4b15      	ldr	r3, [pc, #84]	@ (80052cc <FATFS_LinkDriverEx+0x94>)
 8005278:	7a5b      	ldrb	r3, [r3, #9]
 800527a:	b2db      	uxtb	r3, r3
 800527c:	461a      	mov	r2, r3
 800527e:	4b13      	ldr	r3, [pc, #76]	@ (80052cc <FATFS_LinkDriverEx+0x94>)
 8005280:	4413      	add	r3, r2
 8005282:	79fa      	ldrb	r2, [r7, #7]
 8005284:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8005286:	4b11      	ldr	r3, [pc, #68]	@ (80052cc <FATFS_LinkDriverEx+0x94>)
 8005288:	7a5b      	ldrb	r3, [r3, #9]
 800528a:	b2db      	uxtb	r3, r3
 800528c:	1c5a      	adds	r2, r3, #1
 800528e:	b2d1      	uxtb	r1, r2
 8005290:	4a0e      	ldr	r2, [pc, #56]	@ (80052cc <FATFS_LinkDriverEx+0x94>)
 8005292:	7251      	strb	r1, [r2, #9]
 8005294:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8005296:	7dbb      	ldrb	r3, [r7, #22]
 8005298:	3330      	adds	r3, #48	@ 0x30
 800529a:	b2da      	uxtb	r2, r3
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	3301      	adds	r3, #1
 80052a4:	223a      	movs	r2, #58	@ 0x3a
 80052a6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	3302      	adds	r3, #2
 80052ac:	222f      	movs	r2, #47	@ 0x2f
 80052ae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	3303      	adds	r3, #3
 80052b4:	2200      	movs	r2, #0
 80052b6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80052b8:	2300      	movs	r3, #0
 80052ba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80052bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80052be:	4618      	mov	r0, r3
 80052c0:	371c      	adds	r7, #28
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	240000ec 	.word	0x240000ec

080052d0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80052da:	2200      	movs	r2, #0
 80052dc:	6839      	ldr	r1, [r7, #0]
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f7ff ffaa 	bl	8005238 <FATFS_LinkDriverEx>
 80052e4:	4603      	mov	r3, r0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <memset>:
 80052ee:	4402      	add	r2, r0
 80052f0:	4603      	mov	r3, r0
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d100      	bne.n	80052f8 <memset+0xa>
 80052f6:	4770      	bx	lr
 80052f8:	f803 1b01 	strb.w	r1, [r3], #1
 80052fc:	e7f9      	b.n	80052f2 <memset+0x4>
	...

08005300 <__libc_init_array>:
 8005300:	b570      	push	{r4, r5, r6, lr}
 8005302:	4d0d      	ldr	r5, [pc, #52]	@ (8005338 <__libc_init_array+0x38>)
 8005304:	4c0d      	ldr	r4, [pc, #52]	@ (800533c <__libc_init_array+0x3c>)
 8005306:	1b64      	subs	r4, r4, r5
 8005308:	10a4      	asrs	r4, r4, #2
 800530a:	2600      	movs	r6, #0
 800530c:	42a6      	cmp	r6, r4
 800530e:	d109      	bne.n	8005324 <__libc_init_array+0x24>
 8005310:	4d0b      	ldr	r5, [pc, #44]	@ (8005340 <__libc_init_array+0x40>)
 8005312:	4c0c      	ldr	r4, [pc, #48]	@ (8005344 <__libc_init_array+0x44>)
 8005314:	f000 f818 	bl	8005348 <_init>
 8005318:	1b64      	subs	r4, r4, r5
 800531a:	10a4      	asrs	r4, r4, #2
 800531c:	2600      	movs	r6, #0
 800531e:	42a6      	cmp	r6, r4
 8005320:	d105      	bne.n	800532e <__libc_init_array+0x2e>
 8005322:	bd70      	pop	{r4, r5, r6, pc}
 8005324:	f855 3b04 	ldr.w	r3, [r5], #4
 8005328:	4798      	blx	r3
 800532a:	3601      	adds	r6, #1
 800532c:	e7ee      	b.n	800530c <__libc_init_array+0xc>
 800532e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005332:	4798      	blx	r3
 8005334:	3601      	adds	r6, #1
 8005336:	e7f2      	b.n	800531e <__libc_init_array+0x1e>
 8005338:	08005370 	.word	0x08005370
 800533c:	08005370 	.word	0x08005370
 8005340:	08005370 	.word	0x08005370
 8005344:	08005374 	.word	0x08005374

08005348 <_init>:
 8005348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800534a:	bf00      	nop
 800534c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800534e:	bc08      	pop	{r3}
 8005350:	469e      	mov	lr, r3
 8005352:	4770      	bx	lr

08005354 <_fini>:
 8005354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005356:	bf00      	nop
 8005358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800535a:	bc08      	pop	{r3}
 800535c:	469e      	mov	lr, r3
 800535e:	4770      	bx	lr
