{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526092837481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526092837488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 11 19:40:37 2018 " "Processing started: Fri May 11 19:40:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526092837488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526092837488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DRAM -c DRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DRAM -c DRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526092837488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526092837950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526092837950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram_l1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dram_l1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM_L1_tb " "Found entity 1: DRAM_L1_tb" {  } { { "DRAM_L1_tb.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/DRAM_Quartus/DRAM_L1_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526092847958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526092847958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram_l1.v 1 1 " "Found 1 design units, including 1 entities, in source file dram_l1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM_L1 " "Found entity 1: DRAM_L1" {  } { { "DRAM_L1.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/DRAM_Quartus/DRAM_L1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526092847960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526092847960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram_catch.v 1 1 " "Found 1 design units, including 1 entities, in source file dram_catch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM_catch " "Found entity 1: DRAM_catch" {  } { { "DRAM_catch.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/DRAM_Quartus/DRAM_catch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526092847962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526092847962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DRAM_L1_tb " "Elaborating entity \"DRAM_L1_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526092847988 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_in2 DRAM_L1_tb.v(15) " "Verilog HDL or VHDL warning at DRAM_L1_tb.v(15): object \"write_in2\" assigned a value but never read" {  } { { "DRAM_L1_tb.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/DRAM_Quartus/DRAM_L1_tb.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526092847989 "|DRAM_L1_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DRAM_L1_tb.v(69) " "Verilog HDL assignment warning at DRAM_L1_tb.v(69): truncated value with size 32 to match size of target (15)" {  } { { "DRAM_L1_tb.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/DRAM_Quartus/DRAM_L1_tb.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526092847993 "|DRAM_L1_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DRAM_L1_tb.v(70) " "Verilog HDL assignment warning at DRAM_L1_tb.v(70): truncated value with size 32 to match size of target (15)" {  } { { "DRAM_L1_tb.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/DRAM_Quartus/DRAM_L1_tb.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526092847993 "|DRAM_L1_tb"}
{ "Error" "EVRFX_VERI_INFINITE_LOOP" "5000 DRAM_L1_tb.v(68) " "Verilog HDL Loop error at DRAM_L1_tb.v(68): loop must terminate within 5000 iterations" {  } { { "DRAM_L1_tb.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/DRAM_Quartus/DRAM_L1_tb.v" 68 0 0 } }  } 0 10106 "Verilog HDL Loop error at %2!s!: loop must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1526092848167 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526092848167 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526092848227 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 11 19:40:48 2018 " "Processing ended: Fri May 11 19:40:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526092848227 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526092848227 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526092848227 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526092848227 ""}
