# RISC-V CPU Core

Implementation of a 32-bit RISC-V CPU core in SystemVerilog

TODO
---
- [ ] RV32I Base Integer Instructions
  - [x] add
  - [x] sub
  - [x] addi
- [ ] Single-cycle CPU implementation
- [ ] Implement on FPGA (OrangeCrab?)
- [ ] Pipelining
- [ ] Add an ML accelerator