

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2'
================================================================
* Date:           Sun Feb 15 20:08:59 2026

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bgn_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.627 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     5130|     5130|  51.300 us|  51.300 us|  5124|  5124|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYER2_VITIS_LOOP_64_2  |     5128|     5128|        13|          4|          1|  1280|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    272|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     143|    322|    -|
|Memory           |       32|    -|      32|      5|    -|
|Multiplexer      |        -|    -|       0|    160|    -|
|Register         |        -|    -|     499|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       32|    3|     674|    823|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U19  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  322|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  143|  322|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |   Memory   |                                 Module                                | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |layer2_b_U  |bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R     |        0|  32|   5|    0|     10|   32|     1|          320|
    |layer2_w_U  |bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R  |       32|   0|   0|    0|  12800|   32|     1|       409600|
    +------------+-----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total       |                                                                       |       32|  32|   5|    0|  12810|   64|     2|       409920|
    +------------+-----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln61_1_fu_248_p2     |         +|   0|  0|   6|           4|           1|
    |add_ln61_fu_195_p2       |         +|   0|  0|  11|          11|           1|
    |add_ln64_fu_229_p2       |         +|   0|  0|   8|           8|           1|
    |add_ln66_fu_272_p2       |         +|   0|  0|  11|          11|          11|
    |and_ln69_1_fu_413_p2     |       and|   0|  0|   1|           1|           1|
    |and_ln69_fu_407_p2       |       and|   0|  0|   1|           1|           1|
    |first_iter_1_fu_218_p2   |      icmp|   0|  0|   8|           8|           1|
    |icmp_ln61_fu_189_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln64_fu_204_p2      |      icmp|   0|  0|   9|           8|           9|
    |icmp_ln69_1_fu_377_p2    |      icmp|   0|  0|  23|          23|           1|
    |icmp_ln69_2_fu_389_p2    |      icmp|   0|  0|   8|           8|           2|
    |icmp_ln69_3_fu_395_p2    |      icmp|   0|  0|  23|          23|           1|
    |icmp_ln69_fu_371_p2      |      icmp|   0|  0|   8|           8|           2|
    |or_ln69_1_fu_401_p2      |        or|   0|  0|   1|           1|           1|
    |or_ln69_fu_383_p2        |        or|   0|  0|   1|           1|           1|
    |class_idx_2_fu_422_p3    |    select|   0|  0|  32|           1|          32|
    |max_val_1_fu_430_p3      |    select|   0|  0|  32|           1|          32|
    |select_ln59_fu_210_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln61_1_fu_311_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln61_2_fu_330_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln61_fu_254_p3    |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 272|         134|         180|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  21|          5|    1|          5|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                |   9|          2|    8|         16|
    |ap_sig_allocacmp_sum_1_load            |  13|          3|   32|         96|
    |class_idx_1_fu_90                      |   9|          2|    4|          8|
    |class_idx_fu_82                        |   9|          2|   32|         64|
    |indvar_flatten9_fu_94                  |   9|          2|   11|         22|
    |j_fu_70                                |   9|          2|    8|         16|
    |max_val_fu_86                          |   9|          2|   32|         64|
    |sum_1_fu_98                            |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 160|         36|  177|        389|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |class_idx_1_fu_90                   |   4|   0|    4|          0|
    |class_idx_23_fu_78                  |  32|   0|   32|          0|
    |class_idx_fu_82                     |  32|   0|   32|          0|
    |first_iter_1_reg_526                |   1|   0|    1|          0|
    |first_iter_1_reg_526_pp0_iter1_reg  |   1|   0|    1|          0|
    |hidden_out_load_reg_541             |  32|   0|   32|          0|
    |icmp_ln61_reg_510                   |   1|   0|    1|          0|
    |icmp_ln61_reg_510_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln64_reg_514                   |   1|   0|    1|          0|
    |indvar_flatten9_fu_94               |  11|   0|   11|          0|
    |j_fu_70                             |   8|   0|    8|          0|
    |max_val_12_fu_74                    |  32|   0|   32|          0|
    |max_val_fu_86                       |  32|   0|   32|          0|
    |mul_reg_566                         |  32|   0|   32|          0|
    |select_ln59_reg_521                 |   8|   0|    8|          0|
    |select_ln61_1_reg_583               |  32|   0|   32|          0|
    |select_ln61_reg_535                 |   4|   0|    4|          0|
    |sum_1_fu_98                         |  32|   0|   32|          0|
    |sum_2_reg_576                       |  32|   0|   32|          0|
    |sum_reg_561                         |  32|   0|   32|          0|
    |icmp_ln64_reg_514                   |  64|  32|    1|          0|
    |select_ln61_reg_535                 |  64|  32|    4|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 499|  64|  376|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_113_p_din0        |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_113_p_din1        |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_113_p_opcode      |  out|    2|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_113_p_dout0       |   in|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_113_p_ce          |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_117_p_din0        |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_117_p_din1        |  out|   32|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_117_p_opcode      |  out|    5|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_117_p_dout0       |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|grp_fu_117_p_ce          |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2|  return value|
|hidden_out_address0      |  out|    7|   ap_memory|                                     hidden_out|         array|
|hidden_out_ce0           |  out|    1|   ap_memory|                                     hidden_out|         array|
|hidden_out_q0            |   in|   32|   ap_memory|                                     hidden_out|         array|
|class_idx_23_out         |  out|   32|      ap_vld|                               class_idx_23_out|       pointer|
|class_idx_23_out_ap_vld  |  out|    1|      ap_vld|                               class_idx_23_out|       pointer|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.65>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:64]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%max_val_12 = alloca i32 1"   --->   Operation 17 'alloca' 'max_val_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%class_idx_23 = alloca i32 1"   --->   Operation 18 'alloca' 'class_idx_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%class_idx = alloca i32 1" [top.cpp:59]   --->   Operation 19 'alloca' 'class_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1" [top.cpp:58]   --->   Operation 20 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%class_idx_1 = alloca i32 1" [top.cpp:59]   --->   Operation 21 'alloca' 'class_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1" [top.cpp:62]   --->   Operation 23 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %hidden_out, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %layer2_w, i64 666, i64 33, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten9"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln59 = store i4 0, i4 %class_idx_1" [top.cpp:59]   --->   Operation 27 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 -10000, i32 %max_val" [top.cpp:58]   --->   Operation 28 'store' 'store_ln58' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 0, i32 %class_idx" [top.cpp:59]   --->   Operation 29 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln64 = store i8 0, i8 %j" [top.cpp:64]   --->   Operation 30 'store' 'store_ln64' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc40"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i11 %indvar_flatten9" [top.cpp:61]   --->   Operation 32 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.48ns)   --->   "%icmp_ln61 = icmp_eq  i11 %indvar_flatten9_load, i11 1280" [top.cpp:61]   --->   Operation 33 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.48ns)   --->   "%add_ln61 = add i11 %indvar_flatten9_load, i11 1" [top.cpp:61]   --->   Operation 34 'add' 'add_ln61' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.end42, void %for.end46.exitStub" [top.cpp:61]   --->   Operation 35 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [top.cpp:64]   --->   Operation 36 'load' 'j_load' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.30ns)   --->   "%icmp_ln64 = icmp_eq  i8 %j_load, i8 128" [top.cpp:64]   --->   Operation 37 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.44ns)   --->   "%select_ln59 = select i1 %icmp_ln64, i8 0, i8 %j_load" [top.cpp:59]   --->   Operation 38 'select' 'select_ln59' <Predicate = (!icmp_ln61)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.30ns)   --->   "%first_iter_1 = icmp_eq  i8 %select_ln59, i8 0" [top.cpp:59]   --->   Operation 39 'icmp' 'first_iter_1' <Predicate = (!icmp_ln61)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %first_iter_1, void %for.inc40.split, void %for.first.iter.for.inc40" [top.cpp:64]   --->   Operation 40 'br' 'br_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %select_ln59" [top.cpp:64]   --->   Operation 41 'zext' 'zext_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%hidden_out_addr = getelementptr i32 %hidden_out, i64 0, i64 %zext_ln64" [top.cpp:66]   --->   Operation 42 'getelementptr' 'hidden_out_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.75ns)   --->   "%hidden_out_load = load i7 %hidden_out_addr" [top.cpp:66]   --->   Operation 43 'load' 'hidden_out_load' <Predicate = (!icmp_ln61)> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 44 [1/1] (1.30ns)   --->   "%add_ln64 = add i8 %select_ln59, i8 1" [top.cpp:64]   --->   Operation 44 'add' 'add_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln61 = store i11 %add_ln61, i11 %indvar_flatten9" [top.cpp:61]   --->   Operation 45 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.29>
ST_1 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln64 = store i8 %add_ln64, i8 %j" [top.cpp:64]   --->   Operation 46 'store' 'store_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%class_idx_1_load = load i4 %class_idx_1" [top.cpp:61]   --->   Operation 47 'load' 'class_idx_1_load' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.99ns)   --->   "%add_ln61_1 = add i4 %class_idx_1_load, i4 1" [top.cpp:61]   --->   Operation 48 'add' 'add_ln61_1' <Predicate = (!icmp_ln61 & icmp_ln64)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.83ns)   --->   "%select_ln61 = select i1 %icmp_ln64, i4 %add_ln61_1, i4 %class_idx_1_load" [top.cpp:61]   --->   Operation 49 'select' 'select_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %select_ln61, i7 0" [top.cpp:61]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i8 %select_ln59" [top.cpp:64]   --->   Operation 51 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 52 [1/2] ( I:1.75ns O:1.75ns )   --->   "%hidden_out_load = load i7 %hidden_out_addr" [top.cpp:66]   --->   Operation 52 'load' 'hidden_out_load' <Predicate = (!icmp_ln61)> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 53 [1/1] (1.48ns)   --->   "%add_ln66 = add i11 %zext_ln64_1, i11 %tmp_s" [top.cpp:66]   --->   Operation 53 'add' 'add_ln66' <Predicate = (!icmp_ln61)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i11 %add_ln66" [top.cpp:66]   --->   Operation 54 'zext' 'zext_ln66' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer2_w_addr = getelementptr i32 %layer2_w, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 55 'getelementptr' 'layer2_w_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.77ns)   --->   "%layer2_w_load = load i14 %layer2_w_addr" [top.cpp:66]   --->   Operation 56 'load' 'layer2_w_load' <Predicate = (!icmp_ln61)> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 32> <Depth = 12800> <ROM>
ST_2 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln59 = store i4 %select_ln61, i4 %class_idx_1" [top.cpp:59]   --->   Operation 57 'store' 'store_ln59' <Predicate = (!icmp_ln61)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 7.50>
ST_3 : Operation 58 [1/2] ( I:2.77ns O:2.77ns )   --->   "%layer2_w_load = load i14 %layer2_w_addr" [top.cpp:66]   --->   Operation 58 'load' 'layer2_w_load' <Predicate = (!icmp_ln61)> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 32> <Depth = 12800> <ROM>
ST_3 : Operation 59 [4/4] (4.72ns)   --->   "%mul = fmul i32 %hidden_out_load, i32 %layer2_w_load" [top.cpp:66]   --->   Operation 59 'fmul' 'mul' <Predicate = (!icmp_ln61)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 60 [3/4] (4.72ns)   --->   "%mul = fmul i32 %hidden_out_load, i32 %layer2_w_load" [top.cpp:66]   --->   Operation 60 'fmul' 'mul' <Predicate = (!icmp_ln61)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.72>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %select_ln61" [top.cpp:61]   --->   Operation 61 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%layer2_b_addr = getelementptr i32 %layer2_b, i64 0, i64 %zext_ln61" [top.cpp:62]   --->   Operation 62 'getelementptr' 'layer2_b_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (1.75ns)   --->   "%sum = load i4 %layer2_b_addr" [top.cpp:62]   --->   Operation 63 'load' 'sum' <Predicate = (first_iter_1)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_5 : Operation 64 [2/4] (4.72ns)   --->   "%mul = fmul i32 %hidden_out_load, i32 %layer2_w_load" [top.cpp:66]   --->   Operation 64 'fmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.72>
ST_6 : Operation 65 [1/2] ( I:1.75ns O:1.75ns )   --->   "%sum = load i4 %layer2_b_addr" [top.cpp:62]   --->   Operation 65 'load' 'sum' <Predicate = (first_iter_1)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_6 : Operation 66 [1/4] (4.72ns)   --->   "%mul = fmul i32 %hidden_out_load, i32 %layer2_w_load" [top.cpp:66]   --->   Operation 66 'fmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.62>
ST_7 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln62 = store i32 %sum, i32 %sum_1" [top.cpp:62]   --->   Operation 67 'store' 'store_ln62' <Predicate = (first_iter_1)> <Delay = 1.29>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc40.split" [top.cpp:64]   --->   Operation 68 'br' 'br_ln64' <Predicate = (first_iter_1)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1" [top.cpp:66]   --->   Operation 69 'load' 'sum_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [5/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul" [top.cpp:66]   --->   Operation 70 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.32>
ST_8 : Operation 71 [4/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul" [top.cpp:66]   --->   Operation 71 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.32>
ST_9 : Operation 72 [3/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul" [top.cpp:66]   --->   Operation 72 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%class_idx_23_load = load i32 %class_idx_23"   --->   Operation 109 'load' 'class_idx_23_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %class_idx_23_out, i32 %class_idx_23_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln61)> <Delay = 1.29>

State 10 <SV = 9> <Delay = 6.32>
ST_10 : Operation 73 [2/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul" [top.cpp:66]   --->   Operation 73 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.62>
ST_11 : Operation 74 [1/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %mul" [top.cpp:66]   --->   Operation 74 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln62 = store i32 %sum_2, i32 %sum_1" [top.cpp:62]   --->   Operation 75 'store' 'store_ln62' <Predicate = true> <Delay = 1.29>

State 12 <SV = 11> <Delay = 4.90>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%max_val_12_load = load i32 %max_val_12" [top.cpp:61]   --->   Operation 76 'load' 'max_val_12_load' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%max_val_load = load i32 %max_val" [top.cpp:61]   --->   Operation 77 'load' 'max_val_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.70ns)   --->   "%select_ln61_1 = select i1 %icmp_ln64, i32 %max_val_12_load, i32 %max_val_load" [top.cpp:61]   --->   Operation 78 'select' 'select_ln61_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 79 [2/2] (4.19ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sum_2, i32 %select_ln61_1" [top.cpp:69]   --->   Operation 79 'fcmp' 'tmp_3' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 %select_ln61_1, i32 %max_val" [top.cpp:58]   --->   Operation 80 'store' 'store_ln58' <Predicate = true> <Delay = 1.29>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%class_idx_23_load_1 = load i32 %class_idx_23" [top.cpp:61]   --->   Operation 81 'load' 'class_idx_23_load_1' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%class_idx_load = load i32 %class_idx" [top.cpp:61]   --->   Operation 82 'load' 'class_idx_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LAYER2_VITIS_LOOP_64_2_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.70ns)   --->   "%select_ln61_2 = select i1 %icmp_ln64, i32 %class_idx_23_load_1, i32 %class_idx_load" [top.cpp:61]   --->   Operation 85 'select' 'select_ln61_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:65]   --->   Operation 86 'specpipeline' 'specpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %sum_2" [top.cpp:69]   --->   Operation 87 'bitcast' 'bitcast_ln69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln69, i32 23, i32 30" [top.cpp:69]   --->   Operation 88 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %bitcast_ln69" [top.cpp:69]   --->   Operation 89 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln69_1 = bitcast i32 %select_ln61_1" [top.cpp:69]   --->   Operation 90 'bitcast' 'bitcast_ln69_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln69_1, i32 23, i32 30" [top.cpp:69]   --->   Operation 91 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = trunc i32 %bitcast_ln69_1" [top.cpp:69]   --->   Operation 92 'trunc' 'trunc_ln69_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp_ne  i8 %tmp_1, i8 255" [top.cpp:69]   --->   Operation 93 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (1.66ns)   --->   "%icmp_ln69_1 = icmp_eq  i23 %trunc_ln69, i23 0" [top.cpp:69]   --->   Operation 94 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln69_1)   --->   "%or_ln69 = or i1 %icmp_ln69_1, i1 %icmp_ln69" [top.cpp:69]   --->   Operation 95 'or' 'or_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (1.30ns)   --->   "%icmp_ln69_2 = icmp_ne  i8 %tmp_2, i8 255" [top.cpp:69]   --->   Operation 96 'icmp' 'icmp_ln69_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (1.66ns)   --->   "%icmp_ln69_3 = icmp_eq  i23 %trunc_ln69_1, i23 0" [top.cpp:69]   --->   Operation 97 'icmp' 'icmp_ln69_3' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln69_1)   --->   "%or_ln69_1 = or i1 %icmp_ln69_3, i1 %icmp_ln69_2" [top.cpp:69]   --->   Operation 98 'or' 'or_ln69_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/2] (4.19ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sum_2, i32 %select_ln61_1" [top.cpp:69]   --->   Operation 99 'fcmp' 'tmp_3' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln69_1)   --->   "%and_ln69 = and i1 %tmp_3, i1 %or_ln69_1" [top.cpp:69]   --->   Operation 100 'and' 'and_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln69_1 = and i1 %and_ln69, i1 %or_ln69" [top.cpp:69]   --->   Operation 101 'and' 'and_ln69_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %select_ln61" [top.cpp:69]   --->   Operation 102 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.70ns)   --->   "%class_idx_2 = select i1 %and_ln69_1, i32 %zext_ln69, i32 %select_ln61_2" [top.cpp:69]   --->   Operation 103 'select' 'class_idx_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.70ns)   --->   "%max_val_1 = select i1 %and_ln69_1, i32 %sum_2, i32 %select_ln61_1" [top.cpp:69]   --->   Operation 104 'select' 'max_val_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %select_ln61_2, i32 %class_idx" [top.cpp:59]   --->   Operation 105 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %class_idx_2, i32 %class_idx_23" [top.cpp:69]   --->   Operation 106 'store' 'store_ln69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %max_val_1, i32 %max_val_12" [top.cpp:69]   --->   Operation 107 'store' 'store_ln69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc40" [top.cpp:64]   --->   Operation 108 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hidden_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ class_idx_23_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_w]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_b]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01000000000000]
max_val_12            (alloca           ) [ 01111111111111]
class_idx_23          (alloca           ) [ 01111111111111]
class_idx             (alloca           ) [ 01111111111111]
max_val               (alloca           ) [ 01111111111110]
class_idx_1           (alloca           ) [ 01100000000000]
indvar_flatten9       (alloca           ) [ 01000000000000]
sum_1                 (alloca           ) [ 01111111111100]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln59            (store            ) [ 00000000000000]
store_ln58            (store            ) [ 00000000000000]
store_ln59            (store            ) [ 00000000000000]
store_ln64            (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
indvar_flatten9_load  (load             ) [ 00000000000000]
icmp_ln61             (icmp             ) [ 01111111110000]
add_ln61              (add              ) [ 00000000000000]
br_ln61               (br               ) [ 00000000000000]
j_load                (load             ) [ 00000000000000]
icmp_ln64             (icmp             ) [ 01111111111111]
select_ln59           (select           ) [ 00100000000000]
first_iter_1          (icmp             ) [ 01111111000000]
br_ln64               (br               ) [ 00000000000000]
zext_ln64             (zext             ) [ 00000000000000]
hidden_out_addr       (getelementptr    ) [ 00100000000000]
add_ln64              (add              ) [ 00000000000000]
store_ln61            (store            ) [ 00000000000000]
store_ln64            (store            ) [ 00000000000000]
class_idx_1_load      (load             ) [ 00000000000000]
add_ln61_1            (add              ) [ 00000000000000]
select_ln61           (select           ) [ 01111111111111]
tmp_s                 (bitconcatenate   ) [ 00000000000000]
zext_ln64_1           (zext             ) [ 00000000000000]
hidden_out_load       (load             ) [ 01111110000000]
add_ln66              (add              ) [ 00000000000000]
zext_ln66             (zext             ) [ 00000000000000]
layer2_w_addr         (getelementptr    ) [ 00010000000000]
store_ln59            (store            ) [ 00000000000000]
layer2_w_load         (load             ) [ 01101110000000]
zext_ln61             (zext             ) [ 00000000000000]
layer2_b_addr         (getelementptr    ) [ 00100010000000]
sum                   (load             ) [ 00010001000000]
mul                   (fmul             ) [ 01111001111100]
store_ln62            (store            ) [ 00000000000000]
br_ln64               (br               ) [ 00000000000000]
sum_1_load            (load             ) [ 01111000111100]
sum_2                 (fadd             ) [ 01001000000011]
store_ln62            (store            ) [ 00000000000000]
max_val_12_load       (load             ) [ 00000000000000]
max_val_load          (load             ) [ 00000000000000]
select_ln61_1         (select           ) [ 01000000000001]
store_ln58            (store            ) [ 00000000000000]
class_idx_23_load_1   (load             ) [ 00000000000000]
class_idx_load        (load             ) [ 00000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
select_ln61_2         (select           ) [ 00000000000000]
specpipeline_ln65     (specpipeline     ) [ 00000000000000]
bitcast_ln69          (bitcast          ) [ 00000000000000]
tmp_1                 (partselect       ) [ 00000000000000]
trunc_ln69            (trunc            ) [ 00000000000000]
bitcast_ln69_1        (bitcast          ) [ 00000000000000]
tmp_2                 (partselect       ) [ 00000000000000]
trunc_ln69_1          (trunc            ) [ 00000000000000]
icmp_ln69             (icmp             ) [ 00000000000000]
icmp_ln69_1           (icmp             ) [ 00000000000000]
or_ln69               (or               ) [ 00000000000000]
icmp_ln69_2           (icmp             ) [ 00000000000000]
icmp_ln69_3           (icmp             ) [ 00000000000000]
or_ln69_1             (or               ) [ 00000000000000]
tmp_3                 (fcmp             ) [ 00000000000000]
and_ln69              (and              ) [ 00000000000000]
and_ln69_1            (and              ) [ 00000000000000]
zext_ln69             (zext             ) [ 00000000000000]
class_idx_2           (select           ) [ 00000000000000]
max_val_1             (select           ) [ 00000000000000]
store_ln59            (store            ) [ 00000000000000]
store_ln69            (store            ) [ 00000000000000]
store_ln69            (store            ) [ 00000000000000]
br_ln64               (br               ) [ 00000000000000]
class_idx_23_load     (load             ) [ 00000000000000]
write_ln0             (write            ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hidden_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hidden_out"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="class_idx_23_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="class_idx_23_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_w"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER2_VITIS_LOOP_64_2_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="max_val_12_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_12/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="class_idx_23_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="class_idx_23/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="class_idx_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="class_idx/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="max_val_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="class_idx_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="class_idx_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten9_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sum_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="109" class="1004" name="hidden_out_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hidden_out_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_out_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="layer2_w_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="11" slack="0"/>
<pin id="126" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_w_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="14" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_w_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="layer2_b_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_b_addr/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="11" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln59_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln58_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln59_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln64_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten9_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln61_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="11" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln61_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln64_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln59_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="first_iter_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln64_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln64_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln61_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="11" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln64_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="class_idx_1_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="class_idx_1_load/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln61_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln61_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln64_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln66_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="11" slack="0"/>
<pin id="275" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln66_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln59_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="1"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln61_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="3"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln62_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="32" slack="6"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sum_1_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="6"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln62_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="10"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/11 "/>
</bind>
</comp>

<comp id="305" class="1004" name="max_val_12_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="11"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_12_load/12 "/>
</bind>
</comp>

<comp id="308" class="1004" name="max_val_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="11"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln61_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="11"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_1/12 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln58_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="11"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/12 "/>
</bind>
</comp>

<comp id="324" class="1004" name="class_idx_23_load_1_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="12"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="class_idx_23_load_1/13 "/>
</bind>
</comp>

<comp id="327" class="1004" name="class_idx_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="12"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="class_idx_load/13 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln61_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="12"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_2/13 "/>
</bind>
</comp>

<comp id="337" class="1004" name="bitcast_ln69_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="2"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln69/13 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln69_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/13 "/>
</bind>
</comp>

<comp id="354" class="1004" name="bitcast_ln69_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln69_1/13 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln69_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69_1/13 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln69_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/13 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln69_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="23" slack="0"/>
<pin id="379" dir="0" index="1" bw="23" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_1/13 "/>
</bind>
</comp>

<comp id="383" class="1004" name="or_ln69_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln69_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_2/13 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln69_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="23" slack="0"/>
<pin id="397" dir="0" index="1" bw="23" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_3/13 "/>
</bind>
</comp>

<comp id="401" class="1004" name="or_ln69_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69_1/13 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln69_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln69/13 "/>
</bind>
</comp>

<comp id="413" class="1004" name="and_ln69_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln69_1/13 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln69_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="11"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/13 "/>
</bind>
</comp>

<comp id="422" class="1004" name="class_idx_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="32" slack="0"/>
<pin id="426" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="class_idx_2/13 "/>
</bind>
</comp>

<comp id="430" class="1004" name="max_val_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="2"/>
<pin id="433" dir="0" index="2" bw="32" slack="1"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_1/13 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln59_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="12"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/13 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln69_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="12"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/13 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln69_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="12"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/13 "/>
</bind>
</comp>

<comp id="451" class="1004" name="class_idx_23_load_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="8"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="class_idx_23_load/9 "/>
</bind>
</comp>

<comp id="455" class="1005" name="j_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="462" class="1005" name="max_val_12_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="11"/>
<pin id="464" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="max_val_12 "/>
</bind>
</comp>

<comp id="468" class="1005" name="class_idx_23_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="8"/>
<pin id="470" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="class_idx_23 "/>
</bind>
</comp>

<comp id="475" class="1005" name="class_idx_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="class_idx "/>
</bind>
</comp>

<comp id="482" class="1005" name="max_val_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="489" class="1005" name="class_idx_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="class_idx_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="indvar_flatten9_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="503" class="1005" name="sum_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="6"/>
<pin id="505" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="icmp_ln61_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="514" class="1005" name="icmp_ln64_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="521" class="1005" name="select_ln59_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59 "/>
</bind>
</comp>

<comp id="526" class="1005" name="first_iter_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="4"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="hidden_out_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="1"/>
<pin id="532" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="hidden_out_addr "/>
</bind>
</comp>

<comp id="535" class="1005" name="select_ln61_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="3"/>
<pin id="537" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln61 "/>
</bind>
</comp>

<comp id="541" class="1005" name="hidden_out_load_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hidden_out_load "/>
</bind>
</comp>

<comp id="546" class="1005" name="layer2_w_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="14" slack="1"/>
<pin id="548" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="layer2_w_addr "/>
</bind>
</comp>

<comp id="551" class="1005" name="layer2_w_load_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer2_w_load "/>
</bind>
</comp>

<comp id="556" class="1005" name="layer2_b_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer2_b_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="sum_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="566" class="1005" name="mul_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="571" class="1005" name="sum_1_load_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_load "/>
</bind>
</comp>

<comp id="576" class="1005" name="sum_2_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="select_ln61_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="156"><net_src comp="129" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="186" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="201" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="210" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="233"><net_src comp="210" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="195" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="229" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="245" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="254" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="261" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="287"><net_src comp="254" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="304"><net_src comp="148" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="316"><net_src comp="305" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="318"><net_src comp="311" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="335"><net_src comp="324" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="60" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="337" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="370"><net_src comp="354" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="340" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="350" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="371" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="357" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="64" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="367" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="389" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="157" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="383" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="427"><net_src comp="413" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="330" pin="3"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="413" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="330" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="422" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="430" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="451" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="458"><net_src comp="70" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="465"><net_src comp="74" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="471"><net_src comp="78" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="478"><net_src comp="82" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="485"><net_src comp="86" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="492"><net_src comp="90" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="499"><net_src comp="94" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="506"><net_src comp="98" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="513"><net_src comp="189" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="204" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="524"><net_src comp="210" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="529"><net_src comp="218" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="109" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="538"><net_src comp="254" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="544"><net_src comp="116" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="549"><net_src comp="122" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="554"><net_src comp="129" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="559"><net_src comp="135" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="564"><net_src comp="142" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="569"><net_src comp="152" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="574"><net_src comp="296" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="579"><net_src comp="148" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="586"><net_src comp="311" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="430" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: class_idx_23_out | {9 }
	Port: layer2_w | {}
	Port: layer2_b | {}
 - Input state : 
	Port: bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 : hidden_out | {1 2 }
	Port: bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 : layer2_w | {2 3 }
	Port: bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2 : layer2_b | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln59 : 1
		store_ln58 : 1
		store_ln59 : 1
		store_ln64 : 1
		indvar_flatten9_load : 1
		icmp_ln61 : 2
		add_ln61 : 2
		br_ln61 : 3
		j_load : 1
		icmp_ln64 : 2
		select_ln59 : 3
		first_iter_1 : 4
		br_ln64 : 5
		zext_ln64 : 4
		hidden_out_addr : 5
		hidden_out_load : 6
		add_ln64 : 4
		store_ln61 : 3
		store_ln64 : 5
	State 2
		add_ln61_1 : 1
		select_ln61 : 2
		tmp_s : 3
		add_ln66 : 4
		zext_ln66 : 5
		layer2_w_addr : 6
		layer2_w_load : 7
		store_ln59 : 3
	State 3
		mul : 1
	State 4
	State 5
		layer2_b_addr : 1
		sum : 2
	State 6
	State 7
		sum_2 : 1
	State 8
	State 9
		write_ln0 : 1
	State 10
	State 11
		store_ln62 : 1
	State 12
		select_ln61_1 : 1
		tmp_3 : 2
		store_ln58 : 2
	State 13
		select_ln61_2 : 1
		tmp_1 : 1
		trunc_ln69 : 1
		tmp_2 : 1
		trunc_ln69_1 : 1
		icmp_ln69 : 2
		icmp_ln69_1 : 2
		or_ln69 : 3
		icmp_ln69_2 : 2
		icmp_ln69_3 : 2
		or_ln69_1 : 3
		and_ln69 : 3
		and_ln69_1 : 3
		class_idx_2 : 3
		max_val_1 : 3
		store_ln59 : 2
		store_ln69 : 4
		store_ln69 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_148       |    2    |   205   |   391   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_152       |    3    |   143   |   322   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln59_fu_210   |    0    |    0    |    8    |
|          |   select_ln61_fu_254   |    0    |    0    |    4    |
|  select  |  select_ln61_1_fu_311  |    0    |    0    |    32   |
|          |  select_ln61_2_fu_330  |    0    |    0    |    32   |
|          |   class_idx_2_fu_422   |    0    |    0    |    32   |
|          |    max_val_1_fu_430    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln61_fu_189    |    0    |    0    |    11   |
|          |    icmp_ln64_fu_204    |    0    |    0    |    8    |
|          |   first_iter_1_fu_218  |    0    |    0    |    8    |
|   icmp   |    icmp_ln69_fu_371    |    0    |    0    |    8    |
|          |   icmp_ln69_1_fu_377   |    0    |    0    |    23   |
|          |   icmp_ln69_2_fu_389   |    0    |    0    |    8    |
|          |   icmp_ln69_3_fu_395   |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln61_fu_195    |    0    |    0    |    11   |
|    add   |     add_ln64_fu_229    |    0    |    0    |    8    |
|          |    add_ln61_1_fu_248   |    0    |    0    |    6    |
|          |     add_ln66_fu_272    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln69_fu_383     |    0    |    0    |    1    |
|          |    or_ln69_1_fu_401    |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln69_fu_407    |    0    |    0    |    1    |
|          |    and_ln69_1_fu_413   |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_102 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   fcmp   |       grp_fu_157       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln64_fu_224    |    0    |    0    |    0    |
|          |   zext_ln64_1_fu_269   |    0    |    0    |    0    |
|   zext   |    zext_ln66_fu_278    |    0    |    0    |    0    |
|          |    zext_ln61_fu_288    |    0    |    0    |    0    |
|          |    zext_ln69_fu_419    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_s_fu_261      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      tmp_1_fu_340      |    0    |    0    |    0    |
|          |      tmp_2_fu_357      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln69_fu_350   |    0    |    0    |    0    |
|          |   trunc_ln69_1_fu_367  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   348   |   982   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  class_idx_1_reg_489  |    4   |
|  class_idx_23_reg_468 |   32   |
|   class_idx_reg_475   |   32   |
|  first_iter_1_reg_526 |    1   |
|hidden_out_addr_reg_530|    7   |
|hidden_out_load_reg_541|   32   |
|   icmp_ln61_reg_510   |    1   |
|   icmp_ln64_reg_514   |    1   |
|indvar_flatten9_reg_496|   11   |
|       j_reg_455       |    8   |
| layer2_b_addr_reg_556 |    4   |
| layer2_w_addr_reg_546 |   14   |
| layer2_w_load_reg_551 |   32   |
|   max_val_12_reg_462  |   32   |
|    max_val_reg_482    |   32   |
|      mul_reg_566      |   32   |
|  select_ln59_reg_521  |    8   |
| select_ln61_1_reg_583 |   32   |
|  select_ln61_reg_535  |    4   |
|   sum_1_load_reg_571  |   32   |
|     sum_1_reg_503     |   32   |
|     sum_2_reg_576     |   32   |
|      sum_reg_561      |   32   |
+-----------------------+--------+
|         Total         |   447  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_129 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
| grp_access_fu_142 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_148    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_152    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_157    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   242  ||  7.788  ||    0    ||    54   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   982  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |   54   |
|  Register |    -   |    -   |   447  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   795  |  1036  |
+-----------+--------+--------+--------+--------+
