Summary
======
Overall execution cycle = 18334200
Total execution cycles per core:
- Processor 0 = 16851470
- Processor 1 = 16507626
- Processor 2 = 18334200
- Processor 3 = 16619129
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 6421156
- Processor 1 = 6124350
- Processor 2 = 7903862
- Processor 3 = 6224225
======
Data cache miss rate for each core
- Processor 0 = 0.406207942902654 (1014443/2497349)
- Processor 1 = 0.4060301116095449 (1011205/2490468)
- Processor 2 = 0.40872088597429235 (1025504/2509057)
- Processor 3 = 0.4059698129579522 (1016194/2503127)
======
Amount of Data traffic in bytes on the bus
= 642608
======
Number of invalidations or updates on the bus
= 10858
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2001834, numSharedAccess = 495515
- Cache 1: numPrivateAccess = 1999988, numSharedAccess = 490480
- Cache 2: numPrivateAccess = 2038397, numSharedAccess = 470660
- Cache 3: numPrivateAccess = 2005784, numSharedAccess = 497343
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 4
- Cache 3: numO = 13
