/* FE Release Version: 2.4.24 */
/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *     
 *      Copyright (c) 1993 - 2023 ARM Physical IP, Inc.  All Rights Reserved.
 *     
 *      Use of this Software is subject to the terms and conditions of the
 *      applicable license agreement with ARM Physical IP, Inc.
 *      In addition, this Software is protected by patents, copyright law 
 *      and international treaties.
 *     
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *       Instance Name:              example_sram
 *       Words:                      4096
 *       Bits:                       32
 *       Mux:                        16
 *       Drive:                      6
 *       Write Mask:                 On
 *       Write Thru:                 On
 *       Extra Margin Adjustment:    On
 *       Redundant Rows:             0
 *       Redundant Columns:          0
 *       Test Muxes                  Off
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Weak Bit Test:	        Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Thu Aug 31 11:22:54 2023
 *       Version: 	r0p0-00eac0
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Magma Talus, Synopsys Design Compiler, Cadence RTL Compiler.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from Synopsys 
 *          Design Compiler or Synopsys Primetime, use the version 3.0 or 2.1 option.
 *          This ensures the SDF will annotate to simulation models provided with this
 *          generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(example_sram_nldm_ss_0p90v_0p90v_m40c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation);
  revision            : 1.1;        
  date                : "Thu Aug 31 11:22:54 2023";
  comment             : "Copyright (c) 1993 - 2023 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : -40.000;
  nom_voltage         : 0.900;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;
  default_max_transition        : 1;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.000;
  slew_lower_threshold_pct_fall : 10.000;
  slew_upper_threshold_pct_fall : 90.000;
  slew_lower_threshold_pct_rise : 10.000;
  slew_upper_threshold_pct_rise : 90.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 1;
  k_process_cell_leakage_power  : 0;
  k_process_cell_rise           : 1;
  k_process_fall_transition     : 1;
  k_process_hold_fall           : 1;
  k_process_hold_rise           : 1;
  k_process_internal_power      : 0;
  k_process_min_pulse_width_high : 1;
  k_process_min_pulse_width_low : 1;
  k_process_pin_cap             : 0;
  k_process_recovery_fall       : 1;
  k_process_recovery_rise       : 1;
  k_process_rise_transition     : 1;
  k_process_setup_fall          : 1;
  k_process_setup_rise          : 1;
  k_process_wire_cap            : 0;
  k_process_wire_res            : 0;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.0;
  k_temp_fall_transition        : 0.0;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.0;
  k_volt_fall_transition        : 0.0;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 0.9);
  voltage_map (VDDPE, 0.9);
  voltage_map (VSSE, 0);
  operating_conditions(ss_0p90v_0p90v_m40c) {
    process      : 1;
    temperature  : -40.000;
    voltage      : 0.900;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ss_0p90v_0p90v_m40c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  lu_table_template(example_sram_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(example_sram_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_clkslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_sigslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_load) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(example_sram_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (example_sram_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (example_sram_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (example_sram_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 12;
    bit_from : 11;
    bit_to : 0 ;
    downto : true ;
  }
  type (example_sram_WRITE) {
    base_type : array ;
    data_type : bit ;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0 ;
    downto : true ;
  }
  cell(example_sram) {
    area : 116470.377450;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    power_gating_cell : "mtcmos";
    memory() {
      type : ram;
      address_width : 12;
      word_width : 32;
    }
    bus(Q) {
      bus_type : example_sram_DATA;
      memory_read() {
        address : A;
      }
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.307734, 1.316122, 1.329542, 1.354706, 1.410626, 1.511281, 1.723776", \
             "1.311118, 1.319506, 1.332927, 1.358090, 1.414010, 1.514666, 1.727161", \
             "1.314892, 1.323280, 1.336701, 1.361865, 1.417785, 1.518440, 1.730935", \
             "1.322572, 1.330960, 1.344381, 1.369544, 1.425464, 1.526120, 1.738615", \
             "1.345220, 1.353608, 1.367028, 1.392192, 1.448112, 1.548768, 1.761262", \
             "1.382966, 1.391354, 1.404775, 1.429939, 1.485858, 1.586514, 1.799009", \
             "1.432557, 1.440945, 1.454366, 1.479530, 1.535449, 1.636105, 1.848600" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024720, 0.043478, 0.073613, 0.131318, 0.262230, 0.497464, 1.003466", \
             "0.024774, 0.043380, 0.073680, 0.131387, 0.262242, 0.497783, 1.003798", \
             "0.024863, 0.043357, 0.073616, 0.131408, 0.262301, 0.497637, 1.003655", \
             "0.024882, 0.043392, 0.073673, 0.131434, 0.262108, 0.497564, 1.003316", \
             "0.024770, 0.043356, 0.073631, 0.131572, 0.262098, 0.497293, 1.003629", \
             "0.024713, 0.043384, 0.073524, 0.131169, 0.262078, 0.498460, 1.003514", \
             "0.024844, 0.043430, 0.073580, 0.131331, 0.262305, 0.498406, 1.003684" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.329599, 1.334534, 1.342430, 1.357235, 1.390135, 1.449356, 1.574377", \
             "1.332983, 1.337918, 1.345814, 1.360619, 1.393519, 1.452740, 1.577761", \
             "1.336757, 1.341692, 1.349589, 1.364394, 1.397294, 1.456515, 1.581536", \
             "1.344437, 1.349372, 1.357268, 1.372073, 1.404973, 1.464194, 1.589215", \
             "1.367085, 1.372020, 1.379916, 1.394721, 1.427621, 1.486842, 1.611863", \
             "1.404831, 1.409766, 1.417662, 1.432467, 1.465368, 1.524588, 1.649610", \
             "1.454422, 1.459357, 1.467253, 1.482058, 1.514959, 1.574179, 1.699201" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.020117, 0.031024, 0.047578, 0.077809, 0.145068, 0.269784, 0.532434", \
             "0.020148, 0.031087, 0.047600, 0.077821, 0.145281, 0.269860, 0.532619", \
             "0.020119, 0.031105, 0.047840, 0.077798, 0.145057, 0.270424, 0.532534", \
             "0.020125, 0.031483, 0.047633, 0.077666, 0.145096, 0.270255, 0.531975", \
             "0.020146, 0.031460, 0.047688, 0.077789, 0.145260, 0.269648, 0.532831", \
             "0.020103, 0.031198, 0.047690, 0.077609, 0.145138, 0.270072, 0.531814", \
             "0.020169, 0.031057, 0.047606, 0.077738, 0.145297, 0.269714, 0.532773" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.410836, 1.419224, 1.432644, 1.457808, 1.513728, 1.614383, 1.826878", \
             "1.414220, 1.422608, 1.436028, 1.461192, 1.517112, 1.617767, 1.830262", \
             "1.417994, 1.426382, 1.439803, 1.464967, 1.520887, 1.621542, 1.834037", \
             "1.425674, 1.434062, 1.447482, 1.472646, 1.528566, 1.629222, 1.841717", \
             "1.448322, 1.456710, 1.470130, 1.495294, 1.551214, 1.651869, 1.864364", \
             "1.486068, 1.494456, 1.507877, 1.533041, 1.588960, 1.689616, 1.902111", \
             "1.535659, 1.544047, 1.557468, 1.582632, 1.638551, 1.739207, 1.951702" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024720, 0.043478, 0.073613, 0.131318, 0.262230, 0.497464, 1.003466", \
             "0.024774, 0.043380, 0.073680, 0.131387, 0.262242, 0.497783, 1.003798", \
             "0.024863, 0.043357, 0.073616, 0.131408, 0.262301, 0.497637, 1.003655", \
             "0.024882, 0.043392, 0.073673, 0.131434, 0.262108, 0.497564, 1.003316", \
             "0.024770, 0.043356, 0.073631, 0.131572, 0.262098, 0.497293, 1.003629", \
             "0.024713, 0.043384, 0.073524, 0.131169, 0.262078, 0.498460, 1.003514", \
             "0.024844, 0.043430, 0.073580, 0.131331, 0.262305, 0.498406, 1.003684" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.432701, 1.437636, 1.445532, 1.460337, 1.493237, 1.552458, 1.677479", \
             "1.436085, 1.441020, 1.448916, 1.463721, 1.496621, 1.555842, 1.680863", \
             "1.439859, 1.444794, 1.452690, 1.467496, 1.500396, 1.559617, 1.684638", \
             "1.447539, 1.452474, 1.460370, 1.475175, 1.508075, 1.567296, 1.692317", \
             "1.470187, 1.475122, 1.483018, 1.497823, 1.530723, 1.589944, 1.714965", \
             "1.507933, 1.512868, 1.520764, 1.535569, 1.568470, 1.627690, 1.752712", \
             "1.557524, 1.562459, 1.570355, 1.585160, 1.618061, 1.677281, 1.802303" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.020117, 0.031024, 0.047578, 0.077809, 0.145068, 0.269784, 0.532434", \
             "0.020148, 0.031087, 0.047600, 0.077821, 0.145281, 0.269860, 0.532619", \
             "0.020119, 0.031105, 0.047840, 0.077798, 0.145057, 0.270424, 0.532534", \
             "0.020125, 0.031483, 0.047633, 0.077666, 0.145096, 0.270255, 0.531975", \
             "0.020146, 0.031460, 0.047688, 0.077789, 0.145260, 0.269648, 0.532831", \
             "0.020103, 0.031198, 0.047690, 0.077609, 0.145138, 0.270072, 0.531814", \
             "0.020169, 0.031057, 0.047606, 0.077738, 0.145297, 0.269714, 0.532773" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.591049, 1.599437, 1.612858, 1.638021, 1.693941, 1.794597, 2.007092", \
             "1.594433, 1.602821, 1.616242, 1.641406, 1.697325, 1.797981, 2.010476", \
             "1.598208, 1.606596, 1.620016, 1.645180, 1.701100, 1.801755, 2.014250", \
             "1.605887, 1.614275, 1.627696, 1.652860, 1.708779, 1.809435, 2.021930", \
             "1.628535, 1.636923, 1.650344, 1.675507, 1.731427, 1.832083, 2.044578", \
             "1.666281, 1.674669, 1.688090, 1.713254, 1.769174, 1.869829, 2.082324", \
             "1.715872, 1.724260, 1.737681, 1.762845, 1.818765, 1.919420, 2.131915" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024720, 0.043478, 0.073613, 0.131318, 0.262230, 0.497464, 1.003466", \
             "0.024774, 0.043380, 0.073680, 0.131387, 0.262242, 0.497783, 1.003798", \
             "0.024863, 0.043357, 0.073616, 0.131408, 0.262301, 0.497637, 1.003655", \
             "0.024882, 0.043392, 0.073673, 0.131434, 0.262108, 0.497564, 1.003316", \
             "0.024770, 0.043356, 0.073631, 0.131572, 0.262098, 0.497293, 1.003629", \
             "0.024713, 0.043384, 0.073524, 0.131169, 0.262078, 0.498460, 1.003514", \
             "0.024844, 0.043430, 0.073580, 0.131331, 0.262305, 0.498406, 1.003684" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.612914, 1.617849, 1.625745, 1.640550, 1.673450, 1.732671, 1.857692", \
             "1.616298, 1.621233, 1.629129, 1.643934, 1.676835, 1.736055, 1.861077", \
             "1.620073, 1.625008, 1.632904, 1.647709, 1.680609, 1.739830, 1.864851", \
             "1.627752, 1.632687, 1.640583, 1.655388, 1.688289, 1.747509, 1.872531", \
             "1.650400, 1.655335, 1.663231, 1.678036, 1.710937, 1.770157, 1.895178", \
             "1.688146, 1.693081, 1.700977, 1.715783, 1.748683, 1.807904, 1.932925", \
             "1.737737, 1.742672, 1.750568, 1.765374, 1.798274, 1.857494, 1.982516" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.020117, 0.031024, 0.047578, 0.077809, 0.145068, 0.269784, 0.532434", \
             "0.020148, 0.031087, 0.047600, 0.077821, 0.145281, 0.269860, 0.532619", \
             "0.020119, 0.031105, 0.047840, 0.077798, 0.145057, 0.270424, 0.532534", \
             "0.020125, 0.031483, 0.047633, 0.077666, 0.145096, 0.270255, 0.531975", \
             "0.020146, 0.031460, 0.047688, 0.077789, 0.145260, 0.269648, 0.532831", \
             "0.020103, 0.031198, 0.047690, 0.077609, 0.145138, 0.270072, 0.531814", \
             "0.020169, 0.031057, 0.047606, 0.077738, 0.145297, 0.269714, 0.532773" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.639533, 1.647921, 1.661341, 1.686505, 1.742425, 1.843080, 2.055575", \
             "1.642917, 1.651305, 1.664725, 1.689889, 1.745809, 1.846464, 2.058959", \
             "1.646691, 1.655079, 1.668500, 1.693664, 1.749584, 1.850239, 2.062734", \
             "1.654371, 1.662759, 1.676179, 1.701343, 1.757263, 1.857919, 2.070414", \
             "1.677019, 1.685407, 1.698827, 1.723991, 1.779911, 1.880566, 2.093061", \
             "1.714765, 1.723153, 1.736574, 1.761738, 1.817657, 1.918313, 2.130808", \
             "1.764356, 1.772744, 1.786165, 1.811329, 1.867248, 1.967904, 2.180399" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024720, 0.043478, 0.073613, 0.131318, 0.262230, 0.497464, 1.003466", \
             "0.024774, 0.043380, 0.073680, 0.131387, 0.262242, 0.497783, 1.003798", \
             "0.024863, 0.043357, 0.073616, 0.131408, 0.262301, 0.497637, 1.003655", \
             "0.024882, 0.043392, 0.073673, 0.131434, 0.262108, 0.497564, 1.003316", \
             "0.024770, 0.043356, 0.073631, 0.131572, 0.262098, 0.497293, 1.003629", \
             "0.024713, 0.043384, 0.073524, 0.131169, 0.262078, 0.498460, 1.003514", \
             "0.024844, 0.043430, 0.073580, 0.131331, 0.262305, 0.498406, 1.003684" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.661398, 1.666333, 1.674229, 1.689034, 1.721934, 1.781155, 1.906176", \
             "1.664782, 1.669717, 1.677613, 1.692418, 1.725318, 1.784539, 1.909560", \
             "1.668556, 1.673491, 1.681387, 1.696193, 1.729093, 1.788314, 1.913335", \
             "1.676236, 1.681171, 1.689067, 1.703872, 1.736772, 1.795993, 1.921014", \
             "1.698884, 1.703819, 1.711715, 1.726520, 1.759420, 1.818641, 1.943662", \
             "1.736630, 1.741565, 1.749461, 1.764266, 1.797167, 1.856387, 1.981409", \
             "1.786221, 1.791156, 1.799052, 1.813857, 1.846758, 1.905978, 2.031000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.020117, 0.031024, 0.047578, 0.077809, 0.145068, 0.269784, 0.532434", \
             "0.020148, 0.031087, 0.047600, 0.077821, 0.145281, 0.269860, 0.532619", \
             "0.020119, 0.031105, 0.047840, 0.077798, 0.145057, 0.270424, 0.532534", \
             "0.020125, 0.031483, 0.047633, 0.077666, 0.145096, 0.270255, 0.531975", \
             "0.020146, 0.031460, 0.047688, 0.077789, 0.145260, 0.269648, 0.532831", \
             "0.020103, 0.031198, 0.047690, 0.077609, 0.145138, 0.270072, 0.531814", \
             "0.020169, 0.031057, 0.047606, 0.077738, 0.145297, 0.269714, 0.532773" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024720, 0.043478, 0.073613, 0.131318, 0.262230, 0.497464, 1.003466", \
             "0.024774, 0.043380, 0.073680, 0.131387, 0.262242, 0.497783, 1.003798", \
             "0.024863, 0.043357, 0.073616, 0.131408, 0.262301, 0.497637, 1.003655", \
             "0.024882, 0.043392, 0.073673, 0.131434, 0.262108, 0.497564, 1.003316", \
             "0.024770, 0.043356, 0.073631, 0.131572, 0.262098, 0.497293, 1.003629", \
             "0.024713, 0.043384, 0.073524, 0.131169, 0.262078, 0.498460, 1.003514", \
             "0.024844, 0.043430, 0.073580, 0.131331, 0.262305, 0.498406, 1.003684" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.020117, 0.031024, 0.047578, 0.077809, 0.145068, 0.269784, 0.532434", \
             "0.020148, 0.031087, 0.047600, 0.077821, 0.145281, 0.269860, 0.532619", \
             "0.020119, 0.031105, 0.047840, 0.077798, 0.145057, 0.270424, 0.532534", \
             "0.020125, 0.031483, 0.047633, 0.077666, 0.145096, 0.270255, 0.531975", \
             "0.020146, 0.031460, 0.047688, 0.077789, 0.145260, 0.269648, 0.532831", \
             "0.020103, 0.031198, 0.047690, 0.077609, 0.145138, 0.270072, 0.531814", \
             "0.020169, 0.031057, 0.047606, 0.077738, 0.145297, 0.269714, 0.532773" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024720, 0.043478, 0.073613, 0.131318, 0.262230, 0.497464, 1.003466", \
             "0.024774, 0.043380, 0.073680, 0.131387, 0.262242, 0.497783, 1.003798", \
             "0.024863, 0.043357, 0.073616, 0.131408, 0.262301, 0.497637, 1.003655", \
             "0.024882, 0.043392, 0.073673, 0.131434, 0.262108, 0.497564, 1.003316", \
             "0.024770, 0.043356, 0.073631, 0.131572, 0.262098, 0.497293, 1.003629", \
             "0.024713, 0.043384, 0.073524, 0.131169, 0.262078, 0.498460, 1.003514", \
             "0.024844, 0.043430, 0.073580, 0.131331, 0.262305, 0.498406, 1.003684" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.020117, 0.031024, 0.047578, 0.077809, 0.145068, 0.269784, 0.532434", \
             "0.020148, 0.031087, 0.047600, 0.077821, 0.145281, 0.269860, 0.532619", \
             "0.020119, 0.031105, 0.047840, 0.077798, 0.145057, 0.270424, 0.532534", \
             "0.020125, 0.031483, 0.047633, 0.077666, 0.145096, 0.270255, 0.531975", \
             "0.020146, 0.031460, 0.047688, 0.077789, 0.145260, 0.269648, 0.532831", \
             "0.020103, 0.031198, 0.047690, 0.077609, 0.145138, 0.270072, 0.531814", \
             "0.020169, 0.031057, 0.047606, 0.077738, 0.145297, 0.269714, 0.532773" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024720, 0.043478, 0.073613, 0.131318, 0.262230, 0.497464, 1.003466", \
             "0.024774, 0.043380, 0.073680, 0.131387, 0.262242, 0.497783, 1.003798", \
             "0.024863, 0.043357, 0.073616, 0.131408, 0.262301, 0.497637, 1.003655", \
             "0.024882, 0.043392, 0.073673, 0.131434, 0.262108, 0.497564, 1.003316", \
             "0.024770, 0.043356, 0.073631, 0.131572, 0.262098, 0.497293, 1.003629", \
             "0.024713, 0.043384, 0.073524, 0.131169, 0.262078, 0.498460, 1.003514", \
             "0.024844, 0.043430, 0.073580, 0.131331, 0.262305, 0.498406, 1.003684" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.020117, 0.031024, 0.047578, 0.077809, 0.145068, 0.269784, 0.532434", \
             "0.020148, 0.031087, 0.047600, 0.077821, 0.145281, 0.269860, 0.532619", \
             "0.020119, 0.031105, 0.047840, 0.077798, 0.145057, 0.270424, 0.532534", \
             "0.020125, 0.031483, 0.047633, 0.077666, 0.145096, 0.270255, 0.531975", \
             "0.020146, 0.031460, 0.047688, 0.077789, 0.145260, 0.269648, 0.532831", \
             "0.020103, 0.031198, 0.047690, 0.077609, 0.145138, 0.270072, 0.531814", \
             "0.020169, 0.031057, 0.047606, 0.077738, 0.145297, 0.269714, 0.532773" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.024720, 0.043478, 0.073613, 0.131318, 0.262230, 0.497464, 1.003466", \
             "0.024774, 0.043380, 0.073680, 0.131387, 0.262242, 0.497783, 1.003798", \
             "0.024863, 0.043357, 0.073616, 0.131408, 0.262301, 0.497637, 1.003655", \
             "0.024882, 0.043392, 0.073673, 0.131434, 0.262108, 0.497564, 1.003316", \
             "0.024770, 0.043356, 0.073631, 0.131572, 0.262098, 0.497293, 1.003629", \
             "0.024713, 0.043384, 0.073524, 0.131169, 0.262078, 0.498460, 1.003514", \
             "0.024844, 0.043430, 0.073580, 0.131331, 0.262305, 0.498406, 1.003684" \
           );
         }
         cell_fall(example_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(example_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.020117, 0.031024, 0.047578, 0.077809, 0.145068, 0.269784, 0.532434", \
             "0.020148, 0.031087, 0.047600, 0.077821, 0.145281, 0.269860, 0.532619", \
             "0.020119, 0.031105, 0.047840, 0.077798, 0.145057, 0.270424, 0.532534", \
             "0.020125, 0.031483, 0.047633, 0.077666, 0.145096, 0.270255, 0.531975", \
             "0.020146, 0.031460, 0.047688, 0.077789, 0.145260, 0.269648, 0.532831", \
             "0.020103, 0.031198, 0.047690, 0.077609, 0.145138, 0.270072, 0.531814", \
             "0.020169, 0.031057, 0.047606, 0.077738, 0.145297, 0.269714, 0.532773" \
           );
         }
      }
      timing() {
        related_pin : "RETN";
        timing_type  : clear;
        timing_sense : positive_unate;
          cell_fall(example_sram_mem_out_delay_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.480693, 0.490033, 0.504977, 0.532997, 0.595264, 0.707345, 0.943959", \
              "0.486571, 0.495912, 0.510856, 0.538876, 0.601143, 0.713223, 0.949838", \
              "0.493128, 0.502468, 0.517412, 0.545433, 0.607700, 0.719780, 0.956395", \
              "0.506468, 0.515808, 0.530752, 0.558773, 0.621039, 0.733120, 0.969734", \
              "0.545810, 0.555150, 0.570094, 0.598114, 0.660381, 0.772461, 1.009076", \
              "0.611379, 0.620719, 0.635663, 0.663683, 0.725950, 0.838030, 1.074645", \
              "0.697523, 0.706863, 0.721807, 0.749827, 0.812094, 0.924174, 1.160789" \
            );
          }
          fall_transition(example_sram_mem_out_slew_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.039018, 0.052710, 0.067632, 0.094469, 0.155043, 0.272087, 0.523074", \
              "0.039374, 0.051715, 0.067536, 0.094639, 0.155730, 0.272728, 0.524095", \
              "0.039591, 0.051618, 0.067612, 0.094813, 0.155270, 0.272440, 0.522943", \
              "0.039693, 0.051603, 0.068097, 0.094210, 0.155830, 0.272194, 0.523251", \
              "0.039587, 0.051250, 0.068747, 0.095005, 0.155666, 0.272369, 0.522993", \
              "0.039171, 0.051470, 0.068125, 0.094469, 0.155268, 0.272087, 0.524212", \
              "0.039644, 0.051370, 0.067890, 0.094203, 0.155099, 0.271929, 0.522504" \
            );
          }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(example_sram_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.019786, 0.032758, 0.053512, 0.092427, 0.178905, 0.334566, 0.663182");
        }
        fall_power(example_sram_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.030986, 0.030986, 0.030986, 0.030986, 0.030986, 0.030986, 0.030986");
        }
      }
    }
    pin(CLK) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.029399;
      clock : true;
      max_transition : 1.000;
      min_pulse_width_high : 0.020;
      min_pulse_width_low : 0.115;
      min_period : 2.091;
      minimum_period() {
        constraint : 1.759;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.862;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 2.042;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 2.091;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.000;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.001;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.002;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.003;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
      }

      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("13.699603, 13.699603, 13.699603, 13.699603, 13.699603, 13.699603, 13.699603");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051266, 0.051266, 0.051266, 0.051266, 0.051266, 0.051266, 0.051266");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.297502, 14.297502, 14.297502, 14.297502, 14.297502, 14.297502, 14.297502");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051266, 0.051266, 0.051266, 0.051266, 0.051266, 0.051266, 0.051266");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("15.461009, 15.461009, 15.461009, 15.461009, 15.461009, 15.461009, 15.461009");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051266, 0.051266, 0.051266, 0.051266, 0.051266, 0.051266, 0.051266");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("15.821362, 15.821362, 15.821362, 15.821362, 15.821362, 15.821362, 15.821362");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051266, 0.051266, 0.051266, 0.051266, 0.051266, 0.051266, 0.051266");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.000007, 17.000007, 17.000007, 17.000007, 17.000007, 17.000007, 17.000007");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.050499, 0.050499, 0.050499, 0.050499, 0.050499, 0.050499, 0.050499");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.001519, 17.001519, 17.001519, 17.001519, 17.001519, 17.001519, 17.001519");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051009, 0.051009, 0.051009, 0.051009, 0.051009, 0.051009, 0.051009");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.147134, 17.147134, 17.147134, 17.147134, 17.147134, 17.147134, 17.147134");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.050108, 0.050108, 0.050108, 0.050108, 0.050108, 0.050108, 0.050108");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.359596, 17.359596, 17.359596, 17.359596, 17.359596, 17.359596, 17.359596");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051032, 0.051032, 0.051032, 0.051032, 0.051032, 0.051032, 0.051032");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.212662, 19.212662, 19.212662, 19.212662, 19.212662, 19.212662, 19.212662");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051389, 0.051389, 0.051389, 0.051389, 0.051389, 0.051389, 0.051389");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.737319, 19.737319, 19.737319, 19.737319, 19.737319, 19.737319, 19.737319");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051389, 0.051389, 0.051389, 0.051389, 0.051389, 0.051389, 0.051389");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.060373, 21.060373, 21.060373, 21.060373, 21.060373, 21.060373, 21.060373");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051389, 0.051389, 0.051389, 0.051389, 0.051389, 0.051389, 0.051389");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.364196, 21.364196, 21.364196, 21.364196, 21.364196, 21.364196, 21.364196");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051389, 0.051389, 0.051389, 0.051389, 0.051389, 0.051389, 0.051389");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.812063, 22.812063, 22.812063, 22.812063, 22.812063, 22.812063, 22.812063");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051056, 0.051056, 0.051056, 0.051056, 0.051056, 0.051056, 0.051056");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.155287, 23.155287, 23.155287, 23.155287, 23.155287, 23.155287, 23.155287");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051828, 0.051828, 0.051828, 0.051828, 0.051828, 0.051828, 0.051828");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.353149, 23.353149, 23.353149, 23.353149, 23.353149, 23.353149, 23.353149");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.051085, 0.051085, 0.051085, 0.051085, 0.051085, 0.051085, 0.051085");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.290847, 23.290847, 23.290847, 23.290847, 23.290847, 23.290847, 23.290847");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.050991, 0.050991, 0.050991, 0.050991, 0.050991, 0.050991, 0.050991");
        }
      }
      internal_power() {
        /* CLK de-select power table  */
        related_pg_pin : "VDDPE";
        when : "RETN & (CEN)";
        rise_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.002601, 0.002601, 0.002601, 0.002601, 0.002601, 0.002601, 0.002601");
        }
        fall_power(example_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.039783, 0.039783, 0.039783, 0.039783, 0.039783, 0.039783, 0.039783");
        }
      }
    }
    pin(CEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.001721;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.142926, 0.149486, 0.156803, 0.171688, 0.215588, 0.288755, 0.384882", \
          "0.142253, 0.148813, 0.156130, 0.171015, 0.214915, 0.288082, 0.384209", \
          "0.141502, 0.148062, 0.155379, 0.170265, 0.214165, 0.287332, 0.383458", \
          "0.139975, 0.146535, 0.153852, 0.168737, 0.212638, 0.285805, 0.381931", \
          "0.135471, 0.142031, 0.149348, 0.164233, 0.208134, 0.281301, 0.377427", \
          "0.127965, 0.134524, 0.141841, 0.156727, 0.200627, 0.273794, 0.369920", \
          "0.118103, 0.124662, 0.131979, 0.146865, 0.190765, 0.263932, 0.360058" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.202564, 0.211184, 0.220799, 0.240361, 0.298050, 0.394200, 0.520520", \
          "0.201891, 0.210511, 0.220126, 0.239688, 0.297377, 0.393527, 0.519847", \
          "0.201140, 0.209761, 0.219376, 0.238937, 0.296627, 0.392776, 0.519097", \
          "0.199613, 0.208233, 0.217848, 0.237410, 0.295099, 0.391249, 0.517570", \
          "0.195109, 0.203729, 0.213344, 0.232906, 0.290596, 0.386745, 0.513066", \
          "0.187603, 0.196223, 0.205838, 0.225399, 0.283089, 0.379238, 0.505559", \
          "0.177740, 0.186361, 0.195976, 0.215537, 0.273227, 0.369376, 0.495697" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.156191, 0.147570, 0.137956, 0.118394, 0.060704, 0.000000, 0.000000", \
          "0.159575, 0.150955, 0.141340, 0.121778, 0.064089, 0.000000, 0.000000", \
          "0.163350, 0.154729, 0.145114, 0.125553, 0.067863, 0.000000, 0.000000", \
          "0.171029, 0.162409, 0.152794, 0.133232, 0.075543, 0.000000, 0.000000", \
          "0.193677, 0.185057, 0.175442, 0.155880, 0.098190, 0.002041, 0.000000", \
          "0.231423, 0.222803, 0.213188, 0.193627, 0.135937, 0.039787, 0.000000", \
          "0.281014, 0.272394, 0.262779, 0.243217, 0.185528, 0.089378, 0.000000" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.215829, 0.209269, 0.201952, 0.187066, 0.143166, 0.069999, 0.000000", \
          "0.219213, 0.212653, 0.205336, 0.190451, 0.146550, 0.073383, 0.000000", \
          "0.222987, 0.216428, 0.209111, 0.194225, 0.150325, 0.077158, 0.000000", \
          "0.230667, 0.224107, 0.216790, 0.201905, 0.158004, 0.084837, 0.000000", \
          "0.253315, 0.246755, 0.239438, 0.224553, 0.180652, 0.107485, 0.011359", \
          "0.291061, 0.284501, 0.277185, 0.262299, 0.218399, 0.145232, 0.049105", \
          "0.340652, 0.334092, 0.326776, 0.311890, 0.267990, 0.194823, 0.098696" \
        );
        }
      }
      /* RETN(R) to CEN(F) HD */
      timing() {
        related_pin : RETN;
        timing_type : non_seq_hold_rising;
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.383231, 0.383635, 0.384086, 0.385003, 0.387709, 0.392219, 0.398143", \
          "0.383231, 0.383635, 0.384086, 0.385003, 0.387709, 0.392219, 0.398143", \
          "0.383231, 0.383635, 0.384086, 0.385003, 0.387709, 0.392219, 0.398143", \
          "0.383231, 0.383635, 0.384086, 0.385003, 0.387709, 0.392219, 0.398143", \
          "0.383231, 0.383635, 0.384086, 0.385003, 0.387709, 0.392219, 0.398143", \
          "0.383231, 0.383635, 0.384086, 0.385003, 0.387709, 0.392219, 0.398143", \
          "0.383231, 0.383635, 0.384086, 0.385003, 0.387709, 0.392219, 0.398143" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.020493, 0.020370, 0.020232, 0.019951, 0.019122, 0.017741, 0.015927");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.013228, 0.013259, 0.013294, 0.013365, 0.013573, 0.013921, 0.014377");
        }
      }
    }
    bus(WEN) {
      bus_type : example_sram_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.034077;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.154746, 0.158284, 0.162229, 0.170256, 0.193929, 0.233383, 0.285218", \
          "0.151362, 0.154900, 0.158845, 0.166872, 0.190545, 0.229999, 0.281834", \
          "0.147588, 0.151125, 0.155070, 0.163097, 0.186770, 0.226225, 0.278060", \
          "0.139908, 0.143446, 0.147391, 0.155418, 0.179091, 0.218545, 0.270380", \
          "0.117260, 0.120798, 0.124743, 0.132770, 0.156443, 0.195897, 0.247732", \
          "0.079514, 0.083051, 0.086997, 0.095024, 0.118696, 0.158151, 0.209986", \
          "0.029923, 0.033460, 0.037406, 0.045433, 0.069105, 0.108560, 0.160395" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.141396, 0.150251, 0.160129, 0.180224, 0.239489, 0.338263, 0.468031", \
          "0.138012, 0.146867, 0.156745, 0.176840, 0.236104, 0.334878, 0.464647", \
          "0.134237, 0.143093, 0.152970, 0.173065, 0.232330, 0.331104, 0.460872", \
          "0.126558, 0.135413, 0.145291, 0.165386, 0.224650, 0.323424, 0.453193", \
          "0.103910, 0.112765, 0.122643, 0.142738, 0.202003, 0.300777, 0.430545", \
          "0.066163, 0.075019, 0.084896, 0.104992, 0.164256, 0.263030, 0.392799", \
          "0.016572, 0.025428, 0.035305, 0.055401, 0.114665, 0.213439, 0.343208" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.227320, 0.223104, 0.218403, 0.208838, 0.180629, 0.133615, 0.071848", \
          "0.230704, 0.226489, 0.221787, 0.212222, 0.184013, 0.136999, 0.075232", \
          "0.234478, 0.230263, 0.225562, 0.215997, 0.187788, 0.140774, 0.079006", \
          "0.242158, 0.237943, 0.233241, 0.223676, 0.195468, 0.148453, 0.086686", \
          "0.264806, 0.260591, 0.255889, 0.246324, 0.218115, 0.171101, 0.109334", \
          "0.302552, 0.298337, 0.293635, 0.284070, 0.255862, 0.208847, 0.147080", \
          "0.352143, 0.347928, 0.343226, 0.333661, 0.305453, 0.258438, 0.196671" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.253284, 0.243750, 0.233117, 0.211484, 0.147683, 0.041349, 0.000000", \
          "0.256668, 0.247135, 0.236501, 0.214868, 0.151067, 0.044733, 0.000000", \
          "0.260443, 0.250909, 0.240276, 0.218642, 0.154842, 0.048508, 0.000000", \
          "0.268122, 0.258589, 0.247955, 0.226322, 0.162521, 0.056188, 0.000000", \
          "0.290770, 0.281237, 0.270603, 0.248970, 0.185169, 0.078835, 0.000000", \
          "0.328516, 0.318983, 0.308350, 0.286716, 0.222916, 0.116582, 0.000000", \
          "0.378107, 0.368574, 0.357941, 0.336307, 0.272507, 0.166173, 0.026472" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.735689, 0.735203, 0.734661, 0.733558, 0.730304, 0.724882, 0.717757");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.780870, 0.780418, 0.779914, 0.778887, 0.775861, 0.770816, 0.764188");
        }
      }
    }
    bus(A) {
      bus_type : example_sram_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005256;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.343505, 0.348639, 0.354365, 0.366014, 0.400371, 0.457631, 0.532860", \
          "0.340121, 0.345255, 0.350981, 0.362630, 0.396987, 0.454247, 0.529476", \
          "0.336346, 0.341480, 0.347206, 0.358856, 0.393212, 0.450472, 0.525701", \
          "0.328667, 0.333801, 0.339527, 0.351176, 0.385533, 0.442793, 0.518022", \
          "0.306019, 0.311153, 0.316879, 0.328528, 0.362885, 0.420145, 0.495374", \
          "0.268273, 0.273406, 0.279132, 0.290782, 0.325138, 0.382399, 0.457627", \
          "0.218682, 0.223815, 0.229542, 0.241191, 0.275547, 0.332808, 0.408036" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.389193, 0.395397, 0.402316, 0.416394, 0.457910, 0.527104, 0.618011", \
          "0.385809, 0.392013, 0.398932, 0.413009, 0.454526, 0.523720, 0.614626", \
          "0.382034, 0.388238, 0.395157, 0.409235, 0.450751, 0.519945, 0.610852", \
          "0.374355, 0.380559, 0.387478, 0.401555, 0.443072, 0.512266, 0.603172", \
          "0.351707, 0.357911, 0.364830, 0.378908, 0.420424, 0.489618, 0.580525", \
          "0.313961, 0.320164, 0.327084, 0.341161, 0.382678, 0.451872, 0.542778", \
          "0.264370, 0.270573, 0.277493, 0.291570, 0.333087, 0.402281, 0.493187" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.140458, 0.135324, 0.129598, 0.117948, 0.083592, 0.026332, 0.000000", \
          "0.145197, 0.140064, 0.134338, 0.122688, 0.088332, 0.031071, 0.001356", \
          "0.150484, 0.145350, 0.139624, 0.127975, 0.093618, 0.036358, 0.002868", \
          "0.161240, 0.156106, 0.150380, 0.138730, 0.104374, 0.047114, 0.005944", \
          "0.192959, 0.187826, 0.182100, 0.170450, 0.136094, 0.078833, 0.015016", \
          "0.245826, 0.240692, 0.234966, 0.223316, 0.188960, 0.131700, 0.056471", \
          "0.315281, 0.310147, 0.304421, 0.292772, 0.258416, 0.201155, 0.125927" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.215894, 0.209691, 0.202771, 0.188694, 0.147178, 0.077984, 0.000000", \
          "0.220634, 0.214431, 0.207511, 0.193434, 0.151917, 0.082723, 0.001356", \
          "0.225921, 0.219717, 0.212798, 0.198720, 0.157204, 0.088010, 0.002868", \
          "0.236676, 0.230473, 0.223553, 0.209476, 0.167960, 0.098766, 0.007859", \
          "0.268396, 0.262192, 0.255273, 0.241196, 0.199679, 0.130485, 0.039579", \
          "0.321262, 0.315059, 0.308139, 0.294062, 0.252546, 0.183352, 0.092445", \
          "0.390718, 0.384514, 0.377595, 0.363517, 0.322001, 0.252807, 0.161900" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.320568, 0.320593, 0.320620, 0.320674, 0.320836, 0.321106, 0.321460");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.336043, 0.336080, 0.336122, 0.336206, 0.336455, 0.336869, 0.337414");
        }
      }
    }
    bus(D) {
      bus_type : example_sram_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.001521;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.171518, 0.180309, 0.190114, 0.210062, 0.268891, 0.366940, 0.495756", \
          "0.168134, 0.176925, 0.186730, 0.206677, 0.265507, 0.363556, 0.492372", \
          "0.164359, 0.173150, 0.182955, 0.202903, 0.261732, 0.359781, 0.488597", \
          "0.156680, 0.165471, 0.175275, 0.195223, 0.254053, 0.352102, 0.480918", \
          "0.134032, 0.142823, 0.152628, 0.172575, 0.231405, 0.329454, 0.458270", \
          "0.096286, 0.105076, 0.114881, 0.134829, 0.193658, 0.291707, 0.420524", \
          "0.046695, 0.055485, 0.065290, 0.085238, 0.144068, 0.242117, 0.370933" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.189065, 0.200048, 0.212297, 0.237219, 0.310717, 0.433213, 0.594147", \
          "0.185681, 0.196664, 0.208913, 0.233835, 0.307332, 0.429828, 0.590763", \
          "0.181907, 0.192889, 0.205139, 0.230060, 0.303558, 0.426054, 0.586988", \
          "0.174227, 0.185210, 0.197459, 0.222381, 0.295878, 0.418374, 0.579309", \
          "0.151579, 0.162562, 0.174811, 0.199733, 0.273231, 0.395727, 0.556661", \
          "0.113833, 0.124815, 0.137065, 0.161987, 0.235484, 0.357980, 0.518915", \
          "0.064242, 0.075224, 0.087474, 0.112396, 0.185893, 0.308389, 0.469324" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.234376, 0.224908, 0.214347, 0.192861, 0.129496, 0.023887, 0.000000", \
          "0.237760, 0.228292, 0.217731, 0.196245, 0.132880, 0.027271, 0.000000", \
          "0.241535, 0.232067, 0.221506, 0.200020, 0.136654, 0.031045, 0.000000", \
          "0.249214, 0.239746, 0.229185, 0.207699, 0.144334, 0.038725, 0.000000", \
          "0.271862, 0.262394, 0.251833, 0.230347, 0.166982, 0.061373, 0.000000", \
          "0.309609, 0.300140, 0.289579, 0.268093, 0.204728, 0.099119, 0.000000", \
          "0.359200, 0.349731, 0.339170, 0.317684, 0.254319, 0.148710, 0.009962" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.164753, 0.153093, 0.140087, 0.113628, 0.035594, 0.009932, 0.000000", \
          "0.168137, 0.156477, 0.143471, 0.117012, 0.038978, 0.009932, 0.000000", \
          "0.171912, 0.160252, 0.147246, 0.120786, 0.042753, 0.009932, 0.000000", \
          "0.179591, 0.167931, 0.154926, 0.128466, 0.050432, 0.009932, 0.000000", \
          "0.202239, 0.190579, 0.177573, 0.151114, 0.073080, 0.009932, 0.000000", \
          "0.239986, 0.228325, 0.215320, 0.188860, 0.110827, 0.009932, 0.000000", \
          "0.289577, 0.277916, 0.264911, 0.238451, 0.160418, 0.030362, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (! \
                (GWEN) \
                   )";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.117120, 0.117197, 0.117283, 0.117459, 0.117976, 0.118838, 0.119970");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.111667, 0.111642, 0.111614, 0.111558, 0.111390, 0.111112, 0.110746");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ( \
                (GWEN) \
                   )";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.019328, 0.019406, 0.019492, 0.019667, 0.020184, 0.021046, 0.022179");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.023259, 0.023234, 0.023206, 0.023150, 0.022983, 0.022704, 0.022338");
        }
      }
    }
    bus(EMA) {
      bus_type : example_sram_UPM;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003497;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.776015, 1.898511, 2.059446", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.772631, 1.895127, 2.056062", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.768856, 1.891352, 2.052287", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.761177, 1.883673, 2.044607", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.759174, 1.861025, 2.021960", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.759174, 1.823279, 1.984213", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.759174, 1.773688, 1.934622" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.776015, 1.898511, 2.059446", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.772631, 1.895127, 2.056062", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.768856, 1.891352, 2.052287", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.761177, 1.883673, 2.044607", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.759174, 1.861025, 2.021960", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.759174, 1.823279, 1.984213", \
          "1.759174, 1.759174, 1.759174, 1.759174, 1.759174, 1.773688, 1.934622" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.107814, 2.230310, 2.391245", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.104430, 2.226926, 2.387860", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.100655, 2.223151, 2.384086", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.092976, 2.215472, 2.376406", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.090973, 2.192824, 2.353758", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.090973, 2.155078, 2.316012", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.090973, 2.105487, 2.266421" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.107814, 2.230310, 2.391245", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.104430, 2.226926, 2.387860", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.100655, 2.223151, 2.384086", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.092976, 2.215472, 2.376406", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.090973, 2.192824, 2.353758", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.090973, 2.155078, 2.316012", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.090973, 2.105487, 2.266421" \
        );
        }
      }
    }
    pin(GWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005905;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.184233, 0.187657, 0.191476, 0.199247, 0.222163, 0.260356, 0.310533", \
          "0.180849, 0.184273, 0.188092, 0.195863, 0.218778, 0.256971, 0.307149", \
          "0.177074, 0.180498, 0.184318, 0.192088, 0.215004, 0.253197, 0.303374", \
          "0.169395, 0.172819, 0.176638, 0.184408, 0.207324, 0.245517, 0.295695", \
          "0.146747, 0.150171, 0.153990, 0.161761, 0.184676, 0.222869, 0.273047", \
          "0.109000, 0.112425, 0.116244, 0.124014, 0.146930, 0.185123, 0.235301", \
          "0.059409, 0.062834, 0.066653, 0.074423, 0.097339, 0.135532, 0.185710" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.227704, 0.232440, 0.237722, 0.248469, 0.280163, 0.332987, 0.402386", \
          "0.224320, 0.229056, 0.234338, 0.245085, 0.276779, 0.329603, 0.399002", \
          "0.220545, 0.225281, 0.230564, 0.241311, 0.273005, 0.325828, 0.395227", \
          "0.212866, 0.217602, 0.222884, 0.233631, 0.265325, 0.318149, 0.387548", \
          "0.190218, 0.194954, 0.200236, 0.210983, 0.242677, 0.295501, 0.364900", \
          "0.152472, 0.157208, 0.162490, 0.173237, 0.204931, 0.257754, 0.327154", \
          "0.102881, 0.107617, 0.112899, 0.123646, 0.155340, 0.208163, 0.277563" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.246163, 0.242061, 0.237486, 0.228177, 0.200726, 0.154973, 0.094863", \
          "0.249547, 0.245445, 0.240870, 0.231562, 0.204110, 0.158357, 0.098247", \
          "0.253322, 0.249220, 0.244645, 0.235336, 0.207885, 0.162132, 0.102022", \
          "0.261001, 0.256899, 0.252324, 0.243016, 0.215564, 0.169811, 0.109701", \
          "0.283649, 0.279547, 0.274972, 0.265664, 0.238212, 0.192459, 0.132349", \
          "0.321396, 0.317294, 0.312718, 0.303410, 0.275958, 0.230205, 0.170095", \
          "0.370987, 0.366885, 0.362309, 0.353001, 0.325549, 0.279796, 0.219686" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.266931, 0.261518, 0.255479, 0.243194, 0.206964, 0.146581, 0.075000", \
          "0.270316, 0.264902, 0.258863, 0.246579, 0.210349, 0.149965, 0.075000", \
          "0.274090, 0.268676, 0.262638, 0.250353, 0.214123, 0.153740, 0.075000", \
          "0.281770, 0.276356, 0.270318, 0.258033, 0.221803, 0.161419, 0.082088", \
          "0.304417, 0.299004, 0.292965, 0.280681, 0.244450, 0.184067, 0.104736", \
          "0.342164, 0.336750, 0.330712, 0.318427, 0.282197, 0.221813, 0.142482", \
          "0.391755, 0.386341, 0.380303, 0.368018, 0.331788, 0.271404, 0.192073" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("3.049189, 3.049442, 3.049724, 3.050298, 3.051992, 3.054813, 3.058521");
        }
        fall_power(example_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("3.010476, 3.010226, 3.009948, 3.009383, 3.007714, 3.004934, 3.001280");
        }
      }
    }
    pin(RETN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_gating_pin (power_pin_1, "1");
      direction : input;
      capacitance : 0.003624;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.131944, 0.145468, 0.160552, 0.191241, 0.281747, 0.432591, 0.630768", \
          "0.131271, 0.144795, 0.159879, 0.190568, 0.281074, 0.431918, 0.630095", \
          "0.130521, 0.144044, 0.159129, 0.189818, 0.280324, 0.431167, 0.629344", \
          "0.128993, 0.142517, 0.157602, 0.188290, 0.278797, 0.429640, 0.627817", \
          "0.124489, 0.138013, 0.153098, 0.183786, 0.274293, 0.425136, 0.623313", \
          "0.116983, 0.130507, 0.145591, 0.176280, 0.266786, 0.417630, 0.615807", \
          "0.107121, 0.120645, 0.135729, 0.166418, 0.256924, 0.407767, 0.605945" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.193294, 0.207793, 0.223965, 0.256866, 0.353897, 0.515616, 0.728080", \
          "0.192621, 0.207120, 0.223292, 0.256193, 0.353224, 0.514943, 0.727407", \
          "0.191870, 0.206369, 0.222541, 0.255442, 0.352473, 0.514192, 0.726657", \
          "0.190343, 0.204842, 0.221014, 0.253915, 0.350946, 0.512665, 0.725129", \
          "0.185839, 0.200338, 0.216510, 0.249411, 0.346442, 0.508161, 0.720625", \
          "0.178332, 0.192831, 0.209003, 0.241905, 0.338936, 0.500654, 0.713119", \
          "0.168470, 0.182969, 0.199141, 0.232042, 0.329074, 0.490792, 0.703257" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.145209, 0.143553, 0.141705, 0.137947, 0.126863, 0.143835, 0.245886", \
          "0.148593, 0.146937, 0.145090, 0.141331, 0.130247, 0.143835, 0.245886", \
          "0.152368, 0.150712, 0.148864, 0.145106, 0.134022, 0.143835, 0.245886", \
          "0.160047, 0.158391, 0.156544, 0.152785, 0.141702, 0.143835, 0.245886", \
          "0.182695, 0.181039, 0.179191, 0.175433, 0.164349, 0.145876, 0.245886", \
          "0.220441, 0.218785, 0.216938, 0.213180, 0.202096, 0.183623, 0.245886", \
          "0.270032, 0.268376, 0.266529, 0.262771, 0.251687, 0.233214, 0.245886" \
        );
        }
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.206559, 0.205877, 0.205118, 0.203572, 0.199013, 0.191415, 0.207560", \
          "0.209943, 0.209262, 0.208502, 0.206956, 0.202397, 0.194799, 0.207560", \
          "0.213717, 0.213036, 0.212276, 0.210731, 0.206172, 0.198574, 0.207560", \
          "0.221397, 0.220716, 0.219956, 0.218410, 0.213851, 0.206253, 0.207560", \
          "0.244045, 0.243363, 0.242604, 0.241058, 0.236499, 0.228901, 0.218919", \
          "0.281791, 0.281110, 0.280350, 0.278804, 0.274245, 0.266647, 0.256665", \
          "0.331382, 0.330701, 0.329941, 0.328395, 0.323836, 0.316238, 0.306256" \
        );
        }
      }
      /* CEN(R) to RETN(F) HD */
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(example_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.107814, 2.230310, 2.391245", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.104430, 2.226926, 2.387860", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.100655, 2.223151, 2.384086", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.092976, 2.215472, 2.376406", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.090973, 2.192824, 2.353758", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.090973, 2.155078, 2.316012", \
          "2.090973, 2.090973, 2.090973, 2.090973, 2.090973, 2.105487, 2.266421" \
        );
        }
      }
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : primary_power;
    }
    /* Retention-Mode Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RETN";
      value : 0.000e+00;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RETN";
      value : 0.064287;
    }
    /* Default Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.029762;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 0.064132;
    }
  }
}
