Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Nov 27 19:59:56 2023
| Host         : wolverine.cs.ucr.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -slr -file slr_util_routed.rpt -pb slr_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu250-figd2104-2L-e
| Speed File   : -2L
| Design State : Routed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR3 <-> SLR2                    |  623 |       |     23040 |  2.70 |
|   SLR2 -> SLR3                   |   55 |       |           |  0.24 |
|     Using TX_REG only            |    2 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR3 -> SLR2                   |  568 |       |           |  2.47 |
|     Using TX_REG only            |    1 |     0 |           |       |
|     Using RX_REG only            |  241 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    1 |     0 |           |       |
| SLR2 <-> SLR1                    | 4340 |       |     23040 | 18.84 |
|   SLR1 -> SLR2                   | 2359 |       |           | 10.24 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   | 1981 |       |           |  8.60 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    | 1722 |       |     23040 |  7.47 |
|   SLR0 -> SLR1                   |  733 |       |           |  3.18 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |  989 |       |           |  4.29 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 6685 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |  568 |    0 |    0 |
| SLR2      |   55 |    0 | 1917 |   64 |
| SLR1      |    0 | 2319 |    0 |  925 |
| SLR0      |    0 |   40 |  693 |    0 |
+-----------+------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+------+--------+-------+------+--------+--------+--------+--------+
|          Site Type         | SLR0 |  SLR1  |  SLR2 | SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+------+--------+-------+------+--------+--------+--------+--------+
| CLB                        | 1910 |  19593 |  3749 |  349 |   3.54 |  36.28 |   6.94 |   0.65 |
|   CLBL                     |  979 |  10059 |  1870 |  174 |   3.34 |  34.35 |   6.39 |   0.59 |
|   CLBM                     |  931 |   9534 |  1879 |  175 |   3.77 |  38.57 |   7.60 |   0.71 |
| CLB LUTs                   | 4910 |  73575 |  6811 |  639 |   1.14 |  17.03 |   1.58 |   0.15 |
|   LUT as Logic             | 4606 |  66499 |  5897 |  337 |   1.07 |  15.39 |   1.37 |   0.08 |
|     using O5 output only   |  122 |   2126 |   127 |   52 |   0.03 |   0.49 |   0.03 |   0.01 |
|     using O6 output only   | 3286 |  44160 |  3561 |  216 |   0.76 |  10.22 |   0.82 |   0.05 |
|     using O5 and O6        | 1198 |  20213 |  2209 |   69 |   0.28 |   4.68 |   0.51 |   0.02 |
|   LUT as Memory            |  304 |   7076 |   914 |  302 |   0.15 |   3.58 |   0.46 |   0.15 |
|     LUT as Distributed RAM |  302 |   2314 |   302 |  302 |   0.15 |   1.17 |   0.15 |   0.15 |
|       using O5 output only |    0 |      0 |     0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    2 |     86 |     2 |    2 |  <0.01 |   0.04 |  <0.01 |  <0.01 |
|       using O5 and O6      |  300 |   2228 |   300 |  300 |   0.15 |   1.13 |   0.15 |   0.15 |
|     LUT as Shift Register  |    2 |   4762 |   612 |    0 |  <0.01 |   2.41 |   0.31 |   0.00 |
| CLB Registers              | 9018 | 122346 | 14229 | 2647 |   1.04 |  14.16 |   1.65 |   0.31 |
| CARRY8                     |   35 |    676 |     4 |    0 |   0.06 |   1.25 |  <0.01 |   0.00 |
| F7 Muxes                   |  304 |    965 |     0 |    0 |   0.14 |   0.45 |   0.00 |   0.00 |
| F8 Muxes                   |    4 |    262 |     0 |    0 |  <0.01 |   0.24 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |      0 |     0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |  143.5 |     0 |    0 |   0.00 |  21.35 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    140 |     0 |    0 |   0.00 |  20.83 |   0.00 |   0.00 |
|   RAMB18                   |    0 |      7 |     0 |    0 |   0.00 |   0.52 |   0.00 |   0.00 |
| URAM                       |    0 |      0 |     0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |     15 |     0 |    0 |   0.00 |   0.49 |   0.00 |   0.00 |
| Unique Control Sets        |  270 |   3614 |   293 |   60 |   0.25 |   3.35 |   0.27 |   0.06 |
+----------------------------+------+--------+-------+------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |        20 |    9.62 |          0 |     0.00 |          0 |     0.00 |  16 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        20 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


