# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab7_hist.srcs/sources_1/new/HIST.vhd" \
"../../../../lab7_hist.srcs/sim_1/new/HIST_UNIT_tb.vhd" \

# Do not sort compile order
nosort
