// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi_H__
#define __dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 92;
  static const unsigned AddressRange = 64;
  static const unsigned AddressWidth = 6;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi_ram) {
        ram[0] = "0b11101101111111101001000000001101000000010010000000100100111111111100000000000010000000010101";
        ram[1] = "0b11111010000000011101000000001010000000000010000000001011000000000001000000001011000000010000";
        ram[2] = "0b00010111111111111110000000001100000000000000111111001111000000111001111111110010000000011001";
        ram[3] = "0b00000000000000001001111111010101000000010001111111110110111111101010000000010001000000001001";
        ram[4] = "0b00000101000000011010111111111011000000001011000000001000111111111010000000001100000000001011";
        ram[5] = "0b00000101000000000000111111111010111110010001000000000100111111111101000000000000111111111100";
        ram[6] = "0b11111011000000000001111111110011000000000000000000011000111111010110111111101011000000001101";
        ram[7] = "0b11111001000000100101000000010001111111101001000000000010000000000110111111111101000000000111";
        ram[8] = "0b00010000000000010001111111111100000000001101000000010100000000000001000000001101111111111010";
        ram[9] = "0b11111100111111101010000000000110000000000110111111110010000000001101000000010001000000001101";
        ram[10] = "0b00000100111111010101000000001011000000000100000000000110111111111111000000000110111111110111";
        ram[11] = "0b11100110111111110100000000011100000000000110111111110000000000011010111111100111000000010001";
        ram[12] = "0b11111101111111101100111111011001000000001000000000000101111111110010111111111101000000000000";
        ram[13] = "0b00000001111111111010000000001010111111110001000000011010111111111101111111110111111111101000";
        ram[14] = "0b00010001000000000111111111111011111111110001111111111100111111110011000000000111111111110111";
        ram[15] = "0b00101110000000000001111111110111000000000111111111100111111111111111111111101011111111110101";
        ram[16] = "0b11011100111111101100000000001100111111101111111111111100000000001010111111100110000000001100";
        ram[17] = "0b00000100111111111010000000000010000000011010111111101111111111100110000000001101111111101100";
        ram[18] = "0b00000001111111111101000000001000000000000000000000011001111111110001000000101100000000001010";
        ram[19] = "0b00001100000000000001000000001010111111101101111111101100111111110111111111110110111111111110";
        ram[20] = "0b11101100111111110111000000010010000000000110000000010010111111111110000000100010111111111111";
        ram[21] = "0b00111000111111111110000000000111000000010011000000001000000000010010111111101011000000001011";
        ram[22] = "0b00000010111111111001000000000100111111111101111111101100000000000001000000010000111111101110";
        ram[23] = "0b00001100000000000011000000101000111111110111111111101100000000001011111111111111000000011000";
        ram[24] = "0b00001100111111110011000000000000000000001101111111110010111111110000000000001001111111101100";
        ram[25] = "0b11110100000000000000111111111101111111101100111111110101111111110000111111111010111111110010";
        ram[26] = "0b00000011111111101010000000011000000000000100000000000110000000001000111111111000111111111110";
        ram[27] = "0b11111011000000000111111111111000000000000011111111111011111111111110000000011000111111110111";
        ram[28] = "0b11111111000000000000111111101000111111111001111111110001111111111000000000100000000000000111";
        ram[29] = "0b00000110111111111110000000000011111111111110111111111011000000001010000000001010000000011100";
        ram[30] = "0b11111100000000000001000000000111111111111101000000001010111111110110000000000001111110111100";
        ram[31] = "0b00000001000000001010000000000001111111110110111111111100000000000111111111111101000000001101";
        ram[32] = "0b00011010000000001110000000001001111111100111000000100011000000001011000000011000111111111000";
        ram[33] = "0b00001111111111110101111111111101111111110000111111111101000000010100000000000100111111111100";
        ram[34] = "0b00001010111111111110000000000110000000001101000000011100000000000110000000010100000000000011";
        ram[35] = "0b11111011000000011000000000010000000000000001000000000110000000010011111111110111111111100101";
        ram[36] = "0b00010010000000001000000000001100000000000001111111110110111111111001111111101010000000000110";
        ram[37] = "0b00000001111111111001000000000110000000001011000000010100111111110101000000000010000000000010";
        ram[38] = "0b00001011000000001101111111111101000000001010111111110111000000100010111111111001000000001001";
        ram[39] = "0b00001100000000001001111111101110111111111110111111011100111111110010000000000001000000010100";
        ram[40] = "0b00000010111111111110000000000001111111110101111111101011111111101100000000011111000000001011";
        ram[41] = "0b00001101000000001100000000011110111111111110000000000100111111100101111111110110000000001001";
        ram[42] = "0b11111000111111100000111111001100000000000000111111111100000000000010111111101011000000000101";
        ram[43] = "0b00000111000000001000111111110000111111110100111111101011000000001011000000000001111111111010";
        ram[44] = "0b00000101111111100001111111101100111111111111111111111001000000000011000000001000111111111111";
        ram[45] = "0b11110000000000001010111111110000000000000011000000001111111111100000111111101000111111111001";
        ram[46] = "0b11101111000000001000000000000001111111010101000000001111111111111010000000000111000000000011";
        ram[47] = "0b11110010000000001000111111110001000000000010111111100110111111101011000000010010111111000100";
        ram[48] = "0b00001000000000010001000000000011111111100110111111110010000000001011000000000111111111110011";
        ram[49] = "0b11101010000000001100111111111011000000010001000000000110111111110011111111101000111111101011";
        ram[50] = "0b00010011111111111111000000000111111111111000000000000001111111111110111111110111111111111110";
        ram[51] = "0b00000110000000100011111111110110000000000101111111101010111111111110000000011110111111111111";
        ram[52] = "0b00000101111111111011111111111011111111010000000000110010000000000101000000000110111111111100";
        ram[53] = "0b00010000111111110001111111111010111111111100111111101100000000001010111111100010111111011110";
        ram[54] = "0b11100000000000001001000000001001111111101111111111111001000000010111111111110011000000000010";
        ram[55] = "0b00010110111111011111111111111111000000000000111111111001000000011001000000001000000000001010";
        ram[56] = "0b11011101000000000101111111111111111111110010111111111001111111111111000000001010111111110101";
        ram[57] = "0b11101101111111011011111111110111000000000000000000001000000000001100111111101110111110111010";
        ram[58] = "0b00000011000000000001111111110110000000000111000000000011111111011101111111101011111111101110";
        ram[59] = "0b11110101111111110000111111010010111111110101111111111011000000000100000000000001000000000100";
        ram[60] = "0b11111110111111110000000000001010111111110000111111100011000000010100000000010110111111111000";
        ram[61] = "0b00001100111111110101111111101111111111110110111111111010000000110001111111111100111111110110";
        ram[62] = "0b10110111000000000011000000000001000000000001111111111110111111111010000000000110000000000010";
        ram[63] = "0b00001000111111110011111111111010000000110111111111011111000000001011111111110000111111111001";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi) {


static const unsigned DataWidth = 92;
static const unsigned AddressRange = 64;
static const unsigned AddressWidth = 6;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi_ram* meminst;


SC_CTOR(dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi) {
meminst = new dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi_ram("dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi() {
    delete meminst;
}


};//endmodule
#endif
