Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 2e53cb936c274be28a911d608579a608 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sa_behav xil_defaultlib.tb_sa xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port inBit [C:/Users/innsolit/serial_adder/serial_adder.srcs/sources_1/new/serial_adder.sv:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port inBit [C:/Users/innsolit/serial_adder/serial_adder.srcs/sources_1/new/serial_adder.sv:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port prl [C:/Users/innsolit/serial_adder/serial_adder.srcs/sources_1/new/serial_adder.sv:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_ff
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.serial_adder
Compiling module xil_defaultlib.tb_sa
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sa_behav
