

================================================================
== Vivado HLS Report for 'layer5'
================================================================
* Date:           Fri Dec 15 20:47:28 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+----------+-------+----------+---------+
    |      Latency     |     Interval     | Pipeline|
    |  min  |    max   |  min  |    max   |   Type  |
    +-------+----------+-------+----------+---------+
    |  57289|  33459097|  57289|  33459097|   none  |
    +-------+----------+-------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+----------+---------------+-----------+-----------+------+----------+
        |                         |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |    max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+----------+---------------+-----------+-----------+------+----------+
        |- Loop 1                 |   57288|  33459096|  868 ~ 506956 |          -|          -|    66|    no    |
        | + Loop 1.1              |     792|       792|             66|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1          |      64|        64|              1|          -|          -|    64|    no    |
        | + Loop 1.2              |      72|      8016|    6 ~ 668    |          -|          -|    12|    no    |
        |  ++ Loop 1.2.1          |     268|       268|            134|          -|          -|     2|    no    |
        |   +++ Loop 1.2.1.1      |     132|       132|              2|          -|          -|    66|    no    |
        |  ++ Loop 1.2.2          |      64|        64|              1|          -|          -|    64|    no    |
        |  ++ Loop 1.2.3          |      64|        64|              1|          -|          -|    64|    no    |
        |  ++ Loop 1.2.4          |     132|       132|              2|          -|          -|    66|    no    |
        |  ++ Loop 1.2.5          |     132|       132|              2|          -|          -|    66|    no    |
        | + Loop 1.3              |  249312|    498144| 20776 ~ 41512 |          -|          -|    12|    no    |
        |  ++ Loop 1.3.1          |   20580|     41316|  1715 ~ 3443  |          -|          -|    12|    no    |
        |   +++ Loop 1.3.1.1      |      27|        27|              3|          -|          -|     9|    no    |
        |   +++ Loop 1.3.1.2      |     402|       402|            134|          -|          -|     3|    no    |
        |    ++++ Loop 1.3.1.2.1  |     132|       132|              2|          -|          -|    66|    no    |
        |   +++ Loop 1.3.1.3      |     128|       128|              2|          -|          -|    64|    no    |
        |  ++ Loop 1.3.2          |     192|       192|              3|          -|          -|    64|    no    |
        +-------------------------+--------+----------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 4 3 
5 --> 6 17 
6 --> 7 10 9 
7 --> 8 6 
8 --> 7 
9 --> 10 9 
10 --> 12 11 
11 --> 12 11 
12 --> 13 
13 --> 14 15 
14 --> 13 
15 --> 16 5 
16 --> 15 
17 --> 18 2 
18 --> 28 19 
19 --> 20 22 
20 --> 21 
21 --> 19 
22 --> 25 23 
23 --> 24 22 
24 --> 23 
25 --> 26 
26 --> 27 18 
27 --> 26 
28 --> 29 
29 --> 30 17 
30 --> 31 
31 --> 29 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str461, i32 0, i32 0, [1 x i8]* @p_str462, [1 x i8]* @p_str463, [1 x i8]* @p_str464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str465, [1 x i8]* @p_str466)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str454, i32 0, i32 0, [1 x i8]* @p_str455, [1 x i8]* @p_str456, [1 x i8]* @p_str457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str458, [1 x i8]* @p_str459)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str447, i32 0, i32 0, [1 x i8]* @p_str448, [1 x i8]* @p_str449, [1 x i8]* @p_str450, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str451, [1 x i8]* @p_str452)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str440, i32 0, i32 0, [1 x i8]* @p_str441, [1 x i8]* @p_str442, [1 x i8]* @p_str443, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str444, [1 x i8]* @p_str445)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr5_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str433, i32 0, i32 0, [1 x i8]* @p_str434, [1 x i8]* @p_str435, [1 x i8]* @p_str436, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str437, [1 x i8]* @p_str438)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr5_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str426, i32 0, i32 0, [1 x i8]* @p_str427, [1 x i8]* @p_str428, [1 x i8]* @p_str429, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str430, [1 x i8]* @p_str431)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str420, [1 x i8]* @p_str421, [1 x i8]* @p_str422, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str423, [1 x i8]* @p_str424)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str412, i32 0, i32 0, [1 x i8]* @p_str413, [1 x i8]* @p_str414, [1 x i8]* @p_str415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str416, [1 x i8]* @p_str417)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str405, i32 0, i32 0, [1 x i8]* @p_str406, [1 x i8]* @p_str407, [1 x i8]* @p_str408, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str409, [1 x i8]* @p_str410)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str398, i32 0, i32 0, [1 x i8]* @p_str399, [1 x i8]* @p_str400, [1 x i8]* @p_str401, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str402, [1 x i8]* @p_str403)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str391, i32 0, i32 0, [1 x i8]* @p_str392, [1 x i8]* @p_str393, [1 x i8]* @p_str394, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str395, [1 x i8]* @p_str396)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr4_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str384, i32 0, i32 0, [1 x i8]* @p_str385, [1 x i8]* @p_str386, [1 x i8]* @p_str387, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str388, [1 x i8]* @p_str389)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr4_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str377, i32 0, i32 0, [1 x i8]* @p_str378, [1 x i8]* @p_str379, [1 x i8]* @p_str380, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str381, [1 x i8]* @p_str382)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str370, i32 0, i32 0, [1 x i8]* @p_str371, [1 x i8]* @p_str372, [1 x i8]* @p_str373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str374, [1 x i8]* @p_str375)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%subfilter_layer_V = alloca [9 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:679]   --->   Operation 46 'alloca' 'subfilter_layer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%correlate_img = alloca [64 x i12], align 2"   --->   Operation 47 'alloca' 'correlate_img' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%img_channel_valid_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:682]   --->   Operation 48 'alloca' 'img_channel_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%img_channel_data_V = alloca [2376 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:682]   --->   Operation 49 'alloca' 'img_channel_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%img_channel_keep_V = alloca [2376 x i4], align 1" [FSRCNN_V1/FSRCNN.cpp:682]   --->   Operation 50 'alloca' 'img_channel_keep_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%img_channel_user_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:682]   --->   Operation 51 'alloca' 'img_channel_user_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%img_channel_last_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:682]   --->   Operation 52 'alloca' 'img_channel_last_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%img_channel_id_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:682]   --->   Operation 53 'alloca' 'img_channel_id_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%img_channel_dest_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:682]   --->   Operation 54 'alloca' 'img_channel_dest_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%channel_from_prev_ou = alloca [5508 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:683]   --->   Operation 55 'alloca' 'channel_from_prev_ou' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out_layer_valid_V = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:686]   --->   Operation 56 'alloca' 'out_layer_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%out_layer_data_V = alloca [768 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:686]   --->   Operation 57 'alloca' 'out_layer_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader373" [FSRCNN_V1/FSRCNN.cpp:684]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%row_idx_0 = phi i7 [ %row_idx, %.loopexit ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 59 'phi' 'row_idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.48ns)   --->   "%icmp_ln684 = icmp eq i7 %row_idx_0, -62" [FSRCNN_V1/FSRCNN.cpp:684]   --->   Operation 60 'icmp' 'icmp_ln684' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 61 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.87ns)   --->   "%row_idx = add i7 %row_idx_0, 1" [FSRCNN_V1/FSRCNN.cpp:684]   --->   Operation 62 'add' 'row_idx' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln684, label %12, label %.preheader372.preheader" [FSRCNN_V1/FSRCNN.cpp:684]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader372" [FSRCNN_V1/FSRCNN.cpp:687]   --->   Operation 64 'br' <Predicate = (!icmp_ln684)> <Delay = 1.76>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:799]   --->   Operation 65 'ret' <Predicate = (icmp_ln684)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.46>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %.preheader372.loopexit ], [ 0, %.preheader372.preheader ]"   --->   Operation 66 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.30ns)   --->   "%icmp_ln687 = icmp eq i4 %i_0, -4" [FSRCNN_V1/FSRCNN.cpp:687]   --->   Operation 67 'icmp' 'icmp_ln687' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 68 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [FSRCNN_V1/FSRCNN.cpp:687]   --->   Operation 69 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln687, label %.preheader370.preheader, label %.preheader371.preheader" [FSRCNN_V1/FSRCNN.cpp:687]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_60 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:689]   --->   Operation 71 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln687)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln688 = zext i10 %tmp_60 to i11" [FSRCNN_V1/FSRCNN.cpp:688]   --->   Operation 72 'zext' 'zext_ln688' <Predicate = (!icmp_ln687)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader371" [FSRCNN_V1/FSRCNN.cpp:688]   --->   Operation 73 'br' <Predicate = (!icmp_ln687)> <Delay = 1.76>
ST_3 : Operation 74 [1/1] (1.48ns)   --->   "%icmp_ln695 = icmp ugt i7 %row_idx_0, 2" [FSRCNN_V1/FSRCNN.cpp:695]   --->   Operation 74 'icmp' 'icmp_ln695' <Predicate = (icmp_ln687)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.48ns)   --->   "%icmp_ln707 = icmp eq i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:707]   --->   Operation 75 'icmp' 'icmp_ln707' <Predicate = (icmp_ln687)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.48ns)   --->   "%icmp_ln726 = icmp ugt i7 %row_idx_0, -64" [FSRCNN_V1/FSRCNN.cpp:726]   --->   Operation 76 'icmp' 'icmp_ln726' <Predicate = (icmp_ln687)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_42 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)" [FSRCNN_V1/FSRCNN.cpp:726]   --->   Operation 77 'partselect' 'tmp_42' <Predicate = (icmp_ln687)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.42ns)   --->   "%icmp_ln726_1 = icmp eq i6 %tmp_42, 0" [FSRCNN_V1/FSRCNN.cpp:726]   --->   Operation 78 'icmp' 'icmp_ln726_1' <Predicate = (icmp_ln687)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.48ns)   --->   "%icmp_ln745 = icmp ne i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:745]   --->   Operation 79 'icmp' 'icmp_ln745' <Predicate = (icmp_ln687)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%and_ln745 = and i1 %icmp_ln726_1, %icmp_ln745" [FSRCNN_V1/FSRCNN.cpp:745]   --->   Operation 80 'and' 'and_ln745' <Predicate = (icmp_ln687)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %row_idx_0, i4 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 81 'bitconcatenate' 'tmp' <Predicate = (icmp_ln687)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i11 %tmp to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 82 'zext' 'zext_ln321' <Predicate = (icmp_ln687)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %row_idx_0, i2 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln687)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln321_85 = zext i9 %tmp_s to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 84 'zext' 'zext_ln321_85' <Predicate = (icmp_ln687)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.63ns)   --->   "%sub_ln321 = sub i12 %zext_ln321, %zext_ln321_85" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 85 'sub' 'sub_ln321' <Predicate = (icmp_ln687)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i12 %sub_ln321 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 86 'sext' 'sext_ln321' <Predicate = (icmp_ln687)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln726 = or i1 %icmp_ln726, %icmp_ln726_1" [FSRCNN_V1/FSRCNN.cpp:726]   --->   Operation 87 'or' 'or_ln726' <Predicate = (icmp_ln687)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.76ns)   --->   "br label %.preheader370" [FSRCNN_V1/FSRCNN.cpp:692]   --->   Operation 88 'br' <Predicate = (icmp_ln687)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 0, %.preheader371.preheader ]"   --->   Operation 89 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.48ns)   --->   "%icmp_ln688 = icmp eq i7 %j_0, -64" [FSRCNN_V1/FSRCNN.cpp:688]   --->   Operation 90 'icmp' 'icmp_ln688' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 91 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [FSRCNN_V1/FSRCNN.cpp:688]   --->   Operation 92 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln688, label %.preheader372.loopexit, label %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [FSRCNN_V1/FSRCNN.cpp:688]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %j_0 to i11" [FSRCNN_V1/FSRCNN.cpp:689]   --->   Operation 94 'zext' 'zext_ln203' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.73ns)   --->   "%add_ln203_23 = add i11 %zext_ln688, %zext_ln203" [FSRCNN_V1/FSRCNN.cpp:689]   --->   Operation 95 'add' 'add_ln203_23' <Predicate = (!icmp_ln688)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln203_40 = zext i11 %add_ln203_23 to i64" [FSRCNN_V1/FSRCNN.cpp:689]   --->   Operation 96 'zext' 'zext_ln203_40' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%out_layer_data_V_add = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln203_40" [FSRCNN_V1/FSRCNN.cpp:689]   --->   Operation 97 'getelementptr' 'out_layer_data_V_add' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_data_V_add, align 2" [FSRCNN_V1/FSRCNN.cpp:689]   --->   Operation 98 'store' <Predicate = (!icmp_ln688)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader371" [FSRCNN_V1/FSRCNN.cpp:688]   --->   Operation 99 'br' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader372"   --->   Operation 100 'br' <Predicate = (icmp_ln688)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%current_input_channe = phi i4 [ %current_input_channe_6, %.loopexit357 ], [ 0, %.preheader370.preheader ]"   --->   Operation 101 'phi' 'current_input_channe' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.30ns)   --->   "%icmp_ln692 = icmp eq i4 %current_input_channe, -4" [FSRCNN_V1/FSRCNN.cpp:692]   --->   Operation 102 'icmp' 'icmp_ln692' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 103 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.73ns)   --->   "%current_input_channe_6 = add i4 %current_input_channe, 1" [FSRCNN_V1/FSRCNN.cpp:692]   --->   Operation 104 'add' 'current_input_channe_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln692, label %7, label %0" [FSRCNN_V1/FSRCNN.cpp:692]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln695, label %.preheader368.preheader, label %.loopexit369" [FSRCNN_V1/FSRCNN.cpp:695]   --->   Operation 106 'br' <Predicate = (!icmp_ln692)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln697 = zext i4 %current_input_channe to i8" [FSRCNN_V1/FSRCNN.cpp:697]   --->   Operation 107 'zext' 'zext_ln697' <Predicate = (!icmp_ln692 & icmp_ln695)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader368" [FSRCNN_V1/FSRCNN.cpp:697]   --->   Operation 108 'br' <Predicate = (!icmp_ln692 & icmp_ln695)> <Delay = 1.76>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_43 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)" [FSRCNN_V1/FSRCNN.cpp:762]   --->   Operation 109 'partselect' 'tmp_43' <Predicate = (icmp_ln692)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.42ns)   --->   "%icmp_ln762 = icmp eq i6 %tmp_43, 0" [FSRCNN_V1/FSRCNN.cpp:762]   --->   Operation 110 'icmp' 'icmp_ln762' <Predicate = (icmp_ln692)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln762, label %.loopexit, label %.preheader355.preheader" [FSRCNN_V1/FSRCNN.cpp:762]   --->   Operation 111 'br' <Predicate = (icmp_ln692)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.76ns)   --->   "br label %.preheader355" [FSRCNN_V1/FSRCNN.cpp:764]   --->   Operation 112 'br' <Predicate = (icmp_ln692 & !icmp_ln762)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 6.93>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%filter_line_0 = phi i2 [ 0, %.preheader368.preheader ], [ %filter_line, %.preheader368.loopexit ]"   --->   Operation 113 'phi' 'filter_line_0' <Predicate = (icmp_ln695)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.95ns)   --->   "%icmp_ln697 = icmp eq i2 %filter_line_0, -2" [FSRCNN_V1/FSRCNN.cpp:697]   --->   Operation 114 'icmp' 'icmp_ln697' <Predicate = (icmp_ln695)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 115 'speclooptripcount' <Predicate = (icmp_ln695)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.56ns)   --->   "%filter_line = add i2 %filter_line_0, 1" [FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 116 'add' 'filter_line' <Predicate = (icmp_ln695)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln697, label %.loopexit369.loopexit, label %.preheader367.preheader" [FSRCNN_V1/FSRCNN.cpp:697]   --->   Operation 117 'br' <Predicate = (icmp_ln695)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_62 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %filter_line_0, i4 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 118 'bitconcatenate' 'tmp_62' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln321_86 = zext i6 %tmp_62 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 119 'zext' 'zext_ln321_86' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_63 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %filter_line_0, i2 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 120 'bitconcatenate' 'tmp_63' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln321_87 = zext i4 %tmp_63 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 121 'zext' 'zext_ln321_87' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.82ns)   --->   "%sub_ln321_5 = sub i7 %zext_ln321_86, %zext_ln321_87" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 122 'sub' 'sub_ln321_5' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln321_11 = sext i7 %sub_ln321_5 to i8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 123 'sext' 'sext_ln321_11' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.87ns)   --->   "%add_ln321 = add i8 %sext_ln321_11, %zext_ln697" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 124 'add' 'add_ln321' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i8 %add_ln321 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 125 'trunc' 'trunc_ln321' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln321, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 126 'bitconcatenate' 'p_shl_cast' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_44 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln321, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 127 'bitconcatenate' 'tmp_44' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln321_12 = sext i9 %tmp_44 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 128 'sext' 'sext_ln321_12' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.67ns)   --->   "%add_ln321_56 = add i13 %sext_ln321_12, %p_shl_cast" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 129 'add' 'add_ln321_56' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_64 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %filter_line, i4 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 130 'bitconcatenate' 'tmp_64' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln321_88 = zext i6 %tmp_64 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 131 'zext' 'zext_ln321_88' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_65 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %filter_line, i2 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 132 'bitconcatenate' 'tmp_65' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln321_89 = zext i4 %tmp_65 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 133 'zext' 'zext_ln321_89' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.82ns)   --->   "%sub_ln321_6 = sub i7 %zext_ln321_88, %zext_ln321_89" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 134 'sub' 'sub_ln321_6' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln321_13 = sext i7 %sub_ln321_6 to i8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 135 'sext' 'sext_ln321_13' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.87ns)   --->   "%add_ln321_57 = add i8 %sext_ln321_13, %zext_ln697" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 136 'add' 'add_ln321_57' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln321_5 = trunc i8 %add_ln321_57 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 137 'trunc' 'trunc_ln321_5' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%p_shl22_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln321_5, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 138 'bitconcatenate' 'p_shl22_cast' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_45 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln321_57, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 139 'bitconcatenate' 'tmp_45' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln321_14 = sext i9 %tmp_45 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 140 'sext' 'sext_ln321_14' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.67ns)   --->   "%add_ln321_58 = add i13 %sext_ln321_14, %p_shl22_cast" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 141 'add' 'add_ln321_58' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.76ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:699]   --->   Operation 142 'br' <Predicate = (icmp_ln695 & !icmp_ln697)> <Delay = 1.76>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit369"   --->   Operation 143 'br' <Predicate = (icmp_ln695 & icmp_ln697)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln707, label %.preheader1, label %.loopexit365" [FSRCNN_V1/FSRCNN.cpp:707]   --->   Operation 144 'br' <Predicate = (icmp_ln697) | (!icmp_ln695)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln321_90 = zext i4 %current_input_channe to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 145 'zext' 'zext_ln321_90' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (1.54ns)   --->   "%add_ln321_59 = add i13 %zext_ln321_90, %sext_ln321" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 146 'add' 'add_ln321_59' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_60)   --->   "%shl_ln321 = shl i13 %add_ln321_59, 6" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 147 'shl' 'shl_ln321' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_60)   --->   "%shl_ln321_4 = shl i13 %add_ln321_59, 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 148 'shl' 'shl_ln321_4' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln321_60 = add i13 %shl_ln321, %shl_ln321_4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 149 'add' 'add_ln321_60' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln321_91 = zext i13 %add_ln321_60 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 150 'zext' 'zext_ln321_91' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln321 = or i13 %add_ln321_60, 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 151 'or' 'or_ln321' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln321_92 = zext i13 %or_ln321 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 152 'zext' 'zext_ln321_92' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%img_channel_valid_V_47 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_92" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 153 'getelementptr' 'img_channel_valid_V_47' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%img_channel_valid_V_48 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_91" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 154 'getelementptr' 'img_channel_valid_V_48' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (1.67ns)   --->   "%add_ln321_61 = add i13 64, %add_ln321_60" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 155 'add' 'add_ln321_61' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln321_93 = zext i13 %add_ln321_61 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 156 'zext' 'zext_ln321_93' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%img_channel_valid_V_49 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_93" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 157 'getelementptr' 'img_channel_valid_V_49' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (1.67ns)   --->   "%add_ln321_62 = add i13 65, %add_ln321_60" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 158 'add' 'add_ln321_62' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln321_94 = zext i13 %add_ln321_62 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 159 'zext' 'zext_ln321_94' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%img_channel_valid_V_50 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_94" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 160 'getelementptr' 'img_channel_valid_V_50' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_34 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_92" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 161 'getelementptr' 'img_channel_data_V_a_34' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_35 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_91" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 162 'getelementptr' 'img_channel_data_V_a_35' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_36 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_93" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 163 'getelementptr' 'img_channel_data_V_a_36' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_37 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_94" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 164 'getelementptr' 'img_channel_data_V_a_37' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_35 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_92" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 165 'getelementptr' 'img_channel_keep_V_a_35' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_36 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_91" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 166 'getelementptr' 'img_channel_keep_V_a_36' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_37 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_93" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 167 'getelementptr' 'img_channel_keep_V_a_37' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_38 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_94" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 168 'getelementptr' 'img_channel_keep_V_a_38' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_33 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_92" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 169 'getelementptr' 'img_channel_user_V_a_33' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_34 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_91" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 170 'getelementptr' 'img_channel_user_V_a_34' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_35 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_93" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 171 'getelementptr' 'img_channel_user_V_a_35' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_36 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_94" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 172 'getelementptr' 'img_channel_user_V_a_36' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_35 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_92" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 173 'getelementptr' 'img_channel_last_V_a_35' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_36 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_91" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 174 'getelementptr' 'img_channel_last_V_a_36' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_37 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_93" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 175 'getelementptr' 'img_channel_last_V_a_37' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_38 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_94" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 176 'getelementptr' 'img_channel_last_V_a_38' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_35 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_92" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 177 'getelementptr' 'img_channel_id_V_add_35' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_36 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_91" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 178 'getelementptr' 'img_channel_id_V_add_36' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_37 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_93" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 179 'getelementptr' 'img_channel_id_V_add_37' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_38 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_94" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 180 'getelementptr' 'img_channel_id_V_add_38' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_35 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_92" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 181 'getelementptr' 'img_channel_dest_V_a_35' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_36 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_91" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 182 'getelementptr' 'img_channel_dest_V_a_36' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_37 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_93" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 183 'getelementptr' 'img_channel_dest_V_a_37' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_38 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_94" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 184 'getelementptr' 'img_channel_dest_V_a_38' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (1.76ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:710]   --->   Operation 185 'br' <Predicate = (icmp_ln697 & icmp_ln707) | (!icmp_ln695 & icmp_ln707)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 4.93>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%index_input_element_s = phi i7 [ %index_input_element, %1 ], [ 0, %.preheader367.preheader ]"   --->   Operation 186 'phi' 'index_input_element_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (1.48ns)   --->   "%icmp_ln699 = icmp eq i7 %index_input_element_s, -62" [FSRCNN_V1/FSRCNN.cpp:699]   --->   Operation 187 'icmp' 'icmp_ln699' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 188 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (1.87ns)   --->   "%index_input_element = add i7 %index_input_element_s, 1" [FSRCNN_V1/FSRCNN.cpp:699]   --->   Operation 189 'add' 'index_input_element' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln699, label %.preheader368.loopexit, label %1" [FSRCNN_V1/FSRCNN.cpp:699]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln321_95 = zext i7 %index_input_element_s to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 191 'zext' 'zext_ln321_95' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.67ns)   --->   "%add_ln321_63 = add i13 %add_ln321_58, %zext_ln321_95" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 192 'add' 'add_ln321_63' <Predicate = (!icmp_ln699)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln321_96 = zext i13 %add_ln321_63 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 193 'zext' 'zext_ln321_96' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%img_channel_valid_V_s = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_96" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 194 'getelementptr' 'img_channel_valid_V_s' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (1.67ns)   --->   "%add_ln321_64 = add i13 %add_ln321_56, %zext_ln321_95" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 195 'add' 'add_ln321_64' <Predicate = (!icmp_ln699)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%img_channel_data_V_a = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_96" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 196 'getelementptr' 'img_channel_data_V_a' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_96" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 197 'getelementptr' 'img_channel_keep_V_a' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%img_channel_user_V_a = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_96" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 198 'getelementptr' 'img_channel_user_V_a' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%img_channel_last_V_a = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_96" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 199 'getelementptr' 'img_channel_last_V_a' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%img_channel_id_V_add = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_96" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 200 'getelementptr' 'img_channel_id_V_add' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_96" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 201 'getelementptr' 'img_channel_dest_V_a' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_7 : Operation 202 [2/2] (3.25ns)   --->   "%img_channel_valid_V_46 = load i1* %img_channel_valid_V_s, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 202 'load' 'img_channel_valid_V_46' <Predicate = (!icmp_ln699)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 203 [2/2] (3.25ns)   --->   "%img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 203 'load' 'img_channel_data_V_l' <Predicate = (!icmp_ln699)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 204 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 204 'load' 'img_channel_keep_V_l' <Predicate = (!icmp_ln699)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 205 [2/2] (3.25ns)   --->   "%img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 205 'load' 'img_channel_user_V_l' <Predicate = (!icmp_ln699)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 206 [2/2] (3.25ns)   --->   "%img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 206 'load' 'img_channel_last_V_l' <Predicate = (!icmp_ln699)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 207 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 207 'load' 'img_channel_id_V_loa' <Predicate = (!icmp_ln699)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 208 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 208 'load' 'img_channel_dest_V_l' <Predicate = (!icmp_ln699)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "br label %.preheader368"   --->   Operation 209 'br' <Predicate = (icmp_ln699)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 6.50>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln321_97 = zext i13 %add_ln321_64 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 210 'zext' 'zext_ln321_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%img_channel_valid_V_45 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_97" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 211 'getelementptr' 'img_channel_valid_V_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_33 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_97" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 212 'getelementptr' 'img_channel_data_V_a_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_34 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_97" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 213 'getelementptr' 'img_channel_keep_V_a_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_32 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_97" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 214 'getelementptr' 'img_channel_user_V_a_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_34 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_97" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 215 'getelementptr' 'img_channel_last_V_a_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_34 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_97" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 216 'getelementptr' 'img_channel_id_V_add_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_34 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_97" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 217 'getelementptr' 'img_channel_dest_V_a_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/2] (3.25ns)   --->   "%img_channel_valid_V_46 = load i1* %img_channel_valid_V_s, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 218 'load' 'img_channel_valid_V_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 219 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_46, i1* %img_channel_valid_V_45, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 220 [1/2] (3.25ns)   --->   "%img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 220 'load' 'img_channel_data_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 221 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l, i12* %img_channel_data_V_a_33, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 221 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 222 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 222 'load' 'img_channel_keep_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 223 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l, i4* %img_channel_keep_V_a_34, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 223 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 224 [1/2] (3.25ns)   --->   "%img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 224 'load' 'img_channel_user_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 225 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l, i1* %img_channel_user_V_a_32, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 225 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 226 [1/2] (3.25ns)   --->   "%img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 226 'load' 'img_channel_last_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 227 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l, i1* %img_channel_last_V_a_34, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 227 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 228 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 228 'load' 'img_channel_id_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 229 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa, i1* %img_channel_id_V_add_34, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 230 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 230 'load' 'img_channel_dest_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 231 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l, i1* %img_channel_dest_V_a_34, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701]   --->   Operation 231 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:699]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 6.88>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%index_input_element1 = phi i7 [ %index_input_element_16, %3 ], [ 1, %.preheader1 ]"   --->   Operation 233 'phi' 'index_input_element1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (1.48ns)   --->   "%icmp_ln710 = icmp eq i7 %index_input_element1, -63" [FSRCNN_V1/FSRCNN.cpp:710]   --->   Operation 234 'icmp' 'icmp_ln710' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 235 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %icmp_ln710, label %.preheader366.0, label %3" [FSRCNN_V1/FSRCNN.cpp:710]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln321_100 = zext i7 %index_input_element1 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 237 'zext' 'zext_ln321_100' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (1.67ns)   --->   "%add_ln321_66 = add i13 %add_ln321_60, %zext_ln321_100" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 238 'add' 'add_ln321_66' <Predicate = (!icmp_ln710)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln321_101 = zext i13 %add_ln321_66 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 239 'zext' 'zext_ln321_101' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%img_channel_valid_V_51 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_101" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 240 'getelementptr' 'img_channel_valid_V_51' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_38 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_101" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 241 'getelementptr' 'img_channel_data_V_a_38' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_39 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_101" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 242 'getelementptr' 'img_channel_keep_V_a_39' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_37 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_101" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 243 'getelementptr' 'img_channel_user_V_a_37' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_39 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_101" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 244 'getelementptr' 'img_channel_last_V_a_39' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_39 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_101" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 245 'getelementptr' 'img_channel_id_V_add_39' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_39 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_101" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 246 'getelementptr' 'img_channel_dest_V_a_39' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (3.63ns)   --->   "%empty = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr4_out_V_valid_V, i12* %corr4_out_V_data_V, i4* %corr4_out_V_keep_V, i1* %corr4_out_V_user_V, i1* %corr4_out_V_last_V, i1* %corr4_out_V_id_V, i1* %corr4_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 247 'read' 'empty' <Predicate = (!icmp_ln710)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_valid_V_6 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 0" [FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 248 'extractvalue' 'tmp_valid_V_6' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 1" [FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 249 'extractvalue' 'tmp_data_V_8' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_keep_V_8 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 2" [FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 250 'extractvalue' 'tmp_keep_V_8' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_user_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 3" [FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 251 'extractvalue' 'tmp_user_V_7' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_last_V_8 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 4" [FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 252 'extractvalue' 'tmp_last_V_8' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_id_V_8 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 5" [FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 253 'extractvalue' 'tmp_id_V_8' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_dest_V_8 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 6" [FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 254 'extractvalue' 'tmp_dest_V_8' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (3.25ns)   --->   "store i1 %tmp_valid_V_6, i1* %img_channel_valid_V_51, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 255 'store' <Predicate = (!icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 256 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_8, i12* %img_channel_data_V_a_38, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 256 'store' <Predicate = (!icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 257 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V_8, i4* %img_channel_keep_V_a_39, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 257 'store' <Predicate = (!icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 258 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V_7, i1* %img_channel_user_V_a_37, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 258 'store' <Predicate = (!icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 259 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V_8, i1* %img_channel_last_V_a_39, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 259 'store' <Predicate = (!icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 260 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V_8, i1* %img_channel_id_V_add_39, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 260 'store' <Predicate = (!icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 261 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V_8, i1* %img_channel_dest_V_a_39, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712]   --->   Operation 261 'store' <Predicate = (!icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 262 [1/1] (1.87ns)   --->   "%index_input_element_16 = add i7 %index_input_element1, 1" [FSRCNN_V1/FSRCNN.cpp:710]   --->   Operation 262 'add' 'index_input_element_16' <Predicate = (!icmp_ln710)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:710]   --->   Operation 263 'br' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_9 : Operation 264 [2/2] (3.25ns)   --->   "%img_channel_valid_V_52 = load i1* %img_channel_valid_V_47, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 264 'load' 'img_channel_valid_V_52' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 265 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_15 = load i12* %img_channel_data_V_a_34, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 265 'load' 'img_channel_data_V_l_15' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 266 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_13 = load i4* %img_channel_keep_V_a_35, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 266 'load' 'img_channel_keep_V_l_13' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 267 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_13 = load i1* %img_channel_user_V_a_33, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 267 'load' 'img_channel_user_V_l_13' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 268 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_13 = load i1* %img_channel_last_V_a_35, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 268 'load' 'img_channel_last_V_l_13' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 269 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_13 = load i1* %img_channel_id_V_add_35, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 269 'load' 'img_channel_id_V_loa_13' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 270 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_13 = load i1* %img_channel_dest_V_a_35, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 270 'load' 'img_channel_dest_V_l_13' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 271 [2/2] (3.25ns)   --->   "%img_channel_valid_V_53 = load i1* %img_channel_valid_V_49, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 271 'load' 'img_channel_valid_V_53' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 272 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_16 = load i12* %img_channel_data_V_a_36, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 272 'load' 'img_channel_data_V_l_16' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 273 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_14 = load i4* %img_channel_keep_V_a_37, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 273 'load' 'img_channel_keep_V_l_14' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 274 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_14 = load i1* %img_channel_user_V_a_35, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 274 'load' 'img_channel_user_V_l_14' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 275 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_14 = load i1* %img_channel_last_V_a_37, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 275 'load' 'img_channel_last_V_l_14' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 276 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_14 = load i1* %img_channel_id_V_add_37, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 276 'load' 'img_channel_id_V_loa_14' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_9 : Operation 277 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_14 = load i1* %img_channel_dest_V_a_37, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 277 'load' 'img_channel_dest_V_l_14' <Predicate = (icmp_ln710)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>

State 10 <SV = 6> <Delay = 6.50>
ST_10 : Operation 278 [1/2] (3.25ns)   --->   "%img_channel_valid_V_52 = load i1* %img_channel_valid_V_47, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 278 'load' 'img_channel_valid_V_52' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 279 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_52, i1* %img_channel_valid_V_48, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 279 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 280 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_15 = load i12* %img_channel_data_V_a_34, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 280 'load' 'img_channel_data_V_l_15' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 281 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_15, i12* %img_channel_data_V_a_35, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 281 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 282 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_13 = load i4* %img_channel_keep_V_a_35, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 282 'load' 'img_channel_keep_V_l_13' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 283 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_13, i4* %img_channel_keep_V_a_36, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 283 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 284 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_13 = load i1* %img_channel_user_V_a_33, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 284 'load' 'img_channel_user_V_l_13' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 285 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_13, i1* %img_channel_user_V_a_34, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 285 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 286 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_13 = load i1* %img_channel_last_V_a_35, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 286 'load' 'img_channel_last_V_l_13' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 287 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_13, i1* %img_channel_last_V_a_36, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 287 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 288 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_13 = load i1* %img_channel_id_V_add_35, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 288 'load' 'img_channel_id_V_loa_13' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 289 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_13, i1* %img_channel_id_V_add_36, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 289 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 290 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_13 = load i1* %img_channel_dest_V_a_35, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 290 'load' 'img_channel_dest_V_l_13' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 291 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_13, i1* %img_channel_dest_V_a_36, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717]   --->   Operation 291 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 292 [1/2] (3.25ns)   --->   "%img_channel_valid_V_53 = load i1* %img_channel_valid_V_49, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 292 'load' 'img_channel_valid_V_53' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 293 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_53, i1* %img_channel_valid_V_50, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 293 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 294 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_16 = load i12* %img_channel_data_V_a_36, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 294 'load' 'img_channel_data_V_l_16' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 295 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_16, i12* %img_channel_data_V_a_37, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 295 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 296 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_14 = load i4* %img_channel_keep_V_a_37, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 296 'load' 'img_channel_keep_V_l_14' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 297 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_14, i4* %img_channel_keep_V_a_38, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 297 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 298 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_14 = load i1* %img_channel_user_V_a_35, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 298 'load' 'img_channel_user_V_l_14' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 299 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_14, i1* %img_channel_user_V_a_36, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 299 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 300 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_14 = load i1* %img_channel_last_V_a_37, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 300 'load' 'img_channel_last_V_l_14' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 301 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_14, i1* %img_channel_last_V_a_38, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 301 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 302 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_14 = load i1* %img_channel_id_V_add_37, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 302 'load' 'img_channel_id_V_loa_14' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 303 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_14, i1* %img_channel_id_V_add_38, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 303 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 304 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_14 = load i1* %img_channel_dest_V_a_37, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 304 'load' 'img_channel_dest_V_l_14' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 305 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_14, i1* %img_channel_dest_V_a_38, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:722]   --->   Operation 305 'store' <Predicate = (icmp_ln707)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "br label %.loopexit365"   --->   Operation 306 'br' <Predicate = (icmp_ln707)> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "br i1 %or_ln726, label %.loopexit361, label %.preheader363.preheader" [FSRCNN_V1/FSRCNN.cpp:726]   --->   Operation 307 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 308 'bitconcatenate' 'tmp_70' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln321_102 = zext i10 %tmp_70 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 309 'zext' 'zext_ln321_102' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_71 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 310 'bitconcatenate' 'tmp_71' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln321_103 = zext i5 %tmp_71 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 311 'zext' 'zext_ln321_103' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (1.73ns)   --->   "%add_ln321_67 = add i11 %zext_ln321_103, %zext_ln321_102" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 312 'add' 'add_ln321_67' <Predicate = (!or_ln726)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln321_104 = zext i11 %add_ln321_67 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 313 'zext' 'zext_ln321_104' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (1.54ns)   --->   "%add_ln321_68 = add i12 %zext_ln321_104, 1584" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 314 'add' 'add_ln321_68' <Predicate = (!or_ln726)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln321_105 = zext i12 %add_ln321_68 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 315 'zext' 'zext_ln321_105' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (1.54ns)   --->   "%add_ln321_69 = add i12 %zext_ln321_104, 1585" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 316 'add' 'add_ln321_69' <Predicate = (!or_ln726)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln321_106 = zext i12 %add_ln321_69 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 317 'zext' 'zext_ln321_106' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%img_channel_valid_V_54 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_106" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 318 'getelementptr' 'img_channel_valid_V_54' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%img_channel_valid_V_55 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_105" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 319 'getelementptr' 'img_channel_valid_V_55' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (1.54ns)   --->   "%add_ln321_70 = add i12 %zext_ln321_104, 1648" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 320 'add' 'add_ln321_70' <Predicate = (!or_ln726)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln321_107 = zext i12 %add_ln321_70 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 321 'zext' 'zext_ln321_107' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%img_channel_valid_V_56 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_107" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 322 'getelementptr' 'img_channel_valid_V_56' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (1.54ns)   --->   "%add_ln321_71 = add i12 %zext_ln321_104, 1649" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 323 'add' 'add_ln321_71' <Predicate = (!or_ln726)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln321_108 = zext i12 %add_ln321_71 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 324 'zext' 'zext_ln321_108' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%img_channel_valid_V_57 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_108" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 325 'getelementptr' 'img_channel_valid_V_57' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_39 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_106" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 326 'getelementptr' 'img_channel_data_V_a_39' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_40 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_105" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 327 'getelementptr' 'img_channel_data_V_a_40' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_41 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_107" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 328 'getelementptr' 'img_channel_data_V_a_41' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_42 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_108" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 329 'getelementptr' 'img_channel_data_V_a_42' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_40 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_106" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 330 'getelementptr' 'img_channel_keep_V_a_40' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_41 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_105" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 331 'getelementptr' 'img_channel_keep_V_a_41' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_42 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_107" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 332 'getelementptr' 'img_channel_keep_V_a_42' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_43 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_108" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 333 'getelementptr' 'img_channel_keep_V_a_43' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_38 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_106" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 334 'getelementptr' 'img_channel_user_V_a_38' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_39 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_105" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 335 'getelementptr' 'img_channel_user_V_a_39' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_40 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_107" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 336 'getelementptr' 'img_channel_user_V_a_40' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_41 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_108" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 337 'getelementptr' 'img_channel_user_V_a_41' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_40 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_106" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 338 'getelementptr' 'img_channel_last_V_a_40' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_41 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_105" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 339 'getelementptr' 'img_channel_last_V_a_41' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_42 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_107" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 340 'getelementptr' 'img_channel_last_V_a_42' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_43 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_108" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 341 'getelementptr' 'img_channel_last_V_a_43' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_40 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_106" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 342 'getelementptr' 'img_channel_id_V_add_40' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_41 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_105" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 343 'getelementptr' 'img_channel_id_V_add_41' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_42 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_107" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 344 'getelementptr' 'img_channel_id_V_add_42' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_43 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_108" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 345 'getelementptr' 'img_channel_id_V_add_43' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_40 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_106" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 346 'getelementptr' 'img_channel_dest_V_a_40' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_41 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_105" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 347 'getelementptr' 'img_channel_dest_V_a_41' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_42 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_107" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 348 'getelementptr' 'img_channel_dest_V_a_42' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_43 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_108" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 349 'getelementptr' 'img_channel_dest_V_a_43' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (1.76ns)   --->   "br label %.preheader363" [FSRCNN_V1/FSRCNN.cpp:729]   --->   Operation 350 'br' <Predicate = (!or_ln726)> <Delay = 1.76>

State 11 <SV = 7> <Delay = 6.88>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%index_input_element2 = phi i7 [ %index_input_element_19, %4 ], [ 1, %.preheader363.preheader ]"   --->   Operation 351 'phi' 'index_input_element2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (1.48ns)   --->   "%icmp_ln729 = icmp eq i7 %index_input_element2, -63" [FSRCNN_V1/FSRCNN.cpp:729]   --->   Operation 352 'icmp' 'icmp_ln729' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 353 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "br i1 %icmp_ln729, label %.preheader362.0, label %4" [FSRCNN_V1/FSRCNN.cpp:729]   --->   Operation 354 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln321_109 = zext i7 %index_input_element2 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 355 'zext' 'zext_ln321_109' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (1.54ns)   --->   "%add_ln321_72 = add i12 %add_ln321_68, %zext_ln321_109" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 356 'add' 'add_ln321_72' <Predicate = (!icmp_ln729)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln321_110 = zext i12 %add_ln321_72 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 357 'zext' 'zext_ln321_110' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%img_channel_valid_V_58 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_110" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 358 'getelementptr' 'img_channel_valid_V_58' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_43 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_110" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 359 'getelementptr' 'img_channel_data_V_a_43' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_44 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_110" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 360 'getelementptr' 'img_channel_keep_V_a_44' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_42 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_110" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 361 'getelementptr' 'img_channel_user_V_a_42' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_44 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_110" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 362 'getelementptr' 'img_channel_last_V_a_44' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_44 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_110" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 363 'getelementptr' 'img_channel_id_V_add_44' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_44 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_110" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 364 'getelementptr' 'img_channel_dest_V_a_44' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (3.63ns)   --->   "%empty_80 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr4_out_V_valid_V, i12* %corr4_out_V_data_V, i4* %corr4_out_V_keep_V, i1* %corr4_out_V_user_V, i1* %corr4_out_V_last_V, i1* %corr4_out_V_id_V, i1* %corr4_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 365 'read' 'empty_80' <Predicate = (!icmp_ln729)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_valid_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_80, 0" [FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 366 'extractvalue' 'tmp_valid_V_7' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_80, 1" [FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 367 'extractvalue' 'tmp_data_V_9' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_keep_V_9 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_80, 2" [FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 368 'extractvalue' 'tmp_keep_V_9' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_user_V_8 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_80, 3" [FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 369 'extractvalue' 'tmp_user_V_8' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_last_V_9 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_80, 4" [FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 370 'extractvalue' 'tmp_last_V_9' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_id_V_9 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_80, 5" [FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 371 'extractvalue' 'tmp_id_V_9' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_dest_V_9 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_80, 6" [FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 372 'extractvalue' 'tmp_dest_V_9' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 373 [1/1] (3.25ns)   --->   "store i1 %tmp_valid_V_7, i1* %img_channel_valid_V_58, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 373 'store' <Predicate = (!icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 374 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_9, i12* %img_channel_data_V_a_43, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 374 'store' <Predicate = (!icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 375 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V_9, i4* %img_channel_keep_V_a_44, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 375 'store' <Predicate = (!icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 376 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V_8, i1* %img_channel_user_V_a_42, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 376 'store' <Predicate = (!icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 377 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V_9, i1* %img_channel_last_V_a_44, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 377 'store' <Predicate = (!icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 378 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V_9, i1* %img_channel_id_V_add_44, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 378 'store' <Predicate = (!icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 379 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V_9, i1* %img_channel_dest_V_a_44, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731]   --->   Operation 379 'store' <Predicate = (!icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 380 [1/1] (1.87ns)   --->   "%index_input_element_19 = add i7 %index_input_element2, 1" [FSRCNN_V1/FSRCNN.cpp:729]   --->   Operation 380 'add' 'index_input_element_19' <Predicate = (!icmp_ln729)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/1] (0.00ns)   --->   "br label %.preheader363" [FSRCNN_V1/FSRCNN.cpp:729]   --->   Operation 381 'br' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_11 : Operation 382 [2/2] (3.25ns)   --->   "%img_channel_valid_V_59 = load i1* %img_channel_valid_V_54, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 382 'load' 'img_channel_valid_V_59' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 383 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_17 = load i12* %img_channel_data_V_a_39, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 383 'load' 'img_channel_data_V_l_17' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 384 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_15 = load i4* %img_channel_keep_V_a_40, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 384 'load' 'img_channel_keep_V_l_15' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 385 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_15 = load i1* %img_channel_user_V_a_38, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 385 'load' 'img_channel_user_V_l_15' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 386 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_15 = load i1* %img_channel_last_V_a_40, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 386 'load' 'img_channel_last_V_l_15' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 387 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_15 = load i1* %img_channel_id_V_add_40, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 387 'load' 'img_channel_id_V_loa_15' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 388 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_15 = load i1* %img_channel_dest_V_a_40, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 388 'load' 'img_channel_dest_V_l_15' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 389 [2/2] (3.25ns)   --->   "%img_channel_valid_V_60 = load i1* %img_channel_valid_V_56, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 389 'load' 'img_channel_valid_V_60' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 390 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_18 = load i12* %img_channel_data_V_a_41, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 390 'load' 'img_channel_data_V_l_18' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 391 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_16 = load i4* %img_channel_keep_V_a_42, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 391 'load' 'img_channel_keep_V_l_16' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 392 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_16 = load i1* %img_channel_user_V_a_40, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 392 'load' 'img_channel_user_V_l_16' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 393 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_16 = load i1* %img_channel_last_V_a_42, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 393 'load' 'img_channel_last_V_l_16' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 394 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_16 = load i1* %img_channel_id_V_add_42, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 394 'load' 'img_channel_id_V_loa_16' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_11 : Operation 395 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_16 = load i1* %img_channel_dest_V_a_42, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 395 'load' 'img_channel_dest_V_l_16' <Predicate = (icmp_ln729)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>

State 12 <SV = 8> <Delay = 6.50>
ST_12 : Operation 396 [1/2] (3.25ns)   --->   "%img_channel_valid_V_59 = load i1* %img_channel_valid_V_54, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 396 'load' 'img_channel_valid_V_59' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 397 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_59, i1* %img_channel_valid_V_55, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 397 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 398 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_17 = load i12* %img_channel_data_V_a_39, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 398 'load' 'img_channel_data_V_l_17' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 399 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_17, i12* %img_channel_data_V_a_40, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 399 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 400 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_15 = load i4* %img_channel_keep_V_a_40, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 400 'load' 'img_channel_keep_V_l_15' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 401 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_15, i4* %img_channel_keep_V_a_41, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 401 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 402 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_15 = load i1* %img_channel_user_V_a_38, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 402 'load' 'img_channel_user_V_l_15' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 403 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_15, i1* %img_channel_user_V_a_39, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 403 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 404 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_15 = load i1* %img_channel_last_V_a_40, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 404 'load' 'img_channel_last_V_l_15' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 405 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_15, i1* %img_channel_last_V_a_41, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 405 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 406 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_15 = load i1* %img_channel_id_V_add_40, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 406 'load' 'img_channel_id_V_loa_15' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 407 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_15, i1* %img_channel_id_V_add_41, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 407 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 408 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_15 = load i1* %img_channel_dest_V_a_40, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 408 'load' 'img_channel_dest_V_l_15' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 409 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_15, i1* %img_channel_dest_V_a_41, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736]   --->   Operation 409 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 410 [1/2] (3.25ns)   --->   "%img_channel_valid_V_60 = load i1* %img_channel_valid_V_56, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 410 'load' 'img_channel_valid_V_60' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 411 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_60, i1* %img_channel_valid_V_57, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 411 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 412 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_18 = load i12* %img_channel_data_V_a_41, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 412 'load' 'img_channel_data_V_l_18' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 413 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_18, i12* %img_channel_data_V_a_42, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 413 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 414 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_16 = load i4* %img_channel_keep_V_a_42, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 414 'load' 'img_channel_keep_V_l_16' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 415 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_16, i4* %img_channel_keep_V_a_43, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 415 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 416 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_16 = load i1* %img_channel_user_V_a_40, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 416 'load' 'img_channel_user_V_l_16' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 417 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_16, i1* %img_channel_user_V_a_41, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 417 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 418 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_16 = load i1* %img_channel_last_V_a_42, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 418 'load' 'img_channel_last_V_l_16' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 419 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_16, i1* %img_channel_last_V_a_43, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 419 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 420 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_16 = load i1* %img_channel_id_V_add_42, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 420 'load' 'img_channel_id_V_loa_16' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 421 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_16, i1* %img_channel_id_V_add_43, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 421 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 422 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_16 = load i1* %img_channel_dest_V_a_42, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 422 'load' 'img_channel_dest_V_l_16' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 423 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_16, i1* %img_channel_dest_V_a_43, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:741]   --->   Operation 423 'store' <Predicate = (!or_ln726)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_12 : Operation 424 [1/1] (0.00ns)   --->   "br label %.loopexit361"   --->   Operation 424 'br' <Predicate = (!or_ln726)> <Delay = 0.00>
ST_12 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %and_ln745, label %.preheader358.preheader, label %.loopexit359" [FSRCNN_V1/FSRCNN.cpp:745]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln321_111 = zext i4 %current_input_channe to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 426 'zext' 'zext_ln321_111' <Predicate = (and_ln745)> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_72 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 427 'bitconcatenate' 'tmp_72' <Predicate = (and_ln745)> <Delay = 0.00>
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln321_112 = zext i10 %tmp_72 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 428 'zext' 'zext_ln321_112' <Predicate = (and_ln745)> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_73 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 429 'bitconcatenate' 'tmp_73' <Predicate = (and_ln745)> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln321_113 = zext i5 %tmp_73 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 430 'zext' 'zext_ln321_113' <Predicate = (and_ln745)> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (1.73ns)   --->   "%add_ln321_73 = add i11 %zext_ln321_112, %zext_ln321_113" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 431 'add' 'add_ln321_73' <Predicate = (and_ln745)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 432 [1/1] (1.54ns)   --->   "%add_ln321_74 = add i13 %zext_ln321_111, %sext_ln321" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 432 'add' 'add_ln321_74' <Predicate = (and_ln745)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_75)   --->   "%shl_ln321_5 = shl i13 %add_ln321_74, 6" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 433 'shl' 'shl_ln321_5' <Predicate = (and_ln745)> <Delay = 0.00>
ST_12 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_75)   --->   "%shl_ln321_6 = shl i13 %add_ln321_74, 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 434 'shl' 'shl_ln321_6' <Predicate = (and_ln745)> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln321_75 = add i13 %shl_ln321_5, %shl_ln321_6" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 435 'add' 'add_ln321_75' <Predicate = (and_ln745)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 436 [1/1] (1.76ns)   --->   "br label %.preheader358" [FSRCNN_V1/FSRCNN.cpp:747]   --->   Operation 436 'br' <Predicate = (and_ln745)> <Delay = 1.76>

State 13 <SV = 9> <Delay = 4.89>
ST_13 : Operation 437 [1/1] (0.00ns)   --->   "%index_input_element2_9 = phi i7 [ %index_input_element_20, %5 ], [ 0, %.preheader358.preheader ]"   --->   Operation 437 'phi' 'index_input_element2_9' <Predicate = (and_ln745)> <Delay = 0.00>
ST_13 : Operation 438 [1/1] (1.48ns)   --->   "%icmp_ln747 = icmp eq i7 %index_input_element2_9, -62" [FSRCNN_V1/FSRCNN.cpp:747]   --->   Operation 438 'icmp' 'icmp_ln747' <Predicate = (and_ln745)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 439 'speclooptripcount' <Predicate = (and_ln745)> <Delay = 0.00>
ST_13 : Operation 440 [1/1] (1.87ns)   --->   "%index_input_element_20 = add i7 %index_input_element2_9, 1" [FSRCNN_V1/FSRCNN.cpp:747]   --->   Operation 440 'add' 'index_input_element_20' <Predicate = (and_ln745)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 441 [1/1] (0.00ns)   --->   "br i1 %icmp_ln747, label %.loopexit359.loopexit, label %5" [FSRCNN_V1/FSRCNN.cpp:747]   --->   Operation 441 'br' <Predicate = (and_ln745)> <Delay = 0.00>
ST_13 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln321_114 = zext i7 %index_input_element2_9 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 442 'zext' 'zext_ln321_114' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 0.00>
ST_13 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln321_115 = zext i7 %index_input_element2_9 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 443 'zext' 'zext_ln321_115' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 0.00>
ST_13 : Operation 444 [1/1] (1.63ns)   --->   "%add_ln321_76 = add i11 %add_ln321_73, %zext_ln321_115" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 444 'add' 'add_ln321_76' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln321_116 = zext i11 %add_ln321_76 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 445 'zext' 'zext_ln321_116' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 0.00>
ST_13 : Operation 446 [1/1] (0.00ns)   --->   "%img_channel_valid_V_61 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_116" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 446 'getelementptr' 'img_channel_valid_V_61' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 0.00>
ST_13 : Operation 447 [1/1] (1.67ns)   --->   "%add_ln321_77 = add i13 %add_ln321_75, %zext_ln321_114" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 447 'add' 'add_ln321_77' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 448 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_44 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_116" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 448 'getelementptr' 'img_channel_data_V_a_44' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 0.00>
ST_13 : Operation 449 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_45 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_116" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 449 'getelementptr' 'img_channel_keep_V_a_45' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 0.00>
ST_13 : Operation 450 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_43 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_116" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 450 'getelementptr' 'img_channel_user_V_a_43' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 0.00>
ST_13 : Operation 451 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_45 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_116" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 451 'getelementptr' 'img_channel_last_V_a_45' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 0.00>
ST_13 : Operation 452 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_45 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_116" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 452 'getelementptr' 'img_channel_id_V_add_45' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 0.00>
ST_13 : Operation 453 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_45 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_116" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 453 'getelementptr' 'img_channel_dest_V_a_45' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 0.00>
ST_13 : Operation 454 [2/2] (3.25ns)   --->   "%img_channel_valid_V_63 = load i1* %img_channel_valid_V_61, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 454 'load' 'img_channel_valid_V_63' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 455 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_19 = load i12* %img_channel_data_V_a_44, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 455 'load' 'img_channel_data_V_l_19' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 456 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_17 = load i4* %img_channel_keep_V_a_45, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 456 'load' 'img_channel_keep_V_l_17' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 457 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_17 = load i1* %img_channel_user_V_a_43, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 457 'load' 'img_channel_user_V_l_17' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 458 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_17 = load i1* %img_channel_last_V_a_45, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 458 'load' 'img_channel_last_V_l_17' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 459 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_17 = load i1* %img_channel_id_V_add_45, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 459 'load' 'img_channel_id_V_loa_17' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 460 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_17 = load i1* %img_channel_dest_V_a_45, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 460 'load' 'img_channel_dest_V_l_17' <Predicate = (and_ln745 & !icmp_ln747)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "br label %.loopexit359"   --->   Operation 461 'br' <Predicate = (and_ln745 & icmp_ln747)> <Delay = 0.00>
ST_13 : Operation 462 [1/1] (0.00ns)   --->   "br i1 %icmp_ln726, label %.preheader356.preheader, label %.loopexit357" [FSRCNN_V1/FSRCNN.cpp:753]   --->   Operation 462 'br' <Predicate = (icmp_ln747) | (!and_ln745)> <Delay = 0.00>
ST_13 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_74 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 463 'bitconcatenate' 'tmp_74' <Predicate = (icmp_ln747 & icmp_ln726) | (!and_ln745 & icmp_ln726)> <Delay = 0.00>
ST_13 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln321_118 = zext i10 %tmp_74 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 464 'zext' 'zext_ln321_118' <Predicate = (icmp_ln747 & icmp_ln726) | (!and_ln745 & icmp_ln726)> <Delay = 0.00>
ST_13 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_75 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 465 'bitconcatenate' 'tmp_75' <Predicate = (icmp_ln747 & icmp_ln726) | (!and_ln745 & icmp_ln726)> <Delay = 0.00>
ST_13 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln321_119 = zext i5 %tmp_75 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 466 'zext' 'zext_ln321_119' <Predicate = (icmp_ln747 & icmp_ln726) | (!and_ln745 & icmp_ln726)> <Delay = 0.00>
ST_13 : Operation 467 [1/1] (1.73ns)   --->   "%add_ln321_78 = add i11 %zext_ln321_119, %zext_ln321_118" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 467 'add' 'add_ln321_78' <Predicate = (icmp_ln747 & icmp_ln726) | (!and_ln745 & icmp_ln726)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln321_120 = zext i11 %add_ln321_78 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 468 'zext' 'zext_ln321_120' <Predicate = (icmp_ln747 & icmp_ln726) | (!and_ln745 & icmp_ln726)> <Delay = 0.00>
ST_13 : Operation 469 [1/1] (1.63ns)   --->   "%add_ln321_79 = add i11 %add_ln321_78, 792" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 469 'add' 'add_ln321_79' <Predicate = (icmp_ln747 & icmp_ln726) | (!and_ln745 & icmp_ln726)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 470 [1/1] (1.54ns)   --->   "%add_ln321_80 = add i12 %zext_ln321_120, 1584" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 470 'add' 'add_ln321_80' <Predicate = (icmp_ln747 & icmp_ln726) | (!and_ln745 & icmp_ln726)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 471 [1/1] (1.76ns)   --->   "br label %.preheader356" [FSRCNN_V1/FSRCNN.cpp:755]   --->   Operation 471 'br' <Predicate = (icmp_ln747 & icmp_ln726) | (!and_ln745 & icmp_ln726)> <Delay = 1.76>

State 14 <SV = 10> <Delay = 6.50>
ST_14 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln321_117 = zext i13 %add_ln321_77 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 472 'zext' 'zext_ln321_117' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 473 [1/1] (0.00ns)   --->   "%img_channel_valid_V_62 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_117" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 473 'getelementptr' 'img_channel_valid_V_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_45 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_117" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 474 'getelementptr' 'img_channel_data_V_a_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 475 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_46 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_117" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 475 'getelementptr' 'img_channel_keep_V_a_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 476 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_44 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_117" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 476 'getelementptr' 'img_channel_user_V_a_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 477 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_46 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_117" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 477 'getelementptr' 'img_channel_last_V_a_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 478 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_46 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_117" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 478 'getelementptr' 'img_channel_id_V_add_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 479 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_46 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_117" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 479 'getelementptr' 'img_channel_dest_V_a_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 480 [1/2] (3.25ns)   --->   "%img_channel_valid_V_63 = load i1* %img_channel_valid_V_61, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 480 'load' 'img_channel_valid_V_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 481 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_63, i1* %img_channel_valid_V_62, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 481 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 482 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_19 = load i12* %img_channel_data_V_a_44, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 482 'load' 'img_channel_data_V_l_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 483 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_19, i12* %img_channel_data_V_a_45, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 483 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 484 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_17 = load i4* %img_channel_keep_V_a_45, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 484 'load' 'img_channel_keep_V_l_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 485 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_17, i4* %img_channel_keep_V_a_46, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 485 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 486 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_17 = load i1* %img_channel_user_V_a_43, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 486 'load' 'img_channel_user_V_l_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 487 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_17, i1* %img_channel_user_V_a_44, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 487 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 488 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_17 = load i1* %img_channel_last_V_a_45, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 488 'load' 'img_channel_last_V_l_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 489 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_17, i1* %img_channel_last_V_a_46, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 489 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 490 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_17 = load i1* %img_channel_id_V_add_45, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 490 'load' 'img_channel_id_V_loa_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 491 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_17, i1* %img_channel_id_V_add_46, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 491 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 492 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_17 = load i1* %img_channel_dest_V_a_45, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 492 'load' 'img_channel_dest_V_l_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 493 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_17, i1* %img_channel_dest_V_a_46, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749]   --->   Operation 493 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_14 : Operation 494 [1/1] (0.00ns)   --->   "br label %.preheader358" [FSRCNN_V1/FSRCNN.cpp:747]   --->   Operation 494 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 4.89>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%index_input_element2_10 = phi i7 [ %index_input_element_21, %6 ], [ 0, %.preheader356.preheader ]"   --->   Operation 495 'phi' 'index_input_element2_10' <Predicate = (icmp_ln726)> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (1.48ns)   --->   "%icmp_ln755 = icmp eq i7 %index_input_element2_10, -62" [FSRCNN_V1/FSRCNN.cpp:755]   --->   Operation 496 'icmp' 'icmp_ln755' <Predicate = (icmp_ln726)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 497 'speclooptripcount' <Predicate = (icmp_ln726)> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (1.87ns)   --->   "%index_input_element_21 = add i7 %index_input_element2_10, 1" [FSRCNN_V1/FSRCNN.cpp:755]   --->   Operation 498 'add' 'index_input_element_21' <Predicate = (icmp_ln726)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %icmp_ln755, label %.loopexit357.loopexit, label %6" [FSRCNN_V1/FSRCNN.cpp:755]   --->   Operation 499 'br' <Predicate = (icmp_ln726)> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln321_121 = zext i7 %index_input_element2_10 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 500 'zext' 'zext_ln321_121' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln321_122 = zext i7 %index_input_element2_10 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 501 'zext' 'zext_ln321_122' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 0.00>
ST_15 : Operation 502 [1/1] (1.63ns)   --->   "%add_ln321_81 = add i11 %add_ln321_79, %zext_ln321_122" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 502 'add' 'add_ln321_81' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln321_123 = zext i11 %add_ln321_81 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 503 'zext' 'zext_ln321_123' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (0.00ns)   --->   "%img_channel_valid_V_64 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_123" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 504 'getelementptr' 'img_channel_valid_V_64' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 0.00>
ST_15 : Operation 505 [1/1] (1.54ns)   --->   "%add_ln321_82 = add i12 %add_ln321_80, %zext_ln321_121" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 505 'add' 'add_ln321_82' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 506 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_46 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_123" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 506 'getelementptr' 'img_channel_data_V_a_46' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 0.00>
ST_15 : Operation 507 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_47 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_123" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 507 'getelementptr' 'img_channel_keep_V_a_47' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 0.00>
ST_15 : Operation 508 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_45 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_123" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 508 'getelementptr' 'img_channel_user_V_a_45' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 0.00>
ST_15 : Operation 509 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_47 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_123" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 509 'getelementptr' 'img_channel_last_V_a_47' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 0.00>
ST_15 : Operation 510 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_47 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_123" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 510 'getelementptr' 'img_channel_id_V_add_47' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 0.00>
ST_15 : Operation 511 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_47 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_123" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 511 'getelementptr' 'img_channel_dest_V_a_47' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 0.00>
ST_15 : Operation 512 [2/2] (3.25ns)   --->   "%img_channel_valid_V_66 = load i1* %img_channel_valid_V_64, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 512 'load' 'img_channel_valid_V_66' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_15 : Operation 513 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_20 = load i12* %img_channel_data_V_a_46, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 513 'load' 'img_channel_data_V_l_20' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_15 : Operation 514 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_18 = load i4* %img_channel_keep_V_a_47, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 514 'load' 'img_channel_keep_V_l_18' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_15 : Operation 515 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_18 = load i1* %img_channel_user_V_a_45, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 515 'load' 'img_channel_user_V_l_18' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_15 : Operation 516 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_18 = load i1* %img_channel_last_V_a_47, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 516 'load' 'img_channel_last_V_l_18' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_15 : Operation 517 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_18 = load i1* %img_channel_id_V_add_47, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 517 'load' 'img_channel_id_V_loa_18' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_15 : Operation 518 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_18 = load i1* %img_channel_dest_V_a_47, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 518 'load' 'img_channel_dest_V_l_18' <Predicate = (icmp_ln726 & !icmp_ln755)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_15 : Operation 519 [1/1] (0.00ns)   --->   "br label %.loopexit357"   --->   Operation 519 'br' <Predicate = (icmp_ln726 & icmp_ln755)> <Delay = 0.00>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "br label %.preheader370" [FSRCNN_V1/FSRCNN.cpp:692]   --->   Operation 520 'br' <Predicate = (icmp_ln755) | (!icmp_ln726)> <Delay = 0.00>

State 16 <SV = 11> <Delay = 6.50>
ST_16 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln321_124 = zext i12 %add_ln321_82 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 521 'zext' 'zext_ln321_124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 522 [1/1] (0.00ns)   --->   "%img_channel_valid_V_65 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_124" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 522 'getelementptr' 'img_channel_valid_V_65' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 523 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_47 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_124" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 523 'getelementptr' 'img_channel_data_V_a_47' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 524 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_48 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_124" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 524 'getelementptr' 'img_channel_keep_V_a_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 525 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_46 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_124" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 525 'getelementptr' 'img_channel_user_V_a_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 526 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_48 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_124" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 526 'getelementptr' 'img_channel_last_V_a_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 527 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_48 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_124" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 527 'getelementptr' 'img_channel_id_V_add_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 528 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_48 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_124" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 528 'getelementptr' 'img_channel_dest_V_a_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 529 [1/2] (3.25ns)   --->   "%img_channel_valid_V_66 = load i1* %img_channel_valid_V_64, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 529 'load' 'img_channel_valid_V_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 530 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_66, i1* %img_channel_valid_V_65, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 530 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 531 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_20 = load i12* %img_channel_data_V_a_46, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 531 'load' 'img_channel_data_V_l_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 532 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_20, i12* %img_channel_data_V_a_47, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 532 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 533 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_18 = load i4* %img_channel_keep_V_a_47, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 533 'load' 'img_channel_keep_V_l_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 534 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_18, i4* %img_channel_keep_V_a_48, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 534 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 535 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_18 = load i1* %img_channel_user_V_a_45, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 535 'load' 'img_channel_user_V_l_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 536 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_18, i1* %img_channel_user_V_a_46, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 536 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 537 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_18 = load i1* %img_channel_last_V_a_47, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 537 'load' 'img_channel_last_V_l_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 538 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_18, i1* %img_channel_last_V_a_48, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 538 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 539 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_18 = load i1* %img_channel_id_V_add_47, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 539 'load' 'img_channel_id_V_loa_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 540 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_18, i1* %img_channel_id_V_add_48, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 540 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 541 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_18 = load i1* %img_channel_dest_V_a_47, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 541 'load' 'img_channel_dest_V_l_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 542 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_18, i1* %img_channel_dest_V_a_48, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757]   --->   Operation 542 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_16 : Operation 543 [1/1] (0.00ns)   --->   "br label %.preheader356" [FSRCNN_V1/FSRCNN.cpp:755]   --->   Operation 543 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 1.76>
ST_17 : Operation 544 [1/1] (0.00ns)   --->   "%current_filter_0 = phi i4 [ %current_filter, %.preheader355.loopexit ], [ 0, %.preheader355.preheader ]"   --->   Operation 544 'phi' 'current_filter_0' <Predicate = (!icmp_ln762)> <Delay = 0.00>
ST_17 : Operation 545 [1/1] (1.30ns)   --->   "%icmp_ln764 = icmp eq i4 %current_filter_0, -4" [FSRCNN_V1/FSRCNN.cpp:764]   --->   Operation 545 'icmp' 'icmp_ln764' <Predicate = (!icmp_ln762)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 546 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 546 'speclooptripcount' <Predicate = (!icmp_ln762)> <Delay = 0.00>
ST_17 : Operation 547 [1/1] (1.73ns)   --->   "%current_filter = add i4 %current_filter_0, 1" [FSRCNN_V1/FSRCNN.cpp:764]   --->   Operation 547 'add' 'current_filter' <Predicate = (!icmp_ln762)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 548 [1/1] (0.00ns)   --->   "br i1 %icmp_ln764, label %.loopexit.loopexit, label %.preheader354.preheader" [FSRCNN_V1/FSRCNN.cpp:764]   --->   Operation 548 'br' <Predicate = (!icmp_ln762)> <Delay = 0.00>
ST_17 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln770 = zext i4 %current_filter_0 to i64" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 549 'zext' 'zext_ln770' <Predicate = (!icmp_ln762 & !icmp_ln764)> <Delay = 0.00>
ST_17 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i4 %current_filter_0 to i12" [FSRCNN_V1/FSRCNN.cpp:794]   --->   Operation 550 'zext' 'zext_ln162' <Predicate = (!icmp_ln762 & !icmp_ln764)> <Delay = 0.00>
ST_17 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_61 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_filter_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:794]   --->   Operation 551 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln762 & !icmp_ln764)> <Delay = 0.00>
ST_17 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln766 = zext i10 %tmp_61 to i11" [FSRCNN_V1/FSRCNN.cpp:766]   --->   Operation 552 'zext' 'zext_ln766' <Predicate = (!icmp_ln762 & !icmp_ln764)> <Delay = 0.00>
ST_17 : Operation 553 [1/1] (1.76ns)   --->   "br label %.preheader354" [FSRCNN_V1/FSRCNN.cpp:766]   --->   Operation 553 'br' <Predicate = (!icmp_ln762 & !icmp_ln764)> <Delay = 1.76>
ST_17 : Operation 554 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 554 'br' <Predicate = (!icmp_ln762 & icmp_ln764)> <Delay = 0.00>
ST_17 : Operation 555 [1/1] (0.00ns)   --->   "br label %.preheader373" [FSRCNN_V1/FSRCNN.cpp:684]   --->   Operation 555 'br' <Predicate = (icmp_ln764) | (icmp_ln762)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 3.25>
ST_18 : Operation 556 [1/1] (0.00ns)   --->   "%current_input_channe_10 = phi i4 [ 0, %.preheader354.preheader ], [ %current_input_channe_7, %.preheader354.loopexit ]"   --->   Operation 556 'phi' 'current_input_channe_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 557 [1/1] (1.30ns)   --->   "%icmp_ln766 = icmp eq i4 %current_input_channe_10, -4" [FSRCNN_V1/FSRCNN.cpp:766]   --->   Operation 557 'icmp' 'icmp_ln766' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 558 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 558 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 559 [1/1] (1.73ns)   --->   "%current_input_channe_7 = add i4 %current_input_channe_10, 1" [FSRCNN_V1/FSRCNN.cpp:766]   --->   Operation 559 'add' 'current_input_channe_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 560 [1/1] (0.00ns)   --->   "br i1 %icmp_ln766, label %.preheader.preheader, label %.preheader353.preheader" [FSRCNN_V1/FSRCNN.cpp:766]   --->   Operation 560 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln203_41 = zext i4 %current_input_channe_10 to i8" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 561 'zext' 'zext_ln203_41' <Predicate = (!icmp_ln766)> <Delay = 0.00>
ST_18 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_66 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %current_input_channe_10, i3 0)" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 562 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln766)> <Delay = 0.00>
ST_18 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln203_42 = zext i7 %tmp_66 to i8" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 563 'zext' 'zext_ln203_42' <Predicate = (!icmp_ln766)> <Delay = 0.00>
ST_18 : Operation 564 [1/1] (1.87ns)   --->   "%add_ln203_24 = add i8 %zext_ln203_41, %zext_ln203_42" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 564 'add' 'add_ln203_24' <Predicate = (!icmp_ln766)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 565 [1/1] (1.76ns)   --->   "br label %.preheader353" [FSRCNN_V1/FSRCNN.cpp:768]   --->   Operation 565 'br' <Predicate = (!icmp_ln766)> <Delay = 1.76>
ST_18 : Operation 566 [1/1] (0.00ns)   --->   "%biases_layer5_V_addr = getelementptr [12 x i3]* @biases_layer5_V, i64 0, i64 %zext_ln770" [FSRCNN_V1/FSRCNN.cpp:787]   --->   Operation 566 'getelementptr' 'biases_layer5_V_addr' <Predicate = (icmp_ln766)> <Delay = 0.00>
ST_18 : Operation 567 [2/2] (3.25ns)   --->   "%p_Val2_12 = load i3* %biases_layer5_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:787]   --->   Operation 567 'load' 'p_Val2_12' <Predicate = (icmp_ln766)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>

State 19 <SV = 6> <Delay = 5.70>
ST_19 : Operation 568 [1/1] (0.00ns)   --->   "%subfilter_element_0 = phi i4 [ %subfilter_element, %8 ], [ 0, %.preheader353.preheader ]"   --->   Operation 568 'phi' 'subfilter_element_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 569 [1/1] (1.30ns)   --->   "%icmp_ln768 = icmp eq i4 %subfilter_element_0, -7" [FSRCNN_V1/FSRCNN.cpp:768]   --->   Operation 569 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 570 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 570 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 571 [1/1] (1.73ns)   --->   "%subfilter_element = add i4 %subfilter_element_0, 1" [FSRCNN_V1/FSRCNN.cpp:768]   --->   Operation 571 'add' 'subfilter_element' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 572 [1/1] (0.00ns)   --->   "br i1 %icmp_ln768, label %.preheader352.preheader, label %8" [FSRCNN_V1/FSRCNN.cpp:768]   --->   Operation 572 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln203_43 = zext i4 %subfilter_element_0 to i8" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 573 'zext' 'zext_ln203_43' <Predicate = (!icmp_ln768)> <Delay = 0.00>
ST_19 : Operation 574 [1/1] (1.91ns)   --->   "%add_ln203_25 = add i8 %zext_ln203_43, %add_ln203_24" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 574 'add' 'add_ln203_25' <Predicate = (!icmp_ln768)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 575 [1/1] (0.00ns)   --->   "%p_shl26_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_25, i4 0)" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 575 'bitconcatenate' 'p_shl26_cast' <Predicate = (!icmp_ln768)> <Delay = 0.00>
ST_19 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_47 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln203_25, i2 0)" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 576 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln768)> <Delay = 0.00>
ST_19 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln203_44 = zext i10 %tmp_47 to i12" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 577 'zext' 'zext_ln203_44' <Predicate = (!icmp_ln768)> <Delay = 0.00>
ST_19 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i12 %p_shl26_cast, %zext_ln203_44" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 578 'sub' 'sub_ln203' <Predicate = (!icmp_ln768)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 579 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln203_26 = add i12 %zext_ln162, %sub_ln203" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 579 'add' 'add_ln203_26' <Predicate = (!icmp_ln768)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 580 [1/1] (1.76ns)   --->   "br label %.preheader352" [FSRCNN_V1/FSRCNN.cpp:772]   --->   Operation 580 'br' <Predicate = (icmp_ln768)> <Delay = 1.76>

State 20 <SV = 7> <Delay = 3.25>
ST_20 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln203_45 = zext i12 %add_ln203_26 to i64" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 581 'zext' 'zext_ln203_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 582 [1/1] (0.00ns)   --->   "%weights_layer5_V_add = getelementptr [1296 x i6]* @weights_layer5_V, i64 0, i64 %zext_ln203_45" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 582 'getelementptr' 'weights_layer5_V_add' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 583 [2/2] (3.25ns)   --->   "%weights_layer5_V_loa = load i6* %weights_layer5_V_add, align 1" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 583 'load' 'weights_layer5_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>

State 21 <SV = 8> <Delay = 5.57>
ST_21 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln770_1 = zext i4 %subfilter_element_0 to i64" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 584 'zext' 'zext_ln770_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 585 [1/2] (3.25ns)   --->   "%weights_layer5_V_loa = load i6* %weights_layer5_V_add, align 1" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 585 'load' 'weights_layer5_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_21 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i6 %weights_layer5_V_loa to i12" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 586 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 587 [1/1] (0.00ns)   --->   "%subfilter_layer_V_ad = getelementptr [9 x i12]* %subfilter_layer_V, i64 0, i64 %zext_ln770_1" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 587 'getelementptr' 'subfilter_layer_V_ad' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 588 [1/1] (2.32ns)   --->   "store i12 %sext_ln203, i12* %subfilter_layer_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:770]   --->   Operation 588 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_21 : Operation 589 [1/1] (0.00ns)   --->   "br label %.preheader353" [FSRCNN_V1/FSRCNN.cpp:768]   --->   Operation 589 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 7> <Delay = 5.37>
ST_22 : Operation 590 [1/1] (0.00ns)   --->   "%input_line_0 = phi i2 [ %input_line, %.preheader352.loopexit ], [ 0, %.preheader352.preheader ]"   --->   Operation 590 'phi' 'input_line_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 591 [1/1] (0.95ns)   --->   "%icmp_ln772 = icmp eq i2 %input_line_0, -1" [FSRCNN_V1/FSRCNN.cpp:772]   --->   Operation 591 'icmp' 'icmp_ln772' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 592 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 592 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 593 [1/1] (1.56ns)   --->   "%input_line = add i2 %input_line_0, 1" [FSRCNN_V1/FSRCNN.cpp:772]   --->   Operation 593 'add' 'input_line' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 594 [1/1] (0.00ns)   --->   "br i1 %icmp_ln772, label %10, label %.preheader351.preheader" [FSRCNN_V1/FSRCNN.cpp:772]   --->   Operation 594 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_67 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %input_line_0, i4 0)" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 595 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln203_46 = zext i6 %tmp_67 to i7" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 596 'zext' 'zext_ln203_46' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_68 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %input_line_0, i2 0)" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 597 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln203_47 = zext i4 %tmp_68 to i9" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 598 'zext' 'zext_ln203_47' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln203_48 = zext i4 %tmp_68 to i7" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 599 'zext' 'zext_ln203_48' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 600 [1/1] (1.82ns)   --->   "%sub_ln203_3 = sub i7 %zext_ln203_46, %zext_ln203_48" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 600 'sub' 'sub_ln203_3' <Predicate = (!icmp_ln772)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln203_6 = sext i7 %sub_ln203_3 to i8" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 601 'sext' 'sext_ln203_6' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 602 [1/1] (1.87ns)   --->   "%add_ln203_27 = add i8 %sext_ln203_6, %zext_ln203_41" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 602 'add' 'add_ln203_27' <Predicate = (!icmp_ln772)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i8 %add_ln203_27 to i7" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 603 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 604 [1/1] (0.00ns)   --->   "%p_shl28_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln203, i6 0)" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 604 'bitconcatenate' 'p_shl28_cast' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_48 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_27, i1 false)" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 605 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln203_7 = sext i9 %tmp_48 to i13" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 606 'sext' 'sext_ln203_7' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 607 [1/1] (1.67ns)   --->   "%add_ln203_28 = add i13 %sext_ln203_7, %p_shl28_cast" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 607 'add' 'add_ln203_28' <Predicate = (!icmp_ln772)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %input_line_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 608 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln203_49 = zext i8 %tmp_69 to i9" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 609 'zext' 'zext_ln203_49' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_22 : Operation 610 [1/1] (1.91ns)   --->   "%add_ln203_29 = add i9 %zext_ln203_47, %zext_ln203_49" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 610 'add' 'add_ln203_29' <Predicate = (!icmp_ln772)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 611 [1/1] (1.76ns)   --->   "br label %.preheader351" [FSRCNN_V1/FSRCNN.cpp:774]   --->   Operation 611 'br' <Predicate = (!icmp_ln772)> <Delay = 1.76>
ST_22 : Operation 612 [2/2] (0.00ns)   --->   "call fastcc void @CORRELATE.1([5508 x i12]* %channel_from_prev_ou, [9 x i12]* %subfilter_layer_V, [64 x i12]* %correlate_img)" [FSRCNN_V1/FSRCNN.cpp:779]   --->   Operation 612 'call' <Predicate = (icmp_ln772)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 8> <Delay = 4.93>
ST_23 : Operation 613 [1/1] (0.00ns)   --->   "%index_input_element2_11 = phi i7 [ %index_input_element_18, %9 ], [ 0, %.preheader351.preheader ]"   --->   Operation 613 'phi' 'index_input_element2_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 614 [1/1] (1.48ns)   --->   "%icmp_ln774 = icmp eq i7 %index_input_element2_11, -62" [FSRCNN_V1/FSRCNN.cpp:774]   --->   Operation 614 'icmp' 'icmp_ln774' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 615 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 615 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 616 [1/1] (1.87ns)   --->   "%index_input_element_18 = add i7 %index_input_element2_11, 1" [FSRCNN_V1/FSRCNN.cpp:774]   --->   Operation 616 'add' 'index_input_element_18' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 617 [1/1] (0.00ns)   --->   "br i1 %icmp_ln774, label %.preheader352.loopexit, label %9" [FSRCNN_V1/FSRCNN.cpp:774]   --->   Operation 617 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln203_50 = zext i7 %index_input_element2_11 to i9" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 618 'zext' 'zext_ln203_50' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_23 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln203_51 = zext i7 %index_input_element2_11 to i13" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 619 'zext' 'zext_ln203_51' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_23 : Operation 620 [1/1] (1.67ns)   --->   "%add_ln203_30 = add i13 %add_ln203_28, %zext_ln203_51" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 620 'add' 'add_ln203_30' <Predicate = (!icmp_ln774)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln203_52 = zext i13 %add_ln203_30 to i64" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 621 'zext' 'zext_ln203_52' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_23 : Operation 622 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_48 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln203_52" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 622 'getelementptr' 'img_channel_data_V_a_48' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_23 : Operation 623 [1/1] (1.82ns)   --->   "%add_ln203_31 = add i9 %add_ln203_29, %zext_ln203_50" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 623 'add' 'add_ln203_31' <Predicate = (!icmp_ln774)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 624 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_21 = load i12* %img_channel_data_V_a_48, align 2" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 624 'load' 'img_channel_data_V_l_21' <Predicate = (!icmp_ln774)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_23 : Operation 625 [1/1] (0.00ns)   --->   "br label %.preheader352"   --->   Operation 625 'br' <Predicate = (icmp_ln774)> <Delay = 0.00>

State 24 <SV = 9> <Delay = 6.50>
ST_24 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln203_53 = zext i9 %add_ln203_31 to i64" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 626 'zext' 'zext_ln203_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 627 [1/1] (0.00ns)   --->   "%channel_from_prev_ou_5 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln203_53" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 627 'getelementptr' 'channel_from_prev_ou_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 628 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_21 = load i12* %img_channel_data_V_a_48, align 2" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 628 'load' 'img_channel_data_V_l_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_24 : Operation 629 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_21, i12* %channel_from_prev_ou_5, align 2" [FSRCNN_V1/FSRCNN.cpp:776]   --->   Operation 629 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_24 : Operation 630 [1/1] (0.00ns)   --->   "br label %.preheader351" [FSRCNN_V1/FSRCNN.cpp:774]   --->   Operation 630 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 8> <Delay = 1.76>
ST_25 : Operation 631 [1/2] (0.00ns)   --->   "call fastcc void @CORRELATE.1([5508 x i12]* %channel_from_prev_ou, [9 x i12]* %subfilter_layer_V, [64 x i12]* %correlate_img)" [FSRCNN_V1/FSRCNN.cpp:779]   --->   Operation 631 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 632 [1/1] (1.76ns)   --->   "br label %11" [FSRCNN_V1/FSRCNN.cpp:780]   --->   Operation 632 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 9> <Delay = 4.98>
ST_26 : Operation 633 [1/1] (0.00ns)   --->   "%index_input_element2_12 = phi i7 [ 0, %10 ], [ %index_input_element_17, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65 ]"   --->   Operation 633 'phi' 'index_input_element2_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 634 [1/1] (1.48ns)   --->   "%icmp_ln780 = icmp eq i7 %index_input_element2_12, -64" [FSRCNN_V1/FSRCNN.cpp:780]   --->   Operation 634 'icmp' 'icmp_ln780' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 635 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 635 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 636 [1/1] (1.87ns)   --->   "%index_input_element_17 = add i7 %index_input_element2_12, 1" [FSRCNN_V1/FSRCNN.cpp:780]   --->   Operation 636 'add' 'index_input_element_17' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 637 [1/1] (0.00ns)   --->   "br i1 %icmp_ln780, label %.preheader354.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65" [FSRCNN_V1/FSRCNN.cpp:780]   --->   Operation 637 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln782 = zext i7 %index_input_element2_12 to i64" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 638 'zext' 'zext_ln782' <Predicate = (!icmp_ln780)> <Delay = 0.00>
ST_26 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %index_input_element2_12 to i11" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 639 'zext' 'zext_ln1265' <Predicate = (!icmp_ln780)> <Delay = 0.00>
ST_26 : Operation 640 [1/1] (1.73ns)   --->   "%add_ln1265 = add i11 %zext_ln766, %zext_ln1265" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 640 'add' 'add_ln1265' <Predicate = (!icmp_ln780)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln1265_5 = zext i11 %add_ln1265 to i64" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 641 'zext' 'zext_ln1265_5' <Predicate = (!icmp_ln780)> <Delay = 0.00>
ST_26 : Operation 642 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_3 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln1265_5" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 642 'getelementptr' 'out_layer_data_V_add_3' <Predicate = (!icmp_ln780)> <Delay = 0.00>
ST_26 : Operation 643 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i12* %out_layer_data_V_add_3, align 2" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 643 'load' 'p_Val2_15' <Predicate = (!icmp_ln780)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_26 : Operation 644 [1/1] (0.00ns)   --->   "%correlate_img_addr = getelementptr [64 x i12]* %correlate_img, i64 0, i64 %zext_ln782" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 644 'getelementptr' 'correlate_img_addr' <Predicate = (!icmp_ln780)> <Delay = 0.00>
ST_26 : Operation 645 [2/2] (2.32ns)   --->   "%p_Val2_16 = load i12* %correlate_img_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 645 'load' 'p_Val2_16' <Predicate = (!icmp_ln780)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_26 : Operation 646 [1/1] (0.00ns)   --->   "br label %.preheader354"   --->   Operation 646 'br' <Predicate = (icmp_ln780)> <Delay = 0.00>

State 27 <SV = 10> <Delay = 8.05>
ST_27 : Operation 647 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i12* %out_layer_data_V_add_3, align 2" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 647 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_27 : Operation 648 [1/2] (2.32ns)   --->   "%p_Val2_16 = load i12* %correlate_img_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 648 'load' 'p_Val2_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_27 : Operation 649 [1/1] (1.54ns)   --->   "%add_ln703 = add i12 %p_Val2_16, %p_Val2_15" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 649 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 650 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_data_V_add_3, align 2" [FSRCNN_V1/FSRCNN.cpp:782]   --->   Operation 650 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_27 : Operation 651 [1/1] (0.00ns)   --->   "br label %11" [FSRCNN_V1/FSRCNN.cpp:780]   --->   Operation 651 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 6> <Delay = 3.25>
ST_28 : Operation 652 [1/2] (3.25ns)   --->   "%p_Val2_12 = load i3* %biases_layer5_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:787]   --->   Operation 652 'load' 'p_Val2_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_28 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i3 %p_Val2_12 to i12" [FSRCNN_V1/FSRCNN.cpp:787]   --->   Operation 653 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i3 %p_Val2_12 to i11" [FSRCNN_V1/FSRCNN.cpp:787]   --->   Operation 654 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 655 [1/1] (1.76ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:785]   --->   Operation 655 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 7> <Delay = 4.98>
ST_29 : Operation 656 [1/1] (0.00ns)   --->   "%index_input_element2_13 = phi i7 [ %index_input_element_15, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader.preheader ]"   --->   Operation 656 'phi' 'index_input_element2_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 657 [1/1] (1.48ns)   --->   "%icmp_ln785 = icmp eq i7 %index_input_element2_13, -64" [FSRCNN_V1/FSRCNN.cpp:785]   --->   Operation 657 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 658 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 658 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 659 [1/1] (1.87ns)   --->   "%index_input_element_15 = add i7 %index_input_element2_13, 1" [FSRCNN_V1/FSRCNN.cpp:789]   --->   Operation 659 'add' 'index_input_element_15' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 660 [1/1] (0.00ns)   --->   "br i1 %icmp_ln785, label %.preheader355.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [FSRCNN_V1/FSRCNN.cpp:785]   --->   Operation 660 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln162_2 = zext i7 %index_input_element2_13 to i11" [FSRCNN_V1/FSRCNN.cpp:794]   --->   Operation 661 'zext' 'zext_ln162_2' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_29 : Operation 662 [1/1] (1.73ns)   --->   "%add_ln162 = add i11 %zext_ln162_2, %zext_ln766" [FSRCNN_V1/FSRCNN.cpp:794]   --->   Operation 662 'add' 'add_ln162' <Predicate = (!icmp_ln785)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln162_3 = zext i11 %add_ln162 to i64" [FSRCNN_V1/FSRCNN.cpp:794]   --->   Operation 663 'zext' 'zext_ln162_3' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_29 : Operation 664 [1/1] (0.00ns)   --->   "%out_layer_valid_V_ad = getelementptr [768 x i1]* %out_layer_valid_V, i64 0, i64 %zext_ln162_3" [FSRCNN_V1/FSRCNN.cpp:794]   --->   Operation 664 'getelementptr' 'out_layer_valid_V_ad' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_29 : Operation 665 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_4 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln162_3" [FSRCNN_V1/FSRCNN.cpp:787]   --->   Operation 665 'getelementptr' 'out_layer_data_V_add_4' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_29 : Operation 666 [2/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_4, align 2" [FSRCNN_V1/FSRCNN.cpp:787]   --->   Operation 666 'load' 'p_Val2_s' <Predicate = (!icmp_ln785)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_29 : Operation 667 [2/2] (2.56ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:794]   --->   Operation 667 'load' 'tmp_valid_V' <Predicate = (!icmp_ln785)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_29 : Operation 668 [1/1] (0.00ns)   --->   "br label %.preheader355"   --->   Operation 668 'br' <Predicate = (icmp_ln785)> <Delay = 0.00>

State 30 <SV = 8> <Delay = 5.07>
ST_30 : Operation 669 [1/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_4, align 2" [FSRCNN_V1/FSRCNN.cpp:787]   --->   Operation 669 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_30 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i12 %p_Val2_s to i11" [FSRCNN_V1/FSRCNN.cpp:787]   --->   Operation 670 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 671 [1/1] (1.54ns)   --->   "%aux_sum_V = add i12 %p_Val2_s, %sext_ln1265" [FSRCNN_V1/FSRCNN.cpp:787]   --->   Operation 671 'add' 'aux_sum_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 672 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %trunc_ln703, %sext_ln703" [FSRCNN_V1/FSRCNN.cpp:787]   --->   Operation 672 'add' 'add_ln203' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %aux_sum_V, i32 11)" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 673 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln321_98 = zext i7 %index_input_element_15 to i9" [FSRCNN_V1/FSRCNN.cpp:789]   --->   Operation 674 'zext' 'zext_ln321_98' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 675 [1/1] (1.82ns)   --->   "%add_ln321_65 = add i9 -232, %zext_ln321_98" [FSRCNN_V1/FSRCNN.cpp:789]   --->   Operation 675 'add' 'add_ln321_65' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln321_15 = sext i9 %add_ln321_65 to i10" [FSRCNN_V1/FSRCNN.cpp:789]   --->   Operation 676 'sext' 'sext_ln321_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln321_99 = zext i10 %sext_ln321_15 to i64" [FSRCNN_V1/FSRCNN.cpp:789]   --->   Operation 677 'zext' 'zext_ln321_99' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 678 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_49 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_99" [FSRCNN_V1/FSRCNN.cpp:789]   --->   Operation 678 'getelementptr' 'img_channel_keep_V_a_49' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 679 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_47 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_99" [FSRCNN_V1/FSRCNN.cpp:790]   --->   Operation 679 'getelementptr' 'img_channel_user_V_a_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 680 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_49 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_99" [FSRCNN_V1/FSRCNN.cpp:791]   --->   Operation 680 'getelementptr' 'img_channel_last_V_a_49' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 681 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_49 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_99" [FSRCNN_V1/FSRCNN.cpp:792]   --->   Operation 681 'getelementptr' 'img_channel_id_V_add_49' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 682 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_49 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_99" [FSRCNN_V1/FSRCNN.cpp:793]   --->   Operation 682 'getelementptr' 'img_channel_dest_V_a_49' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 683 [2/2] (3.25ns)   --->   "%tmp_keep_V = load i4* %img_channel_keep_V_a_49, align 2" [FSRCNN_V1/FSRCNN.cpp:789]   --->   Operation 683 'load' 'tmp_keep_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_30 : Operation 684 [2/2] (3.25ns)   --->   "%tmp_user_V = load i1* %img_channel_user_V_a_47, align 1" [FSRCNN_V1/FSRCNN.cpp:790]   --->   Operation 684 'load' 'tmp_user_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_30 : Operation 685 [2/2] (3.25ns)   --->   "%tmp_last_V = load i1* %img_channel_last_V_a_49, align 2" [FSRCNN_V1/FSRCNN.cpp:791]   --->   Operation 685 'load' 'tmp_last_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_30 : Operation 686 [2/2] (3.25ns)   --->   "%tmp_id_V = load i1* %img_channel_id_V_add_49, align 1" [FSRCNN_V1/FSRCNN.cpp:792]   --->   Operation 686 'load' 'tmp_id_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_30 : Operation 687 [2/2] (3.25ns)   --->   "%tmp_dest_V = load i1* %img_channel_dest_V_a_49, align 2" [FSRCNN_V1/FSRCNN.cpp:793]   --->   Operation 687 'load' 'tmp_dest_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_30 : Operation 688 [1/2] (2.56ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:794]   --->   Operation 688 'load' 'tmp_valid_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>

State 31 <SV = 9> <Delay = 8.08>
ST_31 : Operation 689 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 689 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 690 [1/1] (0.69ns)   --->   "%select_ln7 = select i1 %tmp_46, i12 %aux_sum_V, i12 0" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 690 'select' 'select_ln7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %select_ln7 to i15" [FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 691 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 692 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %select_ln7, i2 0)" [FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 692 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i14 %shl_ln to i15" [FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 693 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 694 [1/1] (1.81ns)   --->   "%r_V = add i15 %sext_ln1118_1, %sext_ln1118" [FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 694 'add' 'r_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln14 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 695 'select' 'select_ln14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %select_ln14, i4 0)" [FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 696 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln728 = zext i15 %lhs_V to i16" [FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 697 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln1192 = sext i15 %r_V to i16" [FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 698 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 699 [1/1] (1.94ns) (out node of the LUT)   --->   "%ret_V = add i16 %sext_ln1192, %zext_ln728" [FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 699 'add' 'ret_V' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_data_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 700 'partselect' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 701 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_data_V_add_4, align 2" [FSRCNN_V1/FSRCNN.cpp:788]   --->   Operation 701 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_31 : Operation 702 [1/2] (3.25ns)   --->   "%tmp_keep_V = load i4* %img_channel_keep_V_a_49, align 2" [FSRCNN_V1/FSRCNN.cpp:789]   --->   Operation 702 'load' 'tmp_keep_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_31 : Operation 703 [1/2] (3.25ns)   --->   "%tmp_user_V = load i1* %img_channel_user_V_a_47, align 1" [FSRCNN_V1/FSRCNN.cpp:790]   --->   Operation 703 'load' 'tmp_user_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_31 : Operation 704 [1/2] (3.25ns)   --->   "%tmp_last_V = load i1* %img_channel_last_V_a_49, align 2" [FSRCNN_V1/FSRCNN.cpp:791]   --->   Operation 704 'load' 'tmp_last_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_31 : Operation 705 [1/2] (3.25ns)   --->   "%tmp_id_V = load i1* %img_channel_id_V_add_49, align 1" [FSRCNN_V1/FSRCNN.cpp:792]   --->   Operation 705 'load' 'tmp_id_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_31 : Operation 706 [1/2] (3.25ns)   --->   "%tmp_dest_V = load i1* %img_channel_dest_V_a_49, align 2" [FSRCNN_V1/FSRCNN.cpp:793]   --->   Operation 706 'load' 'tmp_dest_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_31 : Operation 707 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr5_out_V_valid_V, i12* %corr5_out_V_data_V, i4* %corr5_out_V_keep_V, i1* %corr5_out_V_user_V, i1* %corr5_out_V_last_V, i1* %corr5_out_V_id_V, i1* %corr5_out_V_dest_V, i1 %tmp_valid_V, i12 %tmp_data_V, i4 %tmp_keep_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [FSRCNN_V1/FSRCNN.cpp:794]   --->   Operation 707 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_31 : Operation 708 [1/1] (0.00ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:785]   --->   Operation 708 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row_idx') with incoming values : ('row_idx', FSRCNN_V1/FSRCNN.cpp:684) [45]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('row_idx') with incoming values : ('row_idx', FSRCNN_V1/FSRCNN.cpp:684) [45]  (0 ns)
	'add' operation ('row_idx', FSRCNN_V1/FSRCNN.cpp:684) [48]  (1.87 ns)

 <State 3>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln726', FSRCNN_V1/FSRCNN.cpp:726) [80]  (1.49 ns)
	'or' operation ('or_ln726', FSRCNN_V1/FSRCNN.cpp:726) [91]  (0.978 ns)

 <State 4>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', FSRCNN_V1/FSRCNN.cpp:688) [63]  (0 ns)
	'add' operation ('add_ln203_23', FSRCNN_V1/FSRCNN.cpp:689) [70]  (1.73 ns)
	'getelementptr' operation ('out_layer_data_V_add', FSRCNN_V1/FSRCNN.cpp:689) [72]  (0 ns)
	'store' operation ('store_ln689', FSRCNN_V1/FSRCNN.cpp:689) of constant 0 on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:686 [73]  (3.25 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('filter_line') with incoming values : ('filter_line', FSRCNN_V1/FSRCNN.cpp:701) [105]  (1.77 ns)

 <State 6>: 6.94ns
The critical path consists of the following:
	'phi' operation ('filter_line') with incoming values : ('filter_line', FSRCNN_V1/FSRCNN.cpp:701) [105]  (0 ns)
	'add' operation ('filter_line', FSRCNN_V1/FSRCNN.cpp:701) [108]  (1.56 ns)
	'sub' operation ('sub_ln321_6', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701) [127]  (1.83 ns)
	'add' operation ('add_ln321_57', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701) [129]  (1.87 ns)
	'add' operation ('add_ln321_58', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701) [134]  (1.68 ns)

 <State 7>: 4.93ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:699) [137]  (0 ns)
	'add' operation ('add_ln321_63', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701) [144]  (1.68 ns)
	'getelementptr' operation ('img_channel_valid_V_s', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701) [146]  (0 ns)
	'load' operation ('img_channel_valid_V_46', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [162]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_46', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [162]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701) of variable 'img_channel_valid_V_46', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:701 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [163]  (3.25 ns)

 <State 9>: 6.89ns
The critical path consists of the following:
	fifo read on port 'corr4_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:712) [241]  (3.63 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:712) of variable 'tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:712 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [249]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_52', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [259]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717) of variable 'img_channel_valid_V_52', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:717 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [260]  (3.25 ns)

 <State 11>: 6.89ns
The critical path consists of the following:
	fifo read on port 'corr4_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:731) [350]  (3.63 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:731) of variable 'tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:731 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [358]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_59', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [368]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736) of variable 'img_channel_valid_V_59', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:736 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [369]  (3.25 ns)

 <State 13>: 4.89ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:747) [412]  (0 ns)
	'add' operation ('add_ln321_76', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749) [420]  (1.64 ns)
	'getelementptr' operation ('img_channel_valid_V_61', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749) [422]  (0 ns)
	'load' operation ('img_channel_valid_V_63', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [438]  (3.25 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_63', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [438]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749) of variable 'img_channel_valid_V_63', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:749 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [439]  (3.25 ns)

 <State 15>: 4.89ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:755) [468]  (0 ns)
	'add' operation ('add_ln321_81', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757) [476]  (1.64 ns)
	'getelementptr' operation ('img_channel_valid_V_64', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757) [478]  (0 ns)
	'load' operation ('img_channel_valid_V_66', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [494]  (3.25 ns)

 <State 16>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_66', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [494]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757) of variable 'img_channel_valid_V_66', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:757 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:682 [495]  (3.25 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('current_input_channel') with incoming values : ('current_input_channel', FSRCNN_V1/FSRCNN.cpp:766) [532]  (1.77 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('biases_layer5_V_addr', FSRCNN_V1/FSRCNN.cpp:787) [635]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:787) on array 'biases_layer5_V' [636]  (3.25 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'phi' operation ('subfilter_element') with incoming values : ('subfilter_element', FSRCNN_V1/FSRCNN.cpp:768) [544]  (0 ns)
	'add' operation ('add_ln203_25', FSRCNN_V1/FSRCNN.cpp:770) [552]  (1.92 ns)
	'sub' operation ('sub_ln203', FSRCNN_V1/FSRCNN.cpp:770) [556]  (0 ns)
	'add' operation ('add_ln203_26', FSRCNN_V1/FSRCNN.cpp:770) [557]  (3.79 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('weights_layer5_V_add', FSRCNN_V1/FSRCNN.cpp:770) [559]  (0 ns)
	'load' operation ('weights_layer5_V_loa', FSRCNN_V1/FSRCNN.cpp:770) on array 'weights_layer5_V' [560]  (3.25 ns)

 <State 21>: 5.58ns
The critical path consists of the following:
	'load' operation ('weights_layer5_V_loa', FSRCNN_V1/FSRCNN.cpp:770) on array 'weights_layer5_V' [560]  (3.25 ns)
	'store' operation ('store_ln770', FSRCNN_V1/FSRCNN.cpp:770) of variable 'sext_ln203', FSRCNN_V1/FSRCNN.cpp:770 on array 'subfilter_layer.V', FSRCNN_V1/FSRCNN.cpp:679 [563]  (2.32 ns)

 <State 22>: 5.37ns
The critical path consists of the following:
	'phi' operation ('input_line') with incoming values : ('input_line', FSRCNN_V1/FSRCNN.cpp:772) [568]  (0 ns)
	'sub' operation ('sub_ln203_3', FSRCNN_V1/FSRCNN.cpp:776) [579]  (1.83 ns)
	'add' operation ('add_ln203_27', FSRCNN_V1/FSRCNN.cpp:776) [581]  (1.87 ns)
	'add' operation ('add_ln203_28', FSRCNN_V1/FSRCNN.cpp:776) [586]  (1.68 ns)

 <State 23>: 4.93ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:774) [592]  (0 ns)
	'add' operation ('add_ln203_30', FSRCNN_V1/FSRCNN.cpp:776) [600]  (1.68 ns)
	'getelementptr' operation ('img_channel_data_V_a_48', FSRCNN_V1/FSRCNN.cpp:776) [602]  (0 ns)
	'load' operation ('img_channel_data_V_l_21', FSRCNN_V1/FSRCNN.cpp:776) on array 'img_channel.data.V', FSRCNN_V1/FSRCNN.cpp:682 [606]  (3.25 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_data_V_l_21', FSRCNN_V1/FSRCNN.cpp:776) on array 'img_channel.data.V', FSRCNN_V1/FSRCNN.cpp:682 [606]  (3.25 ns)
	'store' operation ('store_ln776', FSRCNN_V1/FSRCNN.cpp:776) of variable 'img_channel_data_V_l_21', FSRCNN_V1/FSRCNN.cpp:776 on array 'channel_from_prev_out_layer.V', FSRCNN_V1/FSRCNN.cpp:683 [607]  (3.25 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:780) [615]  (1.77 ns)

 <State 26>: 4.98ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:780) [615]  (0 ns)
	'add' operation ('add_ln1265', FSRCNN_V1/FSRCNN.cpp:782) [623]  (1.73 ns)
	'getelementptr' operation ('out_layer_data_V_add_3', FSRCNN_V1/FSRCNN.cpp:782) [625]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:782) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:686 [626]  (3.25 ns)

 <State 27>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:782) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:686 [626]  (3.25 ns)
	'add' operation ('add_ln703', FSRCNN_V1/FSRCNN.cpp:782) [629]  (1.55 ns)
	'store' operation ('store_ln782', FSRCNN_V1/FSRCNN.cpp:782) of variable 'add_ln703', FSRCNN_V1/FSRCNN.cpp:782 on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:686 [630]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:787) on array 'biases_layer5_V' [636]  (3.25 ns)

 <State 29>: 4.98ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:789) [641]  (0 ns)
	'add' operation ('add_ln162', FSRCNN_V1/FSRCNN.cpp:794) [648]  (1.73 ns)
	'getelementptr' operation ('out_layer_data_V_add_4', FSRCNN_V1/FSRCNN.cpp:787) [651]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:787) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:686 [652]  (3.25 ns)

 <State 30>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln321_65', FSRCNN_V1/FSRCNN.cpp:789) [671]  (1.82 ns)
	'getelementptr' operation ('img_channel_keep_V_a_49', FSRCNN_V1/FSRCNN.cpp:789) [674]  (0 ns)
	'load' operation ('tmp.keep.V', FSRCNN_V1/FSRCNN.cpp:789) on array 'img_channel.keep.V', FSRCNN_V1/FSRCNN.cpp:682 [679]  (3.25 ns)

 <State 31>: 8.09ns
The critical path consists of the following:
	'select' operation ('select_ln7', FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:788) [658]  (0.697 ns)
	'add' operation ('r.V', FSRCNN_V1/FSRCNN.cpp:788) [662]  (1.81 ns)
	'add' operation ('ret.V', FSRCNN_V1/FSRCNN.cpp:788) [667]  (1.94 ns)
	fifo write on port 'corr5_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:794) [685]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
