\subsection{struct Architecture Reference}
\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct}\index{struct@{struct}}


Collaboration diagram for struct\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=196pt]{df/d59/classddr2__phy__alt__mem__phy__iram__ram_1_1struct__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+24}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+25}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf c\+\_\+max\+\_\+ram\+\_\+address} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf t\+\_\+iram}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+ram\+\_\+address}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf addr\+\_\+r} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wdata\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdata\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+ram} {\bfseries {\bfseries {\bf t\+\_\+iram}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
{\bf altera\+\_\+attribute} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} 
\item 
{\bf altera\+\_\+attribute} {\bfseries {\bfseries {\bf iram\+\_\+ram}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} -\/name A\+D\+D\+\_\+\+P\+A\+S\+S\+\_\+\+T\+H\+R\+O\+U\+G\+H\+\_\+\+L\+O\+G\+I\+C\+\_\+\+T\+O\+\_\+\+I\+N\+F\+E\+R\+R\+E\+D\+\_\+\+R\+A\+M\+S \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} O\+F\+F \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 6801} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+24@{P\+R\+O\+C\+E\+S\+S\+\_\+24}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+24@{P\+R\+O\+C\+E\+S\+S\+\_\+24}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+24clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+24(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct_aa23adca3c41c1450e0940a2f0d02408a}


Definition at line {\bf 6822} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+25@{P\+R\+O\+C\+E\+S\+S\+\_\+25}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+25@{P\+R\+O\+C\+E\+S\+S\+\_\+25}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+25clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+25(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct_a19dc4a28ffcb04917e41bb831bd70d9c}


Definition at line {\bf 6838} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}!addr\+\_\+r@{addr\+\_\+r}}
\index{addr\+\_\+r@{addr\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}}
\paragraph[{addr\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr\+\_\+r} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct_a1a650a8ca3853f6ae076b178cd7b16cd}


Definition at line {\bf 6808} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}!altera\+\_\+attribute@{altera\+\_\+attribute}}
\index{altera\+\_\+attribute@{altera\+\_\+attribute}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}}
\paragraph[{altera\+\_\+attribute}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+attribute} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct_a76c3e6d5779d9c83dde7b93baf8e04e3}


Definition at line {\bf 6816} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}!altera\+\_\+attribute@{altera\+\_\+attribute}}
\index{altera\+\_\+attribute@{altera\+\_\+attribute}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}}
\paragraph[{altera\+\_\+attribute}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+attribute} {\bfseries {\bfseries {\bf iram\+\_\+ram}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} -\/name A\+D\+D\+\_\+\+P\+A\+S\+S\+\_\+\+T\+H\+R\+O\+U\+G\+H\+\_\+\+L\+O\+G\+I\+C\+\_\+\+T\+O\+\_\+\+I\+N\+F\+E\+R\+R\+E\+D\+\_\+\+R\+A\+M\+S \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} O\+F\+F \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct_a83843ddc2accecd5e1e0cdeb833f076c}


Definition at line {\bf 6817} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}!c\+\_\+max\+\_\+ram\+\_\+address@{c\+\_\+max\+\_\+ram\+\_\+address}}
\index{c\+\_\+max\+\_\+ram\+\_\+address@{c\+\_\+max\+\_\+ram\+\_\+address}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}}
\paragraph[{c\+\_\+max\+\_\+ram\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+ram\+\_\+address} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct_a34951e0deff9ccdabe6c3fb98199801b}


Definition at line {\bf 6805} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}!iram\+\_\+ram@{iram\+\_\+ram}}
\index{iram\+\_\+ram@{iram\+\_\+ram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}}
\paragraph[{iram\+\_\+ram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+ram} {\bfseries {\bfseries {\bf t\+\_\+iram}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct_a5352d51143111492ba40583aa1519a2a}


Definition at line {\bf 6815} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}!rdata\+\_\+r@{rdata\+\_\+r}}
\index{rdata\+\_\+r@{rdata\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}}
\paragraph[{rdata\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdata\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct_a51855547c417bea606d4691be3c3d2a5}


Definition at line {\bf 6811} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}!t\+\_\+iram@{t\+\_\+iram}}
\index{t\+\_\+iram@{t\+\_\+iram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}}
\paragraph[{t\+\_\+iram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+iram} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+ram\+\_\+address}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct_a76f1a86317bd6e2491d0909d9504248d}


Definition at line {\bf 6814} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}!wdata\+\_\+r@{wdata\+\_\+r}}
\index{wdata\+\_\+r@{wdata\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}}
\paragraph[{wdata\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wdata\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct_af8fa864ad9bcdfe0b9b96c891cb8d581}


Definition at line {\bf 6809} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}!write\+\_\+r@{write\+\_\+r}}
\index{write\+\_\+r@{write\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram\+::struct}}
\paragraph[{write\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram__ram_1_1struct_aab880121f2481cefe57dda54ac45b144}


Definition at line {\bf 6810} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
