$date
	Thu Oct 25 16:02:43 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module updown_tb $end
$var wire 4 ! cout [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ r $end
$scope module ud $end
$var wire 1 % clock $end
$var wire 1 & enable $end
$var wire 1 ' reset $end
$var reg 4 ( count_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
0&
0%
0$
0#
0"
bx !
$end
#5
1"
1%
1$
1'
#6
b0 (
b0 !
#10
0"
0%
#15
1"
1%
0$
0'
#16
b1111 (
b1111 !
#20
0"
0%
#25
1"
1%
1#
1&
#26
b0 (
b0 !
#30
0"
0%
#35
1"
1%
#36
b1 (
b1 !
#40
0"
0%
#45
1"
1%
#46
b10 (
b10 !
#50
0"
0%
#55
1"
1%
#56
b11 (
b11 !
#60
0"
0%
#65
1"
1%
#66
b100 (
b100 !
#70
0"
0%
#75
1"
1%
#76
b101 (
b101 !
#80
0"
0%
#85
1"
1%
#86
b110 (
b110 !
#90
0"
0%
#95
1"
1%
#96
b111 (
b111 !
#100
0"
0%
#105
1"
1%
#106
b1000 (
b1000 !
#110
0"
0%
#115
1"
1%
#116
b1001 (
b1001 !
#120
0"
0%
#125
1"
1%
0#
0&
#126
b1000 (
b1000 !
#130
0"
0%
