Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat May 31 16:43:10 2025
| Host         : kyungho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seq_multipler_sb_timing_summary_routed.rpt -pb seq_multipler_sb_timing_summary_routed.pb -rpx seq_multipler_sb_timing_summary_routed.rpx -warn_on_violation
| Design       : seq_multipler_sb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     98          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (18)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DUT/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DUT/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: U1/tmp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/tmp_reg[18]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  271          inf        0.000                      0                  271           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           271 Endpoints
Min Delay           271 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/Result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.803ns  (logic 5.353ns (33.875%)  route 10.450ns (66.125%))
  Logic Levels:           9  (FDRE=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  DUT/Result_reg[12]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DUT/Result_reg[12]/Q
                         net (fo=12, routed)          1.209     1.727    DUT/p_0_in[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.851 r  DUT/led_out_OBUF[2]_inst_i_31/O
                         net (fo=7, routed)           1.051     2.902    DUT/bcd3_out__0[12]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.026 r  DUT/led_out_OBUF[2]_inst_i_16/O
                         net (fo=9, routed)           1.212     4.238    DUT/led_out_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.150     4.388 r  DUT/led_out_OBUF[2]_inst_i_8/O
                         net (fo=6, routed)           1.204     5.593    DUT/led_out_OBUF[2]_inst_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.356     5.949 r  DUT/led_out_OBUF[2]_inst_i_28/O
                         net (fo=5, routed)           0.907     6.855    DUT/led_out_OBUF[2]_inst_i_28_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.326     7.181 r  DUT/led_out_OBUF[2]_inst_i_14/O
                         net (fo=5, routed)           0.828     8.009    DUT/led_out_OBUF[2]_inst_i_14_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.133 r  DUT/led_out_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.600     8.733    DUT/led_out_OBUF[2]_inst_i_7_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.857 r  DUT/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.438    12.296    led_out_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.507    15.803 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.803    led_out[1]
    N3                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/Result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.498ns  (logic 5.490ns (35.423%)  route 10.008ns (64.577%))
  Logic Levels:           10  (FDRE=1 LUT5=5 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  DUT/Result_reg[12]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DUT/Result_reg[12]/Q
                         net (fo=12, routed)          1.209     1.727    DUT/p_0_in[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.851 r  DUT/led_out_OBUF[2]_inst_i_31/O
                         net (fo=7, routed)           1.051     2.902    DUT/bcd3_out__0[12]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.026 r  DUT/led_out_OBUF[2]_inst_i_16/O
                         net (fo=9, routed)           1.212     4.238    DUT/led_out_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.150     4.388 r  DUT/led_out_OBUF[2]_inst_i_8/O
                         net (fo=6, routed)           1.204     5.593    DUT/led_out_OBUF[2]_inst_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.356     5.949 r  DUT/led_out_OBUF[2]_inst_i_28/O
                         net (fo=5, routed)           0.907     6.855    DUT/led_out_OBUF[2]_inst_i_28_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.326     7.181 r  DUT/led_out_OBUF[2]_inst_i_14/O
                         net (fo=5, routed)           0.911     8.092    DUT/led_out_OBUF[2]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.216 f  DUT/seg_out_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           0.834     9.050    DUT/seg_out_OBUF[6]_inst_i_16_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.174 r  DUT/seg_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.799     9.973    DUT/seg_out_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.097 r  DUT/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.881    11.978    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.498 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.498    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/Result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.420ns  (logic 5.501ns (35.678%)  route 9.918ns (64.322%))
  Logic Levels:           10  (FDRE=1 LUT5=5 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  DUT/Result_reg[12]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DUT/Result_reg[12]/Q
                         net (fo=12, routed)          1.209     1.727    DUT/p_0_in[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.851 r  DUT/led_out_OBUF[2]_inst_i_31/O
                         net (fo=7, routed)           1.051     2.902    DUT/bcd3_out__0[12]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.026 r  DUT/led_out_OBUF[2]_inst_i_16/O
                         net (fo=9, routed)           1.212     4.238    DUT/led_out_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.150     4.388 r  DUT/led_out_OBUF[2]_inst_i_8/O
                         net (fo=6, routed)           1.204     5.593    DUT/led_out_OBUF[2]_inst_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.356     5.949 r  DUT/led_out_OBUF[2]_inst_i_28/O
                         net (fo=5, routed)           0.907     6.855    DUT/led_out_OBUF[2]_inst_i_28_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.326     7.181 r  DUT/led_out_OBUF[2]_inst_i_14/O
                         net (fo=5, routed)           0.911     8.092    DUT/led_out_OBUF[2]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.216 r  DUT/seg_out_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.012     9.228    DUT/seg_out_OBUF[6]_inst_i_16_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  DUT/seg_out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.403     9.755    DUT/seg_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.879 r  DUT/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.009    11.888    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.420 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.420    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/Result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.408ns  (logic 5.364ns (34.815%)  route 10.043ns (65.185%))
  Logic Levels:           9  (FDRE=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  DUT/Result_reg[12]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DUT/Result_reg[12]/Q
                         net (fo=12, routed)          1.209     1.727    DUT/p_0_in[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.851 r  DUT/led_out_OBUF[2]_inst_i_31/O
                         net (fo=7, routed)           1.051     2.902    DUT/bcd3_out__0[12]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.026 r  DUT/led_out_OBUF[2]_inst_i_16/O
                         net (fo=9, routed)           1.212     4.238    DUT/led_out_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.150     4.388 r  DUT/led_out_OBUF[2]_inst_i_8/O
                         net (fo=6, routed)           1.204     5.593    DUT/led_out_OBUF[2]_inst_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.356     5.949 r  DUT/led_out_OBUF[2]_inst_i_28/O
                         net (fo=5, routed)           0.907     6.855    DUT/led_out_OBUF[2]_inst_i_28_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.326     7.181 r  DUT/led_out_OBUF[2]_inst_i_14/O
                         net (fo=5, routed)           0.828     8.009    DUT/led_out_OBUF[2]_inst_i_14_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.133 r  DUT/led_out_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.603     8.736    DUT/led_out_OBUF[2]_inst_i_7_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.860 r  DUT/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.029    11.889    led_out_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518    15.408 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.408    led_out[0]
    P3                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/Result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.347ns  (logic 5.729ns (37.330%)  route 9.618ns (62.670%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  DUT/Result_reg[12]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DUT/Result_reg[12]/Q
                         net (fo=12, routed)          1.209     1.727    DUT/p_0_in[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.851 r  DUT/led_out_OBUF[2]_inst_i_31/O
                         net (fo=7, routed)           1.051     2.902    DUT/bcd3_out__0[12]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.026 r  DUT/led_out_OBUF[2]_inst_i_16/O
                         net (fo=9, routed)           1.212     4.238    DUT/led_out_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.150     4.388 r  DUT/led_out_OBUF[2]_inst_i_8/O
                         net (fo=6, routed)           1.204     5.593    DUT/led_out_OBUF[2]_inst_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.356     5.949 r  DUT/led_out_OBUF[2]_inst_i_28/O
                         net (fo=5, routed)           0.688     6.636    DUT/led_out_OBUF[2]_inst_i_28_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.326     6.962 r  DUT/seg_out_OBUF[6]_inst_i_26/O
                         net (fo=4, routed)           0.676     7.638    DUT/seg_out_OBUF[6]_inst_i_26_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.152     7.790 r  DUT/seg_out_OBUF[6]_inst_i_9/O
                         net (fo=7, routed)           0.977     8.767    DUT/seg_out_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.326     9.093 r  DUT/seg_out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.798     9.891    DUT/seg_out_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.124    10.015 r  DUT/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.803    11.818    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.347 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.347    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/Result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.275ns  (logic 5.710ns (37.384%)  route 9.565ns (62.616%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  DUT/Result_reg[12]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DUT/Result_reg[12]/Q
                         net (fo=12, routed)          1.209     1.727    DUT/p_0_in[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.851 r  DUT/led_out_OBUF[2]_inst_i_31/O
                         net (fo=7, routed)           1.051     2.902    DUT/bcd3_out__0[12]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.026 r  DUT/led_out_OBUF[2]_inst_i_16/O
                         net (fo=9, routed)           1.212     4.238    DUT/led_out_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.150     4.388 r  DUT/led_out_OBUF[2]_inst_i_8/O
                         net (fo=6, routed)           1.204     5.593    DUT/led_out_OBUF[2]_inst_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.356     5.949 r  DUT/led_out_OBUF[2]_inst_i_28/O
                         net (fo=5, routed)           0.688     6.636    DUT/led_out_OBUF[2]_inst_i_28_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.326     6.962 r  DUT/seg_out_OBUF[6]_inst_i_26/O
                         net (fo=4, routed)           0.678     7.640    DUT/seg_out_OBUF[6]_inst_i_26_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.152     7.792 r  DUT/seg_out_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           0.834     8.626    DUT/seg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.332     8.958 r  DUT/seg_out_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.833     9.791    DUT/seg_out_OBUF[5]_inst_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.915 r  DUT/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.856    11.771    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.275 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.275    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/Result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.118ns  (logic 5.711ns (37.774%)  route 9.407ns (62.226%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  DUT/Result_reg[12]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DUT/Result_reg[12]/Q
                         net (fo=12, routed)          1.209     1.727    DUT/p_0_in[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.851 r  DUT/led_out_OBUF[2]_inst_i_31/O
                         net (fo=7, routed)           1.051     2.902    DUT/bcd3_out__0[12]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.026 r  DUT/led_out_OBUF[2]_inst_i_16/O
                         net (fo=9, routed)           1.212     4.238    DUT/led_out_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.150     4.388 r  DUT/led_out_OBUF[2]_inst_i_8/O
                         net (fo=6, routed)           1.204     5.593    DUT/led_out_OBUF[2]_inst_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.356     5.949 r  DUT/led_out_OBUF[2]_inst_i_28/O
                         net (fo=5, routed)           0.688     6.636    DUT/led_out_OBUF[2]_inst_i_28_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.326     6.962 r  DUT/seg_out_OBUF[6]_inst_i_26/O
                         net (fo=4, routed)           0.676     7.638    DUT/seg_out_OBUF[6]_inst_i_26_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.152     7.790 r  DUT/seg_out_OBUF[6]_inst_i_9/O
                         net (fo=7, routed)           0.985     8.775    DUT/seg_out_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.326     9.101 r  DUT/seg_out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.670     9.771    DUT/seg_out_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.895 r  DUT/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.712    11.607    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.118 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.118    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/Result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.110ns  (logic 5.505ns (36.434%)  route 9.605ns (63.566%))
  Logic Levels:           10  (FDRE=1 LUT5=5 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  DUT/Result_reg[12]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DUT/Result_reg[12]/Q
                         net (fo=12, routed)          1.209     1.727    DUT/p_0_in[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.851 r  DUT/led_out_OBUF[2]_inst_i_31/O
                         net (fo=7, routed)           1.051     2.902    DUT/bcd3_out__0[12]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.026 r  DUT/led_out_OBUF[2]_inst_i_16/O
                         net (fo=9, routed)           1.212     4.238    DUT/led_out_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.150     4.388 r  DUT/led_out_OBUF[2]_inst_i_8/O
                         net (fo=6, routed)           1.204     5.593    DUT/led_out_OBUF[2]_inst_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.356     5.949 r  DUT/led_out_OBUF[2]_inst_i_28/O
                         net (fo=5, routed)           0.907     6.855    DUT/led_out_OBUF[2]_inst_i_28_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.326     7.181 r  DUT/led_out_OBUF[2]_inst_i_14/O
                         net (fo=5, routed)           0.911     8.092    DUT/led_out_OBUF[2]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.216 r  DUT/seg_out_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           0.860     9.076    DUT/seg_out_OBUF[6]_inst_i_16_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.200 r  DUT/seg_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.580     9.780    DUT/seg_out_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.904 r  DUT/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670    11.575    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.110 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.110    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/Result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.981ns  (logic 5.361ns (35.788%)  route 9.620ns (64.212%))
  Logic Levels:           9  (FDRE=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  DUT/Result_reg[12]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DUT/Result_reg[12]/Q
                         net (fo=12, routed)          1.209     1.727    DUT/p_0_in[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.851 r  DUT/led_out_OBUF[2]_inst_i_31/O
                         net (fo=7, routed)           1.051     2.902    DUT/bcd3_out__0[12]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.026 r  DUT/led_out_OBUF[2]_inst_i_16/O
                         net (fo=9, routed)           1.212     4.238    DUT/led_out_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.150     4.388 r  DUT/led_out_OBUF[2]_inst_i_8/O
                         net (fo=6, routed)           1.204     5.593    DUT/led_out_OBUF[2]_inst_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.356     5.949 r  DUT/led_out_OBUF[2]_inst_i_28/O
                         net (fo=5, routed)           0.907     6.855    DUT/led_out_OBUF[2]_inst_i_28_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.326     7.181 r  DUT/led_out_OBUF[2]_inst_i_14/O
                         net (fo=5, routed)           0.828     8.009    DUT/led_out_OBUF[2]_inst_i_14_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.133 r  DUT/led_out_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.312     8.445    DUT/led_out_OBUF[2]_inst_i_7_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.569 r  DUT/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.896    11.466    led_out_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         3.515    14.981 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.981    led_out[2]
    P1                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/Result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.755ns  (logic 5.298ns (35.902%)  route 9.458ns (64.098%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  DUT/Result_reg[12]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DUT/Result_reg[12]/Q
                         net (fo=12, routed)          1.209     1.727    DUT/p_0_in[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.851 r  DUT/led_out_OBUF[2]_inst_i_31/O
                         net (fo=7, routed)           1.051     2.902    DUT/bcd3_out__0[12]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.026 r  DUT/led_out_OBUF[2]_inst_i_16/O
                         net (fo=9, routed)           1.202     4.228    DUT/led_out_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.152     4.380 r  DUT/led_out_OBUF[2]_inst_i_22/O
                         net (fo=4, routed)           0.705     5.086    DUT/led_out_OBUF[2]_inst_i_22_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.348     5.434 r  DUT/seg_out_OBUF[6]_inst_i_41/O
                         net (fo=3, routed)           0.810     6.244    DUT/seg_out_OBUF[6]_inst_i_41_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124     6.368 r  DUT/seg_out_OBUF[6]_inst_i_27/O
                         net (fo=8, routed)           1.285     7.653    DUT/seg_out_OBUF[6]_inst_i_27_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.777 r  DUT/seg_out_OBUF[6]_inst_i_10/O
                         net (fo=7, routed)           0.861     8.638    DUT/seg_out_OBUF[6]_inst_i_10_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.762 r  DUT/seg_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.660     9.422    DUT/seg_out_OBUF[3]_inst_i_4_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.546 r  DUT/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674    11.220    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.755 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.755    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            DUT/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         LDCE                         0.000     0.000 r  DUT/FSM_sequential_next_state_reg[0]/G
    SLICE_X59Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  DUT/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.268    DUT/next_state[0]
    SLICE_X59Y15         FDCE                                         r  DUT/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            DUT/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         LDCE                         0.000     0.000 r  DUT/FSM_sequential_next_state_reg[1]/G
    SLICE_X59Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  DUT/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.110     0.268    DUT/next_state[1]
    SLICE_X59Y15         FDCE                                         r  DUT/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/FSM_sequential_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            DUT/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         LDCE                         0.000     0.000 r  DUT/FSM_sequential_next_state_reg[2]/G
    SLICE_X59Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  DUT/FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.110     0.268    DUT/next_state[2]
    SLICE_X59Y15         FDCE                                         r  DUT/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/A_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/Result_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.279%)  route 0.150ns (44.721%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  DUT/A_reg[6]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/A_reg[6]/Q
                         net (fo=4, routed)           0.150     0.291    DUT/A_reg_n_0_[6]
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.045     0.336 r  DUT/Result[14]_i_1/O
                         net (fo=1, routed)           0.000     0.336    DUT/Result[14]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  DUT/Result_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/Result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  DUT/Q_reg[2]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/Q_reg[2]/Q
                         net (fo=2, routed)           0.156     0.297    DUT/Q_reg_n_0_[2]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  DUT/Result[2]_i_1/O
                         net (fo=1, routed)           0.000     0.342    DUT/Result[2]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  DUT/Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE                         0.000     0.000 r  U1/tmp_reg[10]/C
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/tmp_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    U1/tmp_reg_n_0_[10]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  U1/tmp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    U1/tmp_reg[8]_i_1_n_5
    SLICE_X36Y26         FDCE                                         r  U1/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDCE                         0.000     0.000 r  U1/tmp_reg[14]/C
    SLICE_X36Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/tmp_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    U1/tmp_reg_n_0_[14]
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  U1/tmp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    U1/tmp_reg[12]_i_1_n_5
    SLICE_X36Y27         FDCE                                         r  U1/tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE                         0.000     0.000 r  U1/tmp_reg[2]/C
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/tmp_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    U1/tmp_reg_n_0_[2]
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  U1/tmp_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    U1/tmp_reg[0]_i_1_n_5
    SLICE_X36Y24         FDCE                                         r  U1/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE                         0.000     0.000 r  U1/tmp_reg[6]/C
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/tmp_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    U1/tmp_reg_n_0_[6]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  U1/tmp_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    U1/tmp_reg[4]_i_1_n_5
    SLICE_X36Y25         FDCE                                         r  U1/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tmp_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/tmp_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.252ns (65.117%)  route 0.135ns (34.883%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE                         0.000     0.000 r  U1/tmp_reg[18]/C
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/tmp_reg[18]/Q
                         net (fo=3, routed)           0.135     0.276    U1/CLK
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.387 r  U1/tmp_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.387    U1/tmp_reg[16]_i_1_n_5
    SLICE_X36Y28         FDCE                                         r  U1/tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------





