-- generated by newgenasym Thu Apr 30 11:10:50 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \1sma5913bt3g\ is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC);
end \1sma5913bt3g\;
