$date
	Wed Apr 23 01:11:44 2025
$end
$version
	ModelSim Version 2020.4
$end
$timescale
	1ns
$end

$scope module Decode_Stage_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # RegWriteW $end
$var reg 5 $ RDW [4:0] $end
$var reg 32 % InstrD [31:0] $end
$var reg 32 & PCD [31:0] $end
$var reg 32 ' PCPlus4D [31:0] $end
$var reg 32 ( ResultW [31:0] $end
$var wire 1 ) RegWriteE $end
$var wire 1 * ALUSrcE $end
$var wire 1 + MemWriteE $end
$var wire 1 , MemReadE $end
$var wire 1 - ResultSrcE $end
$var wire 1 . BranchE $end
$var wire 1 / ALUControlE [2] $end
$var wire 1 0 ALUControlE [1] $end
$var wire 1 1 ALUControlE [0] $end
$var wire 1 2 RD1_E [31] $end
$var wire 1 3 RD1_E [30] $end
$var wire 1 4 RD1_E [29] $end
$var wire 1 5 RD1_E [28] $end
$var wire 1 6 RD1_E [27] $end
$var wire 1 7 RD1_E [26] $end
$var wire 1 8 RD1_E [25] $end
$var wire 1 9 RD1_E [24] $end
$var wire 1 : RD1_E [23] $end
$var wire 1 ; RD1_E [22] $end
$var wire 1 < RD1_E [21] $end
$var wire 1 = RD1_E [20] $end
$var wire 1 > RD1_E [19] $end
$var wire 1 ? RD1_E [18] $end
$var wire 1 @ RD1_E [17] $end
$var wire 1 A RD1_E [16] $end
$var wire 1 B RD1_E [15] $end
$var wire 1 C RD1_E [14] $end
$var wire 1 D RD1_E [13] $end
$var wire 1 E RD1_E [12] $end
$var wire 1 F RD1_E [11] $end
$var wire 1 G RD1_E [10] $end
$var wire 1 H RD1_E [9] $end
$var wire 1 I RD1_E [8] $end
$var wire 1 J RD1_E [7] $end
$var wire 1 K RD1_E [6] $end
$var wire 1 L RD1_E [5] $end
$var wire 1 M RD1_E [4] $end
$var wire 1 N RD1_E [3] $end
$var wire 1 O RD1_E [2] $end
$var wire 1 P RD1_E [1] $end
$var wire 1 Q RD1_E [0] $end
$var wire 1 R RD2_E [31] $end
$var wire 1 S RD2_E [30] $end
$var wire 1 T RD2_E [29] $end
$var wire 1 U RD2_E [28] $end
$var wire 1 V RD2_E [27] $end
$var wire 1 W RD2_E [26] $end
$var wire 1 X RD2_E [25] $end
$var wire 1 Y RD2_E [24] $end
$var wire 1 Z RD2_E [23] $end
$var wire 1 [ RD2_E [22] $end
$var wire 1 \ RD2_E [21] $end
$var wire 1 ] RD2_E [20] $end
$var wire 1 ^ RD2_E [19] $end
$var wire 1 _ RD2_E [18] $end
$var wire 1 ` RD2_E [17] $end
$var wire 1 a RD2_E [16] $end
$var wire 1 b RD2_E [15] $end
$var wire 1 c RD2_E [14] $end
$var wire 1 d RD2_E [13] $end
$var wire 1 e RD2_E [12] $end
$var wire 1 f RD2_E [11] $end
$var wire 1 g RD2_E [10] $end
$var wire 1 h RD2_E [9] $end
$var wire 1 i RD2_E [8] $end
$var wire 1 j RD2_E [7] $end
$var wire 1 k RD2_E [6] $end
$var wire 1 l RD2_E [5] $end
$var wire 1 m RD2_E [4] $end
$var wire 1 n RD2_E [3] $end
$var wire 1 o RD2_E [2] $end
$var wire 1 p RD2_E [1] $end
$var wire 1 q RD2_E [0] $end
$var wire 1 r Imm_Ext_E [31] $end
$var wire 1 s Imm_Ext_E [30] $end
$var wire 1 t Imm_Ext_E [29] $end
$var wire 1 u Imm_Ext_E [28] $end
$var wire 1 v Imm_Ext_E [27] $end
$var wire 1 w Imm_Ext_E [26] $end
$var wire 1 x Imm_Ext_E [25] $end
$var wire 1 y Imm_Ext_E [24] $end
$var wire 1 z Imm_Ext_E [23] $end
$var wire 1 { Imm_Ext_E [22] $end
$var wire 1 | Imm_Ext_E [21] $end
$var wire 1 } Imm_Ext_E [20] $end
$var wire 1 ~ Imm_Ext_E [19] $end
$var wire 1 !! Imm_Ext_E [18] $end
$var wire 1 "! Imm_Ext_E [17] $end
$var wire 1 #! Imm_Ext_E [16] $end
$var wire 1 $! Imm_Ext_E [15] $end
$var wire 1 %! Imm_Ext_E [14] $end
$var wire 1 &! Imm_Ext_E [13] $end
$var wire 1 '! Imm_Ext_E [12] $end
$var wire 1 (! Imm_Ext_E [11] $end
$var wire 1 )! Imm_Ext_E [10] $end
$var wire 1 *! Imm_Ext_E [9] $end
$var wire 1 +! Imm_Ext_E [8] $end
$var wire 1 ,! Imm_Ext_E [7] $end
$var wire 1 -! Imm_Ext_E [6] $end
$var wire 1 .! Imm_Ext_E [5] $end
$var wire 1 /! Imm_Ext_E [4] $end
$var wire 1 0! Imm_Ext_E [3] $end
$var wire 1 1! Imm_Ext_E [2] $end
$var wire 1 2! Imm_Ext_E [1] $end
$var wire 1 3! Imm_Ext_E [0] $end
$var wire 1 4! PCE [31] $end
$var wire 1 5! PCE [30] $end
$var wire 1 6! PCE [29] $end
$var wire 1 7! PCE [28] $end
$var wire 1 8! PCE [27] $end
$var wire 1 9! PCE [26] $end
$var wire 1 :! PCE [25] $end
$var wire 1 ;! PCE [24] $end
$var wire 1 <! PCE [23] $end
$var wire 1 =! PCE [22] $end
$var wire 1 >! PCE [21] $end
$var wire 1 ?! PCE [20] $end
$var wire 1 @! PCE [19] $end
$var wire 1 A! PCE [18] $end
$var wire 1 B! PCE [17] $end
$var wire 1 C! PCE [16] $end
$var wire 1 D! PCE [15] $end
$var wire 1 E! PCE [14] $end
$var wire 1 F! PCE [13] $end
$var wire 1 G! PCE [12] $end
$var wire 1 H! PCE [11] $end
$var wire 1 I! PCE [10] $end
$var wire 1 J! PCE [9] $end
$var wire 1 K! PCE [8] $end
$var wire 1 L! PCE [7] $end
$var wire 1 M! PCE [6] $end
$var wire 1 N! PCE [5] $end
$var wire 1 O! PCE [4] $end
$var wire 1 P! PCE [3] $end
$var wire 1 Q! PCE [2] $end
$var wire 1 R! PCE [1] $end
$var wire 1 S! PCE [0] $end
$var wire 1 T! PCPlus4E [31] $end
$var wire 1 U! PCPlus4E [30] $end
$var wire 1 V! PCPlus4E [29] $end
$var wire 1 W! PCPlus4E [28] $end
$var wire 1 X! PCPlus4E [27] $end
$var wire 1 Y! PCPlus4E [26] $end
$var wire 1 Z! PCPlus4E [25] $end
$var wire 1 [! PCPlus4E [24] $end
$var wire 1 \! PCPlus4E [23] $end
$var wire 1 ]! PCPlus4E [22] $end
$var wire 1 ^! PCPlus4E [21] $end
$var wire 1 _! PCPlus4E [20] $end
$var wire 1 `! PCPlus4E [19] $end
$var wire 1 a! PCPlus4E [18] $end
$var wire 1 b! PCPlus4E [17] $end
$var wire 1 c! PCPlus4E [16] $end
$var wire 1 d! PCPlus4E [15] $end
$var wire 1 e! PCPlus4E [14] $end
$var wire 1 f! PCPlus4E [13] $end
$var wire 1 g! PCPlus4E [12] $end
$var wire 1 h! PCPlus4E [11] $end
$var wire 1 i! PCPlus4E [10] $end
$var wire 1 j! PCPlus4E [9] $end
$var wire 1 k! PCPlus4E [8] $end
$var wire 1 l! PCPlus4E [7] $end
$var wire 1 m! PCPlus4E [6] $end
$var wire 1 n! PCPlus4E [5] $end
$var wire 1 o! PCPlus4E [4] $end
$var wire 1 p! PCPlus4E [3] $end
$var wire 1 q! PCPlus4E [2] $end
$var wire 1 r! PCPlus4E [1] $end
$var wire 1 s! PCPlus4E [0] $end
$var wire 1 t! RS1_E [4] $end
$var wire 1 u! RS1_E [3] $end
$var wire 1 v! RS1_E [2] $end
$var wire 1 w! RS1_E [1] $end
$var wire 1 x! RS1_E [0] $end
$var wire 1 y! RS2_E [4] $end
$var wire 1 z! RS2_E [3] $end
$var wire 1 {! RS2_E [2] $end
$var wire 1 |! RS2_E [1] $end
$var wire 1 }! RS2_E [0] $end
$var wire 1 ~! RD_E [4] $end
$var wire 1 !" RD_E [3] $end
$var wire 1 "" RD_E [2] $end
$var wire 1 #" RD_E [1] $end
$var wire 1 $" RD_E [0] $end
$var wire 1 %" Flush $end
$var wire 1 &" RS1_D [4] $end
$var wire 1 '" RS1_D [3] $end
$var wire 1 (" RS1_D [2] $end
$var wire 1 )" RS1_D [1] $end
$var wire 1 *" RS1_D [0] $end
$var wire 1 +" RS2_D [4] $end
$var wire 1 ," RS2_D [3] $end
$var wire 1 -" RS2_D [2] $end
$var wire 1 ." RS2_D [1] $end
$var wire 1 /" RS2_D [0] $end

$scope module decode $end
$var wire 1 0" clk $end
$var wire 1 1" rst $end
$var wire 1 %" Flush $end
$var wire 1 2" RegWriteW $end
$var wire 1 3" InstrD [31] $end
$var wire 1 4" InstrD [30] $end
$var wire 1 5" InstrD [29] $end
$var wire 1 6" InstrD [28] $end
$var wire 1 7" InstrD [27] $end
$var wire 1 8" InstrD [26] $end
$var wire 1 9" InstrD [25] $end
$var wire 1 :" InstrD [24] $end
$var wire 1 ;" InstrD [23] $end
$var wire 1 <" InstrD [22] $end
$var wire 1 =" InstrD [21] $end
$var wire 1 >" InstrD [20] $end
$var wire 1 ?" InstrD [19] $end
$var wire 1 @" InstrD [18] $end
$var wire 1 A" InstrD [17] $end
$var wire 1 B" InstrD [16] $end
$var wire 1 C" InstrD [15] $end
$var wire 1 D" InstrD [14] $end
$var wire 1 E" InstrD [13] $end
$var wire 1 F" InstrD [12] $end
$var wire 1 G" InstrD [11] $end
$var wire 1 H" InstrD [10] $end
$var wire 1 I" InstrD [9] $end
$var wire 1 J" InstrD [8] $end
$var wire 1 K" InstrD [7] $end
$var wire 1 L" InstrD [6] $end
$var wire 1 M" InstrD [5] $end
$var wire 1 N" InstrD [4] $end
$var wire 1 O" InstrD [3] $end
$var wire 1 P" InstrD [2] $end
$var wire 1 Q" InstrD [1] $end
$var wire 1 R" InstrD [0] $end
$var wire 1 S" PCD [31] $end
$var wire 1 T" PCD [30] $end
$var wire 1 U" PCD [29] $end
$var wire 1 V" PCD [28] $end
$var wire 1 W" PCD [27] $end
$var wire 1 X" PCD [26] $end
$var wire 1 Y" PCD [25] $end
$var wire 1 Z" PCD [24] $end
$var wire 1 [" PCD [23] $end
$var wire 1 \" PCD [22] $end
$var wire 1 ]" PCD [21] $end
$var wire 1 ^" PCD [20] $end
$var wire 1 _" PCD [19] $end
$var wire 1 `" PCD [18] $end
$var wire 1 a" PCD [17] $end
$var wire 1 b" PCD [16] $end
$var wire 1 c" PCD [15] $end
$var wire 1 d" PCD [14] $end
$var wire 1 e" PCD [13] $end
$var wire 1 f" PCD [12] $end
$var wire 1 g" PCD [11] $end
$var wire 1 h" PCD [10] $end
$var wire 1 i" PCD [9] $end
$var wire 1 j" PCD [8] $end
$var wire 1 k" PCD [7] $end
$var wire 1 l" PCD [6] $end
$var wire 1 m" PCD [5] $end
$var wire 1 n" PCD [4] $end
$var wire 1 o" PCD [3] $end
$var wire 1 p" PCD [2] $end
$var wire 1 q" PCD [1] $end
$var wire 1 r" PCD [0] $end
$var wire 1 s" PCPlus4D [31] $end
$var wire 1 t" PCPlus4D [30] $end
$var wire 1 u" PCPlus4D [29] $end
$var wire 1 v" PCPlus4D [28] $end
$var wire 1 w" PCPlus4D [27] $end
$var wire 1 x" PCPlus4D [26] $end
$var wire 1 y" PCPlus4D [25] $end
$var wire 1 z" PCPlus4D [24] $end
$var wire 1 {" PCPlus4D [23] $end
$var wire 1 |" PCPlus4D [22] $end
$var wire 1 }" PCPlus4D [21] $end
$var wire 1 ~" PCPlus4D [20] $end
$var wire 1 !# PCPlus4D [19] $end
$var wire 1 "# PCPlus4D [18] $end
$var wire 1 ## PCPlus4D [17] $end
$var wire 1 $# PCPlus4D [16] $end
$var wire 1 %# PCPlus4D [15] $end
$var wire 1 &# PCPlus4D [14] $end
$var wire 1 '# PCPlus4D [13] $end
$var wire 1 (# PCPlus4D [12] $end
$var wire 1 )# PCPlus4D [11] $end
$var wire 1 *# PCPlus4D [10] $end
$var wire 1 +# PCPlus4D [9] $end
$var wire 1 ,# PCPlus4D [8] $end
$var wire 1 -# PCPlus4D [7] $end
$var wire 1 .# PCPlus4D [6] $end
$var wire 1 /# PCPlus4D [5] $end
$var wire 1 0# PCPlus4D [4] $end
$var wire 1 1# PCPlus4D [3] $end
$var wire 1 2# PCPlus4D [2] $end
$var wire 1 3# PCPlus4D [1] $end
$var wire 1 4# PCPlus4D [0] $end
$var wire 1 5# RDW [4] $end
$var wire 1 6# RDW [3] $end
$var wire 1 7# RDW [2] $end
$var wire 1 8# RDW [1] $end
$var wire 1 9# RDW [0] $end
$var wire 1 :# ResultW [31] $end
$var wire 1 ;# ResultW [30] $end
$var wire 1 <# ResultW [29] $end
$var wire 1 =# ResultW [28] $end
$var wire 1 ># ResultW [27] $end
$var wire 1 ?# ResultW [26] $end
$var wire 1 @# ResultW [25] $end
$var wire 1 A# ResultW [24] $end
$var wire 1 B# ResultW [23] $end
$var wire 1 C# ResultW [22] $end
$var wire 1 D# ResultW [21] $end
$var wire 1 E# ResultW [20] $end
$var wire 1 F# ResultW [19] $end
$var wire 1 G# ResultW [18] $end
$var wire 1 H# ResultW [17] $end
$var wire 1 I# ResultW [16] $end
$var wire 1 J# ResultW [15] $end
$var wire 1 K# ResultW [14] $end
$var wire 1 L# ResultW [13] $end
$var wire 1 M# ResultW [12] $end
$var wire 1 N# ResultW [11] $end
$var wire 1 O# ResultW [10] $end
$var wire 1 P# ResultW [9] $end
$var wire 1 Q# ResultW [8] $end
$var wire 1 R# ResultW [7] $end
$var wire 1 S# ResultW [6] $end
$var wire 1 T# ResultW [5] $end
$var wire 1 U# ResultW [4] $end
$var wire 1 V# ResultW [3] $end
$var wire 1 W# ResultW [2] $end
$var wire 1 X# ResultW [1] $end
$var wire 1 Y# ResultW [0] $end
$var wire 1 ) RegWriteE $end
$var wire 1 * ALUSrcE $end
$var wire 1 + MemWriteE $end
$var wire 1 , MemReadE $end
$var wire 1 - ResultSrcE $end
$var wire 1 . BranchE $end
$var wire 1 / ALUControlE [2] $end
$var wire 1 0 ALUControlE [1] $end
$var wire 1 1 ALUControlE [0] $end
$var wire 1 2 RD1_E [31] $end
$var wire 1 3 RD1_E [30] $end
$var wire 1 4 RD1_E [29] $end
$var wire 1 5 RD1_E [28] $end
$var wire 1 6 RD1_E [27] $end
$var wire 1 7 RD1_E [26] $end
$var wire 1 8 RD1_E [25] $end
$var wire 1 9 RD1_E [24] $end
$var wire 1 : RD1_E [23] $end
$var wire 1 ; RD1_E [22] $end
$var wire 1 < RD1_E [21] $end
$var wire 1 = RD1_E [20] $end
$var wire 1 > RD1_E [19] $end
$var wire 1 ? RD1_E [18] $end
$var wire 1 @ RD1_E [17] $end
$var wire 1 A RD1_E [16] $end
$var wire 1 B RD1_E [15] $end
$var wire 1 C RD1_E [14] $end
$var wire 1 D RD1_E [13] $end
$var wire 1 E RD1_E [12] $end
$var wire 1 F RD1_E [11] $end
$var wire 1 G RD1_E [10] $end
$var wire 1 H RD1_E [9] $end
$var wire 1 I RD1_E [8] $end
$var wire 1 J RD1_E [7] $end
$var wire 1 K RD1_E [6] $end
$var wire 1 L RD1_E [5] $end
$var wire 1 M RD1_E [4] $end
$var wire 1 N RD1_E [3] $end
$var wire 1 O RD1_E [2] $end
$var wire 1 P RD1_E [1] $end
$var wire 1 Q RD1_E [0] $end
$var wire 1 R RD2_E [31] $end
$var wire 1 S RD2_E [30] $end
$var wire 1 T RD2_E [29] $end
$var wire 1 U RD2_E [28] $end
$var wire 1 V RD2_E [27] $end
$var wire 1 W RD2_E [26] $end
$var wire 1 X RD2_E [25] $end
$var wire 1 Y RD2_E [24] $end
$var wire 1 Z RD2_E [23] $end
$var wire 1 [ RD2_E [22] $end
$var wire 1 \ RD2_E [21] $end
$var wire 1 ] RD2_E [20] $end
$var wire 1 ^ RD2_E [19] $end
$var wire 1 _ RD2_E [18] $end
$var wire 1 ` RD2_E [17] $end
$var wire 1 a RD2_E [16] $end
$var wire 1 b RD2_E [15] $end
$var wire 1 c RD2_E [14] $end
$var wire 1 d RD2_E [13] $end
$var wire 1 e RD2_E [12] $end
$var wire 1 f RD2_E [11] $end
$var wire 1 g RD2_E [10] $end
$var wire 1 h RD2_E [9] $end
$var wire 1 i RD2_E [8] $end
$var wire 1 j RD2_E [7] $end
$var wire 1 k RD2_E [6] $end
$var wire 1 l RD2_E [5] $end
$var wire 1 m RD2_E [4] $end
$var wire 1 n RD2_E [3] $end
$var wire 1 o RD2_E [2] $end
$var wire 1 p RD2_E [1] $end
$var wire 1 q RD2_E [0] $end
$var wire 1 r Imm_Ext_E [31] $end
$var wire 1 s Imm_Ext_E [30] $end
$var wire 1 t Imm_Ext_E [29] $end
$var wire 1 u Imm_Ext_E [28] $end
$var wire 1 v Imm_Ext_E [27] $end
$var wire 1 w Imm_Ext_E [26] $end
$var wire 1 x Imm_Ext_E [25] $end
$var wire 1 y Imm_Ext_E [24] $end
$var wire 1 z Imm_Ext_E [23] $end
$var wire 1 { Imm_Ext_E [22] $end
$var wire 1 | Imm_Ext_E [21] $end
$var wire 1 } Imm_Ext_E [20] $end
$var wire 1 ~ Imm_Ext_E [19] $end
$var wire 1 !! Imm_Ext_E [18] $end
$var wire 1 "! Imm_Ext_E [17] $end
$var wire 1 #! Imm_Ext_E [16] $end
$var wire 1 $! Imm_Ext_E [15] $end
$var wire 1 %! Imm_Ext_E [14] $end
$var wire 1 &! Imm_Ext_E [13] $end
$var wire 1 '! Imm_Ext_E [12] $end
$var wire 1 (! Imm_Ext_E [11] $end
$var wire 1 )! Imm_Ext_E [10] $end
$var wire 1 *! Imm_Ext_E [9] $end
$var wire 1 +! Imm_Ext_E [8] $end
$var wire 1 ,! Imm_Ext_E [7] $end
$var wire 1 -! Imm_Ext_E [6] $end
$var wire 1 .! Imm_Ext_E [5] $end
$var wire 1 /! Imm_Ext_E [4] $end
$var wire 1 0! Imm_Ext_E [3] $end
$var wire 1 1! Imm_Ext_E [2] $end
$var wire 1 2! Imm_Ext_E [1] $end
$var wire 1 3! Imm_Ext_E [0] $end
$var wire 1 ~! RD_E [4] $end
$var wire 1 !" RD_E [3] $end
$var wire 1 "" RD_E [2] $end
$var wire 1 #" RD_E [1] $end
$var wire 1 $" RD_E [0] $end
$var wire 1 t! RS1_E [4] $end
$var wire 1 u! RS1_E [3] $end
$var wire 1 v! RS1_E [2] $end
$var wire 1 w! RS1_E [1] $end
$var wire 1 x! RS1_E [0] $end
$var wire 1 y! RS2_E [4] $end
$var wire 1 z! RS2_E [3] $end
$var wire 1 {! RS2_E [2] $end
$var wire 1 |! RS2_E [1] $end
$var wire 1 }! RS2_E [0] $end
$var wire 1 4! PCE [31] $end
$var wire 1 5! PCE [30] $end
$var wire 1 6! PCE [29] $end
$var wire 1 7! PCE [28] $end
$var wire 1 8! PCE [27] $end
$var wire 1 9! PCE [26] $end
$var wire 1 :! PCE [25] $end
$var wire 1 ;! PCE [24] $end
$var wire 1 <! PCE [23] $end
$var wire 1 =! PCE [22] $end
$var wire 1 >! PCE [21] $end
$var wire 1 ?! PCE [20] $end
$var wire 1 @! PCE [19] $end
$var wire 1 A! PCE [18] $end
$var wire 1 B! PCE [17] $end
$var wire 1 C! PCE [16] $end
$var wire 1 D! PCE [15] $end
$var wire 1 E! PCE [14] $end
$var wire 1 F! PCE [13] $end
$var wire 1 G! PCE [12] $end
$var wire 1 H! PCE [11] $end
$var wire 1 I! PCE [10] $end
$var wire 1 J! PCE [9] $end
$var wire 1 K! PCE [8] $end
$var wire 1 L! PCE [7] $end
$var wire 1 M! PCE [6] $end
$var wire 1 N! PCE [5] $end
$var wire 1 O! PCE [4] $end
$var wire 1 P! PCE [3] $end
$var wire 1 Q! PCE [2] $end
$var wire 1 R! PCE [1] $end
$var wire 1 S! PCE [0] $end
$var wire 1 T! PCPlus4E [31] $end
$var wire 1 U! PCPlus4E [30] $end
$var wire 1 V! PCPlus4E [29] $end
$var wire 1 W! PCPlus4E [28] $end
$var wire 1 X! PCPlus4E [27] $end
$var wire 1 Y! PCPlus4E [26] $end
$var wire 1 Z! PCPlus4E [25] $end
$var wire 1 [! PCPlus4E [24] $end
$var wire 1 \! PCPlus4E [23] $end
$var wire 1 ]! PCPlus4E [22] $end
$var wire 1 ^! PCPlus4E [21] $end
$var wire 1 _! PCPlus4E [20] $end
$var wire 1 `! PCPlus4E [19] $end
$var wire 1 a! PCPlus4E [18] $end
$var wire 1 b! PCPlus4E [17] $end
$var wire 1 c! PCPlus4E [16] $end
$var wire 1 d! PCPlus4E [15] $end
$var wire 1 e! PCPlus4E [14] $end
$var wire 1 f! PCPlus4E [13] $end
$var wire 1 g! PCPlus4E [12] $end
$var wire 1 h! PCPlus4E [11] $end
$var wire 1 i! PCPlus4E [10] $end
$var wire 1 j! PCPlus4E [9] $end
$var wire 1 k! PCPlus4E [8] $end
$var wire 1 l! PCPlus4E [7] $end
$var wire 1 m! PCPlus4E [6] $end
$var wire 1 n! PCPlus4E [5] $end
$var wire 1 o! PCPlus4E [4] $end
$var wire 1 p! PCPlus4E [3] $end
$var wire 1 q! PCPlus4E [2] $end
$var wire 1 r! PCPlus4E [1] $end
$var wire 1 s! PCPlus4E [0] $end
$var wire 1 Z# RegWriteD $end
$var wire 1 [# ALUSrcD $end
$var wire 1 \# MemWriteD $end
$var wire 1 ]# MemReadD $end
$var wire 1 ^# ResultSrcD $end
$var wire 1 _# BranchD $end
$var wire 1 `# ImmSrcD [1] $end
$var wire 1 a# ImmSrcD [0] $end
$var wire 1 b# ALUControlD [2] $end
$var wire 1 c# ALUControlD [1] $end
$var wire 1 d# ALUControlD [0] $end
$var wire 1 e# RD1_D [31] $end
$var wire 1 f# RD1_D [30] $end
$var wire 1 g# RD1_D [29] $end
$var wire 1 h# RD1_D [28] $end
$var wire 1 i# RD1_D [27] $end
$var wire 1 j# RD1_D [26] $end
$var wire 1 k# RD1_D [25] $end
$var wire 1 l# RD1_D [24] $end
$var wire 1 m# RD1_D [23] $end
$var wire 1 n# RD1_D [22] $end
$var wire 1 o# RD1_D [21] $end
$var wire 1 p# RD1_D [20] $end
$var wire 1 q# RD1_D [19] $end
$var wire 1 r# RD1_D [18] $end
$var wire 1 s# RD1_D [17] $end
$var wire 1 t# RD1_D [16] $end
$var wire 1 u# RD1_D [15] $end
$var wire 1 v# RD1_D [14] $end
$var wire 1 w# RD1_D [13] $end
$var wire 1 x# RD1_D [12] $end
$var wire 1 y# RD1_D [11] $end
$var wire 1 z# RD1_D [10] $end
$var wire 1 {# RD1_D [9] $end
$var wire 1 |# RD1_D [8] $end
$var wire 1 }# RD1_D [7] $end
$var wire 1 ~# RD1_D [6] $end
$var wire 1 !$ RD1_D [5] $end
$var wire 1 "$ RD1_D [4] $end
$var wire 1 #$ RD1_D [3] $end
$var wire 1 $$ RD1_D [2] $end
$var wire 1 %$ RD1_D [1] $end
$var wire 1 &$ RD1_D [0] $end
$var wire 1 '$ RD2_D [31] $end
$var wire 1 ($ RD2_D [30] $end
$var wire 1 )$ RD2_D [29] $end
$var wire 1 *$ RD2_D [28] $end
$var wire 1 +$ RD2_D [27] $end
$var wire 1 ,$ RD2_D [26] $end
$var wire 1 -$ RD2_D [25] $end
$var wire 1 .$ RD2_D [24] $end
$var wire 1 /$ RD2_D [23] $end
$var wire 1 0$ RD2_D [22] $end
$var wire 1 1$ RD2_D [21] $end
$var wire 1 2$ RD2_D [20] $end
$var wire 1 3$ RD2_D [19] $end
$var wire 1 4$ RD2_D [18] $end
$var wire 1 5$ RD2_D [17] $end
$var wire 1 6$ RD2_D [16] $end
$var wire 1 7$ RD2_D [15] $end
$var wire 1 8$ RD2_D [14] $end
$var wire 1 9$ RD2_D [13] $end
$var wire 1 :$ RD2_D [12] $end
$var wire 1 ;$ RD2_D [11] $end
$var wire 1 <$ RD2_D [10] $end
$var wire 1 =$ RD2_D [9] $end
$var wire 1 >$ RD2_D [8] $end
$var wire 1 ?$ RD2_D [7] $end
$var wire 1 @$ RD2_D [6] $end
$var wire 1 A$ RD2_D [5] $end
$var wire 1 B$ RD2_D [4] $end
$var wire 1 C$ RD2_D [3] $end
$var wire 1 D$ RD2_D [2] $end
$var wire 1 E$ RD2_D [1] $end
$var wire 1 F$ RD2_D [0] $end
$var wire 1 G$ Imm_Ext_D [31] $end
$var wire 1 H$ Imm_Ext_D [30] $end
$var wire 1 I$ Imm_Ext_D [29] $end
$var wire 1 J$ Imm_Ext_D [28] $end
$var wire 1 K$ Imm_Ext_D [27] $end
$var wire 1 L$ Imm_Ext_D [26] $end
$var wire 1 M$ Imm_Ext_D [25] $end
$var wire 1 N$ Imm_Ext_D [24] $end
$var wire 1 O$ Imm_Ext_D [23] $end
$var wire 1 P$ Imm_Ext_D [22] $end
$var wire 1 Q$ Imm_Ext_D [21] $end
$var wire 1 R$ Imm_Ext_D [20] $end
$var wire 1 S$ Imm_Ext_D [19] $end
$var wire 1 T$ Imm_Ext_D [18] $end
$var wire 1 U$ Imm_Ext_D [17] $end
$var wire 1 V$ Imm_Ext_D [16] $end
$var wire 1 W$ Imm_Ext_D [15] $end
$var wire 1 X$ Imm_Ext_D [14] $end
$var wire 1 Y$ Imm_Ext_D [13] $end
$var wire 1 Z$ Imm_Ext_D [12] $end
$var wire 1 [$ Imm_Ext_D [11] $end
$var wire 1 \$ Imm_Ext_D [10] $end
$var wire 1 ]$ Imm_Ext_D [9] $end
$var wire 1 ^$ Imm_Ext_D [8] $end
$var wire 1 _$ Imm_Ext_D [7] $end
$var wire 1 `$ Imm_Ext_D [6] $end
$var wire 1 a$ Imm_Ext_D [5] $end
$var wire 1 b$ Imm_Ext_D [4] $end
$var wire 1 c$ Imm_Ext_D [3] $end
$var wire 1 d$ Imm_Ext_D [2] $end
$var wire 1 e$ Imm_Ext_D [1] $end
$var wire 1 f$ Imm_Ext_D [0] $end
$var reg 1 g$ RegWriteD_r $end
$var reg 1 h$ ALUSrcD_r $end
$var reg 1 i$ MemWriteD_r $end
$var reg 1 j$ MemReadD_r $end
$var reg 1 k$ ResultSrcD_r $end
$var reg 1 l$ BranchD_r $end
$var reg 3 m$ ALUControlD_r [2:0] $end
$var reg 32 n$ RD1_D_r [31:0] $end
$var reg 32 o$ RD2_D_r [31:0] $end
$var reg 32 p$ Imm_Ext_D_r [31:0] $end
$var reg 5 q$ RD_D_r [4:0] $end
$var reg 5 r$ RS1_D_r [4:0] $end
$var reg 5 s$ RS2_D_r [4:0] $end
$var reg 32 t$ PCD_r [31:0] $end
$var reg 32 u$ PCPlus4D_r [31:0] $end

$scope module control $end
$var wire 1 L" Op [6] $end
$var wire 1 M" Op [5] $end
$var wire 1 N" Op [4] $end
$var wire 1 O" Op [3] $end
$var wire 1 P" Op [2] $end
$var wire 1 Q" Op [1] $end
$var wire 1 R" Op [0] $end
$var wire 1 3" funct7 [6] $end
$var wire 1 4" funct7 [5] $end
$var wire 1 5" funct7 [4] $end
$var wire 1 6" funct7 [3] $end
$var wire 1 7" funct7 [2] $end
$var wire 1 8" funct7 [1] $end
$var wire 1 9" funct7 [0] $end
$var wire 1 D" funct3 [2] $end
$var wire 1 E" funct3 [1] $end
$var wire 1 F" funct3 [0] $end
$var wire 1 Z# RegWrite $end
$var wire 1 [# ALUSrc $end
$var wire 1 \# MemWrite $end
$var wire 1 ]# MemRead $end
$var wire 1 ^# ResultSrc $end
$var wire 1 _# Branch $end
$var wire 1 `# ImmSrc [1] $end
$var wire 1 a# ImmSrc [0] $end
$var wire 1 b# ALUControl [2] $end
$var wire 1 c# ALUControl [1] $end
$var wire 1 d# ALUControl [0] $end
$var wire 1 v$ ALUOp [1] $end
$var wire 1 w$ ALUOp [0] $end

$scope module Main_Decoder $end
$var wire 1 L" Op [6] $end
$var wire 1 M" Op [5] $end
$var wire 1 N" Op [4] $end
$var wire 1 O" Op [3] $end
$var wire 1 P" Op [2] $end
$var wire 1 Q" Op [1] $end
$var wire 1 R" Op [0] $end
$var wire 1 Z# RegWrite $end
$var wire 1 [# ALUSrc $end
$var wire 1 \# MemWrite $end
$var wire 1 ]# MemRead $end
$var wire 1 ^# ResultSrc $end
$var wire 1 _# Branch $end
$var wire 1 `# ImmSrc [1] $end
$var wire 1 a# ImmSrc [0] $end
$var wire 1 v$ ALUOp [1] $end
$var wire 1 w$ ALUOp [0] $end
$upscope $end

$scope module ALU_Decoder $end
$var wire 1 v$ ALUOp [1] $end
$var wire 1 w$ ALUOp [0] $end
$var wire 1 D" funct3 [2] $end
$var wire 1 E" funct3 [1] $end
$var wire 1 F" funct3 [0] $end
$var wire 1 3" funct7 [6] $end
$var wire 1 4" funct7 [5] $end
$var wire 1 5" funct7 [4] $end
$var wire 1 6" funct7 [3] $end
$var wire 1 7" funct7 [2] $end
$var wire 1 8" funct7 [1] $end
$var wire 1 9" funct7 [0] $end
$var wire 1 L" op [6] $end
$var wire 1 M" op [5] $end
$var wire 1 N" op [4] $end
$var wire 1 O" op [3] $end
$var wire 1 P" op [2] $end
$var wire 1 Q" op [1] $end
$var wire 1 R" op [0] $end
$var wire 1 b# ALUControl [2] $end
$var wire 1 c# ALUControl [1] $end
$var wire 1 d# ALUControl [0] $end
$upscope $end
$upscope $end

$scope module rf $end
$var wire 1 0" clk $end
$var wire 1 1" rst $end
$var wire 1 2" WE3 $end
$var wire 1 ?" A1 [4] $end
$var wire 1 @" A1 [3] $end
$var wire 1 A" A1 [2] $end
$var wire 1 B" A1 [1] $end
$var wire 1 C" A1 [0] $end
$var wire 1 :" A2 [4] $end
$var wire 1 ;" A2 [3] $end
$var wire 1 <" A2 [2] $end
$var wire 1 =" A2 [1] $end
$var wire 1 >" A2 [0] $end
$var wire 1 5# A3 [4] $end
$var wire 1 6# A3 [3] $end
$var wire 1 7# A3 [2] $end
$var wire 1 8# A3 [1] $end
$var wire 1 9# A3 [0] $end
$var wire 1 :# WD3 [31] $end
$var wire 1 ;# WD3 [30] $end
$var wire 1 <# WD3 [29] $end
$var wire 1 =# WD3 [28] $end
$var wire 1 ># WD3 [27] $end
$var wire 1 ?# WD3 [26] $end
$var wire 1 @# WD3 [25] $end
$var wire 1 A# WD3 [24] $end
$var wire 1 B# WD3 [23] $end
$var wire 1 C# WD3 [22] $end
$var wire 1 D# WD3 [21] $end
$var wire 1 E# WD3 [20] $end
$var wire 1 F# WD3 [19] $end
$var wire 1 G# WD3 [18] $end
$var wire 1 H# WD3 [17] $end
$var wire 1 I# WD3 [16] $end
$var wire 1 J# WD3 [15] $end
$var wire 1 K# WD3 [14] $end
$var wire 1 L# WD3 [13] $end
$var wire 1 M# WD3 [12] $end
$var wire 1 N# WD3 [11] $end
$var wire 1 O# WD3 [10] $end
$var wire 1 P# WD3 [9] $end
$var wire 1 Q# WD3 [8] $end
$var wire 1 R# WD3 [7] $end
$var wire 1 S# WD3 [6] $end
$var wire 1 T# WD3 [5] $end
$var wire 1 U# WD3 [4] $end
$var wire 1 V# WD3 [3] $end
$var wire 1 W# WD3 [2] $end
$var wire 1 X# WD3 [1] $end
$var wire 1 Y# WD3 [0] $end
$var wire 1 e# RD1 [31] $end
$var wire 1 f# RD1 [30] $end
$var wire 1 g# RD1 [29] $end
$var wire 1 h# RD1 [28] $end
$var wire 1 i# RD1 [27] $end
$var wire 1 j# RD1 [26] $end
$var wire 1 k# RD1 [25] $end
$var wire 1 l# RD1 [24] $end
$var wire 1 m# RD1 [23] $end
$var wire 1 n# RD1 [22] $end
$var wire 1 o# RD1 [21] $end
$var wire 1 p# RD1 [20] $end
$var wire 1 q# RD1 [19] $end
$var wire 1 r# RD1 [18] $end
$var wire 1 s# RD1 [17] $end
$var wire 1 t# RD1 [16] $end
$var wire 1 u# RD1 [15] $end
$var wire 1 v# RD1 [14] $end
$var wire 1 w# RD1 [13] $end
$var wire 1 x# RD1 [12] $end
$var wire 1 y# RD1 [11] $end
$var wire 1 z# RD1 [10] $end
$var wire 1 {# RD1 [9] $end
$var wire 1 |# RD1 [8] $end
$var wire 1 }# RD1 [7] $end
$var wire 1 ~# RD1 [6] $end
$var wire 1 !$ RD1 [5] $end
$var wire 1 "$ RD1 [4] $end
$var wire 1 #$ RD1 [3] $end
$var wire 1 $$ RD1 [2] $end
$var wire 1 %$ RD1 [1] $end
$var wire 1 &$ RD1 [0] $end
$var wire 1 '$ RD2 [31] $end
$var wire 1 ($ RD2 [30] $end
$var wire 1 )$ RD2 [29] $end
$var wire 1 *$ RD2 [28] $end
$var wire 1 +$ RD2 [27] $end
$var wire 1 ,$ RD2 [26] $end
$var wire 1 -$ RD2 [25] $end
$var wire 1 .$ RD2 [24] $end
$var wire 1 /$ RD2 [23] $end
$var wire 1 0$ RD2 [22] $end
$var wire 1 1$ RD2 [21] $end
$var wire 1 2$ RD2 [20] $end
$var wire 1 3$ RD2 [19] $end
$var wire 1 4$ RD2 [18] $end
$var wire 1 5$ RD2 [17] $end
$var wire 1 6$ RD2 [16] $end
$var wire 1 7$ RD2 [15] $end
$var wire 1 8$ RD2 [14] $end
$var wire 1 9$ RD2 [13] $end
$var wire 1 :$ RD2 [12] $end
$var wire 1 ;$ RD2 [11] $end
$var wire 1 <$ RD2 [10] $end
$var wire 1 =$ RD2 [9] $end
$var wire 1 >$ RD2 [8] $end
$var wire 1 ?$ RD2 [7] $end
$var wire 1 @$ RD2 [6] $end
$var wire 1 A$ RD2 [5] $end
$var wire 1 B$ RD2 [4] $end
$var wire 1 C$ RD2 [3] $end
$var wire 1 D$ RD2 [2] $end
$var wire 1 E$ RD2 [1] $end
$var wire 1 F$ RD2 [0] $end
$upscope $end

$scope module extension $end
$var wire 1 3" In [31] $end
$var wire 1 4" In [30] $end
$var wire 1 5" In [29] $end
$var wire 1 6" In [28] $end
$var wire 1 7" In [27] $end
$var wire 1 8" In [26] $end
$var wire 1 9" In [25] $end
$var wire 1 :" In [24] $end
$var wire 1 ;" In [23] $end
$var wire 1 <" In [22] $end
$var wire 1 =" In [21] $end
$var wire 1 >" In [20] $end
$var wire 1 ?" In [19] $end
$var wire 1 @" In [18] $end
$var wire 1 A" In [17] $end
$var wire 1 B" In [16] $end
$var wire 1 C" In [15] $end
$var wire 1 D" In [14] $end
$var wire 1 E" In [13] $end
$var wire 1 F" In [12] $end
$var wire 1 G" In [11] $end
$var wire 1 H" In [10] $end
$var wire 1 I" In [9] $end
$var wire 1 J" In [8] $end
$var wire 1 K" In [7] $end
$var wire 1 L" In [6] $end
$var wire 1 M" In [5] $end
$var wire 1 N" In [4] $end
$var wire 1 O" In [3] $end
$var wire 1 P" In [2] $end
$var wire 1 Q" In [1] $end
$var wire 1 R" In [0] $end
$var wire 1 `# ImmSrc [1] $end
$var wire 1 a# ImmSrc [0] $end
$var wire 1 G$ Imm_Ext [31] $end
$var wire 1 H$ Imm_Ext [30] $end
$var wire 1 I$ Imm_Ext [29] $end
$var wire 1 J$ Imm_Ext [28] $end
$var wire 1 K$ Imm_Ext [27] $end
$var wire 1 L$ Imm_Ext [26] $end
$var wire 1 M$ Imm_Ext [25] $end
$var wire 1 N$ Imm_Ext [24] $end
$var wire 1 O$ Imm_Ext [23] $end
$var wire 1 P$ Imm_Ext [22] $end
$var wire 1 Q$ Imm_Ext [21] $end
$var wire 1 R$ Imm_Ext [20] $end
$var wire 1 S$ Imm_Ext [19] $end
$var wire 1 T$ Imm_Ext [18] $end
$var wire 1 U$ Imm_Ext [17] $end
$var wire 1 V$ Imm_Ext [16] $end
$var wire 1 W$ Imm_Ext [15] $end
$var wire 1 X$ Imm_Ext [14] $end
$var wire 1 Y$ Imm_Ext [13] $end
$var wire 1 Z$ Imm_Ext [12] $end
$var wire 1 [$ Imm_Ext [11] $end
$var wire 1 \$ Imm_Ext [10] $end
$var wire 1 ]$ Imm_Ext [9] $end
$var wire 1 ^$ Imm_Ext [8] $end
$var wire 1 _$ Imm_Ext [7] $end
$var wire 1 `$ Imm_Ext [6] $end
$var wire 1 a$ Imm_Ext [5] $end
$var wire 1 b$ Imm_Ext [4] $end
$var wire 1 c$ Imm_Ext [3] $end
$var wire 1 d$ Imm_Ext [2] $end
$var wire 1 e$ Imm_Ext [1] $end
$var wire 1 f$ Imm_Ext [0] $end
$upscope $end
$upscope $end

$scope module hazard $end
$var wire 1 , MemReadE $end
$var wire 1 ~! RD_E [4] $end
$var wire 1 !" RD_E [3] $end
$var wire 1 "" RD_E [2] $end
$var wire 1 #" RD_E [1] $end
$var wire 1 $" RD_E [0] $end
$var wire 1 &" Rs1_D [4] $end
$var wire 1 '" Rs1_D [3] $end
$var wire 1 (" Rs1_D [2] $end
$var wire 1 )" Rs1_D [1] $end
$var wire 1 *" Rs1_D [0] $end
$var wire 1 +" Rs2_D [4] $end
$var wire 1 ," Rs2_D [3] $end
$var wire 1 -" Rs2_D [2] $end
$var wire 1 ." Rs2_D [1] $end
$var wire 1 /" Rs2_D [0] $end
$var reg 1 x$ PCWrite $end
$var reg 1 y$ IF_ID_Write $end
$var reg 1 z$ FlushE $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b0 $
b0 %
b0 &
b100 '
b0 (
0g$
0h$
0i$
0j$
0k$
0l$
b0 m$
b0 n$
b0 o$
b0 p$
b0 q$
b0 r$
b0 s$
b0 t$
b0 u$
1x$
1y$
0z$
0)
0*
0+
0,
0-
0.
01
00
0/
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0x!
0w!
0v!
0u!
0t!
0}!
0|!
0{!
0z!
0y!
0$"
0#"
0""
0!"
0~!
0%"
0*"
0)"
0("
0'"
0&"
0/"
0."
0-"
0,"
0+"
0Z#
0[#
0\#
0]#
0^#
0_#
0a#
0`#
0d#
0c#
0b#
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0w$
0v$
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
02"
04#
03#
12#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
01"
00"
$end
#50
1!
10"
#100
1"
b101000000000000010010011 %
0!
1R"
1Q"
1N"
1K"
1="
1;"
1e$
1c$
1[#
1Z#
11"
1."
1,"
00"
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
#150
1!
10"
1g$
1h$
bx o$
b1010 p$
b1 q$
b1010 s$
b100 u$
1)
1*
1q!
1|!
1z!
12!
10!
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
1$"
#200
b1010000000000000100010011 %
b100 &
b1000 '
0!
02#
11#
1p"
0K"
1J"
0="
1<"
0;"
1:"
0e$
1d$
0c$
1b$
0."
1-"
0,"
1+"
00"
#250
1!
10"
b10100 p$
b10 q$
b10100 s$
b100 t$
b1000 u$
0q!
1p!
1Q!
0|!
1{!
0z!
1y!
02!
11!
00!
1/!
0$"
1#"
#300
b1000001000000110110011 %
b1000 &
b1100 '
0!
12#
0p"
1o"
1M"
1K"
1C"
1="
0<"
0:"
1v$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
1e$
0d$
0b$
0[#
1*"
1."
0-"
0+"
00"
#350
1!
10"
0h$
bx n$
b10 p$
b11 q$
b1 r$
b10 s$
b1000 t$
b1100 u$
0*
1q!
0Q!
1P!
1|!
0{!
0y!
1x!
12!
01!
0/!
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
1$"
#400
b1000000000100011000001000110011 %
b1100 &
b10000 '
0!
02#
01#
10#
1p"
0K"
0J"
1I"
1B"
1>"
0="
14"
1d#
1f$
0e$
1\$
1)"
1/"
0."
00"
#450
1!
10"
b1 m$
b10000000001 p$
b100 q$
b11 r$
b1 s$
b1100 t$
b10000 u$
0q!
0p!
1o!
1Q!
1}!
0|!
1w!
13!
02!
1)!
11
0$"
0#"
1""
#500
b10000000010000000100011 %
b10000 &
b10100 '
0!
12#
0p"
0o"
1n"
0N"
0I"
1E"
0C"
0B"
0>"
1<"
04"
1\#
1[#
1a#
0v$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
1b#
0f$
1d$
0\$
0Z#
0d#
0b#
0d$
0*"
0)"
0/"
1-"
00"
#550
1!
10"
0g$
1h$
1i$
b0 m$
b0 n$
b0 p$
b0 q$
b0 r$
b100 s$
b10000 t$
b10100 u$
0)
1*
1+
1q!
0Q!
0P!
1O!
0}!
1{!
0x!
0w!
03!
0)!
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
0""
#600
b10000100000011 %
b10100 &
b11000 '
0!
02#
11#
1p"
0M"
1J"
0<"
1]#
1^#
0\#
0a#
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
1e$
1Z#
0e$
0-"
00"
#650
1!
10"
1g$
0i$
1j$
1k$
b0 o$
b10 q$
b0 s$
b10100 t$
b11000 u$
1)
0+
1-
0q!
1p!
1Q!
0{!
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
1,
1#"
#700
b100010000000110110011 %
b11000 &
b11100 '
0!
12#
0p"
1o"
1N"
1M"
1K"
0E"
1B"
1>"
0]#
1v$
xF$
xE$
xD$
xC$
xB$
xA$
