// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _worker_COO_SpMV_HH_
#define _worker_COO_SpMV_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "worker_fadd_32ns_32ns_32_5_full_dsp.h"
#include "worker_fmul_32ns_32ns_32_4_max_dsp.h"
#include "worker_urem_7ns_6ns_7_11.h"
#include "worker_mul_7ns_34ns_65_3.h"
#include "worker_mux_4to1_sel32_32_1.h"
#include "worker_COO_SpMV_vector.h"

namespace ap_rtl {

struct worker_COO_SpMV : public sc_module {
    // Port declarations 44
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > row_address0;
    sc_out< sc_logic > row_ce0;
    sc_in< sc_lv<7> > row_q0;
    sc_out< sc_lv<12> > col_address0;
    sc_out< sc_logic > col_ce0;
    sc_in< sc_lv<7> > col_q0;
    sc_out< sc_lv<12> > val_r_address0;
    sc_out< sc_logic > val_r_ce0;
    sc_in< sc_lv<32> > val_r_q0;
    sc_out< sc_lv<5> > output_0_address0;
    sc_out< sc_logic > output_0_ce0;
    sc_in< sc_lv<32> > output_0_q0;
    sc_out< sc_lv<5> > output_0_address1;
    sc_out< sc_logic > output_0_ce1;
    sc_out< sc_logic > output_0_we1;
    sc_out< sc_lv<32> > output_0_d1;
    sc_out< sc_lv<5> > output_1_address0;
    sc_out< sc_logic > output_1_ce0;
    sc_in< sc_lv<32> > output_1_q0;
    sc_out< sc_lv<5> > output_1_address1;
    sc_out< sc_logic > output_1_ce1;
    sc_out< sc_logic > output_1_we1;
    sc_out< sc_lv<32> > output_1_d1;
    sc_out< sc_lv<5> > output_2_address0;
    sc_out< sc_logic > output_2_ce0;
    sc_in< sc_lv<32> > output_2_q0;
    sc_out< sc_lv<5> > output_2_address1;
    sc_out< sc_logic > output_2_ce1;
    sc_out< sc_logic > output_2_we1;
    sc_out< sc_lv<32> > output_2_d1;
    sc_out< sc_lv<5> > output_3_address0;
    sc_out< sc_logic > output_3_ce0;
    sc_in< sc_lv<32> > output_3_q0;
    sc_out< sc_lv<5> > output_3_address1;
    sc_out< sc_logic > output_3_ce1;
    sc_out< sc_logic > output_3_we1;
    sc_out< sc_lv<32> > output_3_d1;
    sc_in< sc_lv<32> > nnz;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    worker_COO_SpMV(sc_module_name name);
    SC_HAS_PROCESS(worker_COO_SpMV);

    ~worker_COO_SpMV();

    sc_trace_file* mVcdFile;

    worker_COO_SpMV_vector* vector_U;
    worker_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* worker_fadd_32ns_32ns_32_5_full_dsp_U26;
    worker_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* worker_fmul_32ns_32ns_32_4_max_dsp_U27;
    worker_urem_7ns_6ns_7_11<1,11,7,6,7>* worker_urem_7ns_6ns_7_11_U28;
    worker_mul_7ns_34ns_65_3<1,3,7,34,65>* worker_mul_7ns_34ns_65_3_U29;
    worker_mux_4to1_sel32_32_1<1,1,32,32,32,32,32,32>* worker_mux_4to1_sel32_32_1_U30;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_20;
    sc_signal< sc_lv<7> > vector_address0;
    sc_signal< sc_logic > vector_ce0;
    sc_signal< sc_lv<32> > vector_q0;
    sc_signal< sc_lv<12> > i_reg_180;
    sc_signal< sc_lv<1> > exitcond_fu_200_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_105;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_lv<12> > i_4_fu_206_p2;
    sc_signal< sc_lv<1> > tmp_fu_216_p2;
    sc_signal< sc_lv<1> > tmp_reg_298;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_reg_298_pp0_iter17;
    sc_signal< sc_lv<32> > val_load_reg_317;
    sc_signal< sc_lv<7> > row_load_reg_327;
    sc_signal< sc_lv<7> > ap_reg_ppstg_row_load_reg_327_pp0_iter2;
    sc_signal< sc_lv<7> > ap_reg_ppstg_row_load_reg_327_pp0_iter3;
    sc_signal< sc_lv<7> > ap_reg_ppstg_row_load_reg_327_pp0_iter4;
    sc_signal< sc_lv<7> > ap_reg_ppstg_row_load_reg_327_pp0_iter5;
    sc_signal< sc_lv<7> > ap_reg_ppstg_row_load_reg_327_pp0_iter6;
    sc_signal< sc_lv<7> > ap_reg_ppstg_row_load_reg_327_pp0_iter7;
    sc_signal< sc_lv<7> > ap_reg_ppstg_row_load_reg_327_pp0_iter8;
    sc_signal< sc_lv<7> > ap_reg_ppstg_row_load_reg_327_pp0_iter9;
    sc_signal< sc_lv<32> > grp_fu_195_p2;
    sc_signal< sc_lv<32> > tmp_4_reg_338;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_reg_338_pp0_iter6;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_reg_338_pp0_iter7;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_reg_338_pp0_iter8;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_reg_338_pp0_iter9;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_reg_338_pp0_iter10;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_reg_338_pp0_iter11;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_reg_338_pp0_iter12;
    sc_signal< sc_lv<5> > output_0_addr_reg_348;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_0_addr_reg_348_pp0_iter12;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_0_addr_reg_348_pp0_iter13;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_0_addr_reg_348_pp0_iter14;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_0_addr_reg_348_pp0_iter15;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_0_addr_reg_348_pp0_iter16;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_0_addr_reg_348_pp0_iter17;
    sc_signal< sc_lv<5> > output_1_addr_reg_354;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_1_addr_reg_354_pp0_iter12;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_1_addr_reg_354_pp0_iter13;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_1_addr_reg_354_pp0_iter14;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_1_addr_reg_354_pp0_iter15;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_1_addr_reg_354_pp0_iter16;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_1_addr_reg_354_pp0_iter17;
    sc_signal< sc_lv<5> > output_2_addr_reg_360;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_2_addr_reg_360_pp0_iter12;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_2_addr_reg_360_pp0_iter13;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_2_addr_reg_360_pp0_iter14;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_2_addr_reg_360_pp0_iter15;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_2_addr_reg_360_pp0_iter16;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_2_addr_reg_360_pp0_iter17;
    sc_signal< sc_lv<5> > output_3_addr_reg_366;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_3_addr_reg_366_pp0_iter12;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_3_addr_reg_366_pp0_iter13;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_3_addr_reg_366_pp0_iter14;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_3_addr_reg_366_pp0_iter15;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_3_addr_reg_366_pp0_iter16;
    sc_signal< sc_lv<5> > ap_reg_ppstg_output_3_addr_reg_366_pp0_iter17;
    sc_signal< sc_lv<28> > tmp_19_fu_256_p4;
    sc_signal< sc_lv<28> > tmp_19_reg_372;
    sc_signal< sc_lv<28> > ap_reg_ppstg_tmp_19_reg_372_pp0_iter13;
    sc_signal< sc_lv<28> > ap_reg_ppstg_tmp_19_reg_372_pp0_iter14;
    sc_signal< sc_lv<28> > ap_reg_ppstg_tmp_19_reg_372_pp0_iter15;
    sc_signal< sc_lv<28> > ap_reg_ppstg_tmp_19_reg_372_pp0_iter16;
    sc_signal< sc_lv<28> > ap_reg_ppstg_tmp_19_reg_372_pp0_iter17;
    sc_signal< sc_lv<32> > tmp_13_fu_270_p6;
    sc_signal< sc_lv<32> > tmp_13_reg_376;
    sc_signal< sc_lv<32> > grp_fu_191_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_381;
    sc_signal< sc_lv<64> > tmp_s_fu_221_p1;
    sc_signal< sc_lv<64> > tmp_3_fu_228_p1;
    sc_signal< sc_lv<64> > newIndex4_fu_248_p1;
    sc_signal< sc_lv<32> > i_cast1_fu_212_p1;
    sc_signal< sc_lv<6> > grp_fu_233_p1;
    sc_signal< sc_lv<7> > grp_fu_242_p0;
    sc_signal< sc_lv<34> > grp_fu_242_p1;
    sc_signal< sc_lv<7> > grp_fu_233_p2;
    sc_signal< sc_lv<65> > grp_fu_242_p2;
    sc_signal< sc_lv<32> > tmp_13_fu_270_p5;
    sc_signal< sc_logic > ap_sig_cseq_ST_st21_fsm_2;
    sc_signal< bool > ap_sig_412;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_lv<65> > grp_fu_242_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_st21_fsm_2;
    static const bool ap_true;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<28> ap_const_lv28_0;
    static const sc_lv<28> ap_const_lv28_1;
    static const sc_lv<28> ap_const_lv28_2;
    static const sc_lv<12> ap_const_lv12_9C4;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<7> ap_const_lv7_19;
    static const sc_lv<65> ap_const_lv65_147AE147B;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_105();
    void thread_ap_sig_20();
    void thread_ap_sig_412();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st21_fsm_2();
    void thread_col_address0();
    void thread_col_ce0();
    void thread_exitcond_fu_200_p2();
    void thread_grp_fu_233_p1();
    void thread_grp_fu_242_p0();
    void thread_grp_fu_242_p00();
    void thread_grp_fu_242_p1();
    void thread_i_4_fu_206_p2();
    void thread_i_cast1_fu_212_p1();
    void thread_newIndex4_fu_248_p1();
    void thread_output_0_address0();
    void thread_output_0_address1();
    void thread_output_0_ce0();
    void thread_output_0_ce1();
    void thread_output_0_d1();
    void thread_output_0_we1();
    void thread_output_1_address0();
    void thread_output_1_address1();
    void thread_output_1_ce0();
    void thread_output_1_ce1();
    void thread_output_1_d1();
    void thread_output_1_we1();
    void thread_output_2_address0();
    void thread_output_2_address1();
    void thread_output_2_ce0();
    void thread_output_2_ce1();
    void thread_output_2_d1();
    void thread_output_2_we1();
    void thread_output_3_address0();
    void thread_output_3_address1();
    void thread_output_3_ce0();
    void thread_output_3_ce1();
    void thread_output_3_d1();
    void thread_output_3_we1();
    void thread_row_address0();
    void thread_row_ce0();
    void thread_tmp_13_fu_270_p5();
    void thread_tmp_19_fu_256_p4();
    void thread_tmp_3_fu_228_p1();
    void thread_tmp_fu_216_p2();
    void thread_tmp_s_fu_221_p1();
    void thread_val_r_address0();
    void thread_val_r_ce0();
    void thread_vector_address0();
    void thread_vector_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
