if { [catch {vsimulink all_digital_modulator -t 1ps -voptargs=+acc  } errmsg] } {
    echo "Loading simulation and HDL Verifier library failed."; 
    echo $errmsg; 
    quit -f; 
}
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim 
# Start time: 08:11:31 on Jan 09,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fixed_float_types
# Loading ieee.math_real(body)
# Loading work.fixed_pkg(body)
# Loading work.all_digital_modulator(behavioral)
# Loading unisim.vcomponents
# Loading work.pll_clock(behavioral)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibufg(ibufg_v)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.pll_adv(pll_adv_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clock_generator_1(xilinx)
# Loading ieee.std_logic_signed(body)
# Loading unisim.pll_base(pll_base_v)
# Loading xilinxcorelib.bip_utils_pkg_v2_0(body)
# Loading xilinxcorelib.bip_usecase_utils_pkg_v2_0(body)
# Loading xilinxcorelib.xcc_utils_v2_0(body)
# Loading xilinxcorelib.pkg_dds_compiler_v4_0(body)
# Loading xilinxcorelib.dds_compiler_v4_0_sim_comps
# Loading xilinxcorelib.xbip_pipe_v2_0_xst_comp
# Loading work.dds(dds_a)
# Loading xilinxcorelib.dds_compiler_v4_0(behavioral)
# Loading xilinxcorelib.xbip_pipe_v2_0_comp
# Loading xilinxcorelib.xbip_pipe_v2_0_xst(behavioral)
# Loading xilinxcorelib.xbip_pipe_v2_0(behavioral)
# Loading xilinxcorelib.dds_compiler_v4_0_eff(synth)
# Loading xilinxcorelib.bip_dsp48_multadd_pkg_v2_0(body)
# Loading xilinxcorelib.xbip_dsp48_multadd_v2_0_comp
# Loading xilinxcorelib.mult_gen_v11_0_xst_comp
# Loading xilinxcorelib.dds_compiler_v4_0_multadd_wrapper(synth)
# Loading xilinxcorelib.xbip_dsp48_multadd_v2_0(behavioral)
# Loading xilinxcorelib.bip_bram18k_pkg_v2_1(body)
# Loading xilinxcorelib.xbip_bram18k_v2_1_xst_comp
# Loading xilinxcorelib.bip_bram18k_v2_1_sim_pkg
# Loading xilinxcorelib.dds_compiler_v4_0_eff_lut(rtl)
# Loading ieee.std_logic_textio(body)
# Loading xilinxcorelib.fir_compiler_v5_0_sim_pkg(body)
# Loading xilinxcorelib.ul_utils(body)
# Loading xilinxcorelib.fir_compiler_v5_0_sim_comps
# Loading work.channel_filter(channel_filter_a)
# Loading xilinxcorelib.fir_compiler_v5_0(behavioral)
# Loading xilinxcorelib.fir_compiler_v5_0_mac_fir(behavioral)
# ** Fatal: (vsim-7) Failed to open VHDL file "./Channel_Filter.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /all_digital_modulator/GEN_DIGITAL_UP_CONVERTER_LBL/U3/U0/g_mac/mac File: C:/Xilinx/14.7/ISE_DS/ISE/vhdl/src/XilinxCoreLib/fir_compiler_v5_0_sim_pkg.vhd Line: 4649
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Executing onElabError command(s): echo "Loading simulation and HDL Verifier library failed."; quit -f
# Loading simulation and HDL Verifier library failed.
# End time: 08:11:32 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
