Fitter report for servant_1_3_0
Tue Apr 22 13:22:02 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Apr 22 13:22:02 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; servant_1_3_0                               ;
; Top-level Entity Name              ; servive                                     ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,049 / 22,320 ( 5 % )                      ;
;     Total combinational functions  ; 955 / 22,320 ( 4 % )                        ;
;     Dedicated logic registers      ; 561 / 22,320 ( 3 % )                        ;
; Total registers                    ; 561                                         ;
; Total pins                         ; 15 / 154 ( 10 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,664 / 608,256 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1589 ) ; 0.00 % ( 0 / 1589 )        ; 0.00 % ( 0 / 1589 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1589 ) ; 0.00 % ( 0 / 1589 )        ; 0.00 % ( 0 / 1589 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1377 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 200 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/serv_project/build/servant_1.3.0/fram_connect_debug/servant_1_3_0.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,049 / 22,320 ( 5 % )    ;
;     -- Combinational with no register       ; 488                       ;
;     -- Register only                        ; 94                        ;
;     -- Combinational with a register        ; 467                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 426                       ;
;     -- 3 input functions                    ; 263                       ;
;     -- <=2 input functions                  ; 266                       ;
;     -- Register only                        ; 94                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 810                       ;
;     -- arithmetic mode                      ; 145                       ;
;                                             ;                           ;
; Total registers*                            ; 561 / 23,018 ( 2 % )      ;
;     -- Dedicated logic registers            ; 561 / 22,320 ( 3 % )      ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 94 / 1,395 ( 7 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 15 / 154 ( 10 % )         ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 2 / 66 ( 3 % )            ;
; Total block memory bits                     ; 1,664 / 608,256 ( < 1 % ) ;
; Total block memory implementation bits      ; 18,432 / 608,256 ( 3 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )           ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global signals                              ; 6                         ;
;     -- Global clocks                        ; 6 / 20 ( 30 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 1.6% / 1.6% / 1.6%        ;
; Peak interconnect usage (total/H/V)         ; 5.5% / 6.2% / 5.7%        ;
; Maximum fan-out                             ; 308                       ;
; Highest non-global fan-out                  ; 191                       ;
; Total fan-out                               ; 4976                      ;
; Average fan-out                             ; 3.04                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                   ; Low                            ;
;                                             ;                     ;                       ;                                ;
; Total logic elements                        ; 911 / 22320 ( 4 % ) ; 138 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 425                 ; 63                    ; 0                              ;
;     -- Register only                        ; 81                  ; 13                    ; 0                              ;
;     -- Combinational with a register        ; 405                 ; 62                    ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                       ;                                ;
;     -- 4 input functions                    ; 371                 ; 55                    ; 0                              ;
;     -- 3 input functions                    ; 232                 ; 31                    ; 0                              ;
;     -- <=2 input functions                  ; 227                 ; 39                    ; 0                              ;
;     -- Register only                        ; 81                  ; 13                    ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Logic elements by mode                      ;                     ;                       ;                                ;
;     -- normal mode                          ; 693                 ; 117                   ; 0                              ;
;     -- arithmetic mode                      ; 137                 ; 8                     ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Total registers                             ; 486                 ; 75                    ; 0                              ;
;     -- Dedicated logic registers            ; 486 / 22320 ( 2 % ) ; 75 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                     ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Total LABs:  partially or completely used   ; 81 / 1395 ( 6 % )   ; 15 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                       ;                                ;
; Virtual pins                                ; 0                   ; 0                     ; 0                              ;
; I/O pins                                    ; 15                  ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 1664                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 18432               ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )       ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 2 / 66 ( 3 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 5 / 24 ( 20 % )     ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ;
;                                             ;                     ;                       ;                                ;
; Connections                                 ;                     ;                       ;                                ;
;     -- Input Connections                    ; 422                 ; 109                   ; 2                              ;
;     -- Registered Input Connections         ; 371                 ; 84                    ; 0                              ;
;     -- Output Connections                   ; 144                 ; 70                    ; 319                            ;
;     -- Registered Output Connections        ; 1                   ; 70                    ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Internal Connections                        ;                     ;                       ;                                ;
;     -- Total Connections                    ; 4448                ; 702                   ; 328                            ;
;     -- Registered Connections               ; 2087                ; 483                   ; 0                              ;
;                                             ;                     ;                       ;                                ;
; External Connections                        ;                     ;                       ;                                ;
;     -- Top                                  ; 68                  ; 177                   ; 321                            ;
;     -- sld_hub:auto_hub                     ; 177                 ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 321                 ; 0                     ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Partition Interface                         ;                     ;                       ;                                ;
;     -- Input Ports                          ; 16                  ; 36                    ; 2                              ;
;     -- Output Ports                         ; 15                  ; 53                    ; 2                              ;
;     -- Bidir Ports                          ; 0                   ; 0                     ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Registered Ports                            ;                     ;                       ;                                ;
;     -- Registered Input Ports               ; 0                   ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 20                    ; 0                              ;
;                                             ;                     ;                       ;                                ;
; Port Connectivity                           ;                     ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 25                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 44                    ; 0                              ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; i_clk    ; R8    ; 3        ; 27           ; 0            ; 21           ; 110                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; i_rst_n  ; J15   ; 5        ; 53           ; 14           ; 0            ; 103                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; spi_miso ; D3    ; 8        ; 1            ; 34           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; led1     ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2     ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led3     ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led4     ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led5     ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led6     ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led7     ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; q        ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_mosi ; C3    ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_sck  ; B4    ; 8        ; 7            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_ss   ; A3    ; 8        ; 7            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart_txd ; D11   ; 7        ; 51           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; i_rst_n                 ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO        ; q                       ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11          ; Use as regular IO        ; spi_sck                 ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % ) ; 3.3V          ; --           ;
; 2        ; 1 / 16 ( 6 % )  ; 3.3V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 18 ( 6 % )  ; 3.3V          ; --           ;
; 6        ; 1 / 13 ( 8 % )  ; 2.5V          ; --           ;
; 7        ; 5 / 24 ( 21 % ) ; 3.3V          ; --           ;
; 8        ; 4 / 24 ( 17 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; spi_ss                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; led3                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; led1                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; q                                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; led6                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; spi_sck                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; led2                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; spi_mosi                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; led4                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; spi_miso                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; uart_txd                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; led5                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; i_rst_n                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; led7                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; i_clk                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                           ;
+-------------------------------+-----------------------------------------------------------------------+
; Name                          ; servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------+
; SDC pin name                  ; clock_gen|pll|auto_generated|pll1                                     ;
; PLL mode                      ; Normal                                                                ;
; Compensate clock              ; clock0                                                                ;
; Compensated input/output pins ; --                                                                    ;
; Switchover type               ; --                                                                    ;
; Input frequency 0             ; 50.0 MHz                                                              ;
; Input frequency 1             ; --                                                                    ;
; Nominal PFD frequency         ; 50.0 MHz                                                              ;
; Nominal VCO frequency         ; 600.0 MHz                                                             ;
; VCO post scale K counter      ; 2                                                                     ;
; VCO frequency control         ; Auto                                                                  ;
; VCO phase shift step          ; 208 ps                                                                ;
; VCO multiply                  ; --                                                                    ;
; VCO divide                    ; --                                                                    ;
; Freq min lock                 ; 25.0 MHz                                                              ;
; Freq max lock                 ; 54.18 MHz                                                             ;
; M VCO Tap                     ; 0                                                                     ;
; M Initial                     ; 1                                                                     ;
; M value                       ; 12                                                                    ;
; N value                       ; 1                                                                     ;
; Charge pump current           ; setting 1                                                             ;
; Loop filter resistance        ; setting 27                                                            ;
; Loop filter capacitance       ; setting 0                                                             ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                    ;
; Bandwidth type                ; Medium                                                                ;
; Real time reconfigurable      ; Off                                                                   ;
; Scan chain MIF file           ; --                                                                    ;
; Preserve PLL counter order    ; Off                                                                   ;
; PLL location                  ; PLL_4                                                                 ;
; Inclk0 signal                 ; i_clk                                                                 ;
; Inclk1 signal                 ; --                                                                    ;
; Inclk0 signal type            ; Dedicated Pin                                                         ;
; Inclk1 signal type            ; --                                                                    ;
+-------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+-------------+---------------+---------+---------+------------------------------------------+
; Name                                                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low  ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                             ;
+-------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+-------------+---------------+---------+---------+------------------------------------------+
; servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated|clk[0] ; clock0       ; 4    ; 125 ; 1.6 MHz          ; 0 (0 ps)    ; 0.12 (208 ps)    ; 50/50      ; C0      ; 375           ; 188/187 Odd ; --            ; 1       ; 0       ; clock_gen|pll|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+-------------+---------------+---------+---------+------------------------------------------+


+-----------------------------------+
; I/O Assignment Warnings           ;
+----------+------------------------+
; Pin Name ; Reason                 ;
+----------+------------------------+
; spi_sck  ; Missing drive strength ;
; spi_ss   ; Missing drive strength ;
; spi_mosi ; Missing drive strength ;
; q        ; Missing drive strength ;
; uart_txd ; Missing drive strength ;
; led1     ; Missing drive strength ;
; led2     ; Missing drive strength ;
; led3     ; Missing drive strength ;
; led4     ; Missing drive strength ;
; led5     ; Missing drive strength ;
; led6     ; Missing drive strength ;
; led7     ; Missing drive strength ;
+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |servive                                                                                                                                ; 1049 (1)    ; 561 (0)                   ; 0 (0)         ; 1664        ; 2    ; 0            ; 0       ; 0         ; 15   ; 0            ; 488 (1)      ; 94 (0)            ; 467 (0)          ; |servive                                                                                                                                                                                                                                                                                                                                            ; servive                           ; work         ;
;    |serial_out:serial_out|                                                                                                              ; 190 (9)     ; 137 (9)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (0)       ; 35 (8)            ; 102 (1)          ; |servive|serial_out:serial_out                                                                                                                                                                                                                                                                                                                      ; serial_out                        ; work         ;
;       |serial_out_jtag_uart_0:jtag_uart_0_kavish|                                                                                       ; 98 (5)      ; 73 (5)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 10 (0)            ; 63 (4)           ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish                                                                                                                                                                                                                                                                            ; serial_out_jtag_uart_0            ; work         ;
;          |alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 58 (58)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 10 (10)           ; 31 (31)          ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                 ; alt_jtag_atlantic                 ; work         ;
;          |serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|                                                          ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r                                                                                                                                                                                                        ; serial_out_jtag_uart_0_scfifo_r   ; work         ;
;             |scfifo:rfifo|                                                                                                              ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                           ; scfifo                            ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                ; scfifo_jr21                       ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                           ; a_dpfifo_l011                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 11 (5)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (2)            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                   ; a_fefifo_7cf                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                              ; cntr_do7                          ; work         ;
;          |serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w                                                                                                                                                                                                        ; serial_out_jtag_uart_0_scfifo_w   ; work         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                           ; scfifo                            ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                ; scfifo_jr21                       ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                           ; a_dpfifo_l011                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                   ; a_fefifo_7cf                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                              ; cntr_do7                          ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                   ; altsyncram_nio1                   ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                     ; cntr_1ob                          ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                           ; cntr_1ob                          ; work         ;
;       |uart_rx:uart_rx_inst|                                                                                                            ; 83 (83)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 17 (17)           ; 38 (38)          ; |servive|serial_out:serial_out|uart_rx:uart_rx_inst                                                                                                                                                                                                                                                                                                 ; uart_rx                           ; work         ;
;    |servant_spi_top:servant|                                                                                                            ; 709 (0)     ; 338 (0)                   ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 371 (0)      ; 46 (0)            ; 292 (0)          ; |servive|servant_spi_top:servant                                                                                                                                                                                                                                                                                                                    ; servant_spi_top                   ; work         ;
;       |serv_rf_ram:rf_ram|                                                                                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |servive|servant_spi_top:servant|serv_rf_ram:rf_ram                                                                                                                                                                                                                                                                                                 ; serv_rf_ram                       ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |servive|servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_qvg1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |servive|servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_qvg1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_qvg1                   ; work         ;
;       |servant_gpio:gpio|                                                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |servive|servant_spi_top:servant|servant_gpio:gpio                                                                                                                                                                                                                                                                                                  ; servant_gpio                      ; work         ;
;       |servant_mux:servant_mux|                                                                                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |servive|servant_spi_top:servant|servant_mux:servant_mux                                                                                                                                                                                                                                                                                            ; servant_mux                       ; work         ;
;       |servant_spi_master_if:spi_master_if|                                                                                             ; 226 (226)   ; 84 (84)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 141 (141)    ; 36 (36)           ; 49 (49)          ; |servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if                                                                                                                                                                                                                                                                                ; servant_spi_master_if             ; work         ;
;       |servant_timer:timer|                                                                                                             ; 98 (98)     ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 65 (65)          ; |servive|servant_spi_top:servant|servant_timer:timer                                                                                                                                                                                                                                                                                                ; servant_timer                     ; work         ;
;       |servile:cpu|                                                                                                                     ; 384 (14)    ; 185 (3)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 196 (11)     ; 10 (0)            ; 178 (3)          ; |servive|servant_spi_top:servant|servile:cpu                                                                                                                                                                                                                                                                                                        ; servile                           ; work         ;
;          |serv_rf_ram_if:rf_ram_if|                                                                                                     ; 46 (46)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 2 (2)             ; 16 (16)          ; |servive|servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if                                                                                                                                                                                                                                                                               ; serv_rf_ram_if                    ; work         ;
;          |serv_top:cpu|                                                                                                                 ; 322 (0)     ; 164 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (0)      ; 8 (0)             ; 163 (0)          ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu                                                                                                                                                                                                                                                                                           ; serv_top                          ; work         ;
;             |serv_alu:alu|                                                                                                              ; 14 (14)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 3 (3)            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_alu:alu                                                                                                                                                                                                                                                                              ; serv_alu                          ; work         ;
;             |serv_bufreg2:bufreg2|                                                                                                      ; 83 (83)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 35 (35)          ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg2:bufreg2                                                                                                                                                                                                                                                                      ; serv_bufreg2                      ; work         ;
;             |serv_bufreg:bufreg|                                                                                                        ; 39 (39)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 7 (7)             ; 26 (26)          ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg:bufreg                                                                                                                                                                                                                                                                        ; serv_bufreg                       ; work         ;
;             |serv_csr:gen_csr.csr|                                                                                                      ; 29 (29)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 11 (11)          ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_csr:gen_csr.csr                                                                                                                                                                                                                                                                      ; serv_csr                          ; work         ;
;             |serv_ctrl:ctrl|                                                                                                            ; 45 (45)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 35 (35)          ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_ctrl:ctrl                                                                                                                                                                                                                                                                            ; serv_ctrl                         ; work         ;
;             |serv_decode:decode|                                                                                                        ; 23 (23)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 12 (12)          ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_decode:decode                                                                                                                                                                                                                                                                        ; serv_decode                       ; work         ;
;             |serv_immdec:immdec|                                                                                                        ; 38 (38)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 28 (28)          ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_immdec:immdec                                                                                                                                                                                                                                                                        ; serv_immdec                       ; work         ;
;             |serv_mem_if:mem_if|                                                                                                        ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_mem_if:mem_if                                                                                                                                                                                                                                                                        ; serv_mem_if                       ; work         ;
;             |serv_rf_if:rf_if|                                                                                                          ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 4 (4)            ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_rf_if:rf_if                                                                                                                                                                                                                                                                          ; serv_rf_if                        ; work         ;
;             |serv_state:state|                                                                                                          ; 36 (36)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 13 (13)          ; |servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_state:state                                                                                                                                                                                                                                                                          ; serv_state                        ; work         ;
;          |servile_arbiter:arbiter|                                                                                                      ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 22 (22)          ; |servive|servant_spi_top:servant|servile:cpu|servile_arbiter:arbiter                                                                                                                                                                                                                                                                                ; servile_arbiter                   ; work         ;
;          |servile_mux:mux|                                                                                                              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |servive|servant_spi_top:servant|servile:cpu|servile_mux:mux                                                                                                                                                                                                                                                                                        ; servile_mux                       ; work         ;
;    |servive_clock_gen:clock_gen|                                                                                                        ; 11 (10)     ; 11 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (9)           ; |servive|servive_clock_gen:clock_gen                                                                                                                                                                                                                                                                                                                ; servive_clock_gen                 ; work         ;
;       |altpll:pll|                                                                                                                      ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |servive|servive_clock_gen:clock_gen|altpll:pll                                                                                                                                                                                                                                                                                                     ; altpll                            ; work         ;
;          |altpll_o6l:auto_generated|                                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |servive|servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated                                                                                                                                                                                                                                                                           ; altpll_o6l                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 138 (1)     ; 75 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (1)       ; 13 (0)            ; 62 (0)           ; |servive|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 137 (0)     ; 75 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 13 (0)            ; 62 (0)           ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 137 (0)     ; 75 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 13 (0)            ; 62 (0)           ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 137 (6)     ; 75 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (1)       ; 13 (2)            ; 62 (0)           ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 134 (0)     ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 11 (0)            ; 62 (0)           ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 134 (93)    ; 70 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (48)      ; 11 (10)           ; 62 (36)          ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |servive|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; spi_sck  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_ss   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_mosi ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_txd ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led1     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led3     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led4     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led5     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led6     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led7     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i_rst_n  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i_clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; spi_miso ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                     ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; i_rst_n                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated|pll_lock_sync                                                                                                                                                                                   ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[0]                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[1]                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[2]                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[3]                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[4]                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[5]                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[6]                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[7]                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[8]                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[9]                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[10]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[11]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[12]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[13]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[14]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[15]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[16]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[17]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[18]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[19]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[20]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[21]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[22]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[23]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[24]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[25]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[26]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[27]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[28]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[29]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[30]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|counter[31]                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|t_dav                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                               ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|r_val                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                 ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                 ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                  ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                  ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|fifo_wr                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|av_writedata[7]                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                ; 0                 ; 6       ;
;      - serial_out:serial_out|av_writedata[0]                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|av_waitrequest                                                                                                                                                                                   ; 0                 ; 6       ;
;      - serial_out:serial_out|av_write_n                                                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|valid                                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - serial_out:serial_out|av_writedata[1]                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|readyfordata                                                                                                                                                                                     ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|shift_reg[8]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|rx_busy                                                                                                                                                                                                               ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[3]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[2]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[0]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|data[7]~0                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - serial_out:serial_out|av_writedata[2]                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|shift_reg[1]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|shift_reg[9]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|av_writedata[3]                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|shift_reg[2]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|av_writedata[4]                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|shift_reg[3]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|av_writedata[5]                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|shift_reg[4]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|av_writedata[6]                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|shift_reg[5]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|shift_reg[6]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - serial_out:serial_out|uart_rx:uart_rx_inst|shift_reg[7]                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated|pll1                                                                                                                                                                                            ; 0                 ; 6       ;
;      - serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0                            ; 0                 ; 6       ;
; i_clk                                                                                                                                                                                                                                                                   ;                   ;         ;
; spi_miso                                                                                                                                                                                                                                                                ;                   ;         ;
;      - servant_spi_top:servant|servant_spi_master_if:spi_master_if|rd_data_reg[0]~2                                                                                                                                                                                     ; 0                 ; 6       ;
;      - servant_spi_top:servant|servant_spi_master_if:spi_master_if|rd_data_reg[8]                                                                                                                                                                                       ; 0                 ; 6       ;
;      - servant_spi_top:servant|servant_spi_master_if:spi_master_if|rd_data_reg[24]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - servant_spi_top:servant|servant_spi_master_if:spi_master_if|rd_data_reg[16]~feeder                                                                                                                                                                               ; 0                 ; 6       ;
;      - servant_spi_top:servant|servant_spi_master_if:spi_master_if|spi_in_reg[0]~feeder                                                                                                                                                                                 ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 105     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; i_clk                                                                                                                                                                                                                                                                                                                                                       ; PIN_R8             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; i_clk                                                                                                                                                                                                                                                                                                                                                       ; PIN_R8             ; 108     ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; i_rst_n                                                                                                                                                                                                                                                                                                                                                     ; PIN_J15            ; 103     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                          ; LCCOMB_X34_Y14_N16 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                    ; LCCOMB_X30_Y16_N30 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                  ; LCCOMB_X36_Y14_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|fifo_wr                                                                                                                                                                                                                                                                                     ; FF_X34_Y11_N17     ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|r_val~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X34_Y14_N28 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1                                                                                                                      ; LCCOMB_X37_Y14_N20 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                ; LCCOMB_X34_Y14_N14 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[16]~38                                                                                                                                                                                                                                                                                                   ; LCCOMB_X43_Y17_N18 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[16]~39                                                                                                                                                                                                                                                                                                   ; LCCOMB_X43_Y17_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|uart_rx:uart_rx_inst|data[7]~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X46_Y15_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|uart_rx:uart_rx_inst|shift_reg[8]~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X46_Y15_N24 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_out:serial_out|uart_rx:uart_rx_inst|valid                                                                                                                                                                                                                                                                                                            ; FF_X46_Y15_N17     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|WideNor2                                                                                                                                                                                                                                                                                        ; LCCOMB_X32_Y33_N30 ; 2       ; Latch enable               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|always3~1                                                                                                                                                                                                                                                                                       ; LCCOMB_X52_Y17_N0  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|bit_cnt[1]~1                                                                                                                                                                                                                                                                                    ; LCCOMB_X52_Y17_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|byte_offset[0]~0                                                                                                                                                                                                                                                                                ; LCCOMB_X48_Y24_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|rd_data_reg[12]~1                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y26_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|rd_data_reg[21]~3                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y26_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|rd_data_reg[26]~4                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y26_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|rd_data_reg[4]~0                                                                                                                                                                                                                                                                                ; LCCOMB_X31_Y26_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk                                                                                                                                                                                                                                                                                      ; FF_X52_Y17_N7      ; 41      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk_negedge                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y24_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|spi_out_reg[7]~8                                                                                                                                                                                                                                                                                ; LCCOMB_X34_Y24_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.READ_DATA                                                                                                                                                                                                                                                                                 ; FF_X48_Y24_N27     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND                                                                                                                                                                                                                                                                          ; FF_X32_Y33_N25     ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND                                                                                                                                                                                                                                                                          ; FF_X32_Y33_N25     ; 60      ; Latch enable               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state~21                                                                                                                                                                                                                                                                                        ; LCCOMB_X48_Y24_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|wb_ack~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X32_Y33_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servant_timer:timer|mtimecmp[29]~3                                                                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y27_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if|o_wen                                                                                                                                                                                                                                                                                          ; LCCOMB_X32_Y19_N10 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if|rcnt[0]                                                                                                                                                                                                                                                                                        ; FF_X37_Y21_N29     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg2:bufreg2|always0~1                                                                                                                                                                                                                                                                             ; LCCOMB_X27_Y23_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg:bufreg|always1~1                                                                                                                                                                                                                                                                               ; LCCOMB_X35_Y24_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_csr:gen_csr.csr|always0~6                                                                                                                                                                                                                                                                             ; LCCOMB_X32_Y23_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_immdec:immdec|always0~0                                                                                                                                                                                                                                                                               ; LCCOMB_X32_Y22_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_immdec:immdec|always0~2                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y23_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_immdec:immdec|always0~4                                                                                                                                                                                                                                                                               ; LCCOMB_X26_Y23_N26 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_immdec:immdec|always0~6                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y24_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_state:state|always2~2                                                                                                                                                                                                                                                                                 ; LCCOMB_X34_Y23_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_state:state|ibus_cyc~0                                                                                                                                                                                                                                                                                ; LCCOMB_X34_Y23_N22 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_state:state|o_bufreg_en~3                                                                                                                                                                                                                                                                             ; LCCOMB_X35_Y24_N26 ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_state:state|o_ctrl_jump~0                                                                                                                                                                                                                                                                             ; LCCOMB_X35_Y24_N10 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servant_spi_top:servant|servile:cpu|servile_arbiter:arbiter|o_wb_cpu_ibus_ack~0                                                                                                                                                                                                                                                                             ; LCCOMB_X34_Y23_N6  ; 50      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated|clk[0]                                                                                                                                                                                                                                                                                     ; PLL_4              ; 308     ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated|pll1~LOCKED                                                                                                                                                                                                                                                                                ; PLL_4              ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; servive_clock_gen:clock_gen|r[9]                                                                                                                                                                                                                                                                                                                            ; FF_X51_Y13_N1      ; 191     ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X26_Y17_N19     ; 40      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X24_Y18_N14 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X24_Y18_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X28_Y16_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X26_Y15_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14                             ; LCCOMB_X28_Y14_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X26_Y17_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~20              ; LCCOMB_X25_Y15_N26 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~14      ; LCCOMB_X26_Y17_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22 ; LCCOMB_X29_Y17_N26 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23 ; LCCOMB_X26_Y17_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X28_Y16_N5      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X11_Y16_N1      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X28_Y14_N1      ; 43      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X11_Y16_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X21_Y17_N1      ; 21      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X26_Y15_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                               ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                       ; JTAG_X1_Y17_N0     ; 105     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; i_clk                                                                              ; PIN_R8             ; 108     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|WideNor2               ; LCCOMB_X32_Y33_N30 ; 2       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk             ; FF_X52_Y17_N7      ; 41      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; FF_X32_Y33_N25     ; 60      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated|clk[0]            ; PLL_4              ; 308     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
+------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X33_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; servant_spi_top:servant|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_qvg1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 576          ; 2            ; 576          ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 1152 ; 576                         ; 2                           ; 576                         ; 2                           ; 1152                ; 1    ; None ; M9K_X33_Y21_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,184 / 71,559 ( 2 % ) ;
; C16 interconnects     ; 15 / 2,597 ( < 1 % )   ;
; C4 interconnects      ; 768 / 46,848 ( 2 % )   ;
; Direct links          ; 133 / 71,559 ( < 1 % ) ;
; Global clocks         ; 6 / 20 ( 30 % )        ;
; Local interconnects   ; 688 / 24,624 ( 3 % )   ;
; R24 interconnects     ; 34 / 2,496 ( 1 % )     ;
; R4 interconnects      ; 971 / 62,424 ( 2 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.16) ; Number of LABs  (Total = 94) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 18                           ;
; 2                                           ; 0                            ;
; 3                                           ; 4                            ;
; 4                                           ; 1                            ;
; 5                                           ; 2                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 3                            ;
; 11                                          ; 3                            ;
; 12                                          ; 2                            ;
; 13                                          ; 4                            ;
; 14                                          ; 8                            ;
; 15                                          ; 13                           ;
; 16                                          ; 34                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.52) ; Number of LABs  (Total = 94) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 24                           ;
; 1 Clock                            ; 68                           ;
; 1 Clock enable                     ; 17                           ;
; 1 Sync. clear                      ; 10                           ;
; 2 Async. clears                    ; 2                            ;
; 2 Clock enables                    ; 16                           ;
; 2 Clocks                           ; 6                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.44) ; Number of LABs  (Total = 94) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 2                            ;
; 1                                            ; 11                           ;
; 2                                            ; 7                            ;
; 3                                            ; 3                            ;
; 4                                            ; 0                            ;
; 5                                            ; 2                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 2                            ;
; 15                                           ; 2                            ;
; 16                                           ; 3                            ;
; 17                                           ; 4                            ;
; 18                                           ; 5                            ;
; 19                                           ; 4                            ;
; 20                                           ; 1                            ;
; 21                                           ; 6                            ;
; 22                                           ; 9                            ;
; 23                                           ; 4                            ;
; 24                                           ; 6                            ;
; 25                                           ; 3                            ;
; 26                                           ; 4                            ;
; 27                                           ; 1                            ;
; 28                                           ; 2                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 7                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.36) ; Number of LABs  (Total = 94) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 2                            ;
; 1                                               ; 26                           ;
; 2                                               ; 5                            ;
; 3                                               ; 5                            ;
; 4                                               ; 1                            ;
; 5                                               ; 7                            ;
; 6                                               ; 3                            ;
; 7                                               ; 8                            ;
; 8                                               ; 6                            ;
; 9                                               ; 4                            ;
; 10                                              ; 6                            ;
; 11                                              ; 4                            ;
; 12                                              ; 7                            ;
; 13                                              ; 0                            ;
; 14                                              ; 2                            ;
; 15                                              ; 0                            ;
; 16                                              ; 6                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
; 19                                              ; 0                            ;
; 20                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.35) ; Number of LABs  (Total = 94) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 12                           ;
; 3                                            ; 7                            ;
; 4                                            ; 9                            ;
; 5                                            ; 5                            ;
; 6                                            ; 2                            ;
; 7                                            ; 2                            ;
; 8                                            ; 3                            ;
; 9                                            ; 3                            ;
; 10                                           ; 2                            ;
; 11                                           ; 2                            ;
; 12                                           ; 5                            ;
; 13                                           ; 2                            ;
; 14                                           ; 3                            ;
; 15                                           ; 6                            ;
; 16                                           ; 3                            ;
; 17                                           ; 5                            ;
; 18                                           ; 1                            ;
; 19                                           ; 3                            ;
; 20                                           ; 6                            ;
; 21                                           ; 5                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
; 33                                           ; 1                            ;
; 34                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 15           ; 0            ; 15           ; 0            ; 0            ; 19        ; 15           ; 0            ; 19        ; 19        ; 0            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 19        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 19           ; 4            ; 19           ; 19           ; 0         ; 4            ; 19           ; 0         ; 0         ; 19           ; 19           ; 19           ; 19           ; 16           ; 19           ; 19           ; 16           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ; 0         ; 19           ; 19           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; spi_sck             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_ss              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_mosi            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_txd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led4                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led5                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led6                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led7                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_rst_n             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_clk               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_miso            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                           ;
+----------------------------------------------+----------------------+-------------------+
; Source Clock(s)                              ; Destination Clock(s) ; Delay Added in ns ;
+----------------------------------------------+----------------------+-------------------+
; clk,clock_gen|pll|auto_generated|pll1|clk[0] ; clk                  ; 18.1              ;
; clock_gen|pll|auto_generated|pll1|clk[0]     ; clk                  ; 10.2              ;
; clk                                          ; clk                  ; 1.5               ;
+----------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                         ; Destination Register                                                                                                                                                                                                                                    ; Delay Added in ns ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; servant_spi_top:servant|servant_gpio:gpio|o_gpio        ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 3.584             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|rx_busy      ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[2]                                                                                                                                                                                                 ; 1.794             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[2] ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[3] ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1] ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[30]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[29]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[28]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[27]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[26]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[25]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[24]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[23]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[22]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[21]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[20]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[19]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[18]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[17]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[16]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[15]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[14]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[13]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[12]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[11]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[10]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[9]   ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[8]   ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[7]   ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[6]   ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[4]   ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[3]   ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[2]   ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[1]   ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[0]   ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[31]  ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|counter[5]   ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[0] ; serial_out:serial_out|uart_rx:uart_rx_inst|bit_index[1]                                                                                                                                                                                                 ; 1.793             ;
; serial_out:serial_out|av_writedata[2]                   ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~porta_datain_reg0 ; 0.195             ;
; serial_out:serial_out|av_writedata[6]                   ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6~porta_datain_reg0 ; 0.185             ;
; serial_out:serial_out|av_writedata[5]                   ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a5~porta_datain_reg0 ; 0.185             ;
; serial_out:serial_out|av_writedata[4]                   ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4~porta_datain_reg0 ; 0.185             ;
; serial_out:serial_out|av_writedata[3]                   ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a3~porta_datain_reg0 ; 0.185             ;
; serial_out:serial_out|av_writedata[1]                   ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a1~porta_datain_reg0 ; 0.185             ;
; serial_out:serial_out|av_writedata[0]                   ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0 ; 0.185             ;
; serial_out:serial_out|av_writedata[7]                   ; serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_datain_reg0 ; 0.185             ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 46 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "servant_1_3_0"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated|pll1" as Cyclone IV E PLL type File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altpll_o6l.tdf Line: 31
    Info (15099): Implementing clock multiplication of 4, clock division of 125, and phase shift of 0 degrees (0 ps) for servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated|clk[0] port File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altpll_o6l.tdf Line: 31
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 63 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|jupdate could not be matched with a register File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|jupdate1* could not be matched with a register File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|wdata[*] could not be matched with a register File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *|alt_jtag_atlantic:*|t_pause* could not be matched with a register File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Info (332104): Reading SDC File: 'src/servant_1.3.0/data/de0_nano.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clock_gen|pll|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 4 -duty_cycle 50.00 -name {clock_gen|pll|auto_generated|pll1|clk[0]} {clock_gen|pll|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servant_spi_top:servant|servant_spi_master_if:spi_master_if|byte_offset[1] is being clocked by servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk
Warning (332060): Node: servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch servant_spi_top:servant|servant_spi_master_if:spi_master_if|address_reg[7] is being clocked by servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000          clk
    Info (332111):  625.000 clock_gen|pll|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v Line: 4
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated|clk[0] (placed in counter C0 of PLL_4) File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/db/altpll_o6l.tdf Line: 37
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node servant_spi_top:servant|servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 49
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|byte_offset[1] File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 250
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|WideNor2 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 292
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|byte_offset[0]~0 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 250
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|byte_offset[0]~1 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 250
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|state~19 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 49
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|state~24 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 49
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|state~25 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 49
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|state~30 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 49
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|wb_ack~0 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 14
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|spi_out_reg~29 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 56
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk  File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk~2 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 80
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk_delay File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 45
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|spi_out_reg[7]~8 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 209
        Info (176357): Destination node servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk_negedge File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 60
        Info (176357): Destination node spi_sck~output File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v Line: 7
Info (176353): Automatically promoted node servant_spi_top:servant|servant_spi_master_if:spi_master_if|WideNor2  File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v Line: 292
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.60 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin i_rst_n uses I/O standard 3.3-V LVTTL at J15 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v Line: 5
    Info (169178): Pin i_clk uses I/O standard 3.3-V LVTTL at R8 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v Line: 4
    Info (169178): Pin spi_miso uses I/O standard 3.3-V LVTTL at D3 File: D:/serv_project/build/servant_1.3.0/fram_connect_debug/src/servant_1.3.0/servant/servive.v Line: 6
Info (144001): Generated suppressed messages file D:/serv_project/build/servant_1.3.0/fram_connect_debug/servant_1_3_0.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 5543 megabytes
    Info: Processing ended: Tue Apr 22 13:22:03 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/serv_project/build/servant_1.3.0/fram_connect_debug/servant_1_3_0.fit.smsg.


