==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly1305/.apc/.src/poly1305_hw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 158.156 ; gain = 66.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 158.156 ; gain = 66.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 158.156 ; gain = 66.746
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-31] poly1305/.apc/.src/poly1305_hw.cpp:18: dynamic memory allocation/deallocation is not supported: variable 'text'.
ERROR: [SYNCHK 200-61] poly1305/.apc/.src/poly1305_hw.cpp:22: unsupported memory access on variable 'text' which is (or contains) an array with unknown size at compile time.
ERROR: [SYNCHK 200-21] poly1305/.apc/.src/poly1305_hw.cpp:190: The GCC/LLVM intrinsic function 'stacksave' is not supported, only a subset of intrinsics is supported, please check the coding style guide for more information.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly1305/.apc/.src/poly1305_hw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.047 ; gain = 87.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.047 ; gain = 87.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 179.047 ; gain = 87.590
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-21] poly1305/.apc/.src/poly1305_hw.cpp:190: The GCC/LLVM intrinsic function 'stacksave' is not supported, only a subset of intrinsics is supported, please check the coding style guide for more information.
ERROR: [SYNCHK 200-31] poly1305/.apc/.src/poly1305_hw.cpp:190: dynamic memory allocation/deallocation is not supported: variable 'temp'.
ERROR: [SYNCHK 200-61] poly1305/.apc/.src/poly1305_hw.cpp:192: unsupported memory access on variable 'temp' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly1305/.apc/.src/poly1305_hw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.070 ; gain = 87.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.070 ; gain = 87.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 179.070 ; gain = 87.477
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-21] poly1305/.apc/.src/poly1305_hw.cpp:209: The GCC/LLVM intrinsic function 'stacksave' is not supported, only a subset of intrinsics is supported, please check the coding style guide for more information.
ERROR: [SYNCHK 200-31] poly1305/.apc/.src/poly1305_hw.cpp:209: dynamic memory allocation/deallocation is not supported: variable 'fullArr'.
ERROR: [SYNCHK 200-61] poly1305/.apc/.src/poly1305_hw.cpp:211: unsupported memory access on variable 'fullArr' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly1305/.apc/.src/poly1305_hw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.875 ; gain = 87.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.875 ; gain = 87.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.875 ; gain = 87.438
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-21] poly1305/.apc/.src/poly1305_hw.cpp:471: The GCC/LLVM intrinsic function 'stacksave' is not supported, only a subset of intrinsics is supported, please check the coding style guide for more information.
ERROR: [SYNCHK 200-31] poly1305/.apc/.src/poly1305_hw.cpp:471: dynamic memory allocation/deallocation is not supported: variable 'temp'.
ERROR: [SYNCHK 200-61] poly1305/.apc/.src/poly1305_hw.cpp:473: unsupported memory access on variable 'temp' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly1305/.apc/.src/poly1305_hw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.621 ; gain = 87.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.621 ; gain = 87.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.621 ; gain = 87.168
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-21] poly1305/.apc/.src/poly1305_hw.cpp:490: The GCC/LLVM intrinsic function 'stacksave' is not supported, only a subset of intrinsics is supported, please check the coding style guide for more information.
ERROR: [SYNCHK 200-31] poly1305/.apc/.src/poly1305_hw.cpp:490: dynamic memory allocation/deallocation is not supported: variable 'fullArr'.
ERROR: [SYNCHK 200-61] poly1305/.apc/.src/poly1305_hw.cpp:492: unsupported memory access on variable 'fullArr' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly1305/.apc/.src/poly1305_hw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.180 ; gain = 87.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 179.180 ; gain = 87.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 179.180 ; gain = 87.695
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-21] poly1305/.apc/.src/poly1305_hw.cpp:715: The GCC/LLVM intrinsic function 'stacksave' is not supported, only a subset of intrinsics is supported, please check the coding style guide for more information.
ERROR: [SYNCHK 200-31] poly1305/.apc/.src/poly1305_hw.cpp:715: dynamic memory allocation/deallocation is not supported: variable 'temp'.
ERROR: [SYNCHK 200-61] poly1305/.apc/.src/poly1305_hw.cpp:717: unsupported memory access on variable 'temp' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly1305/.apc/.src/poly1305_hw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.332 ; gain = 86.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.332 ; gain = 86.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.332 ; gain = 86.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 178.332 ; gain = 86.926
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:66:64) to (poly1305/.apc/.src/poly1305_hw.cpp:65:36) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:85:69) to (poly1305/.apc/.src/poly1305_hw.cpp:93:21) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:98:80) to (poly1305/.apc/.src/poly1305_hw.cpp:107:21) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:231:88) to (poly1305/.apc/.src/poly1305_hw.cpp:240:33) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:342:64) to (poly1305/.apc/.src/poly1305_hw.cpp:341:36) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:368:69) to (poly1305/.apc/.src/poly1305_hw.cpp:376:21) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:381:80) to (poly1305/.apc/.src/poly1305_hw.cpp:390:21) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:512:88) to (poly1305/.apc/.src/poly1305_hw.cpp:521:33) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:623:60) to (poly1305/.apc/.src/poly1305_hw.cpp:622:32) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:648:65) to (poly1305/.apc/.src/poly1305_hw.cpp:656:17) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:661:76) to (poly1305/.apc/.src/poly1305_hw.cpp:670:17) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:756:84) to (poly1305/.apc/.src/poly1305_hw.cpp:765:29) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:852:48) to (poly1305/.apc/.src/poly1305_hw.cpp:851:28) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 178.332 ; gain = 86.926
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 63 for loop 'Loop-5-8-4' in function 'poly1305_hw'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 63 for loop 'Loop-6-8-4' in function 'poly1305_hw'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 32 for loop 'Loop-14-4' in function 'poly1305_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 178.332 ; gain = 86.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'poly1305_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly1305_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.978 seconds; current allocated memory: 120.794 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 68 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.171 seconds; current allocated memory: 125.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly1305_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/input_stream_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/input_stream_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/result_stream_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/result_stream_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'poly1305_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_textBlock' to 'poly1305_hw_textBbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_textBlock_1' to 'poly1305_hw_textBcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_accSum_1' to 'poly1305_hw_accSudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_fullArr_1' to 'poly1305_hw_fullAeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_textBlock_2' to 'poly1305_hw_textBfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_accSum81' to 'poly1305_hw_accSug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_fullArr_2' to 'poly1305_hw_fullAhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_mac_muladd_8ns_8ns_8ns_16_1_1' to 'poly1305_hw_mac_mibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'poly1305_hw_mac_mibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly1305_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.837 seconds; current allocated memory: 133.953 MB.
INFO: [RTMG 210-279] Implementing memory 'poly1305_hw_arr2_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_text_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_r_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_s_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_acc_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_mul_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_arr1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_fullArr_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 224.074 ; gain = 132.668
INFO: [VHDL 208-304] Generating VHDL RTL for poly1305_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for poly1305_hw.
INFO: [HLS 200-112] Total elapsed time: 26.233 seconds; peak allocated memory: 133.953 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly1305/.apc/.src/poly1305_hw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 179.578 ; gain = 88.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 179.578 ; gain = 88.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 179.578 ; gain = 88.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 179.578 ; gain = 88.125
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:66:64) to (poly1305/.apc/.src/poly1305_hw.cpp:65:36) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:85:69) to (poly1305/.apc/.src/poly1305_hw.cpp:93:21) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:98:80) to (poly1305/.apc/.src/poly1305_hw.cpp:107:21) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:231:88) to (poly1305/.apc/.src/poly1305_hw.cpp:240:33) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:342:64) to (poly1305/.apc/.src/poly1305_hw.cpp:341:36) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:368:69) to (poly1305/.apc/.src/poly1305_hw.cpp:376:21) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:381:80) to (poly1305/.apc/.src/poly1305_hw.cpp:390:21) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:512:88) to (poly1305/.apc/.src/poly1305_hw.cpp:521:33) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:623:60) to (poly1305/.apc/.src/poly1305_hw.cpp:622:32) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:648:65) to (poly1305/.apc/.src/poly1305_hw.cpp:656:17) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:661:76) to (poly1305/.apc/.src/poly1305_hw.cpp:670:17) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:756:84) to (poly1305/.apc/.src/poly1305_hw.cpp:765:29) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly1305/.apc/.src/poly1305_hw.cpp:852:48) to (poly1305/.apc/.src/poly1305_hw.cpp:851:28) in function 'poly1305_hw'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 179.578 ; gain = 88.125
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 63 for loop 'Loop-5-8-4' in function 'poly1305_hw'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 63 for loop 'Loop-6-8-4' in function 'poly1305_hw'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 32 for loop 'Loop-14-4' in function 'poly1305_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 179.578 ; gain = 88.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'poly1305_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly1305_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.46 seconds; current allocated memory: 120.716 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 68 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 125.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly1305_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/input_stream_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/input_stream_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/result_stream_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'poly1305_hw/result_stream_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'poly1305_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_textBlock' to 'poly1305_hw_textBbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_textBlock_1' to 'poly1305_hw_textBcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_accSum_1' to 'poly1305_hw_accSudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_fullArr_1' to 'poly1305_hw_fullAeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_textBlock_2' to 'poly1305_hw_textBfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_accSum81' to 'poly1305_hw_accSug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_fullArr_2' to 'poly1305_hw_fullAhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'poly1305_hw_mac_muladd_8ns_8ns_8ns_16_1_1' to 'poly1305_hw_mac_mibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'poly1305_hw_mac_mibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly1305_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.495 seconds; current allocated memory: 133.921 MB.
INFO: [RTMG 210-279] Implementing memory 'poly1305_hw_arr2_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_key_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_text_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_r_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_s_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_acc_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_mul_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_arr1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly1305_hw_fullArr_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 223.836 ; gain = 132.383
INFO: [VHDL 208-304] Generating VHDL RTL for poly1305_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for poly1305_hw.
INFO: [HLS 200-112] Total elapsed time: 34.432 seconds; peak allocated memory: 133.921 MB.
