#include <asm.h>
#include <regdef.h>
#include <inst_test.h>

LEAF(n35_srl_test)
    .set noreorder
    addiu s0, s0 ,1
    li  s2, 0x00
###test inst
    TEST_SRL(0x8e8ffce0, 0x00000002, 0x23a3ff38)
    TEST_SRL(0x49291230, 0x0000000f, 0x00009252)
    TEST_SRL(0x25da68a0, 0x00000004, 0x025da68a)
    TEST_SRL(0xb08f704f, 0x00000003, 0x1611ee09)
    TEST_SRL(0x679f7248, 0x0000000e, 0x00019e7d)
    TEST_SRL(0x345cd56a, 0x0000000d, 0x0001a2e6)
    TEST_SRL(0x2394e93c, 0x0000000b, 0x0004729d)
    TEST_SRL(0xdd1e22b0, 0x00000003, 0x1ba3c456)
    TEST_SRL(0x93dd33eb, 0x00000002, 0x24f74cfa)
    TEST_SRL(0x0fcdca28, 0x00000003, 0x01f9b945)
    TEST_SRL(0xd42d71c0, 0x00000017, 0x000001a8)
    TEST_SRL(0x5de13940, 0x0000000a, 0x0017784e)
    TEST_SRL(0xf6a0da2a, 0x00000016, 0x000003da)
    TEST_SRL(0x9960cb98, 0x00000012, 0x00002658)
    TEST_SRL(0xf4d022a3, 0x0000001d, 0x00000007)
    TEST_SRL(0xd01e1628, 0x00000000, 0xd01e1628)
    TEST_SRL(0x50d2eb64, 0x00000017, 0x000000a1)
    TEST_SRL(0xf7fe1380, 0x0000000a, 0x003dff84)
    TEST_SRL(0x3f208b00, 0x0000001d, 0x00000001)
    TEST_SRL(0xb050fbc4, 0x00000005, 0x058287de)
    TEST_SRL(0xcab12b0e, 0x00000000, 0xcab12b0e)
    TEST_SRL(0xd5916d44, 0x00000000, 0xd5916d44)
    TEST_SRL(0x29d542b4, 0x00000000, 0x29d542b4)
    TEST_SRL(0x62738600, 0x00000000, 0x62738600)
    TEST_SRL(0xce753aa8, 0x00000000, 0xce753aa8)
    TEST_SRL(0xb145be00, 0x00000000, 0xb145be00)
    TEST_SRL(0xb56d9f5e, 0x00000000, 0xb56d9f5e)
    TEST_SRL(0x880f0d04, 0x00000000, 0x880f0d04)
    TEST_SRL(0x8a4d6fa0, 0x00000000, 0x8a4d6fa0)
    TEST_SRL(0x00000000, 0x00000018, 0x00000000)
    TEST_SRL(0x00000000, 0x00000009, 0x00000000)
    TEST_SRL(0x00000000, 0x0000001a, 0x00000000)
    TEST_SRL(0x00000000, 0x0000001c, 0x00000000)
    TEST_SRL(0x00000000, 0x00000018, 0x00000000)
    TEST_SRL(0x00000000, 0x00000004, 0x00000000)
    TEST_SRL(0x00000000, 0x00000000, 0x00000000)
###detect exception
    bne s2, zero, inst_error
    nop
###score ++
    addiu s3, s3, 1
###output (s0<<24)|s3
inst_error:  
    sll t1, s0, 24
    or t0, t1, s3 
    sw t0, 0(s1)
    jr ra
    nop
END(n35_srl_test)
