// Seed: 1821727218
module module_0 (
    id_1,
    module_0
);
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_3;
  id_4(
      .id_0(id_2),
      .id_1(id_3),
      .id_2(1'b0),
      .id_3(id_3),
      .id_4(id_3[1]),
      .id_5(1),
      .id_6(1'b0),
      .id_7(id_1),
      .id_8(id_2)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    output logic id_3
);
  id_5 :
  assert property (@(posedge 1) (id_5))
  else $display;
  assign id_5 = 1;
  module_0(
      id_5, id_5
  );
  always @(posedge (1) or posedge id_5)
    if (id_5) begin
      if ("") id_3 <= #1 1;
    end
  wire id_6, id_7, id_8;
  wire id_9;
  wire id_10 = id_10;
  wire id_11;
  tri1 id_12 = 1;
  wire id_13 = id_11;
  wire id_14, id_15;
endmodule
