
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030058    0.005714    0.931530 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017474    0.200276    0.186269    1.117798 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200277    0.000414    1.118212 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009593    0.091718    0.141922    1.260135 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.091721    0.000647    1.260781 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005070    0.088841    0.122626    1.383408 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.088841    0.000325    1.383733 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003309    0.051228    0.076670    1.460402 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.051228    0.000131    1.460533 v _273_/A (sg13g2_nor2_1)
     1    0.004938    0.067134    0.075280    1.535814 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.067135    0.000352    1.536166 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005097    0.060443    0.073594    1.609760 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.060443    0.000353    1.610113 v output15/A (sg13g2_buf_2)
     1    0.053997    0.091420    0.149629    1.759742 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091462    0.001824    1.761566 v sine_out[1] (out)
                                              1.761566   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.761566   data arrival time
---------------------------------------------------------------------------------------------
                                              2.038434   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030058    0.005714    0.931530 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017474    0.200276    0.186269    1.117798 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200277    0.000414    1.118212 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009593    0.091718    0.141922    1.260135 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.091728    0.001007    1.261141 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003542    0.080289    0.104577    1.365718 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.080289    0.000259    1.365978 ^ _239_/B (sg13g2_and3_1)
     1    0.003346    0.033605    0.131295    1.497273 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033605    0.000134    1.497407 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.006102    0.079043    0.075897    1.573304 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.079045    0.000773    1.574077 v output4/A (sg13g2_buf_2)
     1    0.054168    0.091807    0.158699    1.732776 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.091855    0.001953    1.734730 v sine_out[0] (out)
                                              1.734730   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.734730   data arrival time
---------------------------------------------------------------------------------------------
                                              2.065270   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030058    0.005714    0.931530 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017474    0.200276    0.186269    1.117798 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200282    0.000919    1.118717 ^ _185_/B (sg13g2_nor2_2)
     5    0.017817    0.072987    0.101530    1.220247 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.072997    0.000793    1.221040 v _189_/A2 (sg13g2_o21ai_1)
     1    0.006837    0.105867    0.121077    1.342117 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.105868    0.000510    1.342627 ^ output29/A (sg13g2_buf_2)
     1    0.055245    0.119503    0.176979    1.519606 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.119720    0.004168    1.523773 ^ sine_out[32] (out)
                                              1.523773   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.523773   data arrival time
---------------------------------------------------------------------------------------------
                                              2.276226   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030058    0.005714    0.931530 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017474    0.200276    0.186269    1.117798 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200282    0.000919    1.118717 ^ _185_/B (sg13g2_nor2_2)
     5    0.017817    0.072987    0.101530    1.220247 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.072990    0.000443    1.220691 v _186_/A2 (sg13g2_a21oi_1)
     1    0.007982    0.094932    0.116414    1.337104 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.094968    0.000608    1.337712 ^ output27/A (sg13g2_buf_2)
     1    0.054943    0.118792    0.172742    1.510454 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.118996    0.004028    1.514482 ^ sine_out[30] (out)
                                              1.514482   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.514482   data arrival time
---------------------------------------------------------------------------------------------
                                              2.285518   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030058    0.005714    0.931530 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017474    0.200276    0.186269    1.117798 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200282    0.000882    1.118680 ^ _147_/B (sg13g2_nand2_1)
     2    0.011145    0.094043    0.134200    1.252880 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.094062    0.001311    1.254192 v _275_/B (sg13g2_nor2_1)
     1    0.006216    0.079262    0.091067    1.345259 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.079263    0.000406    1.345665 ^ output30/A (sg13g2_buf_2)
     1    0.054544    0.117407    0.165852    1.511517 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.117489    0.001821    1.513337 ^ sine_out[3] (out)
                                              1.513337   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.513337   data arrival time
---------------------------------------------------------------------------------------------
                                              2.286663   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030058    0.005714    0.931530 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017474    0.200276    0.186269    1.117798 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200282    0.000919    1.118717 ^ _185_/B (sg13g2_nor2_2)
     5    0.017817    0.072987    0.101530    1.220247 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.072990    0.000436    1.220684 v _278_/B (sg13g2_nor2_1)
     1    0.009476    0.100301    0.104267    1.324951 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.100318    0.001043    1.325994 ^ output33/A (sg13g2_buf_2)
     1    0.052935    0.114811    0.172123    1.498117 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.114990    0.003705    1.501822 ^ sine_out[6] (out)
                                              1.501822   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.501822   data arrival time
---------------------------------------------------------------------------------------------
                                              2.298178   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028990    0.003359    0.929175 v _141_/A (sg13g2_or2_1)
     3    0.015685    0.064810    0.138448    1.067623 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.064813    0.000531    1.068154 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009869    0.131909    0.139622    1.207776 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.131913    0.000595    1.208371 ^ _174_/B (sg13g2_nand2_1)
     1    0.004690    0.049991    0.084708    1.293080 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.050000    0.000359    1.293439 v _175_/B (sg13g2_nand2_1)
     1    0.006490    0.043880    0.054066    1.347505 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.043881    0.000423    1.347928 ^ output22/A (sg13g2_buf_2)
     1    0.052852    0.114549    0.144656    1.492584 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114734    0.003763    1.496347 ^ sine_out[26] (out)
                                              1.496347   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.496347   data arrival time
---------------------------------------------------------------------------------------------
                                              2.303653   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002833    0.023714    0.164424    0.289534 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023714    0.000108    0.289642 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009573    0.058087    0.377316    0.666958 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058087    0.000403    0.667361 ^ fanout75/A (sg13g2_buf_8)
     5    0.035905    0.031654    0.087664    0.755025 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032060    0.002802    0.757827 ^ fanout74/A (sg13g2_buf_8)
     5    0.029246    0.027743    0.072953    0.830780 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027816    0.001780    0.832560 ^ fanout73/A (sg13g2_buf_8)
     8    0.036892    0.030606    0.072524    0.905084 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032038    0.005042    0.910126 ^ _137_/B (sg13g2_nand3_1)
     5    0.024157    0.214774    0.198311    1.108436 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.214782    0.001150    1.109587 v _138_/B (sg13g2_nor2_1)
     2    0.009611    0.123100    0.142798    1.252384 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.123101    0.000288    1.252672 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003586    0.052074    0.091374    1.344046 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.052076    0.000261    1.344307 v output8/A (sg13g2_buf_2)
     1    0.052387    0.088960    0.143952    1.488259 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088991    0.001575    1.489834 v sine_out[13] (out)
                                              1.489834   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.489834   data arrival time
---------------------------------------------------------------------------------------------
                                              2.310166   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030058    0.005714    0.931530 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017474    0.200276    0.186269    1.117798 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200282    0.000882    1.118680 ^ _147_/B (sg13g2_nand2_1)
     2    0.011145    0.094043    0.134200    1.252880 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.094062    0.001302    1.254183 v _149_/B (sg13g2_nand2_1)
     1    0.006249    0.051233    0.070060    1.324242 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.051237    0.000803    1.325045 ^ output10/A (sg13g2_buf_2)
     1    0.051687    0.111974    0.148322    1.473367 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112033    0.001281    1.474648 ^ sine_out[15] (out)
                                              1.474648   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.474648   data arrival time
---------------------------------------------------------------------------------------------
                                              2.325352   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002833    0.023714    0.164424    0.289534 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023714    0.000108    0.289642 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009573    0.058087    0.377316    0.666958 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058087    0.000403    0.667361 ^ fanout75/A (sg13g2_buf_8)
     5    0.035905    0.031654    0.087664    0.755025 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032060    0.002802    0.757827 ^ fanout74/A (sg13g2_buf_8)
     5    0.029246    0.027743    0.072953    0.830780 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027816    0.001780    0.832560 ^ fanout73/A (sg13g2_buf_8)
     8    0.036892    0.030606    0.072524    0.905084 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032038    0.005042    0.910126 ^ _137_/B (sg13g2_nand3_1)
     5    0.024157    0.214774    0.198311    1.108436 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.214782    0.001150    1.109587 v _138_/B (sg13g2_nor2_1)
     2    0.009611    0.123100    0.142798    1.252384 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.123103    0.000466    1.252850 ^ _279_/B (sg13g2_nor2_1)
     1    0.006406    0.044936    0.067160    1.320010 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.044973    0.000711    1.320721 v output34/A (sg13g2_buf_2)
     1    0.053163    0.090702    0.139761    1.460482 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.090951    0.003895    1.464377 v sine_out[7] (out)
                                              1.464377   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.464377   data arrival time
---------------------------------------------------------------------------------------------
                                              2.335622   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030314    0.006156    0.931972 v _140_/A (sg13g2_nor2_2)
     5    0.023472    0.110987    0.109992    1.041964 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.111018    0.001504    1.043468 ^ _152_/B (sg13g2_nor2_2)
     4    0.018492    0.056305    0.079650    1.123118 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.056344    0.001320    1.124438 v _155_/B1 (sg13g2_a221oi_1)
     1    0.005831    0.139480    0.151866    1.276304 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.139480    0.000377    1.276681 ^ output12/A (sg13g2_buf_2)
     1    0.051658    0.112214    0.184839    1.461520 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112234    0.001490    1.463010 ^ sine_out[17] (out)
                                              1.463010   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.463010   data arrival time
---------------------------------------------------------------------------------------------
                                              2.336990   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002833    0.023714    0.164424    0.289534 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023714    0.000108    0.289642 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009573    0.058087    0.377316    0.666958 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058087    0.000403    0.667361 ^ fanout75/A (sg13g2_buf_8)
     5    0.035905    0.031654    0.087664    0.755025 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032060    0.002802    0.757827 ^ fanout74/A (sg13g2_buf_8)
     5    0.029246    0.027743    0.072953    0.830780 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027816    0.001780    0.832560 ^ fanout73/A (sg13g2_buf_8)
     8    0.036892    0.030606    0.072524    0.905084 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032038    0.005042    0.910126 ^ _137_/B (sg13g2_nand3_1)
     5    0.024157    0.214774    0.198311    1.108436 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.214785    0.001337    1.109773 v _156_/B (sg13g2_nand2b_1)
     2    0.009523    0.085477    0.113148    1.222921 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.085523    0.000840    1.223761 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.006537    0.056639    0.084907    1.308668 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.056642    0.000427    1.309095 v output23/A (sg13g2_buf_2)
     1    0.052936    0.090387    0.145348    1.454444 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090636    0.003589    1.458033 v sine_out[27] (out)
                                              1.458033   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.458033   data arrival time
---------------------------------------------------------------------------------------------
                                              2.341967   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002833    0.023714    0.164424    0.289534 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023714    0.000108    0.289642 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009573    0.058087    0.377316    0.666958 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058087    0.000403    0.667361 ^ fanout75/A (sg13g2_buf_8)
     5    0.035905    0.031654    0.087664    0.755025 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032060    0.002802    0.757827 ^ fanout74/A (sg13g2_buf_8)
     5    0.029246    0.027743    0.072953    0.830780 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027816    0.001780    0.832560 ^ fanout73/A (sg13g2_buf_8)
     8    0.036892    0.030606    0.072524    0.905084 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032038    0.005042    0.910126 ^ _137_/B (sg13g2_nand3_1)
     5    0.024157    0.214774    0.198311    1.108436 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.214785    0.001337    1.109773 v _156_/B (sg13g2_nand2b_1)
     2    0.009523    0.085477    0.113148    1.222921 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.085521    0.000782    1.223703 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004649    0.052592    0.084938    1.308641 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.052593    0.000308    1.308950 v output13/A (sg13g2_buf_2)
     1    0.051669    0.087894    0.143440    1.452390 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.087922    0.001507    1.453897 v sine_out[18] (out)
                                              1.453897   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.453897   data arrival time
---------------------------------------------------------------------------------------------
                                              2.346102   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030314    0.006156    0.931972 v _140_/A (sg13g2_nor2_2)
     5    0.023472    0.110987    0.109992    1.041964 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.111031    0.001799    1.043764 ^ _144_/A (sg13g2_nand2_1)
     2    0.010239    0.082104    0.102831    1.146594 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.082133    0.001257    1.147852 v _212_/B (sg13g2_nor2_1)
     2    0.011817    0.119357    0.122550    1.270401 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.119358    0.000313    1.270714 ^ output26/A (sg13g2_buf_2)
     1    0.052988    0.114621    0.179903    1.450618 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.114646    0.001669    1.452287 ^ sine_out[2] (out)
                                              1.452287   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.452287   data arrival time
---------------------------------------------------------------------------------------------
                                              2.347713   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002833    0.023714    0.164424    0.289534 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023714    0.000108    0.289642 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009573    0.058087    0.377316    0.666958 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058087    0.000403    0.667361 ^ fanout75/A (sg13g2_buf_8)
     5    0.035905    0.031654    0.087664    0.755025 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032060    0.002802    0.757827 ^ fanout74/A (sg13g2_buf_8)
     5    0.029246    0.027743    0.072953    0.830780 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027807    0.001698    0.832478 ^ _132_/A (sg13g2_nand2_2)
     4    0.019922    0.069685    0.071711    0.904189 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.069795    0.002250    0.906438 v _163_/A2 (sg13g2_o21ai_1)
     4    0.024309    0.264754    0.244865    1.151304 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.264783    0.002272    1.153576 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003911    0.082830    0.120521    1.274097 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.082830    0.000255    1.274352 v output25/A (sg13g2_buf_2)
     1    0.054840    0.093441    0.159884    1.434236 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.093732    0.003973    1.438209 v sine_out[29] (out)
                                              1.438209   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.438209   data arrival time
---------------------------------------------------------------------------------------------
                                              2.361791   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002833    0.023714    0.164424    0.289534 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023714    0.000108    0.289642 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009573    0.058087    0.377316    0.666958 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058087    0.000403    0.667361 ^ fanout75/A (sg13g2_buf_8)
     5    0.035905    0.031654    0.087664    0.755025 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032060    0.002802    0.757827 ^ fanout74/A (sg13g2_buf_8)
     5    0.029246    0.027743    0.072953    0.830780 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027807    0.001698    0.832478 ^ _132_/A (sg13g2_nand2_2)
     4    0.019922    0.069685    0.071711    0.904189 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.069795    0.002250    0.906438 v _163_/A2 (sg13g2_o21ai_1)
     4    0.024309    0.264754    0.244865    1.151304 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.264782    0.002229    1.153533 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004441    0.074635    0.127089    1.280621 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.074635    0.000288    1.280909 v output17/A (sg13g2_buf_2)
     1    0.051801    0.088245    0.154180    1.435089 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088276    0.001557    1.436646 v sine_out[21] (out)
                                              1.436646   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.436646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.363353   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002833    0.023714    0.164424    0.289534 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023714    0.000108    0.289642 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009573    0.058087    0.377316    0.666958 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058087    0.000403    0.667361 ^ fanout75/A (sg13g2_buf_8)
     5    0.035905    0.031654    0.087664    0.755025 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032060    0.002802    0.757827 ^ fanout74/A (sg13g2_buf_8)
     5    0.029246    0.027743    0.072953    0.830780 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027807    0.001698    0.832478 ^ _132_/A (sg13g2_nand2_2)
     4    0.019922    0.069685    0.071711    0.904189 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.069795    0.002250    0.906438 v _163_/A2 (sg13g2_o21ai_1)
     4    0.024309    0.264754    0.244865    1.151304 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.264762    0.001195    1.152498 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003548    0.070364    0.121846    1.274344 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.070364    0.000140    1.274484 v output5/A (sg13g2_buf_2)
     1    0.052823    0.090311    0.151836    1.426320 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.090567    0.003631    1.429950 v sine_out[10] (out)
                                              1.429950   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.429950   data arrival time
---------------------------------------------------------------------------------------------
                                              2.370049   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030058    0.005714    0.931530 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017474    0.200276    0.186269    1.117798 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.200282    0.000862    1.118660 ^ _171_/A (sg13g2_nand2_1)
     1    0.003957    0.064146    0.087401    1.206061 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.064147    0.000281    1.206342 v _172_/B (sg13g2_nand2_1)
     1    0.006584    0.046827    0.059822    1.266164 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.046828    0.000414    1.266579 ^ output21/A (sg13g2_buf_2)
     1    0.053004    0.114836    0.146503    1.413081 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.114994    0.003486    1.416567 ^ sine_out[25] (out)
                                              1.416567   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.416567   data arrival time
---------------------------------------------------------------------------------------------
                                              2.383433   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002833    0.023714    0.164424    0.289534 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023714    0.000108    0.289642 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009573    0.058087    0.377316    0.666958 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058087    0.000403    0.667361 ^ fanout75/A (sg13g2_buf_8)
     5    0.035905    0.031654    0.087664    0.755025 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032060    0.002802    0.757827 ^ fanout74/A (sg13g2_buf_8)
     5    0.029246    0.027743    0.072953    0.830780 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027807    0.001698    0.832478 ^ _132_/A (sg13g2_nand2_2)
     4    0.019922    0.069685    0.071711    0.904189 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.069795    0.002250    0.906438 v _163_/A2 (sg13g2_o21ai_1)
     4    0.024309    0.264754    0.244865    1.151304 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.264769    0.001622    1.152926 ^ _276_/B (sg13g2_nor2_1)
     1    0.007281    0.069808    0.096671    1.249597 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.069811    0.000529    1.250126 v output31/A (sg13g2_buf_2)
     1    0.054090    0.092217    0.152882    1.403008 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.092486    0.003780    1.406788 v sine_out[4] (out)
                                              1.406788   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.406788   data arrival time
---------------------------------------------------------------------------------------------
                                              2.393212   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029792    0.005224    0.931040 v _158_/B (sg13g2_nor2_1)
     3    0.015629    0.143281    0.125819    1.056859 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.143287    0.000779    1.057638 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003823    0.060555    0.097888    1.155526 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.060555    0.000274    1.155800 v _160_/B (sg13g2_nor2_1)
     1    0.007019    0.079762    0.084830    1.240630 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.079773    0.000727    1.241356 ^ output14/A (sg13g2_buf_2)
     1    0.051861    0.112064    0.162537    1.403893 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112133    0.001529    1.405422 ^ sine_out[19] (out)
                                              1.405422   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.405422   data arrival time
---------------------------------------------------------------------------------------------
                                              2.394578   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002833    0.023714    0.164424    0.289534 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023714    0.000108    0.289642 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009573    0.058087    0.377316    0.666958 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058087    0.000403    0.667361 ^ fanout75/A (sg13g2_buf_8)
     5    0.035905    0.031654    0.087664    0.755025 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032060    0.002802    0.757827 ^ fanout74/A (sg13g2_buf_8)
     5    0.029246    0.027743    0.072953    0.830780 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027816    0.001780    0.832560 ^ fanout73/A (sg13g2_buf_8)
     8    0.036892    0.030606    0.072524    0.905084 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032038    0.005042    0.910126 ^ _137_/B (sg13g2_nand3_1)
     5    0.024157    0.214774    0.198311    1.108436 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.214777    0.000750    1.109187 v _166_/A (sg13g2_nor2_1)
     1    0.003232    0.066990    0.098615    1.207802 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.066990    0.000129    1.207931 ^ _167_/B (sg13g2_nor2_1)
     1    0.005923    0.037889    0.049667    1.257597 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.037892    0.000579    1.258176 v output19/A (sg13g2_buf_2)
     1    0.052658    0.089880    0.135941    1.394118 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.090103    0.003669    1.397786 v sine_out[23] (out)
                                              1.397786   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.397786   data arrival time
---------------------------------------------------------------------------------------------
                                              2.402214   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030314    0.006156    0.931972 v _140_/A (sg13g2_nor2_2)
     5    0.023472    0.110987    0.109992    1.041964 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.111031    0.001799    1.043764 ^ _144_/A (sg13g2_nand2_1)
     2    0.010239    0.082104    0.102831    1.146594 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.082124    0.001053    1.147648 v _145_/B (sg13g2_nand2_1)
     1    0.007607    0.053610    0.070248    1.217895 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.053619    0.000660    1.218555 ^ output9/A (sg13g2_buf_2)
     1    0.051733    0.111721    0.149444    1.367999 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.111790    0.001527    1.369526 ^ sine_out[14] (out)
                                              1.369526   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.369526   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430474   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030314    0.006156    0.931972 v _140_/A (sg13g2_nor2_2)
     5    0.023472    0.110987    0.109992    1.041964 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.111018    0.001504    1.043468 ^ _152_/B (sg13g2_nor2_2)
     4    0.018492    0.056305    0.079650    1.123118 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.056322    0.000910    1.124028 v _277_/B (sg13g2_nor2_1)
     1    0.006618    0.076054    0.081023    1.205051 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.076060    0.000487    1.205537 ^ output32/A (sg13g2_buf_2)
     1    0.052610    0.114050    0.160290    1.365827 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.114229    0.003699    1.369526 ^ sine_out[5] (out)
                                              1.369526   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.369526   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430474   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030314    0.006156    0.931972 v _140_/A (sg13g2_nor2_2)
     5    0.023472    0.110987    0.109992    1.041964 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.111018    0.001504    1.043468 ^ _152_/B (sg13g2_nor2_2)
     4    0.018492    0.056305    0.079650    1.123118 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.056321    0.000893    1.124011 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003782    0.068990    0.085125    1.209136 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.068990    0.000284    1.209420 ^ output6/A (sg13g2_buf_2)
     1    0.052046    0.112893    0.156062    1.365482 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.113064    0.003598    1.369080 ^ sine_out[11] (out)
                                              1.369080   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.369080   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430920   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030314    0.006156    0.931972 v _140_/A (sg13g2_nor2_2)
     5    0.023472    0.110987    0.109992    1.041964 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.111018    0.001504    1.043468 ^ _152_/B (sg13g2_nor2_2)
     4    0.018492    0.056305    0.079650    1.123118 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.056334    0.001152    1.124269 v _165_/A2 (sg13g2_a21oi_1)
     1    0.004000    0.061528    0.086439    1.210708 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.061528    0.000278    1.210986 ^ output18/A (sg13g2_buf_2)
     1    0.052487    0.113754    0.153000    1.363987 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.113925    0.003612    1.367598 ^ sine_out[22] (out)
                                              1.367598   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.367598   data arrival time
---------------------------------------------------------------------------------------------
                                              2.432401   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030314    0.006156    0.931972 v _140_/A (sg13g2_nor2_2)
     5    0.023472    0.110987    0.109992    1.041964 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.111003    0.001090    1.043054 ^ _169_/A (sg13g2_nand2_1)
     1    0.003464    0.047950    0.068139    1.111193 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.047950    0.000137    1.111330 v _170_/B (sg13g2_nand2_1)
     1    0.007083    0.045640    0.055037    1.166367 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.045669    0.000584    1.166952 ^ output20/A (sg13g2_buf_2)
     1    0.052331    0.113496    0.144900    1.311852 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113667    0.003608    1.315460 ^ sine_out[24] (out)
                                              1.315460   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.315460   data arrival time
---------------------------------------------------------------------------------------------
                                              2.484540   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029493    0.003496    0.770290 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003311    0.054901    0.072483    0.842773 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.054901    0.000132    0.842905 ^ _179_/B (sg13g2_nand2_1)
     2    0.010552    0.078110    0.088154    0.931059 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.078127    0.000946    0.932005 v _281_/B (sg13g2_nor2_1)
     1    0.006473    0.078530    0.087233    1.019237 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.078546    0.000870    1.020107 ^ output35/A (sg13g2_buf_2)
     1    0.053168    0.114665    0.163680    1.183787 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.114740    0.001659    1.185446 ^ sine_out[8] (out)
                                              1.185446   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.185446   data arrival time
---------------------------------------------------------------------------------------------
                                              2.614554   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029493    0.003496    0.770290 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003311    0.054901    0.072483    0.842773 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.054901    0.000132    0.842905 ^ _179_/B (sg13g2_nand2_1)
     2    0.010552    0.078110    0.088154    0.931059 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.078119    0.000702    0.931761 v _180_/B (sg13g2_nand2_1)
     1    0.004221    0.041434    0.057180    0.988941 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.041435    0.000164    0.989105 ^ output24/A (sg13g2_buf_2)
     1    0.053512    0.115268    0.145797    1.134902 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.115305    0.001726    1.136627 ^ sine_out[28] (out)
                                              1.136627   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.136627   data arrival time
---------------------------------------------------------------------------------------------
                                              2.663373   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000877    0.057729 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.023006    0.065234    0.122962 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023007    0.000474    0.123436 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013110    0.061985    0.193442    0.316878 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.061988    0.000493    0.317371 ^ fanout58/A (sg13g2_buf_2)
     7    0.030344    0.071610    0.121411    0.438782 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.071698    0.001721    0.440503 ^ fanout57/A (sg13g2_buf_1)
     4    0.026822    0.115620    0.146593    0.587096 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.115677    0.002112    0.589208 ^ _181_/B (sg13g2_and2_1)
     4    0.018431    0.086063    0.160692    0.749900 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.086073    0.000966    0.750866 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.007003    0.065114    0.078089    0.828954 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.065115    0.000442    0.829397 v output28/A (sg13g2_buf_2)
     1    0.055532    0.093743    0.153454    0.982850 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.093796    0.002052    0.984903 v sine_out[31] (out)
                                              0.984903   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.984903   data arrival time
---------------------------------------------------------------------------------------------
                                              2.815097   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000877    0.057729 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.023006    0.065234    0.122962 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023007    0.000463    0.123425 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013751    0.050465    0.187291    0.310716 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.050470    0.000541    0.311257 v fanout61/A (sg13g2_buf_2)
     5    0.033064    0.064033    0.116662    0.427919 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.064466    0.004169    0.432088 v fanout60/A (sg13g2_buf_8)
     8    0.032909    0.028555    0.095593    0.527681 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028557    0.000740    0.528421 v _131_/A (sg13g2_or2_1)
     6    0.026828    0.094760    0.168245    0.696667 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.094778    0.001309    0.697976 v _280_/B1 (sg13g2_a21oi_1)
     1    0.004164    0.071669    0.090752    0.788728 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.071669    0.000273    0.789001 ^ output36/A (sg13g2_buf_2)
     1    0.052459    0.113732    0.157942    0.946943 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.113906    0.003642    0.950586 ^ sine_out[9] (out)
                                              0.950586   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.950586   data arrival time
---------------------------------------------------------------------------------------------
                                              2.849414   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000877    0.057729 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.023006    0.065234    0.122962 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023011    0.000802    0.123765 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003143    0.020170    0.161620    0.285385 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020170    0.000124    0.285509 v fanout70/A (sg13g2_buf_2)
     5    0.030479    0.059100    0.099588    0.385097 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059304    0.002721    0.387818 v fanout69/A (sg13g2_buf_8)
     8    0.039650    0.030533    0.095414    0.483232 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030728    0.001712    0.484943 v _125_/A (sg13g2_inv_2)
     3    0.022708    0.053573    0.053107    0.538050 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.053603    0.001039    0.539089 ^ _161_/A (sg13g2_nand2_1)
     3    0.017130    0.110556    0.113277    0.652367 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.110598    0.001157    0.653524 v _162_/A2 (sg13g2_a21oi_1)
     1    0.005998    0.080777    0.116897    0.770421 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.080778    0.000593    0.771014 ^ output16/A (sg13g2_buf_2)
     1    0.051965    0.112275    0.163178    0.934192 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.112344    0.001531    0.935723 ^ sine_out[20] (out)
                                              0.935723   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.935723   data arrival time
---------------------------------------------------------------------------------------------
                                              2.864276   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000877    0.057729 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.023006    0.065234    0.122962 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023007    0.000467    0.123429 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.010941    0.042127    0.180473    0.303902 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.042128    0.000284    0.304186 v fanout68/A (sg13g2_buf_2)
     6    0.031541    0.061372    0.110989    0.415176 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.061583    0.002816    0.417992 v _142_/A (sg13g2_or2_1)
     7    0.036645    0.123961    0.203010    0.621002 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124056    0.003102    0.624104 v _148_/A2 (sg13g2_a21oi_1)
     1    0.007828    0.095676    0.131586    0.755691 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.095684    0.000868    0.756559 ^ output11/A (sg13g2_buf_2)
     1    0.051725    0.111849    0.170216    0.926775 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.111869    0.001509    0.928284 ^ sine_out[16] (out)
                                              0.928284   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.928284   data arrival time
---------------------------------------------------------------------------------------------
                                              2.871716   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030314    0.006156    0.931972 v _140_/A (sg13g2_nor2_2)
     5    0.023472    0.110987    0.109992    1.041964 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.111031    0.001799    1.043764 ^ _144_/A (sg13g2_nand2_1)
     2    0.010239    0.082104    0.102831    1.146594 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.082133    0.001257    1.147852 v _212_/B (sg13g2_nor2_1)
     2    0.011817    0.119357    0.122550    1.270401 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.119366    0.000863    1.271265 ^ _213_/C (sg13g2_nand3_1)
     2    0.011472    0.118933    0.154571    1.425836 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.118987    0.000970    1.426806 v _214_/B (sg13g2_xnor2_1)
     1    0.002379    0.037468    0.115736    1.542542 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.037468    0.000147    1.542689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001650    0.033202    0.371628    1.914317 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.033202    0.000064    1.914381 v _300_/D (sg13g2_dfrbpq_1)
                                              1.914381   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017779    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    5.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    5.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    5.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    5.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024410    0.001227    5.125202 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.925202   clock uncertainty
                                  0.000000    4.925202   clock reconvergence pessimism
                                 -0.116255    4.808947   library setup time
                                              4.808947   data required time
---------------------------------------------------------------------------------------------
                                              4.808947   data required time
                                             -1.914381   data arrival time
---------------------------------------------------------------------------------------------
                                              2.894566   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000877    0.057729 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.023006    0.065234    0.122962 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023007    0.000463    0.123425 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013751    0.050465    0.187291    0.310716 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.050470    0.000541    0.311257 v fanout61/A (sg13g2_buf_2)
     5    0.033064    0.064033    0.116662    0.427919 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.064466    0.004169    0.432088 v fanout60/A (sg13g2_buf_8)
     8    0.032909    0.028555    0.095593    0.527681 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028691    0.002354    0.530035 v _130_/A (sg13g2_nor2_1)
     2    0.012623    0.119661    0.112911    0.642947 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.119671    0.000902    0.643849 ^ _284_/A (sg13g2_and2_1)
     1    0.004219    0.033541    0.114770    0.758619 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.033541    0.000278    0.758897 ^ output7/A (sg13g2_buf_2)
     1    0.052413    0.113630    0.138979    0.897876 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.113805    0.003646    0.901522 ^ sine_out[12] (out)
                                              0.901522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.901522   data arrival time
---------------------------------------------------------------------------------------------
                                              2.898478   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024410    0.001227    0.125202 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008680    0.045004    0.181256    0.306458 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.045008    0.000438    0.306896 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.004072    0.038281    0.369421    0.676317 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.038281    0.000279    0.676596 ^ output2/A (sg13g2_buf_2)
     1    0.050717    0.110092    0.139934    0.816530 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110158    0.002219    0.818749 ^ sign (out)
                                              0.818749   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.818749   data arrival time
---------------------------------------------------------------------------------------------
                                              2.981251   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024409    0.001211    0.125186 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004589    0.023951    0.165766    0.290952 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023952    0.000300    0.291252 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009288    0.054978    0.390579    0.681831 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054978    0.000389    0.682220 v fanout54/A (sg13g2_buf_8)
     8    0.038917    0.030167    0.093158    0.775378 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030506    0.002713    0.778092 v _191_/B (sg13g2_xnor2_1)
     2    0.011038    0.081631    0.117648    0.895740 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081633    0.000316    0.896056 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011568    0.148783    0.158666    1.054722 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.148793    0.000938    1.055660 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010091    0.094316    0.129396    1.185056 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094317    0.000549    1.185605 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010554    0.138927    0.162682    1.348287 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.138931    0.000608    1.348895 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010206    0.087829    0.128002    1.476897 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.087829    0.000310    1.477207 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007172    0.110426    0.129497    1.606704 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.110428    0.000304    1.607008 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001855    0.057327    0.110326    1.717333 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.057327    0.000071    1.717405 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.717405   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017779    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    5.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    5.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000877    5.057729 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.023006    0.065234    5.122962 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023007    0.000474    5.123436 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923437   clock uncertainty
                                  0.000000    4.923437   clock reconvergence pessimism
                                 -0.124417    4.799019   library setup time
                                              4.799019   data required time
---------------------------------------------------------------------------------------------
                                              4.799019   data required time
                                             -1.717405   data arrival time
---------------------------------------------------------------------------------------------
                                              3.081614   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024409    0.001211    0.125186 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004589    0.023951    0.165766    0.290952 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023952    0.000300    0.291252 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009288    0.054978    0.390579    0.681831 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054978    0.000389    0.682220 v fanout54/A (sg13g2_buf_8)
     8    0.038917    0.030167    0.093158    0.775378 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030506    0.002713    0.778092 v _191_/B (sg13g2_xnor2_1)
     2    0.011038    0.081631    0.117648    0.895740 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081633    0.000316    0.896056 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011568    0.148783    0.158666    1.054722 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.148793    0.000938    1.055660 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010091    0.094316    0.129396    1.185056 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094317    0.000549    1.185605 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010554    0.138927    0.162682    1.348287 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.138931    0.000608    1.348895 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010206    0.087829    0.128002    1.476897 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.087831    0.000580    1.477478 v _208_/B (sg13g2_xor2_1)
     1    0.001895    0.049844    0.111144    1.588622 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.049844    0.000070    1.588692 v _298_/D (sg13g2_dfrbpq_1)
                                              1.588692   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017779    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    5.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    5.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000877    5.057729 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.023006    0.065234    5.122962 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023007    0.000463    5.123425 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923425   clock uncertainty
                                  0.000000    4.923425   clock reconvergence pessimism
                                 -0.122608    4.800817   library setup time
                                              4.800817   data required time
---------------------------------------------------------------------------------------------
                                              4.800817   data required time
                                             -1.588692   data arrival time
---------------------------------------------------------------------------------------------
                                              3.212125   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    0.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002870    0.019456    0.161635    0.286745 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019456    0.000110    0.286854 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009287    0.054977    0.388087    0.674942 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054977    0.000391    0.675332 v fanout75/A (sg13g2_buf_8)
     5    0.035165    0.028941    0.091462    0.766794 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029287    0.002738    0.769533 v fanout74/A (sg13g2_buf_8)
     5    0.028318    0.025904    0.077308    0.846840 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025948    0.001728    0.848568 v fanout73/A (sg13g2_buf_8)
     8    0.036276    0.028329    0.077248    0.925816 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030314    0.006156    0.931972 v _140_/A (sg13g2_nor2_2)
     5    0.023472    0.110987    0.109992    1.041964 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.111031    0.001799    1.043764 ^ _144_/A (sg13g2_nand2_1)
     2    0.010239    0.082104    0.102831    1.146594 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.082133    0.001257    1.147852 v _212_/B (sg13g2_nor2_1)
     2    0.011817    0.119357    0.122550    1.270401 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.119366    0.000863    1.271265 ^ _213_/C (sg13g2_nand3_1)
     2    0.011472    0.118933    0.154571    1.425836 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.118979    0.000597    1.426433 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003019    0.067889    0.062965    1.489398 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.067889    0.000121    1.489519 ^ _219_/A (sg13g2_inv_1)
     1    0.002774    0.024276    0.037794    1.527313 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024276    0.000167    1.527480 v _301_/D (sg13g2_dfrbpq_1)
                                              1.527480   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017779    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    5.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    5.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    5.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    5.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024409    0.001211    5.125186 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.925187   clock uncertainty
                                  0.000000    4.925187   clock reconvergence pessimism
                                 -0.113039    4.812147   library setup time
                                              4.812147   data required time
---------------------------------------------------------------------------------------------
                                              4.812147   data required time
                                             -1.527480   data arrival time
---------------------------------------------------------------------------------------------
                                              3.284667   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024410    0.001227    0.125202 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008651    0.035361    0.175559    0.300761 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.035370    0.000536    0.301297 v _127_/A (sg13g2_inv_1)
     1    0.008373    0.043395    0.047224    0.348522 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.043410    0.000648    0.349169 ^ output3/A (sg13g2_buf_2)
     1    0.051098    0.110878    0.142964    0.492133 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.110947    0.002277    0.494410 ^ signB (out)
                                              0.494410   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.494410   data arrival time
---------------------------------------------------------------------------------------------
                                              3.305590   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024409    0.001211    0.125186 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004589    0.023951    0.165766    0.290952 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023952    0.000300    0.291252 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009288    0.054978    0.390579    0.681831 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054978    0.000389    0.682220 v fanout54/A (sg13g2_buf_8)
     8    0.038917    0.030167    0.093158    0.775378 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030506    0.002713    0.778092 v _191_/B (sg13g2_xnor2_1)
     2    0.011038    0.081631    0.117648    0.895740 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081633    0.000316    0.896056 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011568    0.148783    0.158666    1.054722 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.148793    0.000938    1.055660 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010091    0.094316    0.129396    1.185056 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094317    0.000549    1.185605 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010554    0.138927    0.162682    1.348287 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.138932    0.000679    1.348966 ^ _204_/B (sg13g2_xor2_1)
     1    0.001770    0.049670    0.122301    1.471267 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049670    0.000066    1.471333 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.471333   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017779    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    5.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    5.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000877    5.057729 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.023006    0.065234    5.122962 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023007    0.000467    5.123429 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923429   clock uncertainty
                                  0.000000    4.923429   clock reconvergence pessimism
                                 -0.121930    4.801499   library setup time
                                              4.801499   data required time
---------------------------------------------------------------------------------------------
                                              4.801499   data required time
                                             -1.471333   data arrival time
---------------------------------------------------------------------------------------------
                                              3.330166   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024409    0.001211    0.125186 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004589    0.023951    0.165766    0.290952 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023952    0.000300    0.291252 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009288    0.054978    0.390579    0.681831 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054978    0.000389    0.682220 v fanout54/A (sg13g2_buf_8)
     8    0.038917    0.030167    0.093158    0.775378 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030506    0.002713    0.778092 v _191_/B (sg13g2_xnor2_1)
     2    0.011038    0.081631    0.117648    0.895740 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081633    0.000316    0.896056 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011568    0.148783    0.158666    1.054722 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.148793    0.000938    1.055660 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010091    0.094316    0.129396    1.185056 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094319    0.000667    1.185723 v _200_/A (sg13g2_xor2_1)
     1    0.002815    0.053479    0.120765    1.306489 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.053479    0.000196    1.306685 v _296_/D (sg13g2_dfrbpq_1)
                                              1.306685   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017779    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    5.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    5.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000877    5.057729 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019374    0.023006    0.065234    5.122962 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023011    0.000802    5.123765 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923765   clock uncertainty
                                  0.000000    4.923765   clock reconvergence pessimism
                                 -0.123917    4.799848   library setup time
                                              4.799848   data required time
---------------------------------------------------------------------------------------------
                                              4.799848   data required time
                                             -1.306685   data arrival time
---------------------------------------------------------------------------------------------
                                              3.493163   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024409    0.001211    0.125186 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004589    0.023951    0.165766    0.290952 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023952    0.000300    0.291252 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009288    0.054978    0.390579    0.681831 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054978    0.000389    0.682220 v fanout54/A (sg13g2_buf_8)
     8    0.038917    0.030167    0.093158    0.775378 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030506    0.002713    0.778092 v _191_/B (sg13g2_xnor2_1)
     2    0.011038    0.081631    0.117648    0.895740 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081633    0.000316    0.896056 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011568    0.148783    0.158666    1.054722 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.148791    0.000837    1.055559 ^ _196_/A (sg13g2_xor2_1)
     1    0.004382    0.072822    0.145471    1.201030 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.072822    0.000237    1.201266 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.201266   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017779    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    5.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    5.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    5.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    5.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024411    0.001264    5.125239 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.925239   clock uncertainty
                                  0.000000    4.925239   clock reconvergence pessimism
                                 -0.129241    4.795998   library setup time
                                              4.795998   data required time
---------------------------------------------------------------------------------------------
                                              4.795998   data required time
                                             -1.201266   data arrival time
---------------------------------------------------------------------------------------------
                                              3.594731   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024409    0.001211    0.125186 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004589    0.023951    0.165766    0.290952 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023952    0.000300    0.291252 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009288    0.054978    0.390579    0.681831 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054978    0.000389    0.682220 v fanout54/A (sg13g2_buf_8)
     8    0.038917    0.030167    0.093158    0.775378 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030506    0.002713    0.778092 v _191_/B (sg13g2_xnor2_1)
     2    0.011455    0.120777    0.113857    0.891949 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.120782    0.000611    0.892560 ^ _192_/B (sg13g2_xnor2_1)
     1    0.002648    0.068629    0.112024    1.004583 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.068630    0.000161    1.004744 ^ _294_/D (sg13g2_dfrbpq_1)
                                              1.004744   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017779    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    5.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    5.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    5.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    5.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024407    0.001135    5.125110 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.925110   clock uncertainty
                                  0.000000    4.925110   clock reconvergence pessimism
                                 -0.127881    4.797229   library setup time
                                              4.797229   data required time
---------------------------------------------------------------------------------------------
                                              4.797229   data required time
                                             -1.004744   data arrival time
---------------------------------------------------------------------------------------------
                                              3.792485   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017779    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    0.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    0.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    0.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    0.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024406    0.001098    0.125073 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001879    0.016846    0.159224    0.284297 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.016846    0.000071    0.284368 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009334    0.055124    0.386806    0.671174 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055124    0.000390    0.671565 v fanout77/A (sg13g2_buf_8)
     7    0.045298    0.032180    0.094832    0.766397 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032967    0.003028    0.769425 v _128_/A (sg13g2_inv_2)
     5    0.027126    0.063284    0.059706    0.829130 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.063317    0.001213    0.830343 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.830343   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017779    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001884    0.000942    5.000942 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.023398    0.055910    5.056852 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023409    0.000847    5.057699 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022495    0.024390    0.066276    5.123975 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024406    0.001098    5.125073 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.925073   clock uncertainty
                                  0.000000    4.925073   clock reconvergence pessimism
                                 -0.126156    4.798918   library setup time
                                              4.798918   data required time
---------------------------------------------------------------------------------------------
                                              4.798918   data required time
                                             -0.830343   data arrival time
---------------------------------------------------------------------------------------------
                                              3.968575   slack (MET)



