INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/fibo_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibo_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/syn_tb_fibo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_tb_fibo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sim_1/new/tb_fibo_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fibo_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
