
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.91

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cosine_out[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    23    0.08    0.81    1.06    1.26 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.81    0.00    1.26 ^ cosine_out[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.26   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cosine_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.52    0.52   library removal time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: valid_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.00    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ valid_out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ valid_out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cosine_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    23    0.08    0.81    1.06    1.26 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.81    0.00    1.26 ^ cosine_out[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.26   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ cosine_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.01    5.01   library recovery time
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  3.75   slack (MET)


Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: sine_out[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.01    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ _237_/A (sky130_fd_sc_hd__clkbuf_1)
     8    0.02    0.26    0.22    0.42 ^ _237_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _196_ (net)
                  0.26    0.00    0.42 ^ _238_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.10    0.13    0.55 v _238_/Y (sky130_fd_sc_hd__inv_1)
                                         _223_ (net)
                  0.10    0.00    0.55 v _464_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.21    0.75 v _464_/COUT (sky130_fd_sc_hd__ha_1)
                                         _229_ (net)
                  0.04    0.00    0.75 v _254_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.13    0.17    0.92 v _254_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _211_ (net)
                  0.13    0.00    0.92 v _286_/D1 (sky130_fd_sc_hd__a2111o_1)
     6    0.02    0.14    0.41    1.33 v _286_/X (sky130_fd_sc_hd__a2111o_1)
                                         _041_ (net)
                  0.14    0.00    1.33 v _401_/B (sky130_fd_sc_hd__and2_4)
     4    0.01    0.04    0.21    1.54 v _401_/X (sky130_fd_sc_hd__and2_4)
                                         _144_ (net)
                  0.04    0.00    1.54 v _402_/S (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.06    0.11    1.64 v _402_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _145_ (net)
                  0.06    0.00    1.64 v _404_/A2 (sky130_fd_sc_hd__o32a_1)
     1    0.00    0.05    0.32    1.96 v _404_/X (sky130_fd_sc_hd__o32a_1)
                                         _013_ (net)
                  0.05    0.00    1.96 v sine_out[11]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.96   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ sine_out[11]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                  2.91   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cosine_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    23    0.08    0.81    1.06    1.26 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.81    0.00    1.26 ^ cosine_out[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.26   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ cosine_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.01    5.01   library recovery time
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  3.75   slack (MET)


Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: sine_out[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.01    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ _237_/A (sky130_fd_sc_hd__clkbuf_1)
     8    0.02    0.26    0.22    0.42 ^ _237_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _196_ (net)
                  0.26    0.00    0.42 ^ _238_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.10    0.13    0.55 v _238_/Y (sky130_fd_sc_hd__inv_1)
                                         _223_ (net)
                  0.10    0.00    0.55 v _464_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.21    0.75 v _464_/COUT (sky130_fd_sc_hd__ha_1)
                                         _229_ (net)
                  0.04    0.00    0.75 v _254_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.13    0.17    0.92 v _254_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _211_ (net)
                  0.13    0.00    0.92 v _286_/D1 (sky130_fd_sc_hd__a2111o_1)
     6    0.02    0.14    0.41    1.33 v _286_/X (sky130_fd_sc_hd__a2111o_1)
                                         _041_ (net)
                  0.14    0.00    1.33 v _401_/B (sky130_fd_sc_hd__and2_4)
     4    0.01    0.04    0.21    1.54 v _401_/X (sky130_fd_sc_hd__and2_4)
                                         _144_ (net)
                  0.04    0.00    1.54 v _402_/S (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.06    0.11    1.64 v _402_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _145_ (net)
                  0.06    0.00    1.64 v _404_/A2 (sky130_fd_sc_hd__o32a_1)
     1    0.00    0.05    0.32    1.96 v _404_/X (sky130_fd_sc_hd__o32a_1)
                                         _013_ (net)
                  0.05    0.00    1.96 v sine_out[11]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.96   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ sine_out[11]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                  2.91   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   5.96e-06   2.63e-10   2.17e-04  68.0%
Combinational          5.44e-05   4.76e-05   5.75e-10   1.02e-04  32.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.65e-04   5.36e-05   8.39e-10   3.19e-04 100.0%
                          83.2%      16.8%       0.0%
