<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>

<head>
<META http-equiv="Content-Type" content="text/html; charset=windows-1252">
<META name="GENERATOR" content="IBM WebSphere Studio Homepage Builder Version 8.0.0.0 for Windows">
<META http-equiv="Content-Style-Type" content="text/css">
<title>GX_TrySetBankForBGEx</title>
<LINK rel="stylesheet" href="../../css/nitro.css" type="text/css">
</head>

<body>

<h1 align="left">GX_TrySetBankForBGEx</h1>
<h2>C Specification</h2>

<dl>
  <dd>
<CODE>#include &lt;nitro/gx/gx_vramcnt.h&gt;</CODE><BR> <BR> <CODE>BOOL GX_TrySetBankForBGEx(GXVRamBG bg1, GXVRamBG bg2);</CODE></dd>
</dl><h2>Arguments</h2>

<table border="1" width="100%">

    <tr>
<td width="13%"><em><strong><font face="Courier New">bg1</font></strong></em></td>
<td width="87%">Specifies the VRAM banks allocated to the BG-VRAM addresses 0x6000000-0x6017FFF in the main 2D engine. Only combinations of VRAM-E, F, and G can be set.</td>
  </tr>
    <TR>
<TD><em><strong><font face="Courier New">bg2</font></strong></em></TD>
<TD>Specifies the VRAM banks allocated to the BG-VRAM addresses 0x6020000-0x607FFFF in the main 2D engine. Only combinations of VRAM-A, B, C, and D can be set, and the maximum size is 512 KB.</TD>
    </TR>
  </table>
<h2>Return Values</h2>
<p>
Returns TRUE if the VRAM bank is allocated as normal. Returns FALSE if the VRAM bank to be allocated is locked by another library.
</p>
<H2>Description</H2>
<P>Attempts to allocate a designated VRAM bank to the main 2D engine BG. Allocates that VRAM bank to the main 2D engine BG if the designated VRAM bank is disabled or if it is allocated to LCDC. The allocation will fail if the designated VRAM bank is exclusive-locked by another library. With this function, it is possible to configure combinations of banks that cannot be mapped to continuous addresses in the BG-VRAM. VRAM-E, VRAM-F, and VRAM-G will be mapped from the BG-VRAM top 0x6000000 continuous address, while VRAM-A, VRAM-B, VRAM-C, and VRAM-D will be mapped from the BG-VRAM 0x6020000 continuous address.
</P>
<TABLE border="1">
  <TBODY>
<TR><TD colspan="2"><B>Parameters that can be specified for the first argument:</B></TD></TR>
    <TR>
<TD><CODE>GX_VRAM_BG_16_F</CODE></TD>
<TD>16 kilobytes are reserved in BG. VRAM-F is allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_16_G</CODE></TD>
<TD>16 kilobytes are reserved in BG. VRAM-G is allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_32_FG</CODE></TD>
<TD>32 kilobytes are reserved in BG. VRAM-F and -G are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_64_E</CODE></TD>
<TD>64 kilobytes are reserved in BG. VRAM-E is allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_80_EF</CODE></TD>
<TD>80 kilobytes are reserved in BG. VRAM-E and -F are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_96_EFG</CODE></TD>
<TD>96 kilobytes are reserved in BG. VRAM-E, -F, and -G are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_80_EG</CODE></TD>
<TD>80 kilobytes are reserved in BG. VRAM-E and -G are allocated.</TD>
    </TR>
<TR><TD colspan="2"><B>Parameters that can be specified for the second argument:</B></TD></TR>
    <TR>
<TD><CODE>GX_VRAM_BG_128_A</CODE></TD>
<TD>128 kilobytes are reserved in BG. VRAM-A is allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_128_B</CODE></TD>
<TD>128 kilobytes are reserved in BG. VRAM-B is allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_128_C</CODE></TD>
<TD>128 kilobytes are reserved in BG. VRAM-C is allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_128_D</CODE></TD>
<TD>128 kilobytes are reserved in BG. VRAM-D is allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_256_AB</CODE></TD>
<TD>256 kilobytes are reserved in BG. VRAM-A and -B are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_256_BC</CODE></TD>
<TD>256 kilobytes are reserved in BG. VRAM-B and -C are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_256_CD</CODE></TD>
<TD>256 kilobytes are reserved in BG. VRAM-C and -D are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_384_ABC</CODE></TD>
<TD>384 kilobytes are reserved in BG. VRAM-A, -B, and -C are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_384_BCD</CODE></TD>
<TD>384 kilobytes are reserved in BG. VRAM-B, -C, and -D are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_256_AC</CODE></TD>
<TD>256 kilobytes are reserved in BG. VRAM-A and -C are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_256_AD</CODE></TD>
<TD>256 kilobytes are reserved in BG. VRAM-A and -D are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_256_BD</CODE></TD>
<TD>256 kilobytes are reserved in BG. VRAM-B and -D are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_384_ABD</CODE></TD>
<TD>384 kilobytes are reserved in BG. VRAM-A, -B, and -D are allocated.</TD>
    </TR>
    <TR>
<TD><CODE>GX_VRAM_BG_384_ACD</CODE></TD>
<TD>384 kilobytes are reserved in BG. VRAM-A, -C, and -D are allocated.</TD>
    </TR>
  </TBODY>
</TABLE>
<P><BR> The following is the type definition for <CODE>GXVRamBG</CODE> types.</P>


<PRE><CODE>
<CODE>typedef enum
{
GX_VRAM_BG_NONE     = 0x0000,
GX_VRAM_BG_16_F     = GX_VRAM_F,                                     // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_F_SIZE
GX_VRAM_BG_16_G     = GX_VRAM_G,                                     // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_G_SIZE
GX_VRAM_BG_32_FG    = GX_VRAM_F | GX_VRAM_G,                         // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_F_SIZE + HW_VRAM_G_SIZE
GX_VRAM_BG_64_E     = GX_VRAM_E,                                     // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_E_SIZE
GX_VRAM_BG_80_EF    = GX_VRAM_E | GX_VRAM_F,                         // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_E_SIZE + HW_VRAM_F_SIZE
GX_VRAM_BG_96_EFG   = GX_VRAM_E | GX_VRAM_F | GX_VRAM_G,             // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_E_SIZE + HW_VRAM_F_SIZE + HW_VRAM_G_SIZE
GX_VRAM_BG_128_A    = GX_VRAM_A,                                     // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_A_SIZE
GX_VRAM_BG_128_B    = GX_VRAM_B,                                     // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_B_SIZE
GX_VRAM_BG_128_C    = GX_VRAM_C,                                     // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_C_SIZE
GX_VRAM_BG_128_D    = GX_VRAM_D,                                     // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_D_SIZE
GX_VRAM_BG_256_AB   = GX_VRAM_A | GX_VRAM_B,                         // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_A_SIZE + HW_VRAM_B_SIZE
GX_VRAM_BG_256_BC   = GX_VRAM_B | GX_VRAM_C,                         // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_B_SIZE + HW_VRAM_C_SIZE
GX_VRAM_BG_256_CD   = GX_VRAM_C | GX_VRAM_D,                         // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_C_SIZE + HW_VRAM_D_SIZE
GX_VRAM_BG_384_ABC  = GX_VRAM_A | GX_VRAM_B | GX_VRAM_C,             // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_A_SIZE + HW_VRAM_B_SIZE + HW_VRAM_C_SIZE
GX_VRAM_BG_384_BCD  = GX_VRAM_B | GX_VRAM_C | GX_VRAM_D,             // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_B_SIZE + HW_VRAM_C_SIZE + HW_VRAM_D_SIZE
GX_VRAM_BG_512_ABCD = GX_VRAM_A | GX_VRAM_B | GX_VRAM_C | GX_VRAM_D, // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_A_SIZE + HW_VRAM_B_SIZE + HW_VRAM_C_SIZE + HW_VRAM_D_SIZE

// discontinuous on LCDC memory
GX_VRAM_BG_80_EG    = GX_VRAM_E | GX_VRAM_G,                         // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_E_SIZE + HW_VRAM_G_SIZE
GX_VRAM_BG_256_AC   = GX_VRAM_A | GX_VRAM_C,                         // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_A_SIZE + HW_VRAM_C_SIZE
GX_VRAM_BG_256_AD   = GX_VRAM_A | GX_VRAM_D,                         // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_A_SIZE + HW_VRAM_D_SIZE
GX_VRAM_BG_256_BD   = GX_VRAM_B | GX_VRAM_D,                         // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_B_SIZE + HW_VRAM_D_SIZE
GX_VRAM_BG_384_ABD  = GX_VRAM_A | GX_VRAM_B | GX_VRAM_D,             // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_A_SIZE + HW_VRAM_B_SIZE + HW_VRAM_D_SIZE
GX_VRAM_BG_384_ACD  = GX_VRAM_A | GX_VRAM_C | GX_VRAM_D              // ARM9: HW_BG_VRAM   --&gt;   HW_BG_VRAM + HW_VRAM_A_SIZE + HW_VRAM_C_SIZE + HW_VRAM_D_SIZE
}
GXVRamBG;
</CODE></PRE>
<h2>See Also</h2>
<P><code><A href="GX_SetBankForBGEx.html">GX_SetBankForBGEx</A>, <A href="GX_GetBankForBG.html">GX_GetBankForBG</A>, <A href="GX_ResetBankForBG.html">GX_ResetBankForBG</A>, <A href="GX_DisableBankForBG.html">GX_DisableBankForBG</A>, <A href="GX_GetSizeOfBG.html">GX_GetSizeOfBG</A>,<A href="GX_SetBankForBG.html">GX_SetBankForBG</A></code></P>
<H2>Revision History</H2>
<P>
05/12/2005 Deleted <CODE>GX_VRAM_BG_512_ABCD</CODE> from the list of enumerated values that can be specified. Fixed excerpt of <CODE>GXVRamBG</CODE>.<br>02/15/2005 Initial version.
</P>
<p align="right"><strong>CONFIDENTIAL</strong></p>
</body>
</html>
