{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481287174738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481287174741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 12:39:34 2016 " "Processing started: Fri Dec 09 12:39:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481287174741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287174741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX9_top -c EX9_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX9_top -c EX9_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287174742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481287175391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481287175391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file reaction_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reaction_counter " "Found entity 1: reaction_counter" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481287183667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287183667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr6 " "Found entity 1: lfsr6" {  } { { "LFSR.v" "" { Text "H:/ex9/LFSR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481287183675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287183675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "H:/ex9/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481287183683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287183683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "H:/ex9/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481287183695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287183695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex9_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex9_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX9_top " "Found entity 1: EX9_top" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481287183703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287183703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_50000.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_50000.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_50000 " "Found entity 1: divider_50000" {  } { { "divider_50000.v" "" { Text "H:/ex9/divider_50000.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481287183712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287183712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_2500.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_2500.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_2500 " "Found entity 1: divider_2500" {  } { { "divider_2500.v" "" { Text "H:/ex9/divider_2500.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481287183720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287183720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX8_delay " "Found entity 1: EX8_delay" {  } { { "delay.v" "" { Text "H:/ex9/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481287183728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287183728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 b_to_bcd.v(20) " "Verilog HDL Declaration information at b_to_bcd.v(20): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 b_to_bcd.v(21) " "Verilog HDL Declaration information at b_to_bcd.v(21): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a26 A26 b_to_bcd.v(22) " "Verilog HDL Declaration information at b_to_bcd.v(22): object \"a26\" differs only in case from object \"A26\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a27 A27 b_to_bcd.v(22) " "Verilog HDL Declaration information at b_to_bcd.v(22): object \"a27\" differs only in case from object \"A27\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a28 A28 b_to_bcd.v(22) " "Verilog HDL Declaration information at b_to_bcd.v(22): object \"a28\" differs only in case from object \"A28\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a29 A29 b_to_bcd.v(22) " "Verilog HDL Declaration information at b_to_bcd.v(22): object \"a29\" differs only in case from object \"A29\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481287183742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file b_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "b_to_bcd.v" "" { Text "H:/ex9/b_to_bcd.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481287183743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287183743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "add3_ge5.v" "" { Text "H:/ex9/add3_ge5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481287183750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287183750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX9_top.v(14) " "Verilog HDL Instantiation warning at EX9_top.v(14): instance has no name" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481287183751 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX9_top.v(15) " "Verilog HDL Instantiation warning at EX9_top.v(15): instance has no name" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481287183753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX9_top.v(17) " "Verilog HDL Instantiation warning at EX9_top.v(17): instance has no name" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481287183753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX9_top.v(19) " "Verilog HDL Instantiation warning at EX9_top.v(19): instance has no name" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481287183753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX9_top.v(21) " "Verilog HDL Instantiation warning at EX9_top.v(21): instance has no name" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481287183753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX9_top.v(23) " "Verilog HDL Instantiation warning at EX9_top.v(23): instance has no name" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481287183753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX9_top.v(24) " "Verilog HDL Instantiation warning at EX9_top.v(24): instance has no name" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481287183753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX9_top.v(25) " "Verilog HDL Instantiation warning at EX9_top.v(25): instance has no name" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481287183753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX9_top.v(26) " "Verilog HDL Instantiation warning at EX9_top.v(26): instance has no name" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481287183753 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX9_top.v(27) " "Verilog HDL Instantiation warning at EX9_top.v(27): instance has no name" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481287183753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EX9_top " "Elaborating entity \"EX9_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481287183947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_50000 divider_50000:comb_3 " "Elaborating entity \"divider_50000\" for hierarchy \"divider_50000:comb_3\"" {  } { { "EX9_top.v" "comb_3" { Text "H:/ex9/EX9_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481287183957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider_50000.v(14) " "Verilog HDL assignment warning at divider_50000.v(14): truncated value with size 32 to match size of target (16)" {  } { { "divider_50000.v" "" { Text "H:/ex9/divider_50000.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481287183966 "|EX9_top|divider_50000:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_2500 divider_2500:comb_4 " "Elaborating entity \"divider_2500\" for hierarchy \"divider_2500:comb_4\"" {  } { { "EX9_top.v" "comb_4" { Text "H:/ex9/EX9_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481287183969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider_2500.v(16) " "Verilog HDL assignment warning at divider_2500.v(16): truncated value with size 32 to match size of target (16)" {  } { { "divider_2500.v" "" { Text "H:/ex9/divider_2500.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481287183982 "|EX9_top|divider_2500:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:comb_5 " "Elaborating entity \"FSM\" for hierarchy \"FSM:comb_5\"" {  } { { "EX9_top.v" "comb_5" { Text "H:/ex9/EX9_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481287183983 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_reaction_counter FSM.v(52) " "Verilog HDL Always Construct warning at FSM.v(52): inferring latch(es) for variable \"en_reaction_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "H:/ex9/FSM.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481287184013 "|EX9_top|FSM:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_reaction_counter FSM.v(52) " "Inferred latch for \"en_reaction_counter\" at FSM.v(52)" {  } { { "FSM.v" "" { Text "H:/ex9/FSM.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184013 "|EX9_top|FSM:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reaction_counter reaction_counter:comb_7 " "Elaborating entity \"reaction_counter\" for hierarchy \"reaction_counter:comb_7\"" {  } { { "EX9_top.v" "comb_7" { Text "H:/ex9/EX9_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481287184014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reaction_counter.v(14) " "Verilog HDL assignment warning at reaction_counter.v(14): truncated value with size 32 to match size of target (16)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481287184015 "|EX9_top|reaction_counter:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reaction_time reaction_counter.v(19) " "Verilog HDL Always Construct warning at reaction_counter.v(19): inferring latch(es) for variable \"reaction_time\", which holds its previous value in one or more paths through the always construct" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481287184015 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[0\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[0\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184016 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[1\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[1\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184016 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[2\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[2\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184019 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[3\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[3\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184019 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[4\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[4\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184019 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[5\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[5\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184019 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[6\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[6\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184019 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[7\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[7\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184019 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[8\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[8\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184019 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[9\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[9\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184019 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[10\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[10\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184019 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[11\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[11\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184019 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[12\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[12\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184020 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[13\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[13\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184022 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[14\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[14\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184022 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reaction_time\[15\] reaction_counter.v(19) " "Inferred latch for \"reaction_time\[15\]\" at reaction_counter.v(19)" {  } { { "reaction_counter.v" "" { Text "H:/ex9/reaction_counter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287184022 "|EX9_top|reaction_counter:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_16 bin2bcd_16:comb_9 " "Elaborating entity \"bin2bcd_16\" for hierarchy \"bin2bcd_16:comb_9\"" {  } { { "EX9_top.v" "comb_9" { Text "H:/ex9/EX9_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481287184119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 bin2bcd_16:comb_9\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"bin2bcd_16:comb_9\|add3_ge5:A1\"" {  } { { "b_to_bcd.v" "A1" { Text "H:/ex9/b_to_bcd.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481287184135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:comb_10 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:comb_10\"" {  } { { "EX9_top.v" "comb_10" { Text "H:/ex9/EX9_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481287184153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:comb_5\|en_reaction_counter " "Latch FSM:comb_5\|en_reaction_counter has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:comb_5\|state.DELAY " "Ports D and ENA on the latch are fed by the same signal FSM:comb_5\|state.DELAY" {  } { { "FSM.v" "" { Text "H:/ex9/FSM.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481287185310 ""}  } { { "FSM.v" "" { Text "H:/ex9/FSM.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481287185310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481287185506 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481287186104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/ex9/EX9_top.map.smsg " "Generated suppressed messages file H:/ex9/EX9_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287186214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481287186788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481287186788 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481287188023 "|EX9_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "EX9_top.v" "" { Text "H:/ex9/EX9_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481287188023 "|EX9_top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481287188023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "289 " "Implemented 289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481287188039 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481287188039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Implemented 239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481287188039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481287188039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "894 " "Peak virtual memory: 894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481287188354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 12:39:48 2016 " "Processing ended: Fri Dec 09 12:39:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481287188354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481287188354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481287188354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481287188354 ""}
