
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 470M, CVMEM - 2128M, PVMEM - 2982M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 470M, CVMEM - 2128M, PVMEM - 2982M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 7182 movable and 145 fixed cells in partition multiplierTree
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 8552  | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


warning CHK15: More than 5000 'floating' errors were found.
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 128   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 182   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 469M, CVMEM - 2128M, PVMEM - 2982M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 2097M, PVMEM - 2982M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 2097M, PVMEM - 2982M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 2097M, PVMEM - 2982M, PRSS - 460M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition multiplierTree (started at Thu Dec 22 21:30:03 2022)

Congestion ratio stats: min = 0.12, max = 1.68, mean = 0.50 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 1 hot spots, consisting of 23 grid-cells (3.37 pct of total)
At threshold 0.95, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-----------------------------------------------------------
| At congestion threshold 0.87, found excess congestion:  |
|       Grade = B; the partition has typical routability. |
-----------------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 460M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '7376' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 460M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu Dec 22 21:30:03 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 460M)
info Found 7182 movable and 145 fixed cells in partition multiplierTree
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 460M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
RRT info: Set routing priority of '18' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 21:30:04 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 18         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 448M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 460M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 18
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (18) clock nets ...

info UI30: performing final routing on partition multiplierTree (started at Thu Dec 22 21:30:04 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   45 with    180 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 18   | 163  | 
|-------------------+------+------|
| To be routed :    | 18   | 163  | 
|-------------------+------+------|
|   - signal        | 18   | 163  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 18   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 11   | 
|-----------------------+------|
|   - clock + NDR       | 7    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.2G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 455M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 460M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
RRT info: Set routing priority of '18' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Thu Dec 22 21:30:06 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | multiplierTree             | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '146' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition multiplierTree (started at Thu Dec 22 21:30:06 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 5846 of 5888 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1299604 xStep 57000 colHi 23
 yOrig 0 yHi 1302004 yStep 42000 rowHi 32

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'M64/RESULT/i_0/sum[62]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[56]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[52]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[48]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[63]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[40]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[59]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[36]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[57]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[34]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[55]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[53]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[49]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[28]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[45]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[43]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[41]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[39]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[37]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[35]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[33]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[31]' status: 'gr_small'
info GR11: Skipping net 'M64/A8/sum[8]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[12]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[8]' status: 'gr_small'
info GR11: Skipping net 'M64/A7/sum[7]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[30]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[28]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[31]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[29]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[22]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[20]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[16]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[19]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[12]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[15]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[10]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[8]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[6]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[9]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[1]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[21]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[11]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[9]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[7]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[5]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[3]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_65' status: 'gr_small'
info GR11: Skipping net 'outReg/n_63' status: 'gr_small'
info GR11: Skipping net 'outReg/n_59' status: 'gr_small'
info GR11: Skipping net 'outReg/n_51' status: 'gr_small'
info GR11: Skipping net 'outReg/n_47' status: 'gr_small'
info GR11: Skipping net 'outReg/n_64' status: 'gr_small'
info GR11: Skipping net 'outReg/n_62' status: 'gr_small'
info GR11: Skipping net 'outReg/n_45' status: 'gr_small'
info GR11: Skipping net 'outReg/n_43' status: 'gr_small'
info GR11: Skipping net 'outReg/n_60' status: 'gr_small'
info GR11: Skipping net 'outReg/n_58' status: 'gr_small'
info GR11: Skipping net 'outReg/n_41' status: 'gr_small'
info GR11: Skipping net 'outReg/n_35' status: 'gr_small'
info GR11: Skipping net 'outReg/n_56' status: 'gr_small'
info GR11: Skipping net 'outReg/n_52' status: 'gr_small'
info GR11: Skipping net 'outReg/n_50' status: 'gr_small'
info GR11: Skipping net 'outReg/n_48' status: 'gr_small'
info GR11: Skipping net 'outReg/n_42' status: 'gr_small'
info GR11: Skipping net 'outReg/n_9' status: 'gr_small'
info GR11: Skipping net 'outReg/n_38' status: 'gr_small'
info GR11: Skipping net 'outReg/n_7' status: 'gr_small'
info GR11: Skipping net 'outReg/n_5' status: 'gr_small'
info GR11: Skipping net 'outReg/n_3' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n83' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_32' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_30' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_28' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n85' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n91' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n95' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_33' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n99' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n103' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n107' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n111' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n115' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n119' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n123' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n127' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_19' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n131' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n134' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_15' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n136' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n89' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n87' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n93' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n97' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n101' status: 'gr_small'
Built 4266 nets   (0 seconds elapsed)

Will perform 'repair' routing on 73 nets: 
         73 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 73 nets       (0 seconds elapsed)
    Edge Overflows = 122 (1.1275 %),  Macro Overflows = 0,  Node Overflows = 36 (0.6114 %) 

Heap: 2G 49M 192k Elapsed Time: 464371:30:6 CPU Time: 0:13:45
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Thu Dec 22 21:30:06 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+-------------+----------+-------------|
|                | X           | Y           | Via      | Total       | 
|----------------+-------------+-------------+----------+-------------|
| Edge Count     | 2816        | 2852        | 5152     | 10820       | 
|----------------+-------------+-------------+----------+-------------|
| Overflow Edges | 1           | 71          | 50       | 122         | 
|----------------+-------------+-------------+----------+-------------|
| Overflow as %  | 0.00924214  | 0.656192    | 0.462107 | 1.12754     | 
|----------------+-------------+-------------+----------+-------------|
| Worst          | 2           | 6           | 4        | 6           | 
|----------------+-------------+-------------+----------+-------------|
| Average        | 0.347992    | 0.235005    | 0.093239 | 0.148526    | 
|----------------+-------------+-------------+----------+-------------|
| Overflow Nodes | 2           | 34          | -1       | 36          | 
|----------------+-------------+-------------+----------+-------------|
| Wire Length    | 5.13001e+08 | 2.35578e+08 | 20092    | 7.48579e+08 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Thu Dec 22 21:30:06 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 74.86  | 1.14   | 19.32  | 39.37  | 1.29   | 9.33   | 0.10   | 1.47   | 2.83   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.52   | 25.81  | 52.59  | 1.73   | 12.46  | 0.14   | 1.96   | 3.79   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 8.97   | 0.18   | 4.08   | 4.00   | 0.26   | 0.25   | 0.02   | 0.11   | 0.07   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 20.09  | 10.63  | 7.86   | 0.66   | 0.50   | 0.16   | 0.13   | 0.15   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 52.90  | 39.14  | 3.27   | 2.49   | 0.80   | 0.66   | 0.74   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition multiplierTree (started at Thu Dec 22 21:30:06 2022)

Congestion ratio stats: min = 0.12, max = 1.68, mean = 0.50 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 1 hot spots, consisting of 23 grid-cells (3.37 pct of total)
At threshold 0.95, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-----------------------------------------------------------
| At congestion threshold 0.87, found excess congestion:  |
|       Grade = B; the partition has typical routability. |
-----------------------------------------------------------

info UI: 100 (out of 3110) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 456M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 460M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 2  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 4259 pins
info TDRO: wns = -127 tns = -1594
info TDRO: Set tdro_pin_criticality attribute on 33935 pins
Found 1 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.325878 min: 0.000000 avg: 0.194171
info metal2 layer density max: 0.031597 min: 0.000000 avg: 0.011133
info metal3 layer density max: 0.052631 min: 0.000000 avg: 0.013465
info metal4 layer density max: 0.058229 min: 0.004800 avg: 0.025022
info metal5 layer density max: 0.076829 min: 0.002000 avg: 0.028698
info metal6 layer density max: 0.500000 min: 0.014014 avg: 0.418803
info metal7 layer density max: 0.035625 min: 0.000000 avg: 0.005590
info metal8 layer density max: 0.050330 min: 0.000000 avg: 0.008104
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 3 sec (CPU time: 5 sec; MEM: RSS - 452M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 460M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Excluding '10' clock network cells from IPO sizing
RRT info: Passing 305 candidates for IPO sizing
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 2 sec; MEM: RSS - 474M, CVMEM - 2097M, PVMEM - 2982M, PRSS - 474M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:30:13 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:30:13 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0010 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'ipo_sweep_noise '
info UI32: performing grsi sizing  (started at Thu Dec 22 21:30:13 2022)
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.325878 min: 0.000000 avg: 0.194171
info metal2 layer density max: 0.031597 min: 0.000000 avg: 0.011133
info metal3 layer density max: 0.052631 min: 0.000000 avg: 0.013465
info metal4 layer density max: 0.058229 min: 0.004800 avg: 0.025022
info metal5 layer density max: 0.076829 min: 0.002000 avg: 0.028698
info metal6 layer density max: 0.500000 min: 0.014014 avg: 0.418803
info metal7 layer density max: 0.035625 min: 0.000000 avg: 0.005590
info metal8 layer density max: 0.050330 min: 0.000000 avg: 0.008104
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
		Sized cells 75
info UI33: performed grsi sizing for 2 sec (CPU time: 3 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
RRT info: IPO changed 75 cells
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:30:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:30:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0030 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'place_detail '
info CHK10: Checking placement...
info UI30: performing detailed placement on partition multiplierTree (started at Thu Dec 22 21:30:15 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7182 movable and 145 fixed cells in partition multiplierTree
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 212 cut rows, with average utilization 51.1821%, utilization with cell bloats 51.1821%.
info DP116: Legalizer has initial 55 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 55 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 3 illegal movable cells.
info DP117: Iteration 2 (without drc) has 2 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 7327, cells moved: 59, total movement: 27.7786, max movement: 1.54286, average movement: 0.470823.
info DP115: Iteration 4 (with drc) has 0 illegal movable cells.
info Optimize displacement: 12 (0.2%) cells are moved and 19 (0.3%) cells are flipped.
info DP113: Finished legalization after 4 iterations, all movable and fixed cells are legal.
info Number of moved cells: 54. First few cells with largest displacements:
info DP110: 1.09 rows, from {842200 402000, N} to {827000 402000, N}, cell M64/RESULT/i_0/i_52.
info DP110: 1.00 rows, from {699700 318000, N} to {699700 332000, FS}, cell M64/A3_3/i_0_38.
info DP110: 1.00 rows, from {382400 654000, FN} to {382400 640000, S}, cell M64/A1_2/i_0_88.
info DP110: 1.00 rows, from {315900 626000, N} to {315900 612000, S}, cell M64/A1_2/i_0_160.
info DP110: 1.00 rows, from {785200 906000, FN} to {785200 892000, S}, cell M64/RESULT/i_0/i_29.
info DP111: Legalization summary: total movable cells: 7182, cells moved: 54, total movement: 22.1857, max movement: 1.08571, average movement: 0.410847.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7182                | 54          | 22.1857                | 1.08571      | 0.410847         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 1 sec (CPU time: 1 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
info UI30: performing global routing on partition multiplierTree (started at Thu Dec 22 21:30:17 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 5846 of 5888 (99.2867 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1299604 xStep 57000 colHi 23
 yOrig 0 yHi 1302004 yStep 42000 rowHi 32

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'M64/RESULT/i_0/sum[63]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[59]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[62]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[57]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[55]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[53]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[56]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[49]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[52]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[45]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[48]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[43]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[41]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[40]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[39]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[36]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[37]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[34]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[35]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[33]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[28]' status: 'gr_small'
info GR11: Skipping net 'M64/RESULT/i_0/sum[31]' status: 'gr_small'
info GR11: Skipping net 'M64/A8/sum[8]' status: 'gr_small'
info GR11: Skipping net 'M64/A7/sum[7]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[31]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[29]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[19]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[15]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[9]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[12]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[8]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[1]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[30]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[28]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[21]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[22]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[20]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[11]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[9]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[16]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[7]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[5]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[12]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[3]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[10]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[8]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[6]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_64' status: 'gr_small'
info GR11: Skipping net 'outReg/n_62' status: 'gr_small'
info GR11: Skipping net 'outReg/n_60' status: 'gr_small'
info GR11: Skipping net 'outReg/n_58' status: 'gr_small'
info GR11: Skipping net 'outReg/n_56' status: 'gr_small'
info GR11: Skipping net 'outReg/n_52' status: 'gr_small'
info GR11: Skipping net 'outReg/n_50' status: 'gr_small'
info GR11: Skipping net 'outReg/n_48' status: 'gr_small'
info GR11: Skipping net 'outReg/n_65' status: 'gr_small'
info GR11: Skipping net 'outReg/n_63' status: 'gr_small'
info GR11: Skipping net 'outReg/n_42' status: 'gr_small'
info GR11: Skipping net 'outReg/n_59' status: 'gr_small'
info GR11: Skipping net 'outReg/n_38' status: 'gr_small'
info GR11: Skipping net 'outReg/n_51' status: 'gr_small'
info GR11: Skipping net 'outReg/n_47' status: 'gr_small'
info GR11: Skipping net 'outReg/n_45' status: 'gr_small'
info GR11: Skipping net 'outReg/n_43' status: 'gr_small'
info GR11: Skipping net 'outReg/n_41' status: 'gr_small'
info GR11: Skipping net 'outReg/n_35' status: 'gr_small'
info GR11: Skipping net 'outReg/n_9' status: 'gr_small'
info GR11: Skipping net 'outReg/n_7' status: 'gr_small'
info GR11: Skipping net 'outReg/n_5' status: 'gr_small'
info GR11: Skipping net 'outReg/n_3' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n83' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_33' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_32' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_30' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_28' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_19' status: 'gr_small'
info GR11: Skipping net 'inRegB/n_15' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n89' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n87' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n85' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n91' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n93' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n97' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n101' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n95' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n105' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n109' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n113' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n117' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n99' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n103' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n121' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n125' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n107' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n129' status: 'gr_small'
info GR11: Skipping net 'inRegB/CLOCK_slh__n133' status: 'gr_small'
Removed stale global wiring from 1 nets.
Built 4271 nets   (0 seconds elapsed)

Will perform 'repair' routing on 81 nets: 
         79 without global routing
          2 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 81 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 122 (1.1275 %),  Macro Overflows = 0,  Node Overflows = 36 (0.6114 %) 

Congestion pass 1: may reroute upto 299 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 122 (1.1275 %),  Macro Overflows = 0,  Node Overflows = 32 (0.5435 %) 
    Routing net stats:     0 skipped,    294 unimproved,      5 routed   (1 seconds elapsed)

Congestion pass 2: may reroute upto 300 nets (may degrade timing)...
    WNS =   -32,  TNS =        -48 
    Edge Overflows = 123 (1.1368 %),  Macro Overflows = 0,  Node Overflows = 36 (0.6114 %) 
    Routing net stats:     1 skipped,    292 unimproved,      7 routed   (0 seconds elapsed)

Congestion pass 3: may reroute upto 297 nets (may degrade timing)...
    WNS =   -32,  TNS =        -48 
    Edge Overflows = 123 (1.1368 %),  Macro Overflows = 0,  Node Overflows = 36 (0.6114 %) 
    Routing net stats:     0 skipped,    297 unimproved,      0 routed   (0 seconds elapsed)

Heap: 2G 49M 208k Elapsed Time: 464371:30:18 CPU Time: 0:14:0
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Thu Dec 22 21:30:18 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+-------------+----------+-------------|
|                | X           | Y           | Via      | Total       | 
|----------------+-------------+-------------+----------+-------------|
| Edge Count     | 2816        | 2852        | 5152     | 10820       | 
|----------------+-------------+-------------+----------+-------------|
| Overflow Edges | 1           | 72          | 50       | 123         | 
|----------------+-------------+-------------+----------+-------------|
| Overflow as %  | 0.00924214  | 0.665434    | 0.462107 | 1.13678     | 
|----------------+-------------+-------------+----------+-------------|
| Worst          | 2           | 6           | 4        | 6           | 
|----------------+-------------+-------------+----------+-------------|
| Average        | 0.34884     | 0.23464     | 0.09351  | 0.148934    | 
|----------------+-------------+-------------+----------+-------------|
| Overflow Nodes | 2           | 34          | -1       | 36          | 
|----------------+-------------+-------------+----------+-------------|
| Wire Length    | 5.14266e+08 | 2.35788e+08 | 20118    | 7.50054e+08 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Thu Dec 22 21:30:18 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 75.01  | 1.14   | 19.32  | 39.30  | 1.32   | 9.52   | 0.10   | 1.47   | 2.83   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.52   | 25.76  | 52.39  | 1.76   | 12.70  | 0.13   | 1.96   | 3.78   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 8.98   | 0.18   | 4.08   | 4.00   | 0.27   | 0.26   | 0.02   | 0.11   | 0.07   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 20.12  | 10.64  | 7.87   | 0.67   | 0.51   | 0.16   | 0.13   | 0.15   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 52.88  | 39.10  | 3.32   | 2.52   | 0.79   | 0.66   | 0.74   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition multiplierTree (started at Thu Dec 22 21:30:18 2022)

Congestion ratio stats: min = 0.12, max = 1.68, mean = 0.50 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 1 hot spots, consisting of 23 grid-cells (3.37 pct of total)
At threshold 0.95, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-----------------------------------------------------------
| At congestion threshold 0.87, found excess congestion:  |
|       Grade = B; the partition has typical routability. |
-----------------------------------------------------------

info UI: 100 (out of 3105) 'GR11' messages were written to the session log file
info UI33: performed global routing for 1 sec (CPU time: 1 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:30:18 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.2000    | 195       | 3                   | 1.5                   | -0.0320 | -0.0480 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.2000    | 195       | 3                   | 1.5                   | -0.0320 | -0.0480 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      |        | 0.2000    | 64        | 3                   | 4.7                   | -0.0320 | -0.0480 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:30:18 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
-------------------------------------------------------------------------------
|         MCMM variability report for design 'multiplierTree' (nano)          |
|-----------------------+---------+---------+---------+------+------+---------|
|                       | WNS     | TNS     | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+---------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.0320 | -0.0480 | 3       | -ne- | -ne- | -ne-    | 
-------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | -0.0320 | -0.032 | 
|-------+---------+--------|
| early | 0.0     | 0.0    | 
----------------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:30:18 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.2000    | 195       | 3                   | 1.5                   | -0.0320 | -0.0480 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.2000    | 195       | 3                   | 1.5                   | -0.0320 | -0.0480 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      |        | 0.2000    | 64        | 3                   | 4.7                   | -0.0320 | -0.0480 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:30:18 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
-------------------------------------------------------------------------------
|         MCMM variability report for design 'multiplierTree' (nano)          |
|-----------------------+---------+---------+---------+------+------+---------|
|                       | WNS     | TNS     | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+---------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.0320 | -0.0480 | 3       | -ne- | -ne- | -ne-    | 
-------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | -0.0320 | -0.032 | 
|-------+---------+--------|
| early | 0.0     | 0.0    | 
----------------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | multiplierTree | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------------------------
|                        | tr_opt_init                                           | 
|------------------------+-------------------------------------------------------|
| elapsed_time  (min)    | 00h 09m                                               | 
|------------------------+-------------------------------------------------------|
| cpu_time  (min)        | 0.010097222222222223d 0-3.157967714489334e-17h 00.0m  | 
|------------------------+-------------------------------------------------------|
| heap_memory  (Mb)      | 1590                                                  | 
|------------------------+-------------------------------------------------------|
| logic_utilization  (%) | 53.03                                                 | 
|------------------------+-------------------------------------------------------|
| WNS  (ps)              | -32.0                                                 | 
|------------------------+-------------------------------------------------------|
| TNS  (ns)              | -0.048                                                | 
|------------------------+-------------------------------------------------------|
| WHS  (ps)              | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| THS  (ns)              | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| setup_viols            | 3                                                     | 
|------------------------+-------------------------------------------------------|
| hold_viols             | 0                                                     | 
|------------------------+-------------------------------------------------------|
| slew_viols             | 0                                                     | 
|------------------------+-------------------------------------------------------|
| worst_slew  (ps)       | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| total_slew  (ps)       | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| overflow_edges         | 123                                                   | 
|------------------------+-------------------------------------------------------|
| overflow_nodes         | 36                                                    | 
|------------------------+-------------------------------------------------------|
| wire_len_total  (mm)   | 75.0                                                  | 
|------------------------+-------------------------------------------------------|
| via_count_total        | 20118                                                 | 
----------------------------------------------------------------------------------



info 'twns' objective check is passed.
Collecting clock nets...
Collected 18 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 85 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 475M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 474M)
---------------------
|     WNS nets      |
|------------+------|
| Count      | 85   | 
|------------+------|
| Count, %   | 1.15 | 
|------------+------|
| Length, um | 2048 | 
|------------+------|
| Length, %  | 2.73 | 
---------------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329969 min: 0.000000 avg: 0.194798
info metal2 layer density max: 0.031597 min: 0.000000 avg: 0.011133
info metal3 layer density max: 0.052631 min: 0.000000 avg: 0.013465
info metal4 layer density max: 0.058229 min: 0.004800 avg: 0.025022
info metal5 layer density max: 0.076829 min: 0.002000 avg: 0.028698
info metal6 layer density max: 0.500000 min: 0.014014 avg: 0.418803
info metal7 layer density max: 0.035625 min: 0.000000 avg: 0.005590
info metal8 layer density max: 0.050330 min: 0.000000 avg: 0.008104
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 474M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 475M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 315      | 
|------------+----------|
| Count, %   | 4.27     | 
|------------+----------|
| Length, um | 23851    | 
|------------+----------|
| Length, %  | 31.79    | 
-------------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 9    | 
|------------+------|
| Count, %   | 0.12 | 
|------------+------|
| Length, um | 1164 | 
|------------+------|
| Length, %  | 1.55 | 
---------------------


RRT info: Set routing priority of '9' follow_gr nets to '50'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'true'

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 21    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 17    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 17    | 
-----------------------------------------


Found 17 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 17 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition multiplierTree.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition multiplierTree (started at Thu Dec 22 21:30:20 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11673 | 23085 | 
|-----------------------+-------+-------|
| To be routed :        | 7376  | 22919 | 
|-----------------------+-------+-------|
|   - signal            | 7376  | 22919 | 
|-----------------------+-------+-------|
| To be skipped :       | 4297  | 166   | 
|-----------------------+-------+-------|
|   - marked dont_route | 18    | 163   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 4198 | 
|-----------------------+------|
|   - no any wires      | 3178 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   48 with    135 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 173 core library pins:
 Ideal   :   173 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Initialization ...
Global grid size 32 rows x 23 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 7376 nets with average value 100.00
Property preserve_channel is set on 9 nets with average value 90.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 684X x 930Y
M2:   vertical grid 684X x 930Y
M3: horizontal grid 1123X x 930Y
M4:   vertical grid 464X x 930Y
M5: horizontal grid 464X x 465Y
M6:   vertical grid 464X x 604Y
M7: horizontal grid 603X x 163Y
M8:   vertical grid 163X x 163Y
M9: horizontal grid 163X x 81Y
M10:   vertical grid 81X x 81Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading design data ...
Fixed net wires 1350
Fixed net vias 106226
Core cells 7327
Core cells with unique orientation 121: pin objects 1870, obstructions 623
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 4198 nets with global routing
Detected 3178 nets without any routing
Detected 8985 wires, 20118 vias
Detected 22919 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 34 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:05, Elapsed time: 00:00:02, Memory: 2.1G

Run(1) ...
1.000 Changed    12831 of    36649 tested segments in   222 channels. Unresolved    16464 violations and      260 notes
1.001 Changed     9801 of    31280 tested segments in   269 channels. Unresolved    12899 violations and      581 notes
1.002 Changed     8580 of    27395 tested segments in   294 channels. Unresolved    10739 violations and      625 notes
1.003 Changed     7237 of    24412 tested segments in   310 channels. Unresolved     9111 violations and      575 notes
1.004 Changed     6222 of    21525 tested segments in   307 channels. Unresolved     8092 violations and      540 notes
1.005 Changed     5607 of    19131 tested segments in   295 channels. Unresolved     7494 violations and      525 notes
1.006 Changed     5209 of    17535 tested segments in   291 channels. Unresolved     6920 violations and      508 notes
1.007 Changed     5032 of    16694 tested segments in   303 channels. Unresolved     6506 violations and      504 notes
1.008 Changed     4730 of    15729 tested segments in   301 channels. Unresolved     6129 violations and      491 notes
1.009 Changed     4479 of    14907 tested segments in   307 channels. Unresolved     5905 violations and      477 notes
1.010 Changed     4160 of    14328 tested segments in   307 channels. Unresolved     5602 violations and      515 notes
1.011 Changed     3960 of    13704 tested segments in   303 channels. Unresolved     5363 violations and      555 notes
1.012 Changed     3720 of    13239 tested segments in   297 channels. Unresolved     5077 violations and      592 notes
1.013 Changed     3507 of    12610 tested segments in   298 channels. Unresolved     4784 violations and      663 notes
1.014 Changed     3202 of    12117 tested segments in   302 channels. Unresolved     4440 violations and      729 notes
1.015 Changed     2902 of    11385 tested segments in   305 channels. Unresolved     4185 violations and      788 notes
1.016 Changed     2644 of    10786 tested segments in   303 channels. Unresolved     3905 violations and      867 notes
1.017 Changed     2485 of    10255 tested segments in   300 channels. Unresolved     3790 violations and      936 notes
1.018 Changed     2243 of     9789 tested segments in   305 channels. Unresolved     3624 violations and      991 notes
1.019 Changed     2077 of     9164 tested segments in   298 channels. Unresolved     3417 violations and     1018 notes
1.020 Changed     1823 of     8628 tested segments in   293 channels. Unresolved     3207 violations and     1058 notes
1.021 Changed     1729 of     7953 tested segments in   295 channels. Unresolved     3076 violations and     1076 notes
1.022 Changed     1628 of     7719 tested segments in   293 channels. Unresolved     2973 violations and     1108 notes
1.023 Changed     1515 of     7266 tested segments in   282 channels. Unresolved     2887 violations and     1136 notes
1.024 Changed     1503 of     7162 tested segments in   289 channels. Unresolved     2882 violations and     1152 notes
1.025 Changed     1384 of     7023 tested segments in   287 channels. Unresolved     2737 violations and     1185 notes
1.026 Changed     1298 of     6676 tested segments in   283 channels. Unresolved     2685 violations and     1236 notes
1.027 Changed     1259 of     6383 tested segments in   278 channels. Unresolved     2596 violations and     1292 notes
1.028 Changed     1080 of     6041 tested segments in   276 channels. Unresolved     2529 violations and     1327 notes
1.029 Changed      892 of     5426 tested segments in   272 channels. Unresolved     2449 violations and     1355 notes
1.030 Changed      772 of     4734 tested segments in   264 channels. Unresolved     2378 violations and     1393 notes
1.031 Changed      596 of     4029 tested segments in   262 channels. Unresolved     2333 violations and     1423 notes
1.032 Changed      405 of     3088 tested segments in   248 channels. Unresolved     2270 violations and     1436 notes
1.033 Changed      267 of     2163 tested segments in   229 channels. Unresolved     2255 violations and     1440 notes
1.034 Changed      176 of     1192 tested segments in   192 channels. Unresolved     2226 violations and     1446 notes
1.035 Changed      146 of      706 tested segments in   134 channels. Unresolved     2209 violations and     1452 notes
1.036 Changed      130 of      625 tested segments in   129 channels. Unresolved     2188 violations and     1451 notes
1.037 Changed      116 of      547 tested segments in   117 channels. Unresolved     2166 violations and     1456 notes
1.038 Changed       90 of      483 tested segments in   115 channels. Unresolved     2156 violations and     1452 notes
1.039 Changed       77 of      377 tested segments in    98 channels. Unresolved     2150 violations and     1452 notes
1.040 Changed       78 of      343 tested segments in    92 channels. Unresolved     2158 violations and     1455 notes
1.041 Changed       85 of      328 tested segments in    94 channels. Unresolved     2152 violations and     1458 notes
1.042 Changed       72 of      317 tested segments in    89 channels. Unresolved     2150 violations and     1457 notes
1.043 Changed       55 of      275 tested segments in    89 channels. Unresolved     2137 violations and     1464 notes
1.044 Changed       44 of      214 tested segments in    77 channels. Unresolved     2129 violations and     1465 notes
1.045 Changed       37 of      179 tested segments in    73 channels. Unresolved     2125 violations and     1466 notes
1.046 Changed       35 of      181 tested segments in    69 channels. Unresolved     2123 violations and     1469 notes
1.047 Changed       32 of      178 tested segments in    65 channels. Unresolved     2117 violations and     1470 notes
1.048 Changed       29 of      155 tested segments in    58 channels. Unresolved     2114 violations and     1473 notes
1.049 Changed       24 of      120 tested segments in    52 channels. Unresolved     2105 violations and     1478 notes
1.050 Changed       21 of       97 tested segments in    46 channels. Unresolved     2105 violations and     1475 notes
1.051 Changed       24 of       85 tested segments in    44 channels. Unresolved     2104 violations and     1476 notes
1.052 Changed       20 of       88 tested segments in    42 channels. Unresolved     2102 violations and     1476 notes
1.053 Changed       14 of       70 tested segments in    33 channels. Unresolved     2102 violations and     1474 notes
1.054 Changed       13 of       63 tested segments in    33 channels. Unresolved     2102 violations and     1475 notes
1.055 Changed       14 of       56 tested segments in    30 channels. Unresolved     2102 violations and     1475 notes
1.056 Changed       10 of       52 tested segments in    27 channels. Unresolved     2102 violations and     1475 notes
1.057 Changed        9 of       40 tested segments in    20 channels. Unresolved     2102 violations and     1475 notes
1.058 Changed        7 of       33 tested segments in    17 channels. Unresolved     2102 violations and     1475 notes
1.059 Changed        4 of       31 tested segments in    16 channels. Unresolved     2102 violations and     1475 notes
1.060 Changed        3 of       12 tested segments in    10 channels. Unresolved     2102 violations and     1476 notes
1.061 Changed        1 of       11 tested segments in     9 channels. Unresolved     2102 violations and     1478 notes
1.062 Changed        0 of        3 tested segments in     2 channels. Unresolved     2102 violations and     1478 notes
1.063 Changed        0 of        0 tested segments in     0 channels. Unresolved     2102 violations and     1478 notes
Result=end(begin): viols=2102(16464), notes=1478(260)
Cpu time: 00:08:07, Elapsed time: 00:04:18, Memory: 2.1G

Run(2) ...
2.000 Changed     1739 of    45247 tested segments in   326 channels. Unresolved     2288 violations and     1405 notes
2.001 Changed     1809 of     8876 tested segments in   303 channels. Unresolved     2345 violations and     1562 notes
2.002 Changed     3167 of     8982 tested segments in   312 channels. Unresolved     2614 violations and     1682 notes
2.003 Changed     3395 of     9831 tested segments in   306 channels. Unresolved     2926 violations and     1881 notes
2.004 Changed     2966 of     9844 tested segments in   308 channels. Unresolved     2727 violations and     2082 notes
2.005 Changed     2471 of     8739 tested segments in   302 channels. Unresolved     2441 violations and     2267 notes
2.006 Changed     1913 of     7310 tested segments in   302 channels. Unresolved     2099 violations and     2409 notes
2.007 Changed     1481 of     6180 tested segments in   306 channels. Unresolved     1844 violations and     2592 notes
2.008 Changed     1214 of     5282 tested segments in   299 channels. Unresolved     1626 violations and     2754 notes
2.009 Changed     1024 of     4449 tested segments in   295 channels. Unresolved     1436 violations and     2849 notes
2.010 Changed      789 of     3876 tested segments in   305 channels. Unresolved     1285 violations and     2916 notes
2.011 Changed      681 of     3229 tested segments in   294 channels. Unresolved     1170 violations and     2981 notes
2.012 Changed      611 of     2878 tested segments in   292 channels. Unresolved     1046 violations and     3016 notes
2.013 Changed      548 of     2597 tested segments in   281 channels. Unresolved      985 violations and     3056 notes
2.014 Changed      501 of     2423 tested segments in   278 channels. Unresolved      903 violations and     3108 notes
2.015 Changed      472 of     2300 tested segments in   273 channels. Unresolved      828 violations and     3144 notes
2.016 Changed      392 of     2087 tested segments in   268 channels. Unresolved      754 violations and     3177 notes
2.017 Changed      383 of     1900 tested segments in   268 channels. Unresolved      725 violations and     3186 notes
2.018 Changed      377 of     1839 tested segments in   272 channels. Unresolved      672 violations and     3217 notes
2.019 Changed      337 of     1727 tested segments in   267 channels. Unresolved      624 violations and     3234 notes
2.020 Changed      313 of     1599 tested segments in   257 channels. Unresolved      597 violations and     3245 notes
2.021 Changed      260 of     1486 tested segments in   257 channels. Unresolved      556 violations and     3265 notes
2.022 Changed      297 of     1401 tested segments in   250 channels. Unresolved      564 violations and     3282 notes
2.023 Changed      401 of     1506 tested segments in   248 channels. Unresolved      563 violations and     3292 notes
2.024 Changed      450 of     1771 tested segments in   265 channels. Unresolved      581 violations and     3317 notes
2.025 Changed      428 of     1742 tested segments in   259 channels. Unresolved      575 violations and     3324 notes
2.026 Changed      374 of     1665 tested segments in   252 channels. Unresolved      556 violations and     3341 notes
2.027 Changed      356 of     1580 tested segments in   239 channels. Unresolved      529 violations and     3351 notes
2.028 Changed      278 of     1468 tested segments in   235 channels. Unresolved      500 violations and     3368 notes
2.029 Changed      220 of     1234 tested segments in   234 channels. Unresolved      461 violations and     3392 notes
2.030 Changed      173 of     1111 tested segments in   222 channels. Unresolved      449 violations and     3400 notes
2.031 Changed      167 of      929 tested segments in   213 channels. Unresolved      430 violations and     3403 notes
2.032 Changed      120 of      812 tested segments in   197 channels. Unresolved      412 violations and     3409 notes
2.033 Changed      125 of      693 tested segments in   183 channels. Unresolved      410 violations and     3405 notes
2.034 Changed       89 of      552 tested segments in   144 channels. Unresolved      402 violations and     3416 notes
2.035 Changed       65 of      377 tested segments in   116 channels. Unresolved      378 violations and     3420 notes
2.036 Changed       47 of      303 tested segments in   103 channels. Unresolved      365 violations and     3423 notes
2.037 Changed       46 of      270 tested segments in    93 channels. Unresolved      348 violations and     3434 notes
2.038 Changed       32 of      221 tested segments in    81 channels. Unresolved      345 violations and     3437 notes
2.039 Changed       33 of      189 tested segments in    72 channels. Unresolved      347 violations and     3439 notes
2.040 Changed       55 of      204 tested segments in    67 channels. Unresolved      333 violations and     3448 notes
2.041 Changed       66 of      255 tested segments in    83 channels. Unresolved      334 violations and     3458 notes
2.042 Changed       67 of      245 tested segments in    85 channels. Unresolved      352 violations and     3458 notes
2.043 Changed       71 of      259 tested segments in    81 channels. Unresolved      345 violations and     3463 notes
2.044 Changed       45 of      240 tested segments in    89 channels. Unresolved      327 violations and     3466 notes
2.045 Changed       48 of      174 tested segments in    75 channels. Unresolved      325 violations and     3464 notes
2.046 Changed       42 of      174 tested segments in    77 channels. Unresolved      321 violations and     3467 notes
2.047 Changed       30 of      153 tested segments in    70 channels. Unresolved      325 violations and     3463 notes
2.048 Changed       42 of      149 tested segments in    66 channels. Unresolved      325 violations and     3465 notes
2.049 Changed       63 of      184 tested segments in    72 channels. Unresolved      331 violations and     3466 notes
2.050 Changed       51 of      201 tested segments in    73 channels. Unresolved      319 violations and     3474 notes
2.051 Changed       37 of      164 tested segments in    67 channels. Unresolved      314 violations and     3478 notes
2.052 Changed       30 of      124 tested segments in    60 channels. Unresolved      299 violations and     3482 notes
2.053 Changed       23 of      103 tested segments in    49 channels. Unresolved      293 violations and     3480 notes
2.054 Changed       13 of       61 tested segments in    31 channels. Unresolved      285 violations and     3482 notes
2.055 Changed       11 of       41 tested segments in    20 channels. Unresolved      284 violations and     3480 notes
2.056 Changed       11 of       43 tested segments in    22 channels. Unresolved      289 violations and     3479 notes
2.057 Changed        9 of       43 tested segments in    19 channels. Unresolved      287 violations and     3480 notes
2.058 Changed        7 of       39 tested segments in    18 channels. Unresolved      287 violations and     3481 notes
2.059 Changed        9 of       36 tested segments in    17 channels. Unresolved      287 violations and     3481 notes
2.060 Changed        9 of       50 tested segments in    20 channels. Unresolved      287 violations and     3484 notes
2.061 Changed        9 of       43 tested segments in    20 channels. Unresolved      286 violations and     3481 notes
2.062 Changed        8 of       43 tested segments in    17 channels. Unresolved      283 violations and     3481 notes
2.063 Changed        5 of       34 tested segments in    17 channels. Unresolved      281 violations and     3481 notes
2.064 Changed        4 of       22 tested segments in    11 channels. Unresolved      281 violations and     3482 notes
2.065 Changed        2 of       20 tested segments in    10 channels. Unresolved      281 violations and     3482 notes
2.066 Changed        2 of       18 tested segments in     9 channels. Unresolved      281 violations and     3482 notes
2.067 Changed        2 of       18 tested segments in     9 channels. Unresolved      281 violations and     3482 notes
2.068 Changed        2 of       18 tested segments in     9 channels. Unresolved      281 violations and     3482 notes
2.069 Changed        2 of       18 tested segments in     9 channels. Unresolved      281 violations and     3482 notes
2.070 Changed        2 of       18 tested segments in     9 channels. Unresolved      281 violations and     3482 notes
2.071 Changed        2 of       17 tested segments in     8 channels. Unresolved      281 violations and     3482 notes
2.072 Changed        2 of       17 tested segments in     8 channels. Unresolved      281 violations and     3482 notes
2.073 Changed        2 of       16 tested segments in     8 channels. Unresolved      281 violations and     3482 notes
2.074 Changed        0 of       13 tested segments in     9 channels. Unresolved      281 violations and     3482 notes
2.075 Changed        0 of        7 tested segments in     4 channels. Unresolved      281 violations and     3482 notes
2.076 Changed        0 of        7 tested segments in     4 channels. Unresolved      281 violations and     3482 notes
2.077 Changed        0 of        5 tested segments in     3 channels. Unresolved      281 violations and     3482 notes
2.078 Changed        0 of        0 tested segments in     0 channels. Unresolved      281 violations and     3482 notes
Result=end(begin): viols=281(2288), notes=3482(1405)
Cpu time: 00:03:58, Elapsed time: 00:02:08, Memory: 2.1G

Write routing ...
M1: 24699 vias and 3175 wires with length 2.287 (0.255 in non-prefer direction)
M2: 36670 vias and 33313 wires with length 27.005 (0.966 in non-prefer direction)
M3: 4543 vias and 22945 wires with length 39.356 (0.358 in non-prefer direction)
M4: 2699 vias and 2743 wires with length 1.824 (0.233 in non-prefer direction)
M5: 190 vias and 1707 wires with length 15.052 (0.126 in non-prefer direction)
M6: 163 vias and 91 wires with length 0.201 (0.000 in non-prefer direction)
M7: 226 vias and 249 wires with length 1.500 (0.059 in non-prefer direction)
M8: 0 vias and 132 wires with length 3.016 (0.012 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 69190 vias and 64355 wires with length 90.240 (2.008 in non-prefer direction)

Total 281 violated segments:
Viol: Stat short - 145
Viol: Stat spacing - 91
Viol: Diffnet short - 40
Viol: NDR hard spacing - 3
Viol: Loop over port - 1
Viol: Loop - 1

Total 3482 notes:
Note: Offgrid - 2067
Note: Fork - 33
Note: Split - 382
Note: Fat merge - 2
Note: Parallel length - 93
Note: Segment orientation - 905

Info: Via overhang - 80
Info: Detour - 2
info UI33: performed track routing for 6 min 29 sec (CPU time: 12 min 11 sec; MEM: RSS - 498M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 498M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 11 sec (CPU time: 21 sec; MEM: RSS - 513M, CVMEM - 2097M, PVMEM - 2982M, PRSS - 513M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:02 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 513M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 513M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:02 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 128       | 1                   | 0.78                  | -0.0050 | -0.0050 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 513M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 513M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 513M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 513M)
-----------------------------------------------------------------------------------
|           MCMM variability report for design 'multiplierTree' (nano)            |
|-----------------------+--------+--------+---------+---------+---------+---------|
|                       | WNS    | TNS    | #Endpts | WHS     | THS     | #Endpts | 
|-----------------------+--------+--------+---------+---------+---------+---------|
| new_mode (corner_0_0) | 0.0360 | 0.0000 | 0       | -0.0050 | -0.0050 | 1       | 
-----------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | 0.0     | 0.0    | 
|-------+---------+--------|
| early | -0.0050 | -0.005 | 
----------------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   48 with    135 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11673 | 23085 | 
|-----------------------+-------+-------|
| To be routed :        | 7376  | 22919 | 
|-----------------------+-------+-------|
|   - signal            | 7376  | 22919 | 
|-----------------------+-------+-------|
| To be skipped :       | 4297  | 166   | 
|-----------------------+-------+-------|
|   - marked dont_route | 18    | 163   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7376 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329969 min: 0.000000 avg: 0.203381
info metal2 layer density max: 0.197609 min: 0.000000 avg: 0.108503
info metal3 layer density max: 0.316318 min: 0.000000 avg: 0.157867
info metal4 layer density max: 0.081671 min: 0.004800 avg: 0.038884
info metal5 layer density max: 0.308886 min: 0.006957 avg: 0.135854
info metal6 layer density max: 0.501273 min: 0.014014 avg: 0.420292
info metal7 layer density max: 0.166573 min: 0.000000 avg: 0.033667
info metal8 layer density max: 0.236780 min: 0.000000 avg: 0.067957
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 18 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 2 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 516M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 516M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:04 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 516M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:04 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 128       | 1                   | 0.78                  | -0.0050 | -0.0050 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 516M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 516M)
-----------------------------------------------------------------------------------
|           MCMM variability report for design 'multiplierTree' (nano)            |
|-----------------------+--------+--------+---------+---------+---------+---------|
|                       | WNS    | TNS    | #Endpts | WHS     | THS     | #Endpts | 
|-----------------------+--------+--------+---------+---------+---------+---------|
| new_mode (corner_0_0) | 0.0360 | 0.0000 | 0       | -0.0050 | -0.0050 | 1       | 
-----------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | 0.0     | 0.0    | 
|-------+---------+--------|
| early | -0.0050 | -0.005 | 
----------------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 516M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 516M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                       | 
|------------------------+------------------------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 09m                                              | 00h 07m                           | 
|------------------------+------------------------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.010097222222222223d 0-3.157967714489334e-17h00.0m  | 0.00911111111111111d 00.0h 00.0m  | 
|------------------------+------------------------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1590                                                 | 1590                              | 
|------------------------+------------------------------------------------------+-----------------------------------|
| logic_utilization  (%) | 53.03                                                | 53.03                             | 
|------------------------+------------------------------------------------------+-----------------------------------|
| WNS  (ps)              | -32.0                                                | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------|
| TNS  (ns)              | -0.048                                               | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                                  | -5.0                              | 
|------------------------+------------------------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                                  | -0.005                            | 
|------------------------+------------------------------------------------------+-----------------------------------|
| setup_viols            | 3                                                    | 0                                 | 
|------------------------+------------------------------------------------------+-----------------------------------|
| hold_viols             | 0                                                    | 1                                 | 
|------------------------+------------------------------------------------------+-----------------------------------|
| slew_viols             | 0                                                    | 0                                 | 
|------------------------+------------------------------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------|
| overflow_edges         | 123                                                  |                                   | 
|------------------------+------------------------------------------------------+-----------------------------------|
| overflow_nodes         | 36                                                   |                                   | 
|------------------------+------------------------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 75.0                                                 | 92.7                              | 
|------------------------+------------------------------------------------------+-----------------------------------|
| via_count_total        | 20118                                                | 70066                             | 
---------------------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 25
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 169 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |================================================ 25
3.44643 | 0
6.89286 | 0
10.3393 | 0
13.7857 | 0
17.2321 | 0
20.6786 | 0
24.125  |=== 2
27.5714 |===== 3
31.0179 |============= 7
34.4643 |========= 5
37.9107 |========================= 13
41.3571 |=========== 6
44.8036 |============= 7
48.25   |========================= 13
51.6964 |======================= 12
55.1429 |============================================ 23
58.5893 |==================================================================== 35
62.0357 |=========================== 14
65.4821 |======= 4
68.9286 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 21:37:04 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:37:05 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7327  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 75    | 1.02       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7327  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8639.68                | 53.03           | 
| Buffers, Inverters | 217.854                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11655 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3603  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 21:37:05 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:05 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 128       | 1                   | 0.78                  | -0.0050 | -0.0050 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 516M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |====================================================================== 36
60  |======================================================================== 37
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).

WNS:0 TNS:0 TNDD:-16503.0 WHS:-5 THS:-5 THDD:-9329.0 SLEW:0 CAP:0.0 LEAKAGE:0.202905 DYNAMIC:7.243758 AREA:8639.68

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-16503.0 WHS:-5 THS:-5 THDD:-9329.0 SLEW:0 CAP:0.0 LEAKAGE:0.202905 DYNAMIC:7.243758 AREA:8639.68

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:37:05 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7327  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 75    | 1.02       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7327  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8639.68                | 53.03           | 
| Buffers, Inverters | 217.854                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11655 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3603  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:05 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 128       | 1                   | 0.78                  | -0.0050 | -0.0050 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |====================================================================== 36
60  |======================================================================== 37
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                      | tr_opt_drc_0                       | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 09m                                              | 00h 07m                          | 00h 00m                            | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.010097222222222223d0-3.157967714489334e-17h 00.0m  | 0.00911111111111111d 00.0h00.0m  | 1.3888888888888888e-5d 00.0h00.0m  | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1590                                                 | 1590                             | 1590                               | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| logic_utilization  (%) | 53.03                                                | 53.03                            | 53.03                              | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| WNS  (ps)              | -32.0                                                | 0.0                              | 0.0                                | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| TNS  (ns)              | -0.048                                               | 0.0                              | 0.0                                | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                                  | -5.0                             | -5.0                               | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                                  | -0.005                           | -0.005                             | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| setup_viols            | 3                                                    | 0                                | 0                                  | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| hold_viols             | 0                                                    | 1                                | 1                                  | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| slew_viols             | 0                                                    | 0                                | 0                                  | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                              | 0.0                                | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                              | 0.0                                | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| overflow_edges         | 123                                                  |                                  |                                    | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| overflow_nodes         | 36                                                   |                                  |                                    | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 75.0                                                 | 92.7                             | 92.7                               | 
|------------------------+------------------------------------------------------+----------------------------------+------------------------------------|
| via_count_total        | 20118                                                | 70066                            | 70066                              | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 21:37:06 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:37:06 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7327  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 75    | 1.02       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7327  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8639.68                | 53.03           | 
| Buffers, Inverters | 217.854                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11655 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3603  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 21:37:06 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:06 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 128       | 1                   | 0.78                  | -0.0050 | -0.0050 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |====================================================================== 36
60  |======================================================================== 37
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).

WNS:0 TNS:0 TNDD:-16503.0 WHS:-5 THS:-5 THDD:-9329.0 SLEW:0 CAP:0.0 LEAKAGE:0.202905 DYNAMIC:7.243758 AREA:8639.68

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-16503.0 WHS:-5 THS:-5 THDD:-9329.0 SLEW:0 CAP:0.0 LEAKAGE:0.202905 DYNAMIC:7.243758 AREA:8639.68

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:37:07 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7327  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 75    | 1.02       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7327  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8639.68                | 53.03           | 
| Buffers, Inverters | 217.854                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11655 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3603  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:07 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 128       | 1                   | 0.78                  | -0.0050 | -0.0050 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |====================================================================== 36
60  |======================================================================== 37
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                      | tr_opt_drc_0                       | tr_opt_tns_0                       | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 09m                                             | 00h 07m                          | 00h 00m                            | 00h 00m                            | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.010097222222222223d0-3.157967714489334e-17h00.0m  | 0.00911111111111111d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1590                                                | 1590                             | 1590                               | 1590                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 53.03                                               | 53.03                            | 53.03                              | 53.03                              | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | -32.0                                               | 0.0                              | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | -0.048                                              | 0.0                              | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                                 | -5.0                             | -5.0                               | -5.0                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                                 | -0.005                           | -0.005                             | -0.005                             | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| setup_viols            | 3                                                   | 0                                | 0                                  | 0                                  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                                   | 1                                | 1                                  | 1                                  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                                   | 0                                | 0                                  | 0                                  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                              | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                              | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 123                                                 |                                  |                                    |                                    | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 36                                                  |                                  |                                    |                                    | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 75.0                                                | 92.7                             | 92.7                               | 92.7                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 20118                                               | 70066                            | 70066                              | 70066                              | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 7446662
info LP: The total power for corner_0_0 corner: 7446662
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Thu Dec 22 21:37:08 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  3258318 |   3985439 |  | 7243758 |  202905 |  | 7446662 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  3258318 |   2928172 |  | 6186490 |  202905 |  | 6389395 |   85.80 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |   113522 |     23337 |  |  136859 |    1003 |  |  137862 |    1.85 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  3144789 |   2904836 |  | 6049625 |  201901 |  | 6251526 |   83.95 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |  2585684 |   2836919 |  | 5422602 |  191906 |  | 5614508 |   75.40 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   555308 |     67917 |  |  623225 |    9995 |  |  633220 |    8.50 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |   1057267 |  | 1057267 |         |  | 1057267 |   14.20 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |    116258 |  |  116258 |         |  |  116258 |    1.56 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     65299 |  |   65299 |         |  |   65299 |    0.88 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    941009 |  |  941009 |         |  |  941009 |   12.64 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 21:37:08 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:37:08 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7327  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 75    | 1.02       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7327  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8639.68                | 53.03           | 
| Buffers, Inverters | 217.854                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11655 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3603  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 21:37:09 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:09 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.2000    | 195       | 26                  | 13                    | -0.1630 | -1.9440 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.2000    | 195       | 26                  | 13                    | -0.1630 | -1.9440 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 64        | 26                  | 41                    | -0.1630 | -1.9440 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:09 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 128       | 1                   | 0.78                  | -0.0050 | -0.0050 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |====================================================================== 36
60  |======================================================================== 37
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).

WNS:-163 TNS:-1944 TNDD:-16503.0 WHS:-5 THS:-5 THDD:-9329.0 SLEW:0 CAP:0.0 LEAKAGE:0.202905 DYNAMIC:7.243758 AREA:8639.68

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.202905 DYNAMIC:7.243758 AREA:8639.68

info OPT10: optimized 42 targets
SLEW:0 CAP:0.0 LEAKAGE:0.202649 DYNAMIC:7.237035 AREA:8634.09

info OPT9: total 42 nets optimized
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).

info OPT6: cpu [0h:0m:0s] memory [2g:18m:696k]
SLEW:0 CAP:0.0 LEAKAGE:0.202649 DYNAMIC:7.237035 AREA:8634.09

info OPT10: optimized 114 targets
SLEW:0 CAP:0.0 LEAKAGE:0.202484 DYNAMIC:7.234325 AREA:8630.9

info OPT9: total 114 nets optimized
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).

info OPT6: cpu [0h:0m:0s] memory [2g:18m:708k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 2 sec (CPU time: 1 sec; MEM: RSS - 523M, CVMEM - 2097M, PVMEM - 2982M)
WNS:-163 TNS:-1938 TNDD:-17097.0 WHS:-5 THS:-5 THDD:-9726.0 SLEW:0 CAP:0.0 LEAKAGE:0.202484 DYNAMIC:7.234325 AREA:8630.9

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:37:11 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7327  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 75    | 1.02       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7327  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8630.9                 | 52.98           | 
| Buffers, Inverters | 217.322                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11655 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3603  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:11 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.2000    | 195       | 26                  | 13                    | -0.1630 | -1.9380 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.2000    | 195       | 26                  | 13                    | -0.1630 | -1.9380 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 64        | 26                  | 41                    | -0.1630 | -1.9380 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:11 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 128       | 1                   | 0.78                  | -0.0050 | -0.0050 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |======================================================================== 37
60  |====================================================================== 36
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 2 sec (CPU time: 2 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Thu Dec 22 21:37:11 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  3253638 |   3980688 |  | 7234325 |  202484 |  | 7436809 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  3253638 |   2923420 |  | 6177058 |  202484 |  | 6379542 |   85.78 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |   113522 |     23337 |  |  136859 |    1003 |  |  137862 |    1.85 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  3140108 |   2900084 |  | 6040192 |  201480 |  | 6241673 |   83.93 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |  2580994 |   2832167 |  | 5413161 |  191485 |  | 5604646 |   75.36 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   555303 |     67917 |  |  623220 |    9995 |  |  633216 |    8.51 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |   1057267 |  | 1057267 |         |  | 1057267 |   14.22 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |    116258 |  |  116258 |         |  |  116258 |    1.56 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     65299 |  |   65299 |         |  |   65299 |    0.88 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    941009 |  |  941009 |         |  |  941009 |   12.65 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:12 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                      | tr_opt_drc_0                       | tr_opt_tns_0                       | tr_opt_power_0                     | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 09m                                             | 00h 07m                          | 00h 00m                            | 00h 00m                            | 00h 00m                            | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.010097222222222223d0-3.157967714489334e-17h00.0m  | 0.00911111111111111d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1590                                                | 1590                             | 1590                               | 1590                               | 1590                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 53.03                                               | 53.03                            | 53.03                              | 53.03                              | 52.98                              | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | -32.0                                               | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | -0.048                                              | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                                 | -5.0                             | -5.0                               | -5.0                               | -5.0                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                                 | -0.005                           | -0.005                             | -0.005                             | -0.005                             | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| setup_viols            | 3                                                   | 0                                | 0                                  | 0                                  | 0                                  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                                   | 1                                | 1                                  | 1                                  | 1                                  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                                   | 0                                | 0                                  | 0                                  | 0                                  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 123                                                 |                                  |                                    |                                    |                                    | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 36                                                  |                                  |                                    |                                    |                                    | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 75.0                                                | 92.7                             | 92.7                               | 92.7                               | 92.7                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 20118                                               | 70066                            | 70066                              | 70066                              | 70066                              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 21:37:12 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:37:12 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7327  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 75    | 1.02       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7327  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8630.9                 | 52.98           | 
| Buffers, Inverters | 217.322                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11655 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3603  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 21:37:13 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:13 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 128       | 1                   | 0.78                  | -0.0050 | -0.0050 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |======================================================================== 37
60  |====================================================================== 36
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).

WNS:0 TNS:0 TNDD:-17097.0 WHS:-5 THS:-5 THDD:-9726.0 SLEW:0 CAP:0.0 LEAKAGE:0.202484 DYNAMIC:7.234325 AREA:8630.9

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-17097.0 WHS:-5 THS:-5 THDD:-9726.0 SLEW:0 CAP:0.0 LEAKAGE:0.202484 DYNAMIC:7.234325 AREA:8630.9

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:37:13 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7327  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 75    | 1.02       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7327  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8630.9                 | 52.98           | 
| Buffers, Inverters | 217.322                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11655 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3603  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:13 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 128       | 1                   | 0.78                  | -0.0050 | -0.0050 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |======================================================================== 37
60  |====================================================================== 36
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                      | tr_opt_drc_0                       | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0                      | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 09m                                             | 00h 07m                          | 00h 00m                            | 00h 00m                            | 00h 00m                            | 00h 00m                           | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.010097222222222223d0-3.157967714489334e-17h00.0m  | 0.00911111111111111d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1590                                                | 1590                             | 1590                               | 1590                               | 1590                               | 1590                              | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| logic_utilization  (%) | 53.03                                               | 53.03                            | 53.03                              | 53.03                              | 52.98                              | 52.98                             | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| WNS  (ps)              | -32.0                                               | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| TNS  (ns)              | -0.048                                              | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                                 | -5.0                             | -5.0                               | -5.0                               | -5.0                               | -5.0                              | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                                 | -0.005                           | -0.005                             | -0.005                             | -0.005                             | -0.005                            | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| setup_viols            | 3                                                   | 0                                | 0                                  | 0                                  | 0                                  | 0                                 | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| hold_viols             | 0                                                   | 1                                | 1                                  | 1                                  | 1                                  | 1                                 | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| slew_viols             | 0                                                   | 0                                | 0                                  | 0                                  | 0                                  | 0                                 | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_edges         | 123                                                 |                                  |                                    |                                    |                                    |                                   | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_nodes         | 36                                                  |                                  |                                    |                                    |                                    |                                   | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 75.0                                                | 92.7                             | 92.7                               | 92.7                               | 92.7                               | 92.7                              | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| via_count_total        | 20118                                               | 70066                            | 70066                              | 70066                              | 70066                              | 70066                             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 21:37:14 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:37:14 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7327  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 75    | 1.02       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7327  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8630.9                 | 52.98           | 
| Buffers, Inverters | 217.322                | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11655 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3603  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 21:37:14 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:14 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 0.2000    | 195       | 1                   | 0.51                  | -0.0050 | -0.0050 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 0.2000    | 128       | 1                   | 0.78                  | -0.0050 | -0.0050 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |======================================================================== 37
60  |====================================================================== 36
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).

WNS:0 TNS:0 TNDD:-17097.0 WHS:-5 THS:-5 THDD:-9726.0 SLEW:0 CAP:0.0 LEAKAGE:0.202484 DYNAMIC:7.234325 AREA:8630.9

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER for HOLD.
SLEW:0 CAP:0.0 LEAKAGE:0.202484 DYNAMIC:7.234325 AREA:8630.9

info OPT10: optimized 7182 targets
SLEW:0 CAP:0.0 LEAKAGE:0.202484 DYNAMIC:7.234325 AREA:8630.9

info OPT9: total 7182 nets optimized
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).

info OPT6: cpu [0h:0m:0s] memory [2g:18m:692k]
info OPT225: Completed optimization in postroute mode with HOLD objective and HOLD sweep step in 0 sec (CPU time: 0 sec; MEM: RSS - 524M, CVMEM - 2097M, PVMEM - 2982M)
info OPT5: Optimizing objective HOLD.
info OPT223: Performing area aware hold fixing
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
warning EXTR103: Pin 'inRegA/sph__c126/Z' in the design is not connected in SPEF; net 'inRegA/n_7' will not be annotated.
WNS:0 TNS:0 TNDD:-17095.0 WHS:0 THS:0 THDD:-9725.0 SLEW:0 CAP:0.0 LEAKAGE:0.202496 DYNAMIC:7.234638 AREA:8631.7
WNS:0 TNS:0 TNDD:-17095.0 WHS:0 THS:0 THDD:-9725.0 SLEW:0 CAP:0.0 LEAKAGE:0.202496 DYNAMIC:7.234638 AREA:8631.7

info OPT3: 1 nets evaluated, 1 optimized in this pass.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).

info OPT6: cpu [0h:0m:0s] memory [2g:18m:720k]
info OPT4: Total 1 nets evaluated, 1 optimized.
info OPT6: cpu [0h:0m:0s] memory [2g:18m:684k]
info OPT225: Completed optimization in postroute mode with HOLD objective and HOLD step in 0 sec (CPU time: 0 sec; MEM: RSS - 524M, CVMEM - 2097M, PVMEM - 2982M)
WNS:0 TNS:0 TNDD:-17095.0 WHS:0 THS:0 THDD:-9725.0 SLEW:0 CAP:0.0 LEAKAGE:0.202496 DYNAMIC:7.234638 AREA:8631.7

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:37:15 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7328  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 76    | 1.03       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7328  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8631.7                 | 52.98           | 
| Buffers, Inverters | 218.12                 | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11656 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3604  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |======================================================================== 37
60  |====================================================================== 36
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                      | tr_opt_drc_0                       | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0                      | tr_opt_hold_0                      | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 09m                                             | 00h 07m                          | 00h 00m                            | 00h 00m                            | 00h 00m                            | 00h 00m                           | 00h 00m                            | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.010097222222222223d0-3.157967714489334e-17h00.0m  | 0.00911111111111111d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1590                                                | 1590                             | 1590                               | 1590                               | 1590                               | 1590                              | 1590                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| logic_utilization  (%) | 53.03                                               | 53.03                            | 53.03                              | 53.03                              | 52.98                              | 52.98                             | 52.98                              | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| WNS  (ps)              | -32.0                                               | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| TNS  (ns)              | -0.048                                              | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                                 | -5.0                             | -5.0                               | -5.0                               | -5.0                               | -5.0                              | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                                 | -0.005                           | -0.005                             | -0.005                             | -0.005                             | -0.005                            | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| setup_viols            | 3                                                   | 0                                | 0                                  | 0                                  | 0                                  | 0                                 | 0                                  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| hold_viols             | 0                                                   | 1                                | 1                                  | 1                                  | 1                                  | 1                                 | 0                                  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| slew_viols             | 0                                                   | 0                                | 0                                  | 0                                  | 0                                  | 0                                 | 0                                  | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                              | 0.0                                | 0.0                                | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| overflow_edges         | 123                                                 |                                  |                                    |                                    |                                    |                                   |                                    | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| overflow_nodes         | 36                                                  |                                  |                                    |                                    |                                    |                                   |                                    | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 75.0                                                | 92.7                             | 92.7                               | 92.7                               | 92.7                               | 92.7                              | 92.7                               | 
|------------------------+-----------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| via_count_total        | 20118                                               | 70066                            | 70066                              | 70066                              | 70066                              | 70066                             | 70066                              | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:16 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:16 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 516M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'multiplierTree' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0360 | 0.0000 | 0       | 0.0050 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition multiplierTree (started at Thu Dec 22 21:37:16 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7183 movable and 145 fixed cells in partition multiplierTree
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 212 cut rows, with average utilization 51.1312%, utilization with cell bloats 51.1312%.
info DP116: Legalizer has initial 2 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 2 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 7328, cells moved: 1, total movement: 0.135714, max movement: 0.135714, average movement: 0.135714.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 1. First few cells with largest displacements:
info DP110: 0.14 rows, from {27100 10000, N} to {29000 10000, N}, cell inRegA/sph__c126.
info DP111: Legalization summary: total movable cells: 7183, cells moved: 1, total movement: 0.135714, max movement: 0.135714, average movement: 0.135714.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7183                | 1           | 0.135714               | 0.135714     | 0.135714         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 1 sec (CPU time: 1 sec; MEM: RSS - 517M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '22' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 21:37:18 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11654      | 28        | 28   | 0     | 1    | 4    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 18         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-----------------------------------------------------------------------------
|                  LVS open distance distribution (micron)                  |
|--------+-------------+-------+-------+-------+------+------+-------+------|
|        | Total: 6.54 | 0.00  | 0.15  | 0.29  | 0.44 | 0.58 | 0.73  | 1.46 | 
|--------+-------------+-------+-------+-------+------+------+-------+------|
| % open | 100         | 21.43 | 39.29 | 14.29 | 3.57 | 7.14 | 10.71 | 3.57 | 
|--------+-------------+-------+-------+-------+------+------+-------+------|
| # open | 28          | 6     | 11    | 4     | 1    | 2    | 3     | 1    | 
-----------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 517M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329969 min: 0.000000 avg: 0.203328
info metal2 layer density max: 0.197609 min: 0.000000 avg: 0.108503
info metal3 layer density max: 0.316318 min: 0.000000 avg: 0.157867
info metal4 layer density max: 0.081671 min: 0.004800 avg: 0.038884
info metal5 layer density max: 0.308886 min: 0.006957 avg: 0.135854
info metal6 layer density max: 0.501273 min: 0.014014 avg: 0.420292
info metal7 layer density max: 0.166573 min: 0.000000 avg: 0.033667
info metal8 layer density max: 0.236780 min: 0.000000 avg: 0.067957
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 18 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 1 sec (CPU time: 1 sec; MEM: RSS - 518M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 518M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 1 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 518M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 518M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:20 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 518M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:37:20 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 518M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 518M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 518M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'multiplierTree' (nano)           |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0360 | 0.0000 | 0       | 0.0050 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 1182 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 33937 pins
Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329969 min: 0.000000 avg: 0.203328
info metal2 layer density max: 0.197609 min: 0.000000 avg: 0.108503
info metal3 layer density max: 0.316318 min: 0.000000 avg: 0.157867
info metal4 layer density max: 0.081671 min: 0.004800 avg: 0.038884
info metal5 layer density max: 0.308886 min: 0.006957 avg: 0.135854
info metal6 layer density max: 0.501273 min: 0.014014 avg: 0.420292
info metal7 layer density max: 0.166573 min: 0.000000 avg: 0.033667
info metal8 layer density max: 0.236780 min: 0.000000 avg: 0.067957
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 1 sec (CPU time: 2 sec; MEM: RSS - 519M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 519M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 117      | 
|------------+----------|
| Count, %   | 1.58     | 
|------------+----------|
| Length, um | 9102     | 
|------------+----------|
| Length, %  | 10.08    | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 242       | 
|------------+-----------|
| Count, %   | 3.28      | 
|------------+-----------|
| Length, um | 18444     | 
|------------+-----------|
| Length, %  | 20.43     | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 359   | 
|------------+-------|
| Count, %   | 4.86  | 
|------------+-------|
| Length, um | 27547 | 
|------------+-------|
| Length, %  | 30.52 | 
----------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 9    | 
|------------+------|
| Count, %   | 0.12 | 
|------------+------|
| Length, um | 1305 | 
|------------+------|
| Length, %  | 1.44 | 
---------------------


RRT info: Set routing priority of '9' follow_gr nets to '50'
----------------------------
| Follow GR fanout >5 nets |
|------------+-------------|
| Count      | 1           | 
|------------+-------------|
| Count, %   | 0.01        | 
|------------+-------------|
| Length, um | 305         | 
|------------+-------------|
| Length, %  | 0.33        | 
----------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 21    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 17    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 17    | 
-----------------------------------------


Found 17 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 17 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition multiplierTree.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition multiplierTree (started at Thu Dec 22 21:37:21 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11674 | 23087 | 
|-----------------------+-------+-------|
| To be routed :        | 7377  | 22921 | 
|-----------------------+-------+-------|
|   - signal            | 7377  | 22921 | 
|-----------------------+-------+-------|
| To be skipped :       | 4297  | 166   | 
|-----------------------+-------+-------|
|   - marked dont_route | 18    | 163   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7376 | 
|-----------------------+------|
|   - no any wires      | 1    | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - detail routed     | 7367 | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   47 with    188 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 170 core library pins:
 Ideal   :   170 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Initialization ...
Global grid size 32 rows x 23 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 7377 nets with average value 100.00
Property preserve_channel is set on 9 nets with average value 91.22
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 684X x 930Y
M2:   vertical grid 684X x 930Y
M3: horizontal grid 1123X x 930Y
M4:   vertical grid 464X x 930Y
M5: horizontal grid 464X x 465Y
M6:   vertical grid 464X x 604Y
M7: horizontal grid 603X x 163Y
M8:   vertical grid 163X x 163Y
M9: horizontal grid 163X x 81Y
M10:   vertical grid 81X x 81Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading design data ...
Fixed net wires 1350
Fixed net vias 106226
Core cells 7328
Core cells with unique orientation 117: pin objects 1804, obstructions 600
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 3178 nets with detail routing
Detected 4198 nets with mixed global and detail routing
Detected 1 nets without any routing
Detected 73340 wires, 89308 vias
Detected 22921 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 26 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 done
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(1) ...
1.000 Changed       18 of    65549 tested segments in   350 channels. Unresolved      322 violations and     3535 notes
1.001 Changed       17 of     4116 tested segments in   302 channels. Unresolved      292 violations and     3535 notes
1.002 Changed        6 of      568 tested segments in   201 channels. Unresolved      283 violations and     3524 notes
1.003 Changed      136 of      553 tested segments in   188 channels. Unresolved      287 violations and     3517 notes
1.004 Changed       95 of      553 tested segments in   187 channels. Unresolved      274 violations and     3515 notes
1.005 Changed      105 of      535 tested segments in   185 channels. Unresolved      280 violations and     3513 notes
1.006 Changed      106 of      539 tested segments in   184 channels. Unresolved      282 violations and     3513 notes
1.007 Changed      105 of      548 tested segments in   187 channels. Unresolved      290 violations and     3509 notes
1.008 Changed      118 of      568 tested segments in   189 channels. Unresolved      284 violations and     3510 notes
1.009 Changed      140 of      612 tested segments in   191 channels. Unresolved      309 violations and     3496 notes
1.010 Changed      136 of      691 tested segments in   189 channels. Unresolved      320 violations and     3489 notes
1.011 Changed      136 of      710 tested segments in   192 channels. Unresolved      332 violations and     3491 notes
1.012 Changed      128 of      708 tested segments in   186 channels. Unresolved      330 violations and     3489 notes
1.013 Changed      129 of      664 tested segments in   182 channels. Unresolved      303 violations and     3494 notes
1.014 Changed      131 of      693 tested segments in   185 channels. Unresolved      319 violations and     3498 notes
1.015 Changed      121 of      675 tested segments in   185 channels. Unresolved      304 violations and     3501 notes
1.016 Changed      136 of      663 tested segments in   177 channels. Unresolved      315 violations and     3505 notes
1.017 Changed      140 of      708 tested segments in   180 channels. Unresolved      311 violations and     3512 notes
1.018 Changed      141 of      758 tested segments in   183 channels. Unresolved      328 violations and     3514 notes
1.019 Changed      142 of      758 tested segments in   187 channels. Unresolved      322 violations and     3521 notes
1.020 Changed      124 of      760 tested segments in   181 channels. Unresolved      301 violations and     3527 notes
1.021 Changed      122 of      690 tested segments in   180 channels. Unresolved      302 violations and     3533 notes
1.022 Changed      152 of      698 tested segments in   182 channels. Unresolved      308 violations and     3534 notes
1.023 Changed      147 of      740 tested segments in   191 channels. Unresolved      319 violations and     3531 notes
1.024 Changed      165 of      768 tested segments in   194 channels. Unresolved      322 violations and     3536 notes
1.025 Changed      150 of      838 tested segments in   188 channels. Unresolved      361 violations and     3530 notes
1.026 Changed      139 of      857 tested segments in   188 channels. Unresolved      366 violations and     3532 notes
1.027 Changed      126 of      793 tested segments in   186 channels. Unresolved      328 violations and     3539 notes
1.028 Changed      113 of      766 tested segments in   184 channels. Unresolved      330 violations and     3542 notes
1.029 Changed      106 of      689 tested segments in   177 channels. Unresolved      297 violations and     3564 notes
1.030 Changed       83 of      678 tested segments in   184 channels. Unresolved      322 violations and     3559 notes
1.031 Changed       83 of      639 tested segments in   181 channels. Unresolved      317 violations and     3565 notes
1.032 Changed       76 of      616 tested segments in   175 channels. Unresolved      302 violations and     3573 notes
1.033 Changed       45 of      535 tested segments in   170 channels. Unresolved      281 violations and     3584 notes
1.034 Changed       18 of      338 tested segments in   131 channels. Unresolved      269 violations and     3585 notes
1.035 Changed       14 of      136 tested segments in    56 channels. Unresolved      266 violations and     3586 notes
1.036 Changed        6 of      121 tested segments in    51 channels. Unresolved      263 violations and     3585 notes
1.037 Changed        8 of      102 tested segments in    44 channels. Unresolved      263 violations and     3585 notes
1.038 Changed        9 of      113 tested segments in    52 channels. Unresolved      260 violations and     3585 notes
1.039 Changed        7 of      117 tested segments in    49 channels. Unresolved      258 violations and     3585 notes
1.040 Changed       12 of      108 tested segments in    50 channels. Unresolved      256 violations and     3585 notes
1.041 Changed       17 of      112 tested segments in    53 channels. Unresolved      257 violations and     3584 notes
1.042 Changed       20 of      114 tested segments in    48 channels. Unresolved      255 violations and     3584 notes
1.043 Changed       14 of      104 tested segments in    43 channels. Unresolved      254 violations and     3584 notes
1.044 Changed        7 of       87 tested segments in    45 channels. Unresolved      246 violations and     3587 notes
1.045 Changed        6 of       67 tested segments in    39 channels. Unresolved      244 violations and     3588 notes
1.046 Changed       10 of       67 tested segments in    41 channels. Unresolved      243 violations and     3590 notes
1.047 Changed        6 of       65 tested segments in    36 channels. Unresolved      239 violations and     3592 notes
1.048 Changed        4 of       60 tested segments in    37 channels. Unresolved      238 violations and     3592 notes
1.049 Changed        5 of       53 tested segments in    35 channels. Unresolved      238 violations and     3592 notes
1.050 Changed        6 of       63 tested segments in    39 channels. Unresolved      239 violations and     3594 notes
1.051 Changed       15 of       63 tested segments in    36 channels. Unresolved      234 violations and     3591 notes
1.052 Changed       13 of       71 tested segments in    38 channels. Unresolved      238 violations and     3588 notes
1.053 Changed       14 of       69 tested segments in    36 channels. Unresolved      232 violations and     3586 notes
1.054 Changed       13 of       68 tested segments in    38 channels. Unresolved      232 violations and     3590 notes
1.055 Changed        8 of       64 tested segments in    31 channels. Unresolved      232 violations and     3591 notes
1.056 Changed       11 of       51 tested segments in    26 channels. Unresolved      233 violations and     3591 notes
1.057 Changed        9 of       48 tested segments in    25 channels. Unresolved      229 violations and     3592 notes
1.058 Changed        5 of       42 tested segments in    26 channels. Unresolved      229 violations and     3594 notes
1.059 Changed        4 of       35 tested segments in    24 channels. Unresolved      229 violations and     3593 notes
1.060 Changed        4 of       23 tested segments in    15 channels. Unresolved      228 violations and     3593 notes
1.061 Changed        4 of       23 tested segments in    15 channels. Unresolved      228 violations and     3593 notes
1.062 Changed        3 of       23 tested segments in    13 channels. Unresolved      227 violations and     3594 notes
1.063 Changed        6 of       29 tested segments in    14 channels. Unresolved      229 violations and     3592 notes
1.064 Changed        8 of       30 tested segments in    14 channels. Unresolved      230 violations and     3592 notes
1.065 Changed        5 of       37 tested segments in    15 channels. Unresolved      234 violations and     3592 notes
1.066 Changed        4 of       48 tested segments in    22 channels. Unresolved      244 violations and     3591 notes
1.067 Changed        2 of       44 tested segments in    20 channels. Unresolved      241 violations and     3591 notes
1.068 Changed        0 of       46 tested segments in    20 channels. Unresolved      245 violations and     3591 notes
1.069 Changed        2 of       47 tested segments in    20 channels. Unresolved      244 violations and     3591 notes
1.070 Changed        1 of       45 tested segments in    20 channels. Unresolved      241 violations and     3591 notes
1.071 Changed        1 of       42 tested segments in    20 channels. Unresolved      241 violations and     3591 notes
1.072 Changed        1 of       40 tested segments in    20 channels. Unresolved      241 violations and     3591 notes
1.073 Changed        1 of       39 tested segments in    20 channels. Unresolved      240 violations and     3591 notes
1.074 Changed        1 of       42 tested segments in    20 channels. Unresolved      241 violations and     3591 notes
1.075 Changed        1 of       43 tested segments in    20 channels. Unresolved      241 violations and     3591 notes
1.076 Changed        1 of       40 tested segments in    20 channels. Unresolved      241 violations and     3591 notes
1.077 Changed        1 of       42 tested segments in    20 channels. Unresolved      241 violations and     3591 notes
1.078 Changed        2 of       41 tested segments in    20 channels. Unresolved      241 violations and     3591 notes
1.079 Changed        4 of       44 tested segments in    21 channels. Unresolved      237 violations and     3594 notes
1.080 Changed        1 of       36 tested segments in    19 channels. Unresolved      236 violations and     3594 notes
1.081 Changed        2 of       26 tested segments in    16 channels. Unresolved      234 violations and     3594 notes
1.082 Changed        2 of       25 tested segments in    15 channels. Unresolved      234 violations and     3595 notes
1.083 Changed        1 of       21 tested segments in    12 channels. Unresolved      234 violations and     3594 notes
1.084 Changed        0 of       21 tested segments in    12 channels. Unresolved      234 violations and     3594 notes
1.085 Changed        1 of       20 tested segments in    12 channels. Unresolved      234 violations and     3594 notes
1.086 Changed        1 of       21 tested segments in    12 channels. Unresolved      234 violations and     3594 notes
1.087 Changed        2 of       22 tested segments in    13 channels. Unresolved      234 violations and     3595 notes
1.088 Changed        4 of       24 tested segments in    14 channels. Unresolved      234 violations and     3597 notes
1.089 Changed        5 of       25 tested segments in    14 channels. Unresolved      229 violations and     3597 notes
1.090 Changed        4 of       16 tested segments in    11 channels. Unresolved      229 violations and     3597 notes
1.091 Changed        4 of       16 tested segments in    11 channels. Unresolved      229 violations and     3597 notes
1.092 Changed        4 of       16 tested segments in    10 channels. Unresolved      229 violations and     3597 notes
1.093 Changed        3 of       17 tested segments in    11 channels. Unresolved      229 violations and     3597 notes
1.094 Changed        1 of       14 tested segments in    10 channels. Unresolved      229 violations and     3597 notes
1.095 Changed        0 of       12 tested segments in     8 channels. Unresolved      229 violations and     3597 notes
1.096 Changed        0 of       12 tested segments in     8 channels. Unresolved      229 violations and     3597 notes
1.097 Changed        1 of       13 tested segments in     9 channels. Unresolved      229 violations and     3598 notes
1.098 Changed        0 of        8 tested segments in     6 channels. Unresolved      229 violations and     3597 notes
1.099 Changed        0 of        1 tested segments in     1 channels. Unresolved      229 violations and     3597 notes
1.100 Changed        0 of        0 tested segments in     0 channels. Unresolved      229 violations and     3597 notes
Result=end(begin): viols=229(322), notes=3597(3535)
Cpu time: 00:00:51, Elapsed time: 00:00:28, Memory: 2.1G

Run(2) ...
2.000 Changed      105 of     8798 tested segments in   305 channels. Unresolved      229 violations and     3589 notes
2.001 Changed      101 of     4092 tested segments in   300 channels. Unresolved      238 violations and     3590 notes
2.002 Changed      197 of     4101 tested segments in   302 channels. Unresolved      248 violations and     3591 notes
2.003 Changed      179 of      630 tested segments in   197 channels. Unresolved      270 violations and     3595 notes
2.004 Changed      156 of      613 tested segments in   193 channels. Unresolved      234 violations and     3604 notes
2.005 Changed      130 of      538 tested segments in   188 channels. Unresolved      235 violations and     3603 notes
2.006 Changed      140 of      557 tested segments in   187 channels. Unresolved      248 violations and     3602 notes
2.007 Changed      139 of      509 tested segments in   182 channels. Unresolved      231 violations and     3605 notes
2.008 Changed      129 of      501 tested segments in   188 channels. Unresolved      221 violations and     3611 notes
2.009 Changed      100 of      480 tested segments in   180 channels. Unresolved      219 violations and     3618 notes
2.010 Changed       80 of      435 tested segments in   167 channels. Unresolved      221 violations and     3611 notes
2.011 Changed       99 of      450 tested segments in   172 channels. Unresolved      221 violations and     3618 notes
2.012 Changed       95 of      455 tested segments in   171 channels. Unresolved      222 violations and     3614 notes
2.013 Changed      108 of      498 tested segments in   177 channels. Unresolved      226 violations and     3615 notes
2.014 Changed      125 of      502 tested segments in   173 channels. Unresolved      227 violations and     3621 notes
2.015 Changed      118 of      510 tested segments in   178 channels. Unresolved      224 violations and     3618 notes
2.016 Changed      106 of      510 tested segments in   180 channels. Unresolved      225 violations and     3623 notes
2.017 Changed      108 of      516 tested segments in   174 channels. Unresolved      233 violations and     3623 notes
2.018 Changed       97 of      522 tested segments in   173 channels. Unresolved      235 violations and     3628 notes
2.019 Changed      104 of      525 tested segments in   171 channels. Unresolved      241 violations and     3628 notes
2.020 Changed       73 of      514 tested segments in   166 channels. Unresolved      229 violations and     3636 notes
2.021 Changed       91 of      479 tested segments in   164 channels. Unresolved      223 violations and     3638 notes
2.022 Changed       59 of      473 tested segments in   166 channels. Unresolved      225 violations and     3640 notes
2.023 Changed       82 of      445 tested segments in   164 channels. Unresolved      223 violations and     3643 notes
2.024 Changed       71 of      475 tested segments in   173 channels. Unresolved      215 violations and     3660 notes
2.025 Changed       59 of      422 tested segments in   160 channels. Unresolved      207 violations and     3668 notes
2.026 Changed       46 of      398 tested segments in   156 channels. Unresolved      192 violations and     3670 notes
2.027 Changed       41 of      374 tested segments in   159 channels. Unresolved      195 violations and     3671 notes
2.028 Changed       44 of      368 tested segments in   152 channels. Unresolved      195 violations and     3673 notes
2.029 Changed       53 of      341 tested segments in   144 channels. Unresolved      200 violations and     3669 notes
2.030 Changed       36 of      343 tested segments in   144 channels. Unresolved      202 violations and     3678 notes
2.031 Changed       34 of      298 tested segments in   127 channels. Unresolved      205 violations and     3684 notes
2.032 Changed       18 of      270 tested segments in   120 channels. Unresolved      202 violations and     3683 notes
2.033 Changed       16 of      225 tested segments in   105 channels. Unresolved      201 violations and     3686 notes
2.034 Changed        2 of      166 tested segments in    72 channels. Unresolved      202 violations and     3685 notes
2.035 Changed        3 of       80 tested segments in    35 channels. Unresolved      201 violations and     3685 notes
2.036 Changed        2 of       77 tested segments in    33 channels. Unresolved      202 violations and     3685 notes
2.037 Changed        2 of       72 tested segments in    31 channels. Unresolved      202 violations and     3685 notes
2.038 Changed        2 of       66 tested segments in    28 channels. Unresolved      201 violations and     3685 notes
2.039 Changed        2 of       61 tested segments in    26 channels. Unresolved      201 violations and     3685 notes
2.040 Changed        2 of       59 tested segments in    23 channels. Unresolved      201 violations and     3685 notes
2.041 Changed        3 of       60 tested segments in    23 channels. Unresolved      201 violations and     3685 notes
2.042 Changed        2 of       60 tested segments in    23 channels. Unresolved      201 violations and     3685 notes
2.043 Changed        2 of       55 tested segments in    22 channels. Unresolved      201 violations and     3685 notes
2.044 Changed        2 of       54 tested segments in    20 channels. Unresolved      201 violations and     3685 notes
2.045 Changed        2 of       54 tested segments in    20 channels. Unresolved      201 violations and     3685 notes
2.046 Changed        1 of       56 tested segments in    21 channels. Unresolved      201 violations and     3685 notes
2.047 Changed        3 of       53 tested segments in    21 channels. Unresolved      201 violations and     3685 notes
2.048 Changed        3 of       55 tested segments in    21 channels. Unresolved      201 violations and     3685 notes
2.049 Changed        3 of       55 tested segments in    22 channels. Unresolved      201 violations and     3685 notes
2.050 Changed        7 of       54 tested segments in    23 channels. Unresolved      192 violations and     3689 notes
2.051 Changed        5 of       45 tested segments in    20 channels. Unresolved      190 violations and     3691 notes
2.052 Changed        1 of       41 tested segments in    21 channels. Unresolved      190 violations and     3691 notes
2.053 Changed        4 of       36 tested segments in    20 channels. Unresolved      190 violations and     3691 notes
2.054 Changed        3 of       34 tested segments in    21 channels. Unresolved      190 violations and     3692 notes
2.055 Changed        3 of       33 tested segments in    22 channels. Unresolved      190 violations and     3692 notes
2.056 Changed        1 of       29 tested segments in    19 channels. Unresolved      190 violations and     3691 notes
2.057 Changed        1 of       24 tested segments in    15 channels. Unresolved      190 violations and     3691 notes
2.058 Changed        2 of       24 tested segments in    15 channels. Unresolved      190 violations and     3691 notes
2.059 Changed        2 of       25 tested segments in    15 channels. Unresolved      190 violations and     3691 notes
2.060 Changed        1 of       23 tested segments in    14 channels. Unresolved      190 violations and     3691 notes
2.061 Changed        1 of       20 tested segments in    15 channels. Unresolved      192 violations and     3691 notes
2.062 Changed        1 of       17 tested segments in    13 channels. Unresolved      192 violations and     3691 notes
2.063 Changed        0 of       12 tested segments in     9 channels. Unresolved      192 violations and     3691 notes
2.064 Changed        0 of        2 tested segments in     2 channels. Unresolved      192 violations and     3691 notes
2.065 Changed        0 of        0 tested segments in     0 channels. Unresolved      192 violations and     3691 notes
Result=end(begin): viols=192(229), notes=3691(3589)
Cpu time: 00:00:46, Elapsed time: 00:00:26, Memory: 2.1G

Run(3) ...
3.000 Changed      120 of     7634 tested segments in   318 channels. Unresolved      185 violations and     3679 notes
3.001 Changed       94 of     4044 tested segments in   308 channels. Unresolved      176 violations and     3680 notes
3.002 Changed       98 of     3998 tested segments in   305 channels. Unresolved      175 violations and     3678 notes
3.003 Changed       90 of     3994 tested segments in   302 channels. Unresolved      176 violations and     3678 notes
3.004 Changed      138 of      385 tested segments in   166 channels. Unresolved      170 violations and     3676 notes
3.005 Changed      143 of      410 tested segments in   165 channels. Unresolved      180 violations and     3677 notes
3.006 Changed      124 of      416 tested segments in   159 channels. Unresolved      185 violations and     3680 notes
3.007 Changed      149 of      426 tested segments in   163 channels. Unresolved      193 violations and     3678 notes
3.008 Changed      159 of      472 tested segments in   160 channels. Unresolved      199 violations and     3678 notes
3.009 Changed      143 of      455 tested segments in   169 channels. Unresolved      179 violations and     3689 notes
3.010 Changed      143 of      485 tested segments in   168 channels. Unresolved      189 violations and     3694 notes
3.011 Changed      141 of      467 tested segments in   168 channels. Unresolved      186 violations and     3693 notes
3.012 Changed      142 of      491 tested segments in   172 channels. Unresolved      187 violations and     3692 notes
3.013 Changed      139 of      465 tested segments in   179 channels. Unresolved      185 violations and     3696 notes
3.014 Changed      145 of      485 tested segments in   185 channels. Unresolved      191 violations and     3697 notes
3.015 Changed      147 of      475 tested segments in   179 channels. Unresolved      191 violations and     3696 notes
3.016 Changed      148 of      488 tested segments in   185 channels. Unresolved      198 violations and     3707 notes
3.017 Changed      140 of      479 tested segments in   177 channels. Unresolved      178 violations and     3710 notes
3.018 Changed      132 of      475 tested segments in   182 channels. Unresolved      185 violations and     3723 notes
3.019 Changed      111 of      455 tested segments in   179 channels. Unresolved      193 violations and     3714 notes
3.020 Changed       91 of      459 tested segments in   176 channels. Unresolved      192 violations and     3719 notes
3.021 Changed       92 of      431 tested segments in   171 channels. Unresolved      180 violations and     3716 notes
3.022 Changed       69 of      415 tested segments in   164 channels. Unresolved      187 violations and     3717 notes
3.023 Changed       65 of      378 tested segments in   159 channels. Unresolved      189 violations and     3718 notes
3.024 Changed       42 of      355 tested segments in   156 channels. Unresolved      188 violations and     3718 notes
3.025 Changed       40 of      345 tested segments in   148 channels. Unresolved      190 violations and     3725 notes
3.026 Changed       31 of      312 tested segments in   146 channels. Unresolved      192 violations and     3729 notes
3.027 Changed       24 of      264 tested segments in   132 channels. Unresolved      190 violations and     3733 notes
3.028 Changed       16 of      237 tested segments in   125 channels. Unresolved      187 violations and     3738 notes
3.029 Changed       13 of      212 tested segments in   111 channels. Unresolved      182 violations and     3741 notes
3.030 Changed       11 of      172 tested segments in    94 channels. Unresolved      178 violations and     3746 notes
3.031 Changed       12 of      155 tested segments in    90 channels. Unresolved      176 violations and     3748 notes
3.032 Changed       14 of      154 tested segments in    84 channels. Unresolved      175 violations and     3752 notes
3.033 Changed        4 of      139 tested segments in    82 channels. Unresolved      175 violations and     3750 notes
3.034 Changed        3 of       96 tested segments in    67 channels. Unresolved      174 violations and     3752 notes
3.035 Changed        4 of       54 tested segments in    35 channels. Unresolved      175 violations and     3752 notes
3.036 Changed        5 of       42 tested segments in    30 channels. Unresolved      169 violations and     3757 notes
3.037 Changed        9 of       42 tested segments in    26 channels. Unresolved      171 violations and     3761 notes
3.038 Changed        9 of       34 tested segments in    23 channels. Unresolved      168 violations and     3760 notes
3.039 Changed        8 of       32 tested segments in    21 channels. Unresolved      168 violations and     3760 notes
3.040 Changed        3 of       30 tested segments in    19 channels. Unresolved      170 violations and     3760 notes
3.041 Changed        6 of       31 tested segments in    21 channels. Unresolved      172 violations and     3760 notes
3.042 Changed        5 of       37 tested segments in    22 channels. Unresolved      171 violations and     3760 notes
3.043 Changed        1 of       32 tested segments in    20 channels. Unresolved      170 violations and     3759 notes
3.044 Changed        2 of       24 tested segments in    16 channels. Unresolved      170 violations and     3759 notes
3.045 Changed        1 of       25 tested segments in    16 channels. Unresolved      170 violations and     3759 notes
3.046 Changed        2 of       23 tested segments in    16 channels. Unresolved      170 violations and     3759 notes
3.047 Changed        2 of       23 tested segments in    15 channels. Unresolved      170 violations and     3759 notes
3.048 Changed        2 of       19 tested segments in    13 channels. Unresolved      170 violations and     3759 notes
3.049 Changed        1 of       16 tested segments in    11 channels. Unresolved      170 violations and     3759 notes
3.050 Changed        1 of       18 tested segments in    12 channels. Unresolved      170 violations and     3759 notes
3.051 Changed        0 of       16 tested segments in    11 channels. Unresolved      170 violations and     3759 notes
3.052 Changed        1 of       15 tested segments in    11 channels. Unresolved      170 violations and     3759 notes
3.053 Changed        0 of       16 tested segments in    11 channels. Unresolved      170 violations and     3759 notes
3.054 Changed        1 of       15 tested segments in    11 channels. Unresolved      170 violations and     3759 notes
3.055 Changed        0 of       13 tested segments in     9 channels. Unresolved      170 violations and     3759 notes
3.056 Changed        1 of        9 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.057 Changed        0 of       10 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.058 Changed        1 of        9 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.059 Changed        0 of       10 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.060 Changed        1 of        9 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.061 Changed        0 of       10 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.062 Changed        1 of        9 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.063 Changed        0 of       10 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.064 Changed        1 of        9 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.065 Changed        0 of       10 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.066 Changed        0 of        9 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.067 Changed        1 of        9 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.068 Changed        0 of       10 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.069 Changed        1 of        9 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.070 Changed        1 of       10 tested segments in     6 channels. Unresolved      170 violations and     3759 notes
3.071 Changed        0 of        9 tested segments in     5 channels. Unresolved      170 violations and     3759 notes
3.072 Changed        0 of        7 tested segments in     5 channels. Unresolved      170 violations and     3759 notes
3.073 Changed        0 of        6 tested segments in     5 channels. Unresolved      170 violations and     3759 notes
3.074 Changed        0 of        3 tested segments in     3 channels. Unresolved      170 violations and     3759 notes
3.075 Changed        0 of        1 tested segments in     1 channels. Unresolved      170 violations and     3759 notes
3.076 Changed        0 of        0 tested segments in     0 channels. Unresolved      170 violations and     3759 notes
Result=end(begin): viols=170(185), notes=3759(3679)
Drc convergence rate is 11%
Not enough improvement on this run. Stop.
Cpu time: 00:00:45, Elapsed time: 00:00:25, Memory: 2.1G

Write routing ...
M1: 24744 vias and 3152 wires with length 2.322 (0.274 in non-prefer direction)
M2: 36774 vias and 33454 wires with length 26.967 (0.976 in non-prefer direction)
M3: 4577 vias and 23040 wires with length 39.417 (0.358 in non-prefer direction)
M4: 2691 vias and 2811 wires with length 1.908 (0.241 in non-prefer direction)
M5: 188 vias and 1734 wires with length 14.957 (0.135 in non-prefer direction)
M6: 163 vias and 107 wires with length 0.214 (0.002 in non-prefer direction)
M7: 234 vias and 269 wires with length 1.819 (0.079 in non-prefer direction)
M8: 0 vias and 140 wires with length 3.000 (0.016 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 69371 vias and 64707 wires with length 90.604 (2.082 in non-prefer direction)

Total 170 violated segments:
Viol: Stat short - 101
Viol: Stat spacing - 46
Viol: Diffnet short - 20
Viol: Cut spacing - 2
Viol: Loop over port - 1

Total 3759 notes:
Note: Wire in port - 1
Note: Offgrid - 2275
Note: Fork - 40
Note: Split - 446
Note: Parallel length - 66
Note: Segment orientation - 931

Info: Via overhang - 83
Info: Detour - 2
info UI33: performed track routing for 1 min 20 sec (CPU time: 2 min 23 sec; MEM: RSS - 531M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 531M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'multiplierTree'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 12 sec (CPU time: 21 sec; MEM: RSS - 524M, CVMEM - 2097M, PVMEM - 2982M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:38:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:38:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 531M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 531M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0350 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   47 with    188 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11674 | 23087 | 
|-----------------------+-------+-------|
| To be routed :        | 7377  | 22921 | 
|-----------------------+-------+-------|
|   - signal            | 7377  | 22921 | 
|-----------------------+-------+-------|
| To be skipped :       | 4297  | 166   | 
|-----------------------+-------+-------|
|   - marked dont_route | 18    | 163   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7377 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329969 min: 0.000000 avg: 0.203466
info metal2 layer density max: 0.198192 min: 0.000000 avg: 0.108370
info metal3 layer density max: 0.315659 min: 0.000000 avg: 0.158096
info metal4 layer density max: 0.083971 min: 0.004800 avg: 0.039421
info metal5 layer density max: 0.308886 min: 0.006957 avg: 0.135140
info metal6 layer density max: 0.508251 min: 0.014014 avg: 0.420288
info metal7 layer density max: 0.196325 min: 0.000000 avg: 0.040454
info metal8 layer density max: 0.231720 min: 0.000000 avg: 0.067779
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 18 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.2G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 2 sec; MEM: RSS - 526M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 531M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 526M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:38:57 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 526M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 531M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:38:57 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 526M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 531M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 526M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 531M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0350 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 526M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 531M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 526M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 531M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                     | tr_opt_drc_0                      | tr_opt_tns_0                      | tr_opt_power_0                    | tr_opt_wns_0                     | tr_opt_hold_0                     | tr_opt_tr_1                       | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 09m                                             | 00h 07m                         | 00h 00m                           | 00h 00m                           | 00h 00m                           | 00h 00m                          | 00h 00m                           | 00h 02m                           | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.010097222222222223d0-3.157967714489334e-17h00.0m  | 0.00911111111111111d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 4.8611111111111115e-5d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 0.0020902777777777777d00.0h 00.0m | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1590                                                | 1590                            | 1590                              | 1590                              | 1590                              | 1590                             | 1590                              | 1590                              | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| logic_utilization  (%) | 53.03                                               | 53.03                           | 53.03                             | 53.03                             | 52.98                             | 52.98                            | 52.98                             | 52.98                             | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| WNS  (ps)              | -32.0                                               | 0.0                             | 0.0                               | 0.0                               | 0.0                               | 0.0                              | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| TNS  (ns)              | -0.048                                              | 0.0                             | 0.0                               | 0.0                               | 0.0                               | 0.0                              | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                                 | -5.0                            | -5.0                              | -5.0                              | -5.0                              | -5.0                             | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                                 | -0.005                          | -0.005                            | -0.005                            | -0.005                            | -0.005                           | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| setup_viols            | 3                                                   | 0                               | 0                                 | 0                                 | 0                                 | 0                                | 0                                 | 0                                 | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| hold_viols             | 0                                                   | 1                               | 1                                 | 1                                 | 1                                 | 1                                | 0                                 | 0                                 | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| slew_viols             | 0                                                   | 0                               | 0                                 | 0                                 | 0                                 | 0                                | 0                                 | 0                                 | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                             | 0.0                               | 0.0                               | 0.0                               | 0.0                              | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                             | 0.0                               | 0.0                               | 0.0                               | 0.0                              | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| overflow_edges         | 123                                                 |                                 |                                   |                                   |                                   |                                  |                                   |                                   | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| overflow_nodes         | 36                                                  |                                 |                                   |                                   |                                   |                                  |                                   |                                   | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 75.0                                                | 92.7                            | 92.7                              | 92.7                              | 92.7                              | 92.7                             | 92.7                              | 93.1                              | 
|------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------|
| via_count_total        | 20118                                               | 70066                           | 70066                             | 70066                             | 70066                             | 70066                            | 70066                             | 70247                             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition multiplierTree (started at Thu Dec 22 21:38:58 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   47 with    131 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11674 | 23087 | 
|-------------------+-------+-------|
| To be routed :    | 7396  | 23087 | 
|-------------------+-------+-------|
|   - signal        | 7395  | 23084 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7395 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 27   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2400
Total opens=3 (nets=1)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 9     | 
-----------------------


Check opens ...
Longest open in net 'VSS' of length=2400
Total opens=3 (nets=1)

Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=143
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (3/3): opens (3->0), viols (143->145)
Result=end(begin): opens=0(3), viols=145(143)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (56/56): viols (145->88)
Result=end(begin): opens=0(0), viols=88(145)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.2G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (29/29): viols (88->81)
Result=end(begin): opens=0(0), viols=81(88)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.2G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (27/27): viols (81->81)
Result=end(begin): opens=0(0), viols=81(81)
Cpu time: 00:00:02, Elapsed time: 00:00:00, Memory: 2.2G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (25/25): viols (81->81)
Result=end(begin): opens=0(0), viols=81(81)
Cpu time: 00:00:06, Elapsed time: 00:00:04, Memory: 2.2G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (27/27): viols (81->81)
Result=end(begin): opens=0(0), viols=81(81)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (17/25): viols (81->81)
complete (25/25): viols (81->81)
Result=end(begin): opens=0(0), viols=81(81)
Cpu time: 00:00:14, Elapsed time: 00:00:09, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (25/25): viols (81->78)
Result=end(begin): opens=0(0), viols=78(81)
Cpu time: 00:00:06, Elapsed time: 00:00:03, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (14/23): viols (78->69)
complete (23/23): viols (69->69)
Result=end(begin): opens=0(0), viols=69(78)
Cpu time: 00:00:17, Elapsed time: 00:00:11, Memory: 2.2G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (23/23): viols (69->69)
Result=end(begin): opens=0(0), viols=69(69)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (21/21): viols (69->69)
Result=end(begin): opens=0(0), viols=69(69)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (21/21): viols (69->69)
Result=end(begin): opens=0(0), viols=69(69)
Cpu time: 00:00:06, Elapsed time: 00:00:03, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (4/18): viols (69->63)
complete (11/18): viols (63->63)
complete (15/18): viols (63->45)
complete (18/18): viols (45->45)
Result=end(begin): opens=0(0), viols=45(69)
Cpu time: 00:00:29, Elapsed time: 00:00:17, Memory: 2.2G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (4/15): viols (45->45)
complete (10/15): viols (45->45)
complete (14/15): viols (45->45)
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:27, Elapsed time: 00:00:16, Memory: 2.2G

Routing windows accepted: 116 rejected: 252
Finish Final Routing ...

Changed nets: 83 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 83
Number of changed nets: 82

58 nets (2 clocks) have got their timing invalidated
12 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 min 16 sec (CPU time: 2 min 8 sec; MEM: RSS - 531M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 1 sec (CPU time: 2 sec; MEM: RSS - 529M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:40:16 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:40:16 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0330 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:40:17 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:40:17 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0330 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   47 with    131 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 11674 | 23087 | 
|-----------------------+-------+-------|
| To be routed :        | 7377  | 22921 | 
|-----------------------+-------+-------|
|   - signal            | 7377  | 22921 | 
|-----------------------+-------+-------|
| To be skipped :       | 4297  | 166   | 
|-----------------------+-------+-------|
|   - marked dont_route | 18    | 163   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4278  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 3     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7377 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329969 min: 0.000000 avg: 0.203447
info metal2 layer density max: 0.197103 min: 0.000000 avg: 0.108586
info metal3 layer density max: 0.319904 min: 0.000000 avg: 0.158323
info metal4 layer density max: 0.085986 min: 0.004800 avg: 0.039329
info metal5 layer density max: 0.308886 min: 0.006957 avg: 0.134899
info metal6 layer density max: 0.500600 min: 0.014014 avg: 0.420214
info metal7 layer density max: 0.234100 min: 0.000000 avg: 0.043062
info metal8 layer density max: 0.231790 min: 0.000000 avg: 0.067284
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 18 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 2 sec; MEM: RSS - 525M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:40:19 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:40:19 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 532M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'multiplierTree' (nano)         |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0330 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition multiplierTree (started at Thu Dec 22 21:40:19 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   47 with    131 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11674 | 23087 | 
|-------------------+-------+-------|
| To be routed :    | 7396  | 23087 | 
|-------------------+-------+-------|
|   - signal        | 7395  | 23084 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7395 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 27   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=49
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (17/17): viols (49->45)
Result=end(begin): opens=0(0), viols=45(49)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.2G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:06, Elapsed time: 00:00:03, Memory: 2.2G


Check violations (4 windows)...
Total viols=45
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:03, Elapsed time: 00:00:01, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:08, Elapsed time: 00:00:04, Memory: 2.2G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:03, Elapsed time: 00:00:01, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (9/15): viols (45->45)
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:18, Elapsed time: 00:00:10, Memory: 2.2G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:03, Elapsed time: 00:00:01, Memory: 2.2G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (7/15): viols (45->45)
complete (13/15): viols (45->45)
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:21, Elapsed time: 00:00:12, Memory: 2.2G

Routing windows accepted: 47 rejected: 180
Finish Final Routing ...

Changed nets: 15 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 15
Number of changed nets: 9

1 nets (0 clocks) have got their timing invalidated
1 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 43 sec (CPU time: 1 min 17 sec; MEM: RSS - 544M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 544M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 21:41:04 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 15    | 0      | 0      | 0      | 0      | 0      | 15     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 16    | 0      | 0      | 0      | 0      | 0      | 16     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 1 sec; MEM: RSS - 547M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 544M)

RRT info: Number of remaining shorts: 31
RRT info: Number of remaining DRCs  : 31

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu Dec 22 21:41:19 2022
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Checked vias      | 70245 | 24926 | 37258 | 4691  | 2752  | 190   | 184   | 244   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias     | 59894 | 21328 | 30917 | 4557  | 2638  | 141   | 115   | 198   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias (%) | 85.26 | 85.57 | 82.98 | 97.14 | 95.86 | 74.21 | 62.50 | 81.15 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 70.34  | 24.92 | 37.29 | 4.69  | 2.77  | 0.21  | 0.18  | 0.27  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.43 | 53.01 | 6.67  | 3.94  | 0.29  | 0.26  | 0.39  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 14.85  | 14.43 | 17.09 | 2.86  | 4.90  | 31.88 | 37.50 | 26.94 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 85.15  | 85.57 | 82.91 | 97.14 | 95.10 | 68.12 | 62.50 | 73.06 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 15 sec (CPU time: 29 sec; MEM: RSS - 549M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 502M, CVMEM - 2097M, PVMEM - 2982M, PRSS - 549M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu Dec 22 21:41:20 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 502M, CVMEM - 2097M, PVMEM - 2982M, PRSS - 549M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 12 sec (CPU time: 20 sec; MEM: RSS - 532M, CVMEM - 2097M, PVMEM - 2982M, PRSS - 549M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:41:32 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:41:32 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'multiplierTree' (pico)      |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 36.0 | 0.0 | 0       | 14.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 21    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 17    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 17    | 
-----------------------------------------


Found 17 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 17 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 21 clock nets
Clearing dont_route property from 21 clock nets

All Clock networks set for partition multiplierTree.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 21:41:32 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:41:32 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7328  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 76    | 1.03       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7328  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8631.7                 | 52.98           | 
| Buffers, Inverters | 218.12                 | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11656 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3604  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 21:41:32 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |======================================================================== 37
60  |====================================================================== 36
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).

WNS:0 TNS:0 TNDD:-12206.0 WHS:0 THS:0 THDD:-6986.0 SLEW:0 CAP:0.0 LEAKAGE:0.202496 DYNAMIC:7.359887 AREA:8631.7

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-12206.0 WHS:0 THS:0 THDD:-6986.0 SLEW:0 CAP:0.0 LEAKAGE:0.202496 DYNAMIC:7.359887 AREA:8631.7
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-12206.0 WHS:0 THS:0 THDD:-6986.0 SLEW:0 CAP:0.0 LEAKAGE:0.202496 DYNAMIC:7.359887 AREA:8631.7

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:41:32 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7328  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 76    | 1.03       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7328  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8631.7                 | 52.98           | 
| Buffers, Inverters | 218.12                 | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11656 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3604  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |======================================================================== 37
60  |====================================================================== 36
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 21:41:33 2022)
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:41:33 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7328  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 76    | 1.03       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7328  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8631.7                 | 52.98           | 
| Buffers, Inverters | 218.12                 | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11656 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3604  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 21:41:33 2022
  
--------------------------------------------------------------
|                      GR Configuration                      |
|----------------+----------+--------+-----------+-----------|
|                | Mode     | Tracks | Min Layer | Max Layer | 
|----------------+----------+--------+-----------+-----------|
| multiplierTree | unfolded | 30     | 1         | 8         | 
--------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |======================================================================== 37
60  |====================================================================== 36
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design multiplierTree.
info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).

WNS:0 TNS:0 TNDD:-12206.0 WHS:0 THS:0 THDD:-6986.0 SLEW:0 CAP:0.0 LEAKAGE:0.202496 DYNAMIC:7.359887 AREA:8631.7

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-12206.0 WHS:0 THS:0 THDD:-6986.0 SLEW:0 CAP:0.0 LEAKAGE:0.202496 DYNAMIC:7.359887 AREA:8631.7
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-12206.0 WHS:0 THS:0 THDD:-6986.0 SLEW:0 CAP:0.0 LEAKAGE:0.202496 DYNAMIC:7.359887 AREA:8631.7

info OPT24: optimize_max_util is set to 100% in partition multiplierTree (0 density boxes are currently over utilized: max=68.9286%).


info DUM207: optimize: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition multiplierTree old max-util 100 new max-util 100.
Report 'multiplierTree': Design Report
Generated on Thu Dec 22 21:41:33 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 37    | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 14    | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7328  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 76    | 1.03       | 
| Inverters      | 191   | 2.6        | 
| Registers      | 131   | 1.78       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1205  | 16.44      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7328  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 8631.7                 | 52.98           | 
| Buffers, Inverters | 218.12                 | 1.33            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 16290.6                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 11656 | 100        | 
| Orphaned        | 4279  | 36.71      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3604  | 30.91      | 
| 2 Fanouts       | 1580  | 13.55      | 
| 3-30 Fanouts    | 2128  | 18.25      | 
| 30-127 Fanouts  | 65    | 0.55       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |===== 3
30  |================= 9
35  |=========================== 14
40  |================= 9
45  |============================= 15
50  |============================= 15
55  |======================================================================== 37
60  |====================================================================== 36
65  |========= 5
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 528M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 528M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition multiplierTree (started at Thu Dec 22 21:41:34 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7311 movable and 17 fixed cells in partition multiplierTree
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 107 cut rows, with average utilization 52.8718%, utilization with cell bloats 52.8718%.
info Preplacing cells: able to preplace all 128 fixed_origin cells.
info Displacement: num_cells=128 num_moved=0 max_disp=0 total_disp=0 total_disp/num_moved=0.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 128 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 7311, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7311                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition multiplierTree old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition multiplierTree with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'multiplierTree':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 21    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 17    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 17    | 
-----------------------------------------


Found 17 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 17 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition multiplierTree.

info CHK10: Checking placement...
info Found 7183 movable and 145 fixed cells in partition multiplierTree
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: multiplierTree; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition multiplierTree:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 21:41:35 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11672      | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 21:41:35 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11672      | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 531M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 21:41:36 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11672      | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:41:36 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:41:36 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 532M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'multiplierTree' (pico)      |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 36.0 | 0.0 | 0       | 14.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   47 with    188 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11674 | 23087 | 
|-------------------+-------+-------|
| To be routed :    | 7395  | 23084 | 
|-------------------+-------+-------|
|   - signal        | 7395  | 23084 | 
|-------------------+-------+-------|
| To be skipped :   | 4279  | 3     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7395 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 27   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1299600 1302000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.343269 min: 0.000000 avg: 0.213428
info metal2 layer density max: 0.229255 min: 0.000000 avg: 0.131336
info metal3 layer density max: 0.331292 min: 0.000000 avg: 0.169532
info metal4 layer density max: 0.109557 min: 0.004800 avg: 0.048277
info metal5 layer density max: 0.308886 min: 0.009698 avg: 0.136086
info metal6 layer density max: 0.500637 min: 0.014014 avg: 0.420466
info metal7 layer density max: 0.242145 min: 0.000000 avg: 0.046887
info metal8 layer density max: 0.233090 min: 0.000000 avg: 0.068403
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 18 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 2 sec (CPU time: 3 sec; MEM: RSS - 530M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition multiplierTree (started at Thu Dec 22 21:41:38 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   47 with    131 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11674 | 23087 | 
|-------------------+-------+-------|
| To be routed :    | 7396  | 23087 | 
|-------------------+-------+-------|
|   - signal        | 7395  | 23084 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7395 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 27   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=45
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.2G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.2G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:08, Elapsed time: 00:00:04, Memory: 2.2G


Check violations (4 windows)...
Total viols=45
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:03, Elapsed time: 00:00:01, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:09, Elapsed time: 00:00:05, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (7/15): viols (45->45)
complete (14/15): viols (45->45)
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:20, Elapsed time: 00:00:11, Memory: 2.2G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (8/15): viols (45->45)
complete (14/15): viols (45->45)
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:19, Elapsed time: 00:00:11, Memory: 2.2G

Routing windows accepted: 45 rejected: 180
Finish Final Routing ...

Changed nets: 12 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 12
Number of changed nets: 10

1 nets (0 clocks) have got their timing invalidated
1 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 48 sec (CPU time: 1 min 26 sec; MEM: RSS - 548M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 21:42:28 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 16    | 0      | 0      | 0      | 0      | 0      | 16     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 16    | 0      | 0      | 0      | 0      | 0      | 16     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 1 sec; MEM: RSS - 549M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)

RRT info: Number of remaining shorts: 32
RRT info: Number of remaining DRCs  : 32

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 548M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:42:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 548M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 21:42:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 548M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 548M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 549M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'multiplierTree' (pico)      |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 36.0 | 0.0 | 0       | 14.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 

Incremental timing update of 102 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu Dec 22 21:42:34 2022
  
----------------------------------------------------------------------------------------------
|                                 DFM via replacement report                                 |
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Checked vias      | 70247 | 24926 | 37260 | 4691 | 2752 | 190  | 184  | 244  | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias     | 126   | 28    | 77    | 7    | 7    | 0    | 0    | 7    | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.18  | 0.11  | 0.21  | 0.15 | 0.25 | 0.00 | 0.00 | 2.87 | 0.00 | 0.00 | 
----------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 70.34  | 24.92 | 37.29 | 4.69  | 2.77  | 0.21  | 0.18  | 0.27  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 35.43 | 53.01 | 6.67  | 3.94  | 0.29  | 0.26  | 0.39  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 14.72  | 14.32 | 16.90 | 2.86  | 4.90  | 31.88 | 37.50 | 26.94 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 85.28  | 85.68 | 83.10 | 97.14 | 95.10 | 68.12 | 62.50 | 73.06 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 4 sec (CPU time: 8 sec; MEM: RSS - 550M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 550M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition multiplierTree (started at Thu Dec 22 21:42:34 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   47 with    131 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 11674 | 23087 | 
|-------------------+-------+-------|
| To be routed :    | 7396  | 23087 | 
|-------------------+-------+-------|
|   - signal        | 7395  | 23084 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 3     | 
|-------------------+-------+-------|
| To be skipped :   | 4278  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4278  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7395 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 27   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=45
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:03, Elapsed time: 00:00:01, Memory: 2.2G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:06, Elapsed time: 00:00:04, Memory: 2.2G


Check violations (4 windows)...
Total viols=45
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.2G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:08, Elapsed time: 00:00:04, Memory: 2.2G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:03, Elapsed time: 00:00:01, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.2G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (7/15): viols (45->45)
complete (13/15): viols (45->45)
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:22, Elapsed time: 00:00:12, Memory: 2.2G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.2G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.2G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (6/15): viols (45->45)
complete (13/15): viols (45->45)
complete (15/15): viols (45->45)
Result=end(begin): opens=0(0), viols=45(45)
Cpu time: 00:00:24, Elapsed time: 00:00:13, Memory: 2.2G

Routing windows accepted: 45 rejected: 180
Finish Final Routing ...

Changed nets: 12 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 12
Number of changed nets: 11

3 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 48 sec (CPU time: 1 min 26 sec; MEM: RSS - 556M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 556M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 21:43:24 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 15    | 0      | 0      | 0      | 0      | 0      | 15     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 16    | 0      | 0      | 0      | 0      | 0      | 16     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 1 sec; MEM: RSS - 556M, CVMEM - 2128M, PVMEM - 2982M, PRSS - 556M)

RRT info: Number of remaining shorts: 31
RRT info: Number of remaining DRCs  : 31

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '18' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2128M, PVMEM - 2982M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Thu Dec 22 21:43:25 EET 2022
Report 'application': Application Report
Generated on Thu Dec 22 21:43:25 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 2128                                                         | 
| Heap memory (MBytes)     | 1590                                                         | 
| Resident memory (MBytes) | 556                                                          | 
| CPU time (minutes)       | 37.35                                                        | 
| Elapsed time (minutes)   | 22.12                                                        | 
| Load Averages            | 1.65 1.78 1.73                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.7                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 11521                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_11521                                                     | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Thu Dec 22 21:43:25 EET 2022
NRF info: Writing Detailed Setup Timing Path Reports Thu Dec 22 21:43:26 EET 2022
NRF info: Writing Detailed Hold Timing Path Reports Thu Dec 22 21:43:26 EET 2022
NRF info: Writing Timing Drc Reports Thu Dec 22 21:43:26 EET 2022
NRF info: Writing Physical Reports Thu Dec 22 21:43:26 EET 2022
NRF info: Writing Power Reports Thu Dec 22 21:43:28 EET 2022
NRF info: Reports completed Thu Dec 22 21:43:29 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 13 min 26 sec (CPU time: 23 min 44 sec; MEM: RSS - 553M, CVMEM - 2128M, PVMEM - 2982M)
