<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL: adc_lld.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">4.0.5</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('adc__lld_8c_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">adc_lld.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="adc__lld_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2015 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @file    STM32/LLD/ADCv2/adc_lld.c</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @brief   STM32 ADC subsystem low level driver source.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @addtogroup ADC</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="hal_8h.html">hal.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#if HAL_USE_ADC || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/* Driver local definitions.                                                 */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define ADC1_DMA_CHANNEL                                                    \</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_ADC_ADC1_DMA_STREAM, STM32_ADC1_DMA_CHN)</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define ADC2_DMA_CHANNEL                                                    \</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_ADC_ADC2_DMA_STREAM, STM32_ADC2_DMA_CHN)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define ADC3_DMA_CHANNEL                                                    \</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_ADC_ADC3_DMA_STREAM, STM32_ADC3_DMA_CHN)</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Driver exported variables.                                                */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/** @brief ADC1 driver identifier.*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gafc76205eb4ee605e94eec9edee44830b">   48</a></span>&#160;<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="group___a_d_c.html#gafc76205eb4ee605e94eec9edee44830b">ADCD1</a>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/** @brief ADC2 driver identifier.*/</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga53d8359df2d5d1c5bef4e4684a63c127">   53</a></span>&#160;<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="group___a_d_c.html#ga53d8359df2d5d1c5bef4e4684a63c127">ADCD2</a>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/** @brief ADC3 driver identifier.*/</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga0ec0a18ac08dcfe4400456ab52b27ca9">   58</a></span>&#160;<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="group___a_d_c.html#ga0ec0a18ac08dcfe4400456ab52b27ca9">ADCD3</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Driver local variables and types.                                         */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Driver local functions.                                                   */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> * @brief   ADC DMA ISR service routine.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * @param[in] flags     pre-shifted content of the ISR register</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaafb71691c161776b90b2cbcc716aae50">   75</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#gaafb71691c161776b90b2cbcc716aae50">adc_lld_serve_rx_interrupt</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp, uint32_t flags) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">/* DMA errors handling.*/</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">if</span> ((flags &amp; (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">/* DMA, this could help only if the DMA tries to access an unmapped</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">       address space or violates alignment rules.*/</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="group___a_d_c.html#ga3762831d165fcd0cbc2f021d086dfb02">_adc_isr_error_code</a>(adcp, <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a727e3dacbd48bd0d098a35b7e1a1faa6">ADC_ERR_DMAFAILURE</a>);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="comment">/* It is possible that the conversion group has already be reset by the</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">       ADC error handler, in this case this interrupt is spurious.*/</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">if</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">grpp</a> != NULL) {</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="keywordflow">if</span> ((flags &amp; STM32_DMA_ISR_TCIF) != 0) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="comment">/* Transfer complete processing.*/</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="group___a_d_c.html#ga17ebe1e2b28ce85f91f706d124c3f0f0">_adc_isr_full_code</a>(adcp);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((flags &amp; STM32_DMA_ISR_HTIF) != 0) {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="comment">/* Half transfer processing.*/</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <a class="code" href="group___a_d_c.html#ga3b1a649f2ffb18b7fe4b898dd2184534">_adc_isr_half_code</a>(adcp);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* Driver interrupt handlers.                                                */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 || STM32_ADC_USE_ADC2 || STM32_ADC_USE_ADC3 ||       \</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">    defined(__DOXYGEN__)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * @brief   ADC interrupt handler.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga313be061a6b3b30b292a64365988a227">  111</a></span>&#160;<a class="code" href="group___a_d_c.html#ga313be061a6b3b30b292a64365988a227">OSAL_IRQ_HANDLER</a>(STM32_ADC_HANDLER) {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  uint32_t sr;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  OSAL_IRQ_PROLOGUE();</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  sr = ADC1-&gt;SR;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  ADC1-&gt;SR = 0;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">/* Note, an overflow may occur after the conversion ended before the driver</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">     is able to stop the ADC, this is why the DMA channel is checked too.*/</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">if</span> ((sr &amp; ADC_SR_OVR) &amp;&amp; (<a class="code" href="group___s_t_m32___d_m_a.html#gaa82284b4479d26ae6fa4351227dcc9c7">dmaStreamGetTransactionSize</a>(ADCD1.<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>) &gt; 0)) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">/* ADC overflow condition, this could happen only if the DMA is unable</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">       to read data fast enough.*/</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">if</span> (ADCD1.<a class="code" href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">grpp</a> != NULL)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      <a class="code" href="group___a_d_c.html#ga3762831d165fcd0cbc2f021d086dfb02">_adc_isr_error_code</a>(&amp;ADCD1, <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301">ADC_ERR_OVERFLOW</a>);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">/* TODO: Add here analog watchdog handling.*/</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  sr = ADC2-&gt;SR;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  ADC2-&gt;SR = 0;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">/* Note, an overflow may occur after the conversion ended before the driver</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">     is able to stop the ADC, this is why the DMA channel is checked too.*/</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">if</span> ((sr &amp; ADC_SR_OVR) &amp;&amp; (<a class="code" href="group___s_t_m32___d_m_a.html#gaa82284b4479d26ae6fa4351227dcc9c7">dmaStreamGetTransactionSize</a>(ADCD2.<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>) &gt; 0)) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">/* ADC overflow condition, this could happen only if the DMA is unable</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">       to read data fast enough.*/</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">if</span> (ADCD2.<a class="code" href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">grpp</a> != NULL)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <a class="code" href="group___a_d_c.html#ga3762831d165fcd0cbc2f021d086dfb02">_adc_isr_error_code</a>(&amp;ADCD2, <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301">ADC_ERR_OVERFLOW</a>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">/* TODO: Add here analog watchdog handling.*/</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  sr = ADC3-&gt;SR;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  ADC3-&gt;SR = 0;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">/* Note, an overflow may occur after the conversion ended before the driver</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">     is able to stop the ADC, this is why the DMA channel is checked too.*/</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">if</span> ((sr &amp; ADC_SR_OVR) &amp;&amp; (<a class="code" href="group___s_t_m32___d_m_a.html#gaa82284b4479d26ae6fa4351227dcc9c7">dmaStreamGetTransactionSize</a>(ADCD3.<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>) &gt; 0)) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">/* ADC overflow condition, this could happen only if the DMA is unable</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">       to read data fast enough.*/</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (ADCD3.<a class="code" href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">grpp</a> != NULL)</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <a class="code" href="group___a_d_c.html#ga3762831d165fcd0cbc2f021d086dfb02">_adc_isr_error_code</a>(&amp;ADCD3, <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301">ADC_ERR_OVERFLOW</a>);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">/* TODO: Add here analog watchdog handling.*/</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  OSAL_IRQ_EPILOGUE();</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* Driver exported functions.                                                */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> * @brief   Low level ADC driver initialization.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga2bfcc655059180451273682ca7e0068c">  171</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga2bfcc655059180451273682ca7e0068c">adc_lld_init</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="comment">/* Driver initialization.*/</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="group___a_d_c.html#gac7f619e304c79c17f19221d05138d405">adcObjectInit</a>(&amp;ADCD1);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  ADCD1.<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a> = ADC1;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  ADCD1.<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>  = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(<a class="code" href="group___a_d_c.html#ga5a1f7bc818507d43f4d6592bff2ad486">STM32_ADC_ADC1_DMA_STREAM</a>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  ADCD1.<a class="code" href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">dmamode</a> = STM32_DMA_CR_CHSEL(ADC1_DMA_CHANNEL) |</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                  STM32_DMA_CR_PL(<a class="code" href="group___a_d_c.html#gad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                  STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                  STM32_DMA_CR_MSIZE_HWORD | STM32_DMA_CR_PSIZE_HWORD |</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                  STM32_DMA_CR_MINC        | STM32_DMA_CR_TCIE        |</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                  STM32_DMA_CR_DMEIE       | STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="comment">/* Driver initialization.*/</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="group___a_d_c.html#gac7f619e304c79c17f19221d05138d405">adcObjectInit</a>(&amp;ADCD2);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  ADCD2.<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a> = ADC2;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  ADCD2.<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>  = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(<a class="code" href="group___a_d_c.html#ga14406df3e82b63f96a67959b5dbff667">STM32_ADC_ADC2_DMA_STREAM</a>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  ADCD2.<a class="code" href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">dmamode</a> = STM32_DMA_CR_CHSEL(ADC2_DMA_CHANNEL) |</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                  STM32_DMA_CR_PL(<a class="code" href="group___a_d_c.html#ga65cadd46c1d4b5739f1ef3a623faf196">STM32_ADC_ADC2_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                  STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                  STM32_DMA_CR_MSIZE_HWORD | STM32_DMA_CR_PSIZE_HWORD |</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                  STM32_DMA_CR_MINC        | STM32_DMA_CR_TCIE        |</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                  STM32_DMA_CR_DMEIE       | STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">/* Driver initialization.*/</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="group___a_d_c.html#gac7f619e304c79c17f19221d05138d405">adcObjectInit</a>(&amp;ADCD3);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  ADCD3.<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a> = ADC3;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  ADCD3.<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>  = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(<a class="code" href="group___a_d_c.html#gab34182c029cd8f6e924f1b449e3bae0e">STM32_ADC_ADC3_DMA_STREAM</a>);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  ADCD3.<a class="code" href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">dmamode</a> = STM32_DMA_CR_CHSEL(ADC3_DMA_CHANNEL) |</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                  STM32_DMA_CR_PL(<a class="code" href="group___a_d_c.html#gaba49d4d898766a690874ccc9e072e4e4">STM32_ADC_ADC3_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                  STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                  STM32_DMA_CR_MSIZE_HWORD | STM32_DMA_CR_PSIZE_HWORD |</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                  STM32_DMA_CR_MINC        | STM32_DMA_CR_TCIE        |</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                  STM32_DMA_CR_DMEIE       | STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="comment">/* The shared vector is initialized on driver initialization and never</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">     disabled because sharing.*/</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaf27b6cd4f76874f8d5bbcbff7d6015d6">nvicEnableVector</a>(STM32_ADC_NUMBER, <a class="code" href="group___a_d_c.html#ga58e21948e78c6cf50c04e64363637dd4">STM32_ADC_IRQ_PRIORITY</a>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> * @brief   Configures and activates the ADC peripheral.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">  224</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">adc_lld_start</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">/* If in stopped state then enables the ADC and DMA clocks.*/</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">if</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a4e1ca355fe7a3acce913c445201ec512">state</a> == <a class="code" href="group___a_d_c.html#gga4cc65f146a01d46dccf54d6f67a1ce30a3ce5b3b06ffd24b358cf65efdee69f30">ADC_STOP</a>) {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD1 == adcp) {</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                            <a class="code" href="group___a_d_c.html#ga19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___a_d_c.html#gaafb71691c161776b90b2cbcc716aae50">adc_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                            (<span class="keywordtype">void</span> *)adcp);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <a class="code" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(adcp-&gt;dmastp, &amp;ADC1-&gt;DR);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#gafdefbc807f4a3e24583bb1bdace2c067">rccEnableADC1</a>(FALSE);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    }</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD2 == adcp) {</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                            <a class="code" href="group___a_d_c.html#ga6d5f6197c12d2a74a041b54d6e1b80a2">STM32_ADC_ADC2_DMA_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___a_d_c.html#gaafb71691c161776b90b2cbcc716aae50">adc_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                            (<span class="keywordtype">void</span> *)adcp);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <a class="code" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(adcp-&gt;dmastp, &amp;ADC2-&gt;DR);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga2cc24476149a2e3dbf3e6076b0511ec1">rccEnableADC2</a>(FALSE);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    }</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD3 == adcp) {</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                            <a class="code" href="group___a_d_c.html#ga45424a47f5a33df11692d9763b72aa48">STM32_ADC_ADC3_DMA_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___a_d_c.html#gaafb71691c161776b90b2cbcc716aae50">adc_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                            (<span class="keywordtype">void</span> *)adcp);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      osalDbgAssert(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      <a class="code" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(adcp-&gt;dmastp, &amp;ADC3-&gt;DR);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#gaf7d900d008dbea6ffac61652af46dbde">rccEnableADC3</a>(FALSE);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_USE_ADC3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">/* This is a common register but apparently it requires that at least one</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">       of the ADCs is clocked in order to allow writing, see bug 3575297.*/</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    ADC-&gt;CCR = (ADC-&gt;CCR &amp; (ADC_CCR_TSVREFE | ADC_CCR_VBATE)) |</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;               (<a class="code" href="group___a_d_c.html#ga47f41637b35e1b3176029cd1ea95e481">STM32_ADC_ADCPRE</a> &lt;&lt; 16);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">/* ADC initial setup, starting the analog part here in order to reduce</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">       the latency when starting a conversion.*/</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR1 = 0;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR2 = 0;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR2 = ADC_CR2_ADON;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;}</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> * @brief   Deactivates the ADC peripheral.</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga5f4152006602b187c745bb32f915d679">  287</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga5f4152006602b187c745bb32f915d679">adc_lld_stop</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">/* If in ready state then disables the ADC clock.*/</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">if</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a4e1ca355fe7a3acce913c445201ec512">state</a> == <a class="code" href="group___a_d_c.html#gga4cc65f146a01d46dccf54d6f67a1ce30a7f2a1a2c5aece4f36847bf5cea31cd14">ADC_READY</a>) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR1 = 0;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR2 = 0;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD1 == adcp)</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga83c0cbc4663534dee9d1efa20f4b5496">rccDisableADC1</a>(FALSE);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD2 == adcp)</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#ga8e03c6bab68936d57b6846016b4b05dc">rccDisableADC2</a>(FALSE);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">if</span> (&amp;ADCD3 == adcp)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___r_c_c.html#gae9545c8f02c809ef34c39d199809e91a">rccDisableADC3</a>(FALSE);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  }</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> * @brief   Starts an ADC conversion.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">  319</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">adc_lld_start_conversion</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  uint32_t mode;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  uint32_t cr2;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keyword">const</span> <a class="code" href="struct_a_d_c_conversion_group.html">ADCConversionGroup</a> *grpp = adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">grpp</a>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">/* DMA setup.*/</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  mode = adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">dmamode</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">if</span> (grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aa73eb9b71f826dbf9a4a8d9f66e01ec0">circular</a>) {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    mode |= STM32_DMA_CR_CIRC;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">if</span> (adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a2235a9a25f9ec5616e22589bdef96583">depth</a> &gt; 1) {</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      <span class="comment">/* If circular buffer depth &gt; 1, then the half transfer interrupt</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">         is enabled in order to allow streaming processing.*/</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      mode |= STM32_DMA_CR_HTIE;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>, adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a80ae7b801b9645776e22e7dd40e8352f">samples</a>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>, (uint32_t)grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">num_channels</a> *</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                            (uint32_t)adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a2235a9a25f9ec5616e22589bdef96583">depth</a>);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>, mode);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="comment">/* ADC setup.*/</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;SR    = 0;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;SMPR1 = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#adf7f1891b9e878e755b1a4df8caa854b">smpr1</a>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;SMPR2 = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a5f3d7e16eb4806bd66f8d42330486e80">smpr2</a>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;SQR1  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aeec52a220a3b480440850bc2151389b3">sqr1</a>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;SQR2  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a93745b4b8f64b70547f5f3e1b702988f">sqr2</a>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;SQR3  = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aefb0ac0db393d2d3a38b9e791cf4f558">sqr3</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">/* ADC configuration and start.*/</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR1   = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#aa6678c5f7b416fcb398aec1f964d45c9">cr1</a> | ADC_CR1_OVRIE | ADC_CR1_SCAN;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">/* Enforcing the mandatory bits in CR2.*/</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  cr2 = grpp-&gt;<a class="code" href="struct_a_d_c_conversion_group.html#a5443c4192e8a999015005d92fc1ad37d">cr2</a> | ADC_CR2_DMA | ADC_CR2_DDS | ADC_CR2_ADON;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="comment">/* The start method is different dependign if HW or SW triggered, the</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">     start is performed using the method specified in the CR2 configuration.*/</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">if</span> ((cr2 &amp; ADC_CR2_SWSTART) != 0) {</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="comment">/* Initializing CR2 while keeping ADC_CR2_SWSTART at zero.*/</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR2 = (cr2 | ADC_CR2_CONT) &amp; ~ADC_CR2_SWSTART;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="comment">/* Finally enabling ADC_CR2_SWSTART.*/</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR2 = (cr2 | ADC_CR2_CONT);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  }</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR2 = cr2;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;}</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> * @brief   Stops an ongoing conversion.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga16ce41e3fdca5b04f046f1e9099f3e92">  374</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga16ce41e3fdca5b04f046f1e9099f3e92">adc_lld_stop_conversion</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp) {</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>(adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR1 = 0;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR2 = 0;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  adcp-&gt;<a class="code" href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">adc</a>-&gt;CR2 = ADC_CR2_ADON;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;}</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> * @brief   Enables the TSVREFE bit.</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"> * @details The TSVREFE bit is required in order to sample the internal</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> *          temperature sensor and internal reference voltage.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> * @note    This is an STM32-only functionality.</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaf224ec620dcecdd13a3f1164666e26af">  388</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#gaf224ec620dcecdd13a3f1164666e26af">adcSTM32EnableTSVREFE</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  ADC-&gt;CCR |= ADC_CCR_TSVREFE;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;}</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"> * @brief   Disables the TSVREFE bit.</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> * @details The TSVREFE bit is required in order to sample the internal</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> *          temperature sensor and internal reference voltage.</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> * @note    This is an STM32-only functionality.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga5e6163874d1b30e2bff327235dc08d71">  399</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga5e6163874d1b30e2bff327235dc08d71">adcSTM32DisableTSVREFE</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  ADC-&gt;CCR &amp;= ~ADC_CCR_TSVREFE;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;}</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> * @brief   Enables the VBATE bit.</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> * @details The VBATE bit is required in order to sample the VBAT channel.</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"> * @note    This is an STM32-only functionality.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"> * @note    This function is meant to be called after @p adcStart().</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga7be347e6240d2fca6f610e6e3fb96839">  410</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga7be347e6240d2fca6f610e6e3fb96839">adcSTM32EnableVBATE</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  ADC-&gt;CCR |= ADC_CCR_VBATE;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;}</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> * @brief   Disables the VBATE bit.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> * @details The VBATE bit is required in order to sample the VBAT channel.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> * @note    This is an STM32-only functionality.</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> * @note    This function is meant to be called after @p adcStart().</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga161ddb54e4007f37dd0b981a07c5209c">  421</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga161ddb54e4007f37dd0b981a07c5209c">adcSTM32DisableVBATE</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  ADC-&gt;CCR &amp;= ~ADC_CCR_VBATE;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;}</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAL_USE_ADC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_gaf7d900d008dbea6ffac61652af46dbde"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#gaf7d900d008dbea6ffac61652af46dbde">rccEnableADC3</a></div><div class="ttdeci">#define rccEnableADC3(lp)</div><div class="ttdoc">Enables the ADC3 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00315">stm32_rcc.h:315</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga5e6163874d1b30e2bff327235dc08d71"><div class="ttname"><a href="group___a_d_c.html#ga5e6163874d1b30e2bff327235dc08d71">adcSTM32DisableTSVREFE</a></div><div class="ttdeci">void adcSTM32DisableTSVREFE(void)</div><div class="ttdoc">Disables the TSVREFE bit. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00399">adc_lld.c:399</a></div></div>
<div class="ttc" id="group___a_d_c_html_gac7f619e304c79c17f19221d05138d405"><div class="ttname"><a href="group___a_d_c.html#gac7f619e304c79c17f19221d05138d405">adcObjectInit</a></div><div class="ttdeci">void adcObjectInit(ADCDriver *adcp)</div><div class="ttdoc">Initializes the standard part of a ADCDriver structure. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00068">adc.c:68</a></div></div>
<div class="ttc" id="group___a_d_c_html_gaafb71691c161776b90b2cbcc716aae50"><div class="ttname"><a href="group___a_d_c.html#gaafb71691c161776b90b2cbcc716aae50">adc_lld_serve_rx_interrupt</a></div><div class="ttdeci">static void adc_lld_serve_rx_interrupt(ADCDriver *adcp, uint32_t flags)</div><div class="ttdoc">ADC DMA ISR service routine. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00075">adc_lld.c:75</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga8e03c6bab68936d57b6846016b4b05dc"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga8e03c6bab68936d57b6846016b4b05dc">rccDisableADC2</a></div><div class="ttdeci">#define rccDisableADC2(lp)</div><div class="ttdoc">Disables the ADC2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00299">stm32_rcc.h:299</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_aeec52a220a3b480440850bc2151389b3"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#aeec52a220a3b480440850bc2151389b3">ADCConversionGroup::sqr1</a></div><div class="ttdeci">uint32_t sqr1</div><div class="ttdoc">ADC SQR1 register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00401">adc_lld.h:401</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga19080c8c395ae24df995fa57a2291465"><div class="ttname"><a href="group___a_d_c.html#ga19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY</div><div class="ttdoc">ADC1 DMA interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00223">adc_lld.h:223</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a81aadd9f5e649c9ce043ec6ed72dc5aa"><div class="ttname"><a href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">ADCDriver::grpp</a></div><div class="ttdeci">const ADCConversionGroup * grpp</div><div class="ttdoc">Current conversion group pointer or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00445">adc_lld.h:445</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_ac5b6e4fc971652f9d9d51bff2b48c3dd"><div class="ttname"><a href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">ADCDriver::dmamode</a></div><div class="ttdeci">uint32_t dmamode</div><div class="ttdoc">DMA mode bit mask. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00473">adc_lld.h:473</a></div></div>
<div class="ttc" id="hal_8h_html"><div class="ttname"><a href="hal_8h.html">hal.h</a></div><div class="ttdoc">HAL subsystem header. </div></div>
<div class="ttc" id="group___a_d_c_html_ga0ec0a18ac08dcfe4400456ab52b27ca9"><div class="ttname"><a href="group___a_d_c.html#ga0ec0a18ac08dcfe4400456ab52b27ca9">ADCD3</a></div><div class="ttdeci">ADCDriver ADCD3</div><div class="ttdoc">ADC3 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00058">adc_lld.c:58</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga9114c26236516afddb6add35ee3251f3"><div class="ttname"><a href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">adc_lld_start</a></div><div class="ttdeci">void adc_lld_start(ADCDriver *adcp)</div><div class="ttdoc">Configures and activates the ADC peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00224">adc_lld.c:224</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga0c328a560450555e91ccab4e90ce23d0"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a></div><div class="ttdeci">#define dmaStreamSetMode(dmastp, mode)</div><div class="ttdoc">Programs the stream mode settings. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00538">stm32_dma.h:538</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a1c2d46dbb4dbd4a0eeac349190b3ed2b"><div class="ttname"><a href="struct_a_d_c_driver.html#a1c2d46dbb4dbd4a0eeac349190b3ed2b">ADCDriver::adc</a></div><div class="ttdeci">ADC_TypeDef * adc</div><div class="ttdoc">Pointer to the ADCx registers block. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00465">adc_lld.h:465</a></div></div>
<div class="ttc" id="group___a_d_c_html_gad19de93466026d8b03a895cae792bce9"><div class="ttname"><a href="group___a_d_c.html#gad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC1_DMA_PRIORITY</div><div class="ttdoc">ADC1 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00193">adc_lld.h:193</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga6d5f6197c12d2a74a041b54d6e1b80a2"><div class="ttname"><a href="group___a_d_c.html#ga6d5f6197c12d2a74a041b54d6e1b80a2">STM32_ADC_ADC2_DMA_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY</div><div class="ttdoc">ADC2 DMA interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00230">adc_lld.h:230</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga38612b9b7bc723229284468b9c1ae479"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a></div><div class="ttdeci">#define dmaStreamEnable(dmastp)</div><div class="ttdoc">DMA stream enable. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00567">stm32_dma.h:567</a></div></div>
<div class="ttc" id="group___a_d_c_html_gaf224ec620dcecdd13a3f1164666e26af"><div class="ttname"><a href="group___a_d_c.html#gaf224ec620dcecdd13a3f1164666e26af">adcSTM32EnableTSVREFE</a></div><div class="ttdeci">void adcSTM32EnableTSVREFE(void)</div><div class="ttdoc">Enables the TSVREFE bit. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00388">adc_lld.c:388</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html"><div class="ttname"><a href="struct_a_d_c_conversion_group.html">ADCConversionGroup</a></div><div class="ttdoc">Conversion group configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00354">adc_lld.h:354</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga161ddb54e4007f37dd0b981a07c5209c"><div class="ttname"><a href="group___a_d_c.html#ga161ddb54e4007f37dd0b981a07c5209c">adcSTM32DisableVBATE</a></div><div class="ttdeci">void adcSTM32DisableVBATE(void)</div><div class="ttdoc">Disables the VBATE bit. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00421">adc_lld.c:421</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga6427d36d4aba6469fd46e53bf972211e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a></div><div class="ttdeci">void dmaStreamRelease(const stm32_dma_stream_t *dmastp)</div><div class="ttdoc">Releases a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00497">stm32_dma.c:497</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_aefb0ac0db393d2d3a38b9e791cf4f558"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#aefb0ac0db393d2d3a38b9e791cf4f558">ADCConversionGroup::sqr3</a></div><div class="ttdeci">uint32_t sqr3</div><div class="ttdoc">ADC SQR3 register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00411">adc_lld.h:411</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_adf7f1891b9e878e755b1a4df8caa854b"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#adf7f1891b9e878e755b1a4df8caa854b">ADCConversionGroup::smpr1</a></div><div class="ttdeci">uint32_t smpr1</div><div class="ttdoc">ADC SMPR1 register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00390">adc_lld.h:390</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga313be061a6b3b30b292a64365988a227"><div class="ttname"><a href="group___a_d_c.html#ga313be061a6b3b30b292a64365988a227">OSAL_IRQ_HANDLER</a></div><div class="ttdeci">OSAL_IRQ_HANDLER(STM32_ADC_HANDLER)</div><div class="ttdoc">ADC interrupt handler. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00111">adc_lld.c:111</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_aace5ced220124134d5f9a07afad73d7e"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">ADCConversionGroup::num_channels</a></div><div class="ttdeci">adc_channels_num_t num_channels</div><div class="ttdoc">Number of the analog channels belonging to the conversion group. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00362">adc_lld.h:362</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301">ADC_ERR_OVERFLOW</a></div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00319">adc_lld.h:319</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga53d8359df2d5d1c5bef4e4684a63c127"><div class="ttname"><a href="group___a_d_c.html#ga53d8359df2d5d1c5bef4e4684a63c127">ADCD2</a></div><div class="ttdeci">ADCDriver ADCD2</div><div class="ttdoc">ADC2 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00053">adc_lld.c:53</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gacdb854e2d6d37b0075af10000f6ea91b"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a></div><div class="ttdeci">#define dmaStreamSetPeripheral(dmastp, addr)</div><div class="ttdoc">Associates a peripheral data register to a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00467">stm32_dma.h:467</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga14406df3e82b63f96a67959b5dbff667"><div class="ttname"><a href="group___a_d_c.html#ga14406df3e82b63f96a67959b5dbff667">STM32_ADC_ADC2_DMA_STREAM</a></div><div class="ttdeci">#define STM32_ADC_ADC2_DMA_STREAM</div><div class="ttdoc">DMA stream used for ADC2 operations. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00179">adc_lld.h:179</a></div></div>
<div class="ttc" id="group___a_d_c_html_gaba49d4d898766a690874ccc9e072e4e4"><div class="ttname"><a href="group___a_d_c.html#gaba49d4d898766a690874ccc9e072e4e4">STM32_ADC_ADC3_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC3_DMA_PRIORITY</div><div class="ttdoc">ADC3 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00207">adc_lld.h:207</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga7be347e6240d2fca6f610e6e3fb96839"><div class="ttname"><a href="group___a_d_c.html#ga7be347e6240d2fca6f610e6e3fb96839">adcSTM32EnableVBATE</a></div><div class="ttdeci">void adcSTM32EnableVBATE(void)</div><div class="ttdoc">Enables the VBATE bit. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00410">adc_lld.c:410</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_a5f3d7e16eb4806bd66f8d42330486e80"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#a5f3d7e16eb4806bd66f8d42330486e80">ADCConversionGroup::smpr2</a></div><div class="ttdeci">uint32_t smpr2</div><div class="ttdoc">ADC SMPR2 register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00396">adc_lld.h:396</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga5a1f7bc818507d43f4d6592bff2ad486"><div class="ttname"><a href="group___a_d_c.html#ga5a1f7bc818507d43f4d6592bff2ad486">STM32_ADC_ADC1_DMA_STREAM</a></div><div class="ttdeci">#define STM32_ADC_ADC1_DMA_STREAM</div><div class="ttdoc">DMA stream used for ADC1 operations. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00172">adc_lld.h:172</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga16ce41e3fdca5b04f046f1e9099f3e92"><div class="ttname"><a href="group___a_d_c.html#ga16ce41e3fdca5b04f046f1e9099f3e92">adc_lld_stop_conversion</a></div><div class="ttdeci">void adc_lld_stop_conversion(ADCDriver *adcp)</div><div class="ttdoc">Stops an ongoing conversion. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00374">adc_lld.c:374</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_gafdefbc807f4a3e24583bb1bdace2c067"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#gafdefbc807f4a3e24583bb1bdace2c067">rccEnableADC1</a></div><div class="ttdeci">#define rccEnableADC1(lp)</div><div class="ttdoc">Enables the ADC1 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00265">stm32_rcc.h:265</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html"><div class="ttname"><a href="struct_a_d_c_driver.html">ADCDriver</a></div><div class="ttdoc">Structure representing an ADC driver. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00425">adc_lld.h:425</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga59f4501b9ff663ae21951824eb75b2b9"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a></div><div class="ttdeci">#define STM32_DMA_STREAM(id)</div><div class="ttdoc">Returns a pointer to a stm32_dma_stream_t structure. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00112">stm32_dma.h:112</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga4cc65f146a01d46dccf54d6f67a1ce30a3ce5b3b06ffd24b358cf65efdee69f30"><div class="ttname"><a href="group___a_d_c.html#gga4cc65f146a01d46dccf54d6f67a1ce30a3ce5b3b06ffd24b358cf65efdee69f30">ADC_STOP</a></div><div class="ttdef"><b>Definition:</b> <a href="adc_8h_source.html#l00072">adc.h:72</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga58e21948e78c6cf50c04e64363637dd4"><div class="ttname"><a href="group___a_d_c.html#ga58e21948e78c6cf50c04e64363637dd4">STM32_ADC_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_IRQ_PRIORITY</div><div class="ttdoc">ADC interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00216">adc_lld.h:216</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2779cd46d0f5e9d7a6e549391e05cdd0"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a></div><div class="ttdeci">bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp, uint32_t priority, stm32_dmaisr_t func, void *param)</div><div class="ttdoc">Allocates a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00447">stm32_dma.c:447</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_aa73eb9b71f826dbf9a4a8d9f66e01ec0"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#aa73eb9b71f826dbf9a4a8d9f66e01ec0">ADCConversionGroup::circular</a></div><div class="ttdeci">bool circular</div><div class="ttdoc">Enables the circular buffer mode for the group. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00358">adc_lld.h:358</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a4e1ca355fe7a3acce913c445201ec512"><div class="ttname"><a href="struct_a_d_c_driver.html#a4e1ca355fe7a3acce913c445201ec512">ADCDriver::state</a></div><div class="ttdeci">adcstate_t state</div><div class="ttdoc">Driver state. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00429">adc_lld.h:429</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga45424a47f5a33df11692d9763b72aa48"><div class="ttname"><a href="group___a_d_c.html#ga45424a47f5a33df11692d9763b72aa48">STM32_ADC_ADC3_DMA_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY</div><div class="ttdoc">ADC3 DMA interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00237">adc_lld.h:237</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_a5443c4192e8a999015005d92fc1ad37d"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#a5443c4192e8a999015005d92fc1ad37d">ADCConversionGroup::cr2</a></div><div class="ttdeci">uint32_t cr2</div><div class="ttdoc">ADC CR2 register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00384">adc_lld.h:384</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gaa6862a2cc69df434d4e20861b0712696"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a></div><div class="ttdeci">#define dmaStreamSetMemory0(dmastp, addr)</div><div class="ttdoc">Associates a memory destination to a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00482">stm32_dma.h:482</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga4cc65f146a01d46dccf54d6f67a1ce30a7f2a1a2c5aece4f36847bf5cea31cd14"><div class="ttname"><a href="group___a_d_c.html#gga4cc65f146a01d46dccf54d6f67a1ce30a7f2a1a2c5aece4f36847bf5cea31cd14">ADC_READY</a></div><div class="ttdef"><b>Definition:</b> <a href="adc_8h_source.html#l00073">adc.h:73</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga40c8c690b645654163ea9c3ec935fd9f"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a></div><div class="ttdeci">void(* stm32_dmaisr_t)(void *p, uint32_t flags)</div><div class="ttdoc">STM32 DMA ISR function type. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00381">stm32_dma.h:381</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga83c0cbc4663534dee9d1efa20f4b5496"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga83c0cbc4663534dee9d1efa20f4b5496">rccDisableADC1</a></div><div class="ttdeci">#define rccDisableADC1(lp)</div><div class="ttdoc">Disables the ADC1 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00274">stm32_rcc.h:274</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga65cadd46c1d4b5739f1ef3a623faf196"><div class="ttname"><a href="group___a_d_c.html#ga65cadd46c1d4b5739f1ef3a623faf196">STM32_ADC_ADC2_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_ADC_ADC2_DMA_PRIORITY</div><div class="ttdoc">ADC2 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00200">adc_lld.h:200</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga9c635c5c2baaf634036e4a0d71f92a53"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a></div><div class="ttdeci">#define dmaStreamDisable(dmastp)</div><div class="ttdoc">DMA stream disable. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00585">stm32_dma.h:585</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga5f4152006602b187c745bb32f915d679"><div class="ttname"><a href="group___a_d_c.html#ga5f4152006602b187c745bb32f915d679">adc_lld_stop</a></div><div class="ttdeci">void adc_lld_stop(ADCDriver *adcp)</div><div class="ttdoc">Deactivates the ADC peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00287">adc_lld.c:287</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_gae9545c8f02c809ef34c39d199809e91a"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#gae9545c8f02c809ef34c39d199809e91a">rccDisableADC3</a></div><div class="ttdeci">#define rccDisableADC3(lp)</div><div class="ttdoc">Disables the ADC3 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00324">stm32_rcc.h:324</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_a93745b4b8f64b70547f5f3e1b702988f"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#a93745b4b8f64b70547f5f3e1b702988f">ADCConversionGroup::sqr2</a></div><div class="ttdeci">uint32_t sqr2</div><div class="ttdoc">ADC SQR2 register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00406">adc_lld.h:406</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga17ebe1e2b28ce85f91f706d124c3f0f0"><div class="ttname"><a href="group___a_d_c.html#ga17ebe1e2b28ce85f91f706d124c3f0f0">_adc_isr_full_code</a></div><div class="ttdeci">#define _adc_isr_full_code(adcp)</div><div class="ttdoc">Common ISR code, full buffer event. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8h_source.html#l00175">adc.h:175</a></div></div>
<div class="ttc" id="group___a_d_c_html_gafc76205eb4ee605e94eec9edee44830b"><div class="ttname"><a href="group___a_d_c.html#gafc76205eb4ee605e94eec9edee44830b">ADCD1</a></div><div class="ttdeci">ADCDriver ADCD1</div><div class="ttdoc">ADC1 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00048">adc_lld.c:48</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gaa82284b4479d26ae6fa4351227dcc9c7"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gaa82284b4479d26ae6fa4351227dcc9c7">dmaStreamGetTransactionSize</a></div><div class="ttdeci">#define dmaStreamGetTransactionSize(dmastp)</div><div class="ttdoc">Returns the number of transfers to be performed. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00525">stm32_dma.h:525</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga3b1a649f2ffb18b7fe4b898dd2184534"><div class="ttname"><a href="group___a_d_c.html#ga3b1a649f2ffb18b7fe4b898dd2184534">_adc_isr_half_code</a></div><div class="ttdeci">#define _adc_isr_half_code(adcp)</div><div class="ttdoc">Common ISR code, half buffer event. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8h_source.html#l00155">adc.h:155</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a757e1f1c70a69e1364e61b6aeec6804c"><div class="ttname"><a href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">ADCDriver::dmastp</a></div><div class="ttdeci">const stm32_dma_stream_t * dmastp</div><div class="ttdoc">Pointer to associated DMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00469">adc_lld.h:469</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga2bfcc655059180451273682ca7e0068c"><div class="ttname"><a href="group___a_d_c.html#ga2bfcc655059180451273682ca7e0068c">adc_lld_init</a></div><div class="ttdeci">void adc_lld_init(void)</div><div class="ttdoc">Low level ADC driver initialization. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00171">adc_lld.c:171</a></div></div>
<div class="ttc" id="group___a_d_c_html_gab34182c029cd8f6e924f1b449e3bae0e"><div class="ttname"><a href="group___a_d_c.html#gab34182c029cd8f6e924f1b449e3bae0e">STM32_ADC_ADC3_DMA_STREAM</a></div><div class="ttdeci">#define STM32_ADC_ADC3_DMA_STREAM</div><div class="ttdoc">DMA stream used for ADC3 operations. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00186">adc_lld.h:186</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443a727e3dacbd48bd0d098a35b7e1a1faa6"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a727e3dacbd48bd0d098a35b7e1a1faa6">ADC_ERR_DMAFAILURE</a></div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00318">adc_lld.h:318</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga47f41637b35e1b3176029cd1ea95e481"><div class="ttname"><a href="group___a_d_c.html#ga47f41637b35e1b3176029cd1ea95e481">STM32_ADC_ADCPRE</a></div><div class="ttdeci">#define STM32_ADC_ADCPRE</div><div class="ttdoc">ADC common clock divider. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00138">adc_lld.h:138</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a2235a9a25f9ec5616e22589bdef96583"><div class="ttname"><a href="struct_a_d_c_driver.html#a2235a9a25f9ec5616e22589bdef96583">ADCDriver::depth</a></div><div class="ttdeci">size_t depth</div><div class="ttdoc">Current samples buffer depth or 0. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00441">adc_lld.h:441</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2ad60a96fb0f48bd276cb15af058656e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a></div><div class="ttdeci">#define dmaStreamSetTransactionSize(dmastp, size)</div><div class="ttdoc">Sets the number of transfers to be performed. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00510">stm32_dma.h:510</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a80ae7b801b9645776e22e7dd40e8352f"><div class="ttname"><a href="struct_a_d_c_driver.html#a80ae7b801b9645776e22e7dd40e8352f">ADCDriver::samples</a></div><div class="ttdeci">adcsample_t * samples</div><div class="ttdoc">Current samples buffer pointer or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00437">adc_lld.h:437</a></div></div>
<div class="ttc" id="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c_html_gaf27b6cd4f76874f8d5bbcbff7d6015d6"><div class="ttname"><a href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaf27b6cd4f76874f8d5bbcbff7d6015d6">nvicEnableVector</a></div><div class="ttdeci">void nvicEnableVector(uint32_t n, uint32_t prio)</div><div class="ttdoc">Sets the priority of an interrupt handler and enables it. </div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00057">nvic.c:57</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga5a23ece28ce81cc00e2ddb614d656339"><div class="ttname"><a href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">adc_lld_start_conversion</a></div><div class="ttdeci">void adc_lld_start_conversion(ADCDriver *adcp)</div><div class="ttdoc">Starts an ADC conversion. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8c_source.html#l00319">adc_lld.c:319</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___r_c_c_html_ga2cc24476149a2e3dbf3e6076b0511ec1"><div class="ttname"><a href="group___s_t_m32_f4xx___r_c_c.html#ga2cc24476149a2e3dbf3e6076b0511ec1">rccEnableADC2</a></div><div class="ttdeci">#define rccEnableADC2(lp)</div><div class="ttdoc">Enables the ADC2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00290">stm32_rcc.h:290</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga3762831d165fcd0cbc2f021d086dfb02"><div class="ttname"><a href="group___a_d_c.html#ga3762831d165fcd0cbc2f021d086dfb02">_adc_isr_error_code</a></div><div class="ttdeci">#define _adc_isr_error_code(adcp, err)</div><div class="ttdoc">Common ISR code, error event. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8h_source.html#l00226">adc.h:226</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_aa6678c5f7b416fcb398aec1f964d45c9"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#aa6678c5f7b416fcb398aec1f964d45c9">ADCConversionGroup::cr1</a></div><div class="ttdeci">uint32_t cr1</div><div class="ttdoc">ADC CR1 register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="adc__lld_8h_source.html#l00377">adc_lld.h:377</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_fcf8a3f15c8d5f50174806c5588fa2b9.html">sylvain</a></li><li class="navelem"><a class="el" href="dir_5ddfe5efd067633154511b6e294dc018.html">Documents</a></li><li class="navelem"><a class="el" href="dir_4170d7d592d1eecce4f2e2d8848e1673.html">SE</a></li><li class="navelem"><a class="el" href="dir_540fb538977cb42ea665d14592400a5b.html">SE302</a></li><li class="navelem"><a class="el" href="dir_1a1b6853fa51368d9888da06dd45452a.html">sylvain-le-roux</a></li><li class="navelem"><a class="el" href="dir_54e824ecef2f914ab36b90e497197daa.html">ChibiOS_16.1.5</a></li><li class="navelem"><a class="el" href="dir_23c3e7e2dbd1af1d0eb18131fe6d5066.html">os</a></li><li class="navelem"><a class="el" href="dir_052a3bf391a4269b3b709fe29e2196e3.html">hal</a></li><li class="navelem"><a class="el" href="dir_e659076929392eddd36683c65c451fa2.html">ports</a></li><li class="navelem"><a class="el" href="dir_20892380b55c3fe3ebf18a17807aa465.html">STM32</a></li><li class="navelem"><a class="el" href="dir_0e1fe4c55ab162e3e8834303f16f29b7.html">LLD</a></li><li class="navelem"><a class="el" href="dir_d8fa99ac105a7ef1e09a0f0f87a7eb83.html">ADCv2</a></li><li class="navelem"><a class="el" href="adc__lld_8c.html">adc_lld.c</a></li>
    <li class="footer">Generated on Thu Nov 3 2016 09:43:51 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
