Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Jan 15 02:57:30 2023
| Host         : kuhiu-Aspire-A515-51G running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 143 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 262 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.385       -0.717                      2                27312        0.022        0.000                      0                27292        3.750        0.000                       0                 12307  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.385       -0.717                      2                27292        0.022        0.000                      0                27292        3.750        0.000                       0                 12306  
clk_fpga_1                                                                                                                                                     37.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_fpga_0        998.776        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clk_fpga_0                        8.359        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.385ns,  Total Violation       -0.717ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1031_reg_2318_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.205ns  (logic 4.478ns (43.882%)  route 5.727ns (56.118%))
  Logic Levels:           16  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.643     2.951    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X19Y75         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/Q
                         net (fo=1, routed)           0.590     3.960    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190[2]
    SLICE_X19Y72         LUT3 (Prop_lut3_I2_O)        0.299     4.259 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_113/O
                         net (fo=2, routed)           0.677     4.936    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_113_n_1
    SLICE_X19Y72         LUT5 (Prop_lut5_I4_O)        0.124     5.060 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_91/O
                         net (fo=2, routed)           0.642     5.702    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_91_n_1
    SLICE_X17Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.087 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.087    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_63_n_1
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.309 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_33/O[0]
                         net (fo=2, routed)           0.745     7.054    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_33_n_8
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.328     7.382 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_87/O
                         net (fo=2, routed)           0.597     7.979    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_87_n_1
    SLICE_X13Y69         LUT5 (Prop_lut5_I0_O)        0.353     8.332 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_57/O
                         net (fo=2, routed)           0.424     8.756    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_57_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.088 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_26/O
                         net (fo=2, routed)           0.443     9.531    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_26_n_1
    SLICE_X13Y71         LUT3 (Prop_lut3_I2_O)        0.124     9.655 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_30/O
                         net (fo=1, routed)           0.000     9.655    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_30_n_1
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.053 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.053    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_16_n_1
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.210 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_8/CO[1]
                         net (fo=24, routed)          0.540    10.750    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_8_n_3
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.329    11.079 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_14/O
                         net (fo=1, routed)           0.295    11.374    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_14_n_1
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.498 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_5/O
                         net (fo=1, routed)           0.000    11.498    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_5_n_1
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.030 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[3]_i_1_n_1
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.144    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[7]_i_1_n_1
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_1/CO[3]
                         net (fo=2, routed)           0.773    13.032    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_1_n_1
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.124    13.156 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1031_reg_2318[0]_i_1/O
                         net (fo=1, routed)           0.000    13.156    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1031_fu_1797_p2
    SLICE_X14Y74         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1031_reg_2318_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.474    12.666    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X14Y74         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1031_reg_2318_reg[0]/C
                         clock pessimism              0.230    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.029    12.771    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1031_reg_2318_reg[0]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.199ns  (logic 4.472ns (43.849%)  route 5.727ns (56.151%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.643     2.951    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X19Y75         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/Q
                         net (fo=1, routed)           0.590     3.960    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190[2]
    SLICE_X19Y72         LUT3 (Prop_lut3_I2_O)        0.299     4.259 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_113/O
                         net (fo=2, routed)           0.677     4.936    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_113_n_1
    SLICE_X19Y72         LUT5 (Prop_lut5_I4_O)        0.124     5.060 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_91/O
                         net (fo=2, routed)           0.642     5.702    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_91_n_1
    SLICE_X17Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.087 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.087    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_63_n_1
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.309 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_33/O[0]
                         net (fo=2, routed)           0.745     7.054    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_33_n_8
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.328     7.382 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_87/O
                         net (fo=2, routed)           0.597     7.979    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_87_n_1
    SLICE_X13Y69         LUT5 (Prop_lut5_I0_O)        0.353     8.332 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_57/O
                         net (fo=2, routed)           0.424     8.756    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_57_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.088 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_26/O
                         net (fo=2, routed)           0.443     9.531    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_26_n_1
    SLICE_X13Y71         LUT3 (Prop_lut3_I2_O)        0.124     9.655 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_30/O
                         net (fo=1, routed)           0.000     9.655    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_30_n_1
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.053 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.053    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_16_n_1
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.210 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_8/CO[1]
                         net (fo=24, routed)          0.540    10.750    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_8_n_3
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.329    11.079 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_14/O
                         net (fo=1, routed)           0.295    11.374    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_14_n_1
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.498 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_5/O
                         net (fo=1, routed)           0.000    11.498    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_5_n_1
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.030 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[3]_i_1_n_1
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.144    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[7]_i_1_n_1
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_1/CO[3]
                         net (fo=2, routed)           0.773    13.032    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_1_n_1
    SLICE_X14Y74         LUT1 (Prop_lut1_I0_O)        0.118    13.150 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[3]_i_1/O
                         net (fo=1, routed)           0.000    13.150    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_fu_1750_p2[11]
    SLICE_X14Y74         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.474    12.666    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X14Y74         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[3]/C
                         clock pessimism              0.230    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.075    12.817    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[3]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_4_reg_4087_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 5.184ns (54.206%)  route 4.380ns (45.794%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.663     2.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_4_reg_4087_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_4_reg_4087_reg[0]/Q
                         net (fo=4, routed)           0.752     4.179    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_4_reg_4087[0]
    SLICE_X29Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.303 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137[2]_i_39/O
                         net (fo=1, routed)           0.000     4.303    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137[2]_i_39_n_1
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.835 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.835    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137_reg[2]_i_34_n_1
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.148 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137_reg[6]_i_46/O[3]
                         net (fo=5, routed)           0.812     5.960    design_1_i/v_demosaic_0/inst/DebayerG_U0/sub_ln1354_26_fu_2560_p2[7]
    SLICE_X27Y97         LUT2 (Prop_lut2_I1_O)        0.306     6.266 r  design_1_i/v_demosaic_0/inst/tmp_16_reg_4127[0]_i_64/O
                         net (fo=1, routed)           0.000     6.266    design_1_i/v_demosaic_0/inst/tmp_16_reg_4127[0]_i_64_n_1
    SLICE_X27Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.667 r  design_1_i/v_demosaic_0/inst/tmp_16_reg_4127_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137[2]_i_24_2[0]
    SLICE_X27Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.824 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127_reg[0]_i_24/CO[1]
                         net (fo=22, routed)          0.884     7.708    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127[0]_i_36[0]
    SLICE_X25Y95         LUT3 (Prop_lut3_I2_O)        0.329     8.037 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137[6]_i_23/O
                         net (fo=1, routed)           0.798     8.834    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/p_cast25_i_i_i_fu_2586_p1[4]
    SLICE_X23Y96         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.449 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137_reg[6]_i_15/O[3]
                         net (fo=3, routed)           0.633    10.082    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sext_ln472_fu_2626_p1[7]
    SLICE_X16Y96         LUT2 (Prop_lut2_I0_O)        0.306    10.388 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127[0]_i_12/O
                         net (fo=1, routed)           0.000    10.388    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127[0]_i_12_n_1
    SLICE_X16Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.764 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.764    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127_reg[0]_i_5_n_1
    SLICE_X16Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.087 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.501    11.589    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127_reg[0]_i_2_n_7
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.306    11.895 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132[10]_i_4/O
                         net (fo=1, routed)           0.000    11.895    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132[10]_i_4_n_1
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.535 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.535    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sub_ln472_fu_2660_p2[11]
    SLICE_X14Y97         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.492    12.684    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X14Y97         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132_reg[10]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)        0.062    12.722    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132_reg[10]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_4_reg_4087_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 5.124ns (53.917%)  route 4.380ns (46.083%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.663     2.971    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_4_reg_4087_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_4_reg_4087_reg[0]/Q
                         net (fo=4, routed)           0.752     4.179    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_4_reg_4087[0]
    SLICE_X29Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.303 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137[2]_i_39/O
                         net (fo=1, routed)           0.000     4.303    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137[2]_i_39_n_1
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.835 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.835    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137_reg[2]_i_34_n_1
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.148 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137_reg[6]_i_46/O[3]
                         net (fo=5, routed)           0.812     5.960    design_1_i/v_demosaic_0/inst/DebayerG_U0/sub_ln1354_26_fu_2560_p2[7]
    SLICE_X27Y97         LUT2 (Prop_lut2_I1_O)        0.306     6.266 r  design_1_i/v_demosaic_0/inst/tmp_16_reg_4127[0]_i_64/O
                         net (fo=1, routed)           0.000     6.266    design_1_i/v_demosaic_0/inst/tmp_16_reg_4127[0]_i_64_n_1
    SLICE_X27Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.667 r  design_1_i/v_demosaic_0/inst/tmp_16_reg_4127_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137[2]_i_24_2[0]
    SLICE_X27Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.824 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127_reg[0]_i_24/CO[1]
                         net (fo=22, routed)          0.884     7.708    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127[0]_i_36[0]
    SLICE_X25Y95         LUT3 (Prop_lut3_I2_O)        0.329     8.037 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137[6]_i_23/O
                         net (fo=1, routed)           0.798     8.834    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/p_cast25_i_i_i_fu_2586_p1[4]
    SLICE_X23Y96         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.449 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_3_i_reg_4137_reg[6]_i_15/O[3]
                         net (fo=3, routed)           0.633    10.082    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sext_ln472_fu_2626_p1[7]
    SLICE_X16Y96         LUT2 (Prop_lut2_I0_O)        0.306    10.388 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127[0]_i_12/O
                         net (fo=1, routed)           0.000    10.388    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127[0]_i_12_n_1
    SLICE_X16Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.764 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.764    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127_reg[0]_i_5_n_1
    SLICE_X16Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.087 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.501    11.589    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_16_reg_4127_reg[0]_i_2_n_7
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.306    11.895 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132[10]_i_4/O
                         net (fo=1, routed)           0.000    11.895    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132[10]_i_4_n_1
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.475 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.475    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sub_ln472_fu_2660_p2[10]
    SLICE_X14Y97         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.492    12.684    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X14Y97         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132_reg[9]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)        0.062    12.722    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_2_i_reg_4132_reg[9]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2308_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.664ns  (logic 4.547ns (47.051%)  route 5.117ns (52.949%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.643     2.951    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X19Y75         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/Q
                         net (fo=1, routed)           0.590     3.960    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190[2]
    SLICE_X19Y72         LUT3 (Prop_lut3_I2_O)        0.299     4.259 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_113/O
                         net (fo=2, routed)           0.677     4.936    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_113_n_1
    SLICE_X19Y72         LUT5 (Prop_lut5_I4_O)        0.124     5.060 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_91/O
                         net (fo=2, routed)           0.642     5.702    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_91_n_1
    SLICE_X17Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.087 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.087    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_63_n_1
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.309 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_33/O[0]
                         net (fo=2, routed)           0.745     7.054    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_33_n_8
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.328     7.382 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_87/O
                         net (fo=2, routed)           0.597     7.979    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_87_n_1
    SLICE_X13Y69         LUT5 (Prop_lut5_I0_O)        0.353     8.332 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_57/O
                         net (fo=2, routed)           0.424     8.756    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_57_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.088 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_26/O
                         net (fo=2, routed)           0.443     9.531    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_26_n_1
    SLICE_X13Y71         LUT3 (Prop_lut3_I2_O)        0.124     9.655 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_30/O
                         net (fo=1, routed)           0.000     9.655    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_30_n_1
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.053 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.053    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_16_n_1
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.210 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_8/CO[1]
                         net (fo=24, routed)          0.538    10.747    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_8_n_3
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.329    11.076 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292[3]_i_13/O
                         net (fo=1, routed)           0.453    11.529    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292[3]_i_13_n_1
    SLICE_X16Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.653 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292[3]_i_5/O
                         net (fo=1, routed)           0.000    11.653    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292[3]_i_5_n_1
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.166 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.175    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292_reg[3]_i_1_n_1
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.292 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.292    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292_reg[7]_i_1_n_1
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.615 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2308_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.615    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in__1[1]
    SLICE_X16Y76         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2308_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.475    12.667    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X16Y76         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2308_reg[1]/C
                         clock pessimism              0.264    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X16Y76         FDRE (Setup_fdre_C_D)        0.109    12.886    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2308_reg[1]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2308_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.656ns  (logic 4.539ns (47.007%)  route 5.117ns (52.993%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.643     2.951    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X19Y75         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/Q
                         net (fo=1, routed)           0.590     3.960    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190[2]
    SLICE_X19Y72         LUT3 (Prop_lut3_I2_O)        0.299     4.259 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_113/O
                         net (fo=2, routed)           0.677     4.936    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_113_n_1
    SLICE_X19Y72         LUT5 (Prop_lut5_I4_O)        0.124     5.060 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_91/O
                         net (fo=2, routed)           0.642     5.702    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_91_n_1
    SLICE_X17Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.087 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.087    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_63_n_1
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.309 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_33/O[0]
                         net (fo=2, routed)           0.745     7.054    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_33_n_8
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.328     7.382 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_87/O
                         net (fo=2, routed)           0.597     7.979    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_87_n_1
    SLICE_X13Y69         LUT5 (Prop_lut5_I0_O)        0.353     8.332 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_57/O
                         net (fo=2, routed)           0.424     8.756    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_57_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.088 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_26/O
                         net (fo=2, routed)           0.443     9.531    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_26_n_1
    SLICE_X13Y71         LUT3 (Prop_lut3_I2_O)        0.124     9.655 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_30/O
                         net (fo=1, routed)           0.000     9.655    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_30_n_1
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.053 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.053    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_16_n_1
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.210 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_8/CO[1]
                         net (fo=24, routed)          0.538    10.747    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_8_n_3
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.329    11.076 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292[3]_i_13/O
                         net (fo=1, routed)           0.453    11.529    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292[3]_i_13_n_1
    SLICE_X16Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.653 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292[3]_i_5/O
                         net (fo=1, routed)           0.000    11.653    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292[3]_i_5_n_1
    SLICE_X16Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.166 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.175    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292_reg[3]_i_1_n_1
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.292 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.292    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_reg_2292_reg[7]_i_1_n_1
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.607 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2308_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.607    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in__1[3]
    SLICE_X16Y76         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2308_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.475    12.667    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X16Y76         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2308_reg[3]/C
                         clock pessimism              0.264    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X16Y76         FDRE (Setup_fdre_C_D)        0.109    12.886    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_9_reg_2308_reg[3]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -12.607    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_6_reg_4097_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 5.835ns (60.912%)  route 3.744ns (39.088%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.657     2.965    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X20Y85         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_6_reg_4097_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y85         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_6_reg_4097_reg[1]/Q
                         net (fo=4, routed)           0.756     4.199    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_6_reg_4097[1]
    SLICE_X15Y86         LUT2 (Prop_lut2_I1_O)        0.295     4.494 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167[2]_i_38/O
                         net (fo=1, routed)           0.000     4.494    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167[2]_i_38_n_1
    SLICE_X15Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.044    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[2]_i_34_n_1
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[6]_i_46_n_1
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.492 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_26/O[1]
                         net (fo=5, routed)           0.714     6.206    design_1_i/v_demosaic_0/inst/DebayerG_U0/sub_ln1354_34_fu_2941_p2[9]
    SLICE_X16Y87         LUT2 (Prop_lut2_I1_O)        0.303     6.509 r  design_1_i/v_demosaic_0/inst/tmp_18_reg_4157[0]_i_36/O
                         net (fo=1, routed)           0.000     6.509    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167[2]_i_24_4[0]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.967 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_24/CO[1]
                         net (fo=22, routed)          0.720     7.687    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157[0]_i_36[0]
    SLICE_X11Y85         LUT3 (Prop_lut3_I2_O)        0.332     8.019 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167[2]_i_20/O
                         net (fo=1, routed)           0.331     8.350    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/p_cast17_i_i_i_fu_2967_p1[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.857 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[2]_i_15_n_1
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.191 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[6]_i_15/O[1]
                         net (fo=3, routed)           0.776     9.966    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sext_ln474_fu_3007_p1[5]
    SLICE_X11Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.269 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157[0]_i_14/O
                         net (fo=1, routed)           0.000    10.269    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157[0]_i_14_n_1
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.819 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.819    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_5_n_1
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.153 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.448    11.601    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_2_n_7
    SLICE_X9Y93          LUT1 (Prop_lut1_I0_O)        0.303    11.904 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162[10]_i_4/O
                         net (fo=1, routed)           0.000    11.904    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162[10]_i_4_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.544 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.544    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sub_ln474_fu_3041_p2[11]
    SLICE_X9Y93          FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.497    12.689    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X9Y93          FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162_reg[10]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.062    12.827    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162_reg[10]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 4.574ns (48.009%)  route 4.953ns (51.991%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.643     2.951    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X19Y75         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_fdre_C_Q)         0.419     3.370 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190_reg[2]/Q
                         net (fo=1, routed)           0.590     3.960    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/neg1209_0_i_i_reg_2190[2]
    SLICE_X19Y72         LUT3 (Prop_lut3_I2_O)        0.299     4.259 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_113/O
                         net (fo=2, routed)           0.677     4.936    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_113_n_1
    SLICE_X19Y72         LUT5 (Prop_lut5_I4_O)        0.124     5.060 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_91/O
                         net (fo=2, routed)           0.642     5.702    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_91_n_1
    SLICE_X17Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.087 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.087    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_63_n_1
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.309 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_33/O[0]
                         net (fo=2, routed)           0.745     7.054    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_33_n_8
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.328     7.382 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_87/O
                         net (fo=2, routed)           0.597     7.979    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_87_n_1
    SLICE_X13Y69         LUT5 (Prop_lut5_I0_O)        0.353     8.332 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_57/O
                         net (fo=2, routed)           0.424     8.756    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_57_n_1
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.088 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_26/O
                         net (fo=2, routed)           0.443     9.531    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_26_n_1
    SLICE_X13Y71         LUT3 (Prop_lut3_I2_O)        0.124     9.655 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_30/O
                         net (fo=1, routed)           0.000     9.655    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313[2]_i_30_n_1
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.053 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.053    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_16_n_1
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.210 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_8/CO[1]
                         net (fo=24, routed)          0.540    10.750    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_8_n_3
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.329    11.079 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_14/O
                         net (fo=1, routed)           0.295    11.374    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_14_n_1
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.498 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_5/O
                         net (fo=1, routed)           0.000    11.498    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297[3]_i_5_n_1
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.030 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[3]_i_1_n_1
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.144    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/sub_ln887_1_reg_2297_reg[7]_i_1_n_1
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.478 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.478    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in__0[1]
    SLICE_X15Y74         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.474    12.666    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X15Y74         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[1]/C
                         clock pessimism              0.230    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X15Y74         FDRE (Setup_fdre_C_D)        0.062    12.804    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_11_reg_2313_reg[1]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_6_reg_4097_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 5.775ns (60.666%)  route 3.744ns (39.334%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.657     2.965    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X20Y85         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_6_reg_4097_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y85         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_6_reg_4097_reg[1]/Q
                         net (fo=4, routed)           0.756     4.199    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_6_reg_4097[1]
    SLICE_X15Y86         LUT2 (Prop_lut2_I1_O)        0.295     4.494 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167[2]_i_38/O
                         net (fo=1, routed)           0.000     4.494    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167[2]_i_38_n_1
    SLICE_X15Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.044    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[2]_i_34_n_1
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[6]_i_46_n_1
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.492 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_26/O[1]
                         net (fo=5, routed)           0.714     6.206    design_1_i/v_demosaic_0/inst/DebayerG_U0/sub_ln1354_34_fu_2941_p2[9]
    SLICE_X16Y87         LUT2 (Prop_lut2_I1_O)        0.303     6.509 r  design_1_i/v_demosaic_0/inst/tmp_18_reg_4157[0]_i_36/O
                         net (fo=1, routed)           0.000     6.509    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167[2]_i_24_4[0]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.967 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_24/CO[1]
                         net (fo=22, routed)          0.720     7.687    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157[0]_i_36[0]
    SLICE_X11Y85         LUT3 (Prop_lut3_I2_O)        0.332     8.019 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167[2]_i_20/O
                         net (fo=1, routed)           0.331     8.350    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/p_cast17_i_i_i_fu_2967_p1[1]
    SLICE_X11Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.857 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[2]_i_15_n_1
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.191 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_7_i_reg_4167_reg[6]_i_15/O[1]
                         net (fo=3, routed)           0.776     9.966    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sext_ln474_fu_3007_p1[5]
    SLICE_X11Y92         LUT2 (Prop_lut2_I0_O)        0.303    10.269 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157[0]_i_14/O
                         net (fo=1, routed)           0.000    10.269    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157[0]_i_14_n_1
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.819 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.819    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_5_n_1
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.153 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.448    11.601    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_18_reg_4157_reg[0]_i_2_n_7
    SLICE_X9Y93          LUT1 (Prop_lut1_I0_O)        0.303    11.904 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162[10]_i_4/O
                         net (fo=1, routed)           0.000    11.904    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162[10]_i_4_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.484 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.484    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sub_ln474_fu_3041_p2[10]
    SLICE_X9Y93          FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.497    12.689    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X9Y93          FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162_reg[9]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.062    12.827    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_6_i_reg_4162_reg[9]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -12.484    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_5_reg_4092_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_4_i_reg_4147_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 5.185ns (54.716%)  route 4.291ns (45.284%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.740     3.048    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X38Y92         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_5_reg_4092_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.566 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_5_reg_4092_reg[0]/Q
                         net (fo=4, routed)           0.577     4.143    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/select_ln1371_5_reg_4092[0]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.267 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_5_i_reg_4152[2]_i_29/O
                         net (fo=1, routed)           0.000     4.267    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_5_i_reg_4152[2]_i_29_n_1
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.514 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_5_i_reg_4152_reg[2]_i_16/O[0]
                         net (fo=5, routed)           0.580     5.094    design_1_i/v_demosaic_0/inst/DebayerG_U0/sub_ln1354_29_fu_2722_p2[0]
    SLICE_X39Y97         LUT1 (Prop_lut1_I0_O)        0.293     5.387 r  design_1_i/v_demosaic_0/inst/trunc_ln1353_5_i_reg_4152[6]_i_32/O
                         net (fo=1, routed)           0.693     6.080    design_1_i/v_demosaic_0/inst/trunc_ln1353_5_i_reg_4152[6]_i_32_n_1
    SLICE_X38Y96         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.832     6.912 r  design_1_i/v_demosaic_0/inst/trunc_ln1353_5_i_reg_4152_reg[6]_i_17/O[1]
                         net (fo=2, routed)           0.810     7.722    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_5_i_reg_4152_reg[10]_i_2_0[1]
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.306     8.028 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_5_i_reg_4152[2]_i_8/O
                         net (fo=1, routed)           0.692     8.720    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sext_ln1354_2_fu_2748_p1[2]
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.118 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_5_i_reg_4152_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.118    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_5_i_reg_4152_reg[2]_i_2_n_1
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.452 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_5_i_reg_4152_reg[6]_i_2/O[1]
                         net (fo=3, routed)           0.585    10.036    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sext_ln473_1_fu_2828_p1[5]
    SLICE_X33Y97         LUT2 (Prop_lut2_I1_O)        0.303    10.339 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_17_reg_4142[0]_i_14/O
                         net (fo=1, routed)           0.000    10.339    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_17_reg_4142[0]_i_14_n_1
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.889 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_17_reg_4142_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.889    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_17_reg_4142_reg[0]_i_5_n_1
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.223 f  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_17_reg_4142_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.355    11.578    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_17_reg_4142_reg[0]_i_2_n_7
    SLICE_X32Y98         LUT1 (Prop_lut1_I0_O)        0.303    11.881 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_4_i_reg_4147[10]_i_4/O
                         net (fo=1, routed)           0.000    11.881    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_4_i_reg_4147[10]_i_4_n_1
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.524 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_4_i_reg_4147_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.524    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sub_ln473_fu_2852_p2[11]
    SLICE_X32Y98         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_4_i_reg_4147_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       1.491    12.683    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_4_i_reg_4147_reg[10]/C
                         clock pessimism              0.230    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.109    12.868    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln1353_4_i_reg_4147_reg[10]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  0.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane0_V_s_U/dout_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_reg_714_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.785%)  route 0.158ns (55.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.559     0.900    design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane0_V_s_U/ap_clk
    SLICE_X22Y8          FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane0_V_s_U/dout_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane0_V_s_U/dout_buf_reg[14]/Q
                         net (fo=1, routed)           0.158     1.185    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_reg_714_reg[63]_0[14]
    SLICE_X20Y8          FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_reg_714_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.829     1.199    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X20Y8          FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_reg_714_reg[14]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y8          FDRE (Hold_fdre_C_D)        -0.002     1.163    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_reg_714_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane1_V_s_U/dout_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_15_reg_756_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.478%)  route 0.153ns (54.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.558     0.899    design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane1_V_s_U/ap_clk
    SLICE_X22Y10         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane1_V_s_U/dout_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane1_V_s_U/dout_buf_reg[21]/Q
                         net (fo=1, routed)           0.153     1.180    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_15_reg_756_reg[63]_0[21]
    SLICE_X21Y11         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_15_reg_756_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.828     1.198    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X21Y11         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_15_reg_756_reg[21]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y11         FDRE (Hold_fdre_C_D)        -0.007     1.157    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_15_reg_756_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.693%)  route 0.150ns (50.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.565     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.150     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)        -0.001     1.175    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.657%)  route 0.203ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.565     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.203     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[22]
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.059     1.235    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_val_0_V_reg_459_pp0_iter3_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/imgRgb_V_val_0_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.052%)  route 0.184ns (58.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.556     0.897    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X19Y66         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_val_0_V_reg_459_pp0_iter3_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_val_0_V_reg_459_pp0_iter3_reg_reg[2]/Q
                         net (fo=1, routed)           0.184     1.208    design_1_i/v_demosaic_0/inst/imgRgb_V_val_0_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][7]_0[2]
    SLICE_X25Y66         FDRE                                         r  design_1_i/v_demosaic_0/inst/imgRgb_V_val_0_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.820     1.190    design_1_i/v_demosaic_0/inst/imgRgb_V_val_0_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X25Y66         FDRE                                         r  design_1_i/v_demosaic_0/inst/imgRgb_V_val_0_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X25Y66         FDRE (Hold_fdre_C_D)         0.013     1.169    design_1_i/v_demosaic_0/inst/imgRgb_V_val_0_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_0_20_i_i_reg_1308_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_20_i_i_reg_1308_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.175%)  route 0.228ns (61.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.558     0.899    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_clk
    SLICE_X18Y16         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_0_20_i_i_reg_1308_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_0_20_i_i_reg_1308_reg[7]/Q
                         net (fo=2, routed)           0.228     1.268    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_0_20_i_i_reg_1308_reg_n_1_[7]
    SLICE_X22Y18         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_20_i_i_reg_1308_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.819     1.189    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_clk
    SLICE_X22Y18         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_20_i_i_reg_1308_reg[7]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X22Y18         FDRE (Hold_fdre_C_D)         0.071     1.226    design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_20_i_i_reg_1308_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_val_V_9_reg_470_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_val_V_9_reg_470_pp0_iter3_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.308%)  route 0.209ns (59.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.555     0.896    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X19Y67         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_val_V_9_reg_470_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_val_V_9_reg_470_reg[4]/Q
                         net (fo=1, routed)           0.209     1.245    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_val_V_9_reg_470[4]
    SLICE_X23Y66         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_val_V_9_reg_470_pp0_iter3_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.820     1.190    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X23Y66         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_val_V_9_reg_470_pp0_iter3_reg_reg[4]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y66         FDRE (Hold_fdre_C_D)         0.047     1.203    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_val_V_9_reg_470_pp0_iter3_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_2125_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_2125_pp0_iter3_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.348%)  route 0.208ns (59.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.556     0.897    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X19Y66         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_2125_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_2125_pp0_iter2_reg_reg[0]/Q
                         net (fo=1, routed)           0.208     1.246    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_2125_pp0_iter2_reg
    SLICE_X23Y66         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_2125_pp0_iter3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.820     1.190    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_clk
    SLICE_X23Y66         FDRE                                         r  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_2125_pp0_iter3_reg_reg[0]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y66         FDRE (Hold_fdre_C_D)         0.046     1.202    design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_2125_pp0_iter3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/trunc_ln132_loc_chan_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_ap_idle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.524%)  route 0.214ns (53.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.557     0.898    design_1_i/v_frmbuf_wr_0/inst/trunc_ln132_loc_chan_U/ap_clk
    SLICE_X25Y37         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/trunc_ln132_loc_chan_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/v_frmbuf_wr_0/inst/trunc_ln132_loc_chan_U/internal_empty_n_reg/Q
                         net (fo=8, routed)           0.214     1.252    design_1_i/v_frmbuf_wr_0/inst/start_for_Bytes2AXIMMvideo_U0_U/trunc_ln132_loc_chan_empty_n
    SLICE_X21Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.297 r  design_1_i/v_frmbuf_wr_0/inst/start_for_Bytes2AXIMMvideo_U0_U/int_ap_idle_i_1/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_idle
    SLICE_X21Y36         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.825     1.195    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X21Y36         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_ap_idle_reg/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.092     1.253    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_ap_idle_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/v_demosaic_0/inst/imgUnzip_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/m_axis_video_V_data_V_1_payload_B_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.344%)  route 0.207ns (52.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.589     0.930    design_1_i/v_demosaic_0/inst/imgUnzip_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/ap_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/v_demosaic_0/inst/imgUnzip_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/v_demosaic_0/inst/imgUnzip_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg[0][1]/Q
                         net (fo=2, routed)           0.107     1.177    design_1_i/v_demosaic_0/inst/imgUnzip_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/SRL_SIG_reg_n_1_[0][1]
    SLICE_X38Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.222 r  design_1_i/v_demosaic_0/inst/imgUnzip_V_val_1_V_U/U_design_1_v_demosaic_0_0_fifo_w8_d2_A_x_ram/m_axis_video_V_data_V_1_payload_A[9]_i_1/O
                         net (fo=2, routed)           0.100     1.322    design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/D[9]
    SLICE_X37Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/m_axis_video_V_data_V_1_payload_B_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12307, routed)       0.860     1.230    design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/ap_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/m_axis_video_V_data_V_1_payload_B_reg[9]/C
                         clock pessimism             -0.029     1.201    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.076     1.277    design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/m_axis_video_V_data_V_1_payload_B_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y32   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/add_ln497_reg_4251_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y35   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/mul_ln497_3_reg_4246_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y34   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln496_2_i_reg_4231_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y33   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/mul_ln497_1_reg_4241_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y32   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/trunc_ln21_i_reg_4221_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y34   design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/add_ln497_1_reg_4256_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y14  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y25  design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y3    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y3    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y2    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.776ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.776ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.049%)  route 0.477ns (49.951%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.477     0.955    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X40Y56         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)       -0.269   999.731    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.731    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                998.776    

Slack (MET) :             998.792ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.115ns  (logic 0.518ns (46.447%)  route 0.597ns (53.553%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.597     1.115    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X41Y56         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)       -0.093   999.907    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                998.792    

Slack (MET) :             998.799ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.432%)  route 0.451ns (48.568%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.451     0.929    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X40Y57         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)       -0.272   999.728    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.728    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                998.799    

Slack (MET) :             998.803ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.102ns  (logic 0.518ns (47.019%)  route 0.584ns (52.981%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.584     1.102    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X41Y56         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                998.803    

Slack (MET) :             998.805ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.930ns  (logic 0.478ns (51.422%)  route 0.452ns (48.578%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.452     0.930    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y57         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)       -0.265   999.735    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                998.805    

Slack (MET) :             998.805ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.427%)  route 0.451ns (48.573%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.451     0.929    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X40Y56         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)       -0.265   999.735    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                998.805    

Slack (MET) :             998.882ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.023ns  (logic 0.518ns (50.613%)  route 0.505ns (49.387%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.505     1.023    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X41Y57         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                998.882    

Slack (MET) :             998.954ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.780ns  (logic 0.478ns (61.292%)  route 0.302ns (38.708%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.302     0.780    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X43Y58         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X43Y58         FDRE (Setup_fdre_C_D)       -0.266   999.734    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                998.954    

Slack (MET) :             999.089ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.816ns  (logic 0.518ns (63.448%)  route 0.298ns (36.552%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.298     0.816    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X43Y57         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                999.089    

Slack (MET) :             999.092ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.813ns  (logic 0.518ns (63.701%)  route 0.295ns (36.299%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.295     0.813    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X39Y57         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                999.092    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.359ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.361ns  (logic 0.419ns (30.794%)  route 0.942ns (69.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.942     1.361    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y61         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)       -0.280     9.720    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.380%)  route 0.594ns (58.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.594     1.013    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X38Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y62         FDRE (Setup_fdre_C_D)       -0.220     9.780    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  8.767    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.846ns  (logic 0.419ns (49.530%)  route 0.427ns (50.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.427     0.846    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X36Y59         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)       -0.243     9.757    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.492     0.948    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X36Y62         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                  8.957    

Slack (MET) :             8.992ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.915ns  (logic 0.456ns (49.859%)  route 0.459ns (50.141%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.459     0.915    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X40Y59         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  8.992    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.046%)  route 0.437ns (48.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.437     0.893    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X39Y60         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.714ns  (logic 0.419ns (58.720%)  route 0.295ns (41.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.295     0.714    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X39Y60         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.137ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.768ns  (logic 0.456ns (59.391%)  route 0.312ns (40.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.312     0.768    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X36Y60         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y60         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  9.137    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.766ns  (logic 0.456ns (59.506%)  route 0.310ns (40.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.310     0.766    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X40Y59         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  9.139    

Slack (MET) :             9.332ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.621ns  (logic 0.456ns (73.418%)  route 0.165ns (26.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57                                      0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.165     0.621    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X38Y57         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y57         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  9.332    





