block/GTZC1_TZSC:
  description: Global TrustZone controller.
  items:
  - name: CR
    description: GTZC1 TZSC control register.
    byte_offset: 0
    fieldset: CR
  - name: SECCFGR1
    description: GTZC1 TZSC secure configuration register 1.
    byte_offset: 16
    fieldset: SECCFGR1
  - name: SECCFGR2
    description: GTZC1 TZSC secure configuration register 2.
    byte_offset: 20
    fieldset: SECCFGR2
  - name: SECCFGR3
    description: GTZC1 TZSC secure configuration register 3.
    byte_offset: 24
    fieldset: SECCFGR3
  - name: PRIVCFGR1
    description: GTZC1 TZSC privilege configuration register 1.
    byte_offset: 32
    fieldset: PRIVCFGR1
  - name: PRIVCFGR2
    description: GTZC1 TZSC privilege configuration register 2.
    byte_offset: 36
    fieldset: PRIVCFGR2
  - name: PRIVCFGR3
    description: GTZC1 TZSC privilege configuration register 3.
    byte_offset: 40
    fieldset: PRIVCFGR3
  - name: MPCWM1ACFGR
    description: GTZC1 TZSC memory 1 sub-region A watermark configuration register.
    byte_offset: 64
    fieldset: MPCWM1ACFGR
  - name: MPCWM1AR
    description: GTZC1 TZSC memory 1 sub-region A watermark register.
    byte_offset: 68
    fieldset: MPCWM1AR
  - name: MPCWM1BCFGR
    description: GTZC1 TZSC memory 1 sub-region B watermark configuration register.
    byte_offset: 72
    fieldset: MPCWM1BCFGR
  - name: MPCWM1BR
    description: GTZC1 TZSC memory 1 sub-region B watermark register.
    byte_offset: 76
    fieldset: MPCWM1BR
  - name: MPCWM2ACFGR
    description: GTZC1 TZSC memory 2 sub-region A watermark configuration register.
    byte_offset: 80
    fieldset: MPCWM2ACFGR
  - name: MPCWM2AR
    description: GTZC1 TZSC memory 2 sub-region A watermark register.
    byte_offset: 84
    fieldset: MPCWM2AR
  - name: MPCWM2BCFGR
    description: GTZC1 TZSC memory 2 sub-region B watermark configuration register.
    byte_offset: 88
    fieldset: MPCWM2BCFGR
  - name: MPCWM2BR
    description: GTZC1 TZSC memory 2 sub-region B watermark register.
    byte_offset: 92
    fieldset: MPCWM2BR
  - name: MPCWM3ACFGR
    description: GTZC1 TZSC memory 3 sub-region A watermark configuration register.
    byte_offset: 96
    fieldset: MPCWM3ACFGR
  - name: MPCWM3AR
    description: GTZC1 TZSC memory 3 sub-region A watermark register.
    byte_offset: 100
    fieldset: MPCWM3AR
  - name: MPCWM3BCFGR
    description: GTZC1 TZSC memory 3 sub-region B watermark configuration register.
    byte_offset: 104
    fieldset: MPCWM3BCFGR
  - name: MPCWM3BR
    description: GTZC1 TZSC memory 3 sub-region B watermark register.
    byte_offset: 108
    fieldset: MPCWM3BR
  - name: MPCWM4ACFGR
    description: GTZC1 TZSC memory 4 sub-region A watermark configuration register.
    byte_offset: 112
    fieldset: MPCWM4ACFGR
  - name: MPCWM4AR
    description: GTZC1 TZSC memory 4 sub-region A watermark register.
    byte_offset: 116
    fieldset: MPCWM4AR
  - name: MPCWM4BCFGR
    description: GTZC1 TZSC memory 4 sub-region B watermark configuration register.
    byte_offset: 120
    fieldset: MPCWM4BCFGR
  - name: MPCWM4BR
    description: GTZC1 TZSC memory 4 sub-region B watermark register.
    byte_offset: 124
    fieldset: MPCWM4BR
fieldset/CR:
  description: GTZC1 TZSC control register.
  fields:
  - name: LCK
    description: lock the configuration of TZSC_SECCFGRx and TZSC_PRIVCFGRx until next reset This bit is cleared by default and once set, it can not be reset until system reset.
    bit_offset: 0
    bit_size: 1
fieldset/MPCWM1ACFGR:
  description: GTZC1 TZSC memory 1 sub-region A watermark configuration register.
  fields:
  - name: SREN
    description: 'Sub-region z enable Note: External memories that are watermark controlled start fully non-secure/unprivileged at reset when TZEN = 0xC3. When TZEN = 0xB4, external memories start fully secure/fully privileged (inverted reset-value).'
    bit_offset: 0
    bit_size: 1
  - name: SRLOCK
    description: Sub-region A lock This bit, once set, can be cleared only by a system reset.
    bit_offset: 1
    bit_size: 1
  - name: SEC
    description: Secure sub-region A of base region x This bit is taken into account only if SREN is set.
    bit_offset: 8
    bit_size: 1
  - name: PRIV
    description: Privileged sub-region A of base region x This bit is taken into account only if SREN is set.
    bit_offset: 9
    bit_size: 1
fieldset/MPCWM1AR:
  description: GTZC1 TZSC memory 1 sub-region A watermark register.
  fields:
  - name: SUBA_START
    description: Start of sub-region A in region x This field defines the address offset of the sub-region A, to be multiplied by the granularity defined in Table�30, versus the start of the region x. External memories that are watermark controlled, start fully non-secure at reset when TZEN�=�0xC3. When TZEN�=�0xB4, external memories start fully secure (inverted reset value).
    bit_offset: 0
    bit_size: 11
  - name: SUBA_LENGTH
    description: Length of sub-region A in region x This field defines the length of the sub-region A, to be multiplied by the granularity defined in Table�30. When SUBA_START + SUBA_LENGTH is higher than the maximum size allowed for the memory, a saturation of SUBA_LENGTH is applied automatically. If SUBA_LENGTH = 0, the sub-region A is disabled.(SREN bit in TZSC_MPCMWxACFGR is cleared).
    bit_offset: 16
    bit_size: 12
fieldset/MPCWM1BCFGR:
  description: GTZC1 TZSC memory 1 sub-region B watermark configuration register.
  fields:
  - name: SREN
    description: 'Sub-region B enable Note: External memories that are watermark controlled start fully non-secure/unprivileged at reset when TZEN = 0xC3. When TZEN = 0xB4, external memories start fully secure/fully privileged (inverted reset-value).'
    bit_offset: 0
    bit_size: 1
  - name: SRLOCK
    description: Sub-region B lock This bit, once set, can be cleared only by a system reset.
    bit_offset: 1
    bit_size: 1
  - name: SEC
    description: Secure sub-region B of base region x This bit is taken into account only if SREN is set.
    bit_offset: 8
    bit_size: 1
  - name: PRIV
    description: Privileged sub-region B of base region x This bit is taken into account only if SREN is set.
    bit_offset: 9
    bit_size: 1
fieldset/MPCWM1BR:
  description: GTZC1 TZSC memory 1 sub-region B watermark register.
  fields:
  - name: SUBB_START
    description: Start of sub-region B in region x This field defines the address offset of the sub-region B, to be multiplied by the granularity defined in Table�30, versus the start of the region x. External memories that are watermark controlled, start fully non-secure at reset when TZEN�=�0xC3. When TZEN�=�0xB4, external memories start fully secure (inverted reset value).
    bit_offset: 0
    bit_size: 11
  - name: SUBB_LENGTH
    description: Length of sub-region B in region x This field defines the length of the sub-region B, to be multiplied by the granularity defined in Table�30. When SUBB_START + SUBB_LENGTH is higher than the maximum size allowed for the memory, a saturation of SUBB_LENGTH is applied automatically. If SUBB_LENGTH = 0, the sub-region B is disabled.(SREN bit in TZSC_MPCMWxBCFGR is cleared).
    bit_offset: 16
    bit_size: 12
fieldset/MPCWM2ACFGR:
  description: GTZC1 TZSC memory 2 sub-region A watermark configuration register.
  fields:
  - name: SREN
    description: 'Sub-region z enable Note: External memories that are watermark controlled start fully non-secure/unprivileged at reset when TZEN = 0xC3. When TZEN = 0xB4, external memories start fully secure/fully privileged (inverted reset-value).'
    bit_offset: 0
    bit_size: 1
  - name: SRLOCK
    description: Sub-region A lock This bit, once set, can be cleared only by a system reset.
    bit_offset: 1
    bit_size: 1
  - name: SEC
    description: Secure sub-region A of base region x This bit is taken into account only if SREN is set.
    bit_offset: 8
    bit_size: 1
  - name: PRIV
    description: Privileged sub-region A of base region x This bit is taken into account only if SREN is set.
    bit_offset: 9
    bit_size: 1
fieldset/MPCWM2AR:
  description: GTZC1 TZSC memory 2 sub-region A watermark register.
  fields:
  - name: SUBA_START
    description: Start of sub-region A in region x This field defines the address offset of the sub-region A, to be multiplied by the granularity defined in Table�30, versus the start of the region x. External memories that are watermark controlled, start fully non-secure at reset when TZEN�=�0xC3. When TZEN�=�0xB4, external memories start fully secure (inverted reset value).
    bit_offset: 0
    bit_size: 11
  - name: SUBA_LENGTH
    description: Length of sub-region A in region x This field defines the length of the sub-region A, to be multiplied by the granularity defined in Table�30. When SUBA_START + SUBA_LENGTH is higher than the maximum size allowed for the memory, a saturation of SUBA_LENGTH is applied automatically. If SUBA_LENGTH = 0, the sub-region A is disabled.(SREN bit in TZSC_MPCMWxACFGR is cleared).
    bit_offset: 16
    bit_size: 12
fieldset/MPCWM2BCFGR:
  description: GTZC1 TZSC memory 2 sub-region B watermark configuration register.
  fields:
  - name: SREN
    description: 'Sub-region B enable Note: External memories that are watermark controlled start fully non-secure/unprivileged at reset when TZEN = 0xC3. When TZEN = 0xB4, external memories start fully secure/fully privileged (inverted reset-value).'
    bit_offset: 0
    bit_size: 1
  - name: SRLOCK
    description: Sub-region B lock This bit, once set, can be cleared only by a system reset.
    bit_offset: 1
    bit_size: 1
  - name: SEC
    description: Secure sub-region B of base region x This bit is taken into account only if SREN is set.
    bit_offset: 8
    bit_size: 1
  - name: PRIV
    description: Privileged sub-region B of base region x This bit is taken into account only if SREN is set.
    bit_offset: 9
    bit_size: 1
fieldset/MPCWM2BR:
  description: GTZC1 TZSC memory 2 sub-region B watermark register.
  fields:
  - name: SUBB_START
    description: Start of sub-region B in region x This field defines the address offset of the sub-region B, to be multiplied by the granularity defined in Table�30, versus the start of the region x. External memories that are watermark controlled, start fully non-secure at reset when TZEN�=�0xC3. When TZEN�=�0xB4, external memories start fully secure (inverted reset value).
    bit_offset: 0
    bit_size: 11
  - name: SUBB_LENGTH
    description: Length of sub-region B in region x This field defines the length of the sub-region B, to be multiplied by the granularity defined in Table�30. When SUBB_START + SUBB_LENGTH is higher than the maximum size allowed for the memory, a saturation of SUBB_LENGTH is applied automatically. If SUBB_LENGTH = 0, the sub-region B is disabled.(SREN bit in TZSC_MPCMWxBCFGR is cleared).
    bit_offset: 16
    bit_size: 12
fieldset/MPCWM3ACFGR:
  description: GTZC1 TZSC memory 3 sub-region A watermark configuration register.
  fields:
  - name: SREN
    description: 'Sub-region z enable Note: External memories that are watermark controlled start fully non-secure/unprivileged at reset when TZEN = 0xC3. When TZEN = 0xB4, external memories start fully secure/fully privileged (inverted reset-value).'
    bit_offset: 0
    bit_size: 1
  - name: SRLOCK
    description: Sub-region A lock This bit, once set, can be cleared only by a system reset.
    bit_offset: 1
    bit_size: 1
  - name: SEC
    description: Secure sub-region A of base region x This bit is taken into account only if SREN is set.
    bit_offset: 8
    bit_size: 1
  - name: PRIV
    description: Privileged sub-region A of base region x This bit is taken into account only if SREN is set.
    bit_offset: 9
    bit_size: 1
fieldset/MPCWM3AR:
  description: GTZC1 TZSC memory 3 sub-region A watermark register.
  fields:
  - name: SUBA_START
    description: Start of sub-region A in region x This field defines the address offset of the sub-region A, to be multiplied by the granularity defined in Table�30, versus the start of the region x. External memories that are watermark controlled, start fully non-secure at reset when TZEN�=�0xC3. When TZEN�=�0xB4, external memories start fully secure (inverted reset value).
    bit_offset: 0
    bit_size: 11
  - name: SUBA_LENGTH
    description: Length of sub-region A in region x This field defines the length of the sub-region A, to be multiplied by the granularity defined in Table�30. When SUBA_START + SUBA_LENGTH is higher than the maximum size allowed for the memory, a saturation of SUBA_LENGTH is applied automatically. If SUBA_LENGTH = 0, the sub-region A is disabled.(SREN bit in TZSC_MPCMWxACFGR is cleared).
    bit_offset: 16
    bit_size: 12
fieldset/MPCWM3BCFGR:
  description: GTZC1 TZSC memory 3 sub-region B watermark configuration register.
  fields:
  - name: SREN
    description: 'Sub-region B enable Note: External memories that are watermark controlled start fully non-secure/unprivileged at reset when TZEN = 0xC3. When TZEN = 0xB4, external memories start fully secure/fully privileged (inverted reset-value).'
    bit_offset: 0
    bit_size: 1
  - name: SRLOCK
    description: Sub-region B lock This bit, once set, can be cleared only by a system reset.
    bit_offset: 1
    bit_size: 1
  - name: SEC
    description: Secure sub-region B of base region x This bit is taken into account only if SREN is set.
    bit_offset: 8
    bit_size: 1
  - name: PRIV
    description: Privileged sub-region B of base region x This bit is taken into account only if SREN is set.
    bit_offset: 9
    bit_size: 1
fieldset/MPCWM3BR:
  description: GTZC1 TZSC memory 3 sub-region B watermark register.
  fields:
  - name: SUBB_START
    description: Start of sub-region B in region x This field defines the address offset of the sub-region B, to be multiplied by the granularity defined in Table�30, versus the start of the region x. External memories that are watermark controlled, start fully non-secure at reset when TZEN�=�0xC3. When TZEN�=�0xB4, external memories start fully secure (inverted reset value).
    bit_offset: 0
    bit_size: 11
  - name: SUBB_LENGTH
    description: Length of sub-region B in region x This field defines the length of the sub-region B, to be multiplied by the granularity defined in Table�30. When SUBB_START + SUBB_LENGTH is higher than the maximum size allowed for the memory, a saturation of SUBB_LENGTH is applied automatically. If SUBB_LENGTH = 0, the sub-region B is disabled.(SREN bit in TZSC_MPCMWxBCFGR is cleared).
    bit_offset: 16
    bit_size: 12
fieldset/MPCWM4ACFGR:
  description: GTZC1 TZSC memory 4 sub-region A watermark configuration register.
  fields:
  - name: SREN
    description: 'Sub-region z enable Note: External memories that are watermark controlled start fully non-secure/unprivileged at reset when TZEN = 0xC3. When TZEN = 0xB4, external memories start fully secure/fully privileged (inverted reset-value).'
    bit_offset: 0
    bit_size: 1
  - name: SRLOCK
    description: Sub-region A lock This bit, once set, can be cleared only by a system reset.
    bit_offset: 1
    bit_size: 1
  - name: SEC
    description: Secure sub-region A of base region x This bit is taken into account only if SREN is set.
    bit_offset: 8
    bit_size: 1
  - name: PRIV
    description: Privileged sub-region A of base region x This bit is taken into account only if SREN is set.
    bit_offset: 9
    bit_size: 1
fieldset/MPCWM4AR:
  description: GTZC1 TZSC memory 4 sub-region A watermark register.
  fields:
  - name: SUBA_START
    description: Start of sub-region A in region x This field defines the address offset of the sub-region A, to be multiplied by the granularity defined in Table�30, versus the start of the region x. External memories that are watermark controlled, start fully non-secure at reset when TZEN�=�0xC3. When TZEN�=�0xB4, external memories start fully secure (inverted reset value).
    bit_offset: 0
    bit_size: 11
  - name: SUBA_LENGTH
    description: Length of sub-region A in region x This field defines the length of the sub-region A, to be multiplied by the granularity defined in Table�30. When SUBA_START + SUBA_LENGTH is higher than the maximum size allowed for the memory, a saturation of SUBA_LENGTH is applied automatically. If SUBA_LENGTH = 0, the sub-region A is disabled.(SREN bit in TZSC_MPCMWxACFGR is cleared).
    bit_offset: 16
    bit_size: 12
fieldset/MPCWM4BCFGR:
  description: GTZC1 TZSC memory 4 sub-region B watermark configuration register.
  fields:
  - name: SREN
    description: 'Sub-region B enable Note: External memories that are watermark controlled start fully non-secure/unprivileged at reset when TZEN = 0xC3. When TZEN = 0xB4, external memories start fully secure/fully privileged (inverted reset-value).'
    bit_offset: 0
    bit_size: 1
  - name: SRLOCK
    description: Sub-region B lock This bit, once set, can be cleared only by a system reset.
    bit_offset: 1
    bit_size: 1
  - name: SEC
    description: Secure sub-region B of base region x This bit is taken into account only if SREN is set.
    bit_offset: 8
    bit_size: 1
  - name: PRIV
    description: Privileged sub-region B of base region x This bit is taken into account only if SREN is set.
    bit_offset: 9
    bit_size: 1
fieldset/MPCWM4BR:
  description: GTZC1 TZSC memory 4 sub-region B watermark register.
  fields:
  - name: SUBB_START
    description: Start of sub-region B in region x This field defines the address offset of the sub-region B, to be multiplied by the granularity defined in Table�30, versus the start of the region x. External memories that are watermark controlled, start fully non-secure at reset when TZEN�=�0xC3. When TZEN�=�0xB4, external memories start fully secure (inverted reset value).
    bit_offset: 0
    bit_size: 11
  - name: SUBB_LENGTH
    description: Length of sub-region B in region x This field defines the length of the sub-region B, to be multiplied by the granularity defined in Table�30. When SUBB_START + SUBB_LENGTH is higher than the maximum size allowed for the memory, a saturation of SUBB_LENGTH is applied automatically. If SUBB_LENGTH = 0, the sub-region B is disabled.(SREN bit in TZSC_MPCMWxBCFGR is cleared).
    bit_offset: 16
    bit_size: 12
fieldset/PRIVCFGR1:
  description: GTZC1 TZSC privilege configuration register 1.
  fields:
  - name: TIM2PRIV
    description: privileged access mode for TIM2.
    bit_offset: 0
    bit_size: 1
  - name: TIM3PRIV
    description: privileged access mode for TIM3.
    bit_offset: 1
    bit_size: 1
  - name: TIM4PRIV
    description: privileged access mode for TIM4.
    bit_offset: 2
    bit_size: 1
  - name: TIM5PRIV
    description: privileged access mode for TIM5.
    bit_offset: 3
    bit_size: 1
  - name: TIM6PRIV
    description: privileged access mode for TIM6.
    bit_offset: 4
    bit_size: 1
  - name: TIM7PRIV
    description: privileged access mode for TIM7.
    bit_offset: 5
    bit_size: 1
  - name: TIM12PRIV
    description: privileged access mode for TIM12.
    bit_offset: 6
    bit_size: 1
  - name: TIM13PRIV
    description: privileged access mode for TIM13.
    bit_offset: 7
    bit_size: 1
  - name: TIM14PRIV
    description: privileged access mode for TIM14.
    bit_offset: 8
    bit_size: 1
  - name: WWDGPRIV
    description: privileged access mode for WWDG.
    bit_offset: 9
    bit_size: 1
  - name: IWDGPRIV
    description: privileged access mode for IWDG.
    bit_offset: 10
    bit_size: 1
  - name: SPI2PRIV
    description: privileged access mode for SPI2.
    bit_offset: 11
    bit_size: 1
  - name: SPI3PRIV
    description: privileged access mode for SPI3.
    bit_offset: 12
    bit_size: 1
  - name: USART2PRIV
    description: privileged access mode for USART2.
    bit_offset: 13
    bit_size: 1
  - name: USART3PRIV
    description: privileged access mode for USART3.
    bit_offset: 14
    bit_size: 1
  - name: UART4PRIV
    description: privileged access mode for UART4.
    bit_offset: 15
    bit_size: 1
  - name: UART5PRIV
    description: privileged access mode for UART5.
    bit_offset: 16
    bit_size: 1
  - name: I2C1PRIV
    description: privileged access mode for I2C1.
    bit_offset: 17
    bit_size: 1
  - name: I2C2PRIV
    description: privileged access mode for I2C2.
    bit_offset: 18
    bit_size: 1
  - name: I3C1PRIV
    description: privileged access mode for I3C1.
    bit_offset: 19
    bit_size: 1
  - name: CRSPRIV
    description: privileged access mode for CRS.
    bit_offset: 20
    bit_size: 1
  - name: USART6PRIV
    description: privileged access mode for USART6.
    bit_offset: 21
    bit_size: 1
  - name: USART10PRIV
    description: privileged access mode for USART10.
    bit_offset: 22
    bit_size: 1
  - name: USART11PRIV
    description: privileged access mode for USART11.
    bit_offset: 23
    bit_size: 1
  - name: HDMICECPRIV
    description: privileged access mode for HDMICEC.
    bit_offset: 24
    bit_size: 1
  - name: DAC1PRIV
    description: privileged access mode for DAC1.
    bit_offset: 25
    bit_size: 1
  - name: UART7PRIV
    description: privileged access mode for UART7.
    bit_offset: 26
    bit_size: 1
  - name: UART8PRIV
    description: privileged access mode for UART8.
    bit_offset: 27
    bit_size: 1
  - name: UART9PRIV
    description: privileged access mode for UART9.
    bit_offset: 28
    bit_size: 1
  - name: UART12PRIV
    description: privileged access mode for UART12.
    bit_offset: 29
    bit_size: 1
  - name: DTSPRIV
    description: privileged access mode for DTS.
    bit_offset: 30
    bit_size: 1
  - name: LPTIM2PRIV
    description: privileged access mode for LPTIM2.
    bit_offset: 31
    bit_size: 1
fieldset/PRIVCFGR2:
  description: GTZC1 TZSC privilege configuration register 2.
  fields:
  - name: FDCAN1PRIV
    description: privileged access mode for FDCAN1.
    bit_offset: 0
    bit_size: 1
  - name: FDCAN2PRIV
    description: privileged access mode for FDCAN2.
    bit_offset: 1
    bit_size: 1
  - name: UCPDPRIV
    description: privileged access mode for UCPD.
    bit_offset: 2
    bit_size: 1
  - name: TIM1PRIV
    description: privileged access mode for TIM1.
    bit_offset: 8
    bit_size: 1
  - name: SPI1PRIV
    description: privileged access mode for SPI1.
    bit_offset: 9
    bit_size: 1
  - name: TIM8PRIV
    description: privileged access mode for TIM8.
    bit_offset: 10
    bit_size: 1
  - name: USART1PRIV
    description: privileged access mode for USART1.
    bit_offset: 11
    bit_size: 1
  - name: TIM15PRIV
    description: privileged access mode for TIM15.
    bit_offset: 12
    bit_size: 1
  - name: TIM16PRIV
    description: privileged access mode for TIM16.
    bit_offset: 13
    bit_size: 1
  - name: TIM17PRIV
    description: privileged access mode for TIM17.
    bit_offset: 14
    bit_size: 1
  - name: SPI4PRIV
    description: privileged access mode for SPI4.
    bit_offset: 15
    bit_size: 1
  - name: SPI6PRIV
    description: privileged access mode for SPI6.
    bit_offset: 16
    bit_size: 1
  - name: SAI1PRIV
    description: privileged access mode for SAI1.
    bit_offset: 17
    bit_size: 1
  - name: SAI2PRIV
    description: privileged access mode for SAI2.
    bit_offset: 18
    bit_size: 1
  - name: USBPRIV
    description: privileged access mode for USB.
    bit_offset: 19
    bit_size: 1
  - name: SPI5PRIV
    description: privileged access mode for SPI5.
    bit_offset: 24
    bit_size: 1
  - name: LPUART1PRIV
    description: privileged access mode for LPUART.
    bit_offset: 25
    bit_size: 1
  - name: I2C3PRIV
    description: privileged access mode for I2C3.
    bit_offset: 26
    bit_size: 1
  - name: I2C4PRIV
    description: privileged access mode for I2C4.
    bit_offset: 27
    bit_size: 1
  - name: LPTIM1PRIV
    description: privileged access mode for LPTIM1.
    bit_offset: 28
    bit_size: 1
  - name: LPTIM3PRIV
    description: privileged access mode for LPTIM3.
    bit_offset: 29
    bit_size: 1
  - name: LPTIM4PRIV
    description: privileged access mode for LPTIM4.
    bit_offset: 30
    bit_size: 1
  - name: LPTIM5PRIV
    description: privileged access mode for LPTIM5.
    bit_offset: 31
    bit_size: 1
fieldset/PRIVCFGR3:
  description: GTZC1 TZSC privilege configuration register 3.
  fields:
  - name: LPTIM6PRIV
    description: privileged access mode for LPTIM6.
    bit_offset: 0
    bit_size: 1
  - name: VREFBUFPRIV
    description: privileged access mode for VREFBUF.
    bit_offset: 1
    bit_size: 1
  - name: CRCPRIV
    description: privileged access mode for CRC.
    bit_offset: 8
    bit_size: 1
  - name: CORDICPRIV
    description: privileged access mode for CORDIC.
    bit_offset: 9
    bit_size: 1
  - name: FMACPRIV
    description: privileged access mode for FMAC.
    bit_offset: 10
    bit_size: 1
  - name: ICACHEPRIV
    description: privileged access mode for ICACHE.
    bit_offset: 12
    bit_size: 1
  - name: DCACHEPRIV
    description: privileged access mode for DCACHE.
    bit_offset: 13
    bit_size: 1
  - name: ADC12PRIV
    description: privileged access mode for ADC1 and ADC2.
    bit_offset: 14
    bit_size: 1
  - name: DCMIPRIV
    description: privileged access mode for DCMI.
    bit_offset: 15
    bit_size: 1
  - name: HASHPRIV
    description: privileged access mode for HASH.
    bit_offset: 17
    bit_size: 1
  - name: RNGPRIV
    description: privileged access mode for RNG.
    bit_offset: 18
    bit_size: 1
  - name: SDMMC1PRIV
    description: privileged access mode for SDMMC1.
    bit_offset: 22
    bit_size: 1
  - name: FMCPRIV
    description: privileged access mode for FMC.
    bit_offset: 23
    bit_size: 1
  - name: OCTOSPI1PRIV
    description: privileged access mode for OCTOSPI1.
    bit_offset: 24
    bit_size: 1
  - name: RAMCFGPRIV
    description: privileged access mode for RAMSCFG.
    bit_offset: 26
    bit_size: 1
fieldset/SECCFGR1:
  description: GTZC1 TZSC secure configuration register 1.
  fields:
  - name: TIM2SEC
    description: secure access mode for TIM2.
    bit_offset: 0
    bit_size: 1
  - name: TIM3SEC
    description: secure access mode for TIM3.
    bit_offset: 1
    bit_size: 1
  - name: TIM4SEC
    description: secure access mode for TIM4.
    bit_offset: 2
    bit_size: 1
  - name: TIM5SEC
    description: secure access mode for TIM5.
    bit_offset: 3
    bit_size: 1
  - name: TIM6SEC
    description: secure access mode for TIM6.
    bit_offset: 4
    bit_size: 1
  - name: TIM7SEC
    description: secure access mode for TIM7.
    bit_offset: 5
    bit_size: 1
  - name: TIM12SEC
    description: secure access mode for TIM12.
    bit_offset: 6
    bit_size: 1
  - name: TIM13SEC
    description: secure access mode for TIM13.
    bit_offset: 7
    bit_size: 1
  - name: TIM14SEC
    description: secure access mode for TIM14.
    bit_offset: 8
    bit_size: 1
  - name: WWDGSEC
    description: secure access mode for WWDG.
    bit_offset: 9
    bit_size: 1
  - name: IWDGSEC
    description: secure access mode for IWDG.
    bit_offset: 10
    bit_size: 1
  - name: SPI2SEC
    description: secure access mode for SPI2.
    bit_offset: 11
    bit_size: 1
  - name: SPI3SEC
    description: secure access mode for SPI3.
    bit_offset: 12
    bit_size: 1
  - name: USART2SEC
    description: secure access mode for USART2.
    bit_offset: 13
    bit_size: 1
  - name: USART3SEC
    description: secure access mode for USART3.
    bit_offset: 14
    bit_size: 1
  - name: UART4SEC
    description: secure access mode for UART4.
    bit_offset: 15
    bit_size: 1
  - name: UART5SEC
    description: secure access mode for UART5.
    bit_offset: 16
    bit_size: 1
  - name: I2C1SEC
    description: secure access mode for I2C1.
    bit_offset: 17
    bit_size: 1
  - name: I2C2SEC
    description: secure access mode for I2C2.
    bit_offset: 18
    bit_size: 1
  - name: I3C1SEC
    description: secure access mode for I3C1.
    bit_offset: 19
    bit_size: 1
  - name: CRSSEC
    description: secure access mode for CRS.
    bit_offset: 20
    bit_size: 1
  - name: USART6SEC
    description: secure access mode for USART6.
    bit_offset: 21
    bit_size: 1
  - name: USART10SEC
    description: secure access mode for USART10.
    bit_offset: 22
    bit_size: 1
  - name: USART11SEC
    description: secure access mode for USART11.
    bit_offset: 23
    bit_size: 1
  - name: HDMICECSEC
    description: secure access mode for HDMICEC.
    bit_offset: 24
    bit_size: 1
  - name: DAC1SEC
    description: secure access mode for DAC1.
    bit_offset: 25
    bit_size: 1
  - name: UART7SEC
    description: secure access mode for UART7.
    bit_offset: 26
    bit_size: 1
  - name: UART8SEC
    description: secure access mode for UART8.
    bit_offset: 27
    bit_size: 1
  - name: UART9SEC
    description: secure access mode for UART9.
    bit_offset: 28
    bit_size: 1
  - name: UART12SEC
    description: secure access mode for UART12.
    bit_offset: 29
    bit_size: 1
  - name: DTSSEC
    description: secure access mode for DTS.
    bit_offset: 30
    bit_size: 1
  - name: LPTIM2SEC
    description: secure access mode for LPTIM2.
    bit_offset: 31
    bit_size: 1
fieldset/SECCFGR2:
  description: GTZC1 TZSC secure configuration register 2.
  fields:
  - name: FDCAN1SEC
    description: secure access mode for FDCAN1.
    bit_offset: 0
    bit_size: 1
  - name: FDCAN2SEC
    description: secure access mode for FDCAN2.
    bit_offset: 1
    bit_size: 1
  - name: UCPDSEC
    description: secure access mode for UCPD.
    bit_offset: 2
    bit_size: 1
  - name: TIM1SEC
    description: secure access mode for TIM1.
    bit_offset: 8
    bit_size: 1
  - name: SPI1SEC
    description: secure access mode for SPI1.
    bit_offset: 9
    bit_size: 1
  - name: TIM8SEC
    description: secure access mode for TIM8.
    bit_offset: 10
    bit_size: 1
  - name: USART1SEC
    description: secure access mode for USART1.
    bit_offset: 11
    bit_size: 1
  - name: TIM15SEC
    description: secure access mode for TIM15.
    bit_offset: 12
    bit_size: 1
  - name: TIM16SEC
    description: secure access mode for TIM16.
    bit_offset: 13
    bit_size: 1
  - name: TIM17SEC
    description: secure access mode for TIM17.
    bit_offset: 14
    bit_size: 1
  - name: SPI4SEC
    description: secure access mode for SPI4.
    bit_offset: 15
    bit_size: 1
  - name: SPI6SEC
    description: secure access mode for SPI6.
    bit_offset: 16
    bit_size: 1
  - name: SAI1SEC
    description: secure access mode for SAI1.
    bit_offset: 17
    bit_size: 1
  - name: SAI2SEC
    description: secure access mode for SAI2.
    bit_offset: 18
    bit_size: 1
  - name: USBSEC
    description: secure access mode for USB.
    bit_offset: 19
    bit_size: 1
  - name: SPI5SEC
    description: secure access mode for SPI5.
    bit_offset: 24
    bit_size: 1
  - name: LPUART1SEC
    description: secure access mode for LPUART.
    bit_offset: 25
    bit_size: 1
  - name: I2C3SEC
    description: secure access mode for I2C3.
    bit_offset: 26
    bit_size: 1
  - name: I2C4SEC
    description: secure access mode for I2C4.
    bit_offset: 27
    bit_size: 1
  - name: LPTIM1SEC
    description: secure access mode for LPTIM1.
    bit_offset: 28
    bit_size: 1
  - name: LPTIM3SEC
    description: secure access mode for LPTIM3.
    bit_offset: 29
    bit_size: 1
  - name: LPTIM4SEC
    description: secure access mode for LPTIM4.
    bit_offset: 30
    bit_size: 1
  - name: LPTIM5SEC
    description: secure access mode for LPTIM5.
    bit_offset: 31
    bit_size: 1
fieldset/SECCFGR3:
  description: GTZC1 TZSC secure configuration register 3.
  fields:
  - name: LPTIM6SEC
    description: secure access mode for LPTIM6.
    bit_offset: 0
    bit_size: 1
  - name: VREFBUFSEC
    description: secure access mode for VREFBUF.
    bit_offset: 1
    bit_size: 1
  - name: CRCSEC
    description: secure access mode for CRC.
    bit_offset: 8
    bit_size: 1
  - name: CORDICSEC
    description: secure access mode for CORDIC.
    bit_offset: 9
    bit_size: 1
  - name: FMACSEC
    description: secure access mode for FMAC.
    bit_offset: 10
    bit_size: 1
  - name: ICACHESEC
    description: secure access mode for ICACHE.
    bit_offset: 12
    bit_size: 1
  - name: DCACHESEC
    description: secure access mode for DCACHE.
    bit_offset: 13
    bit_size: 1
  - name: ADC12SEC
    description: secure access mode for ADC1 and ADC2.
    bit_offset: 14
    bit_size: 1
  - name: DCMISEC
    description: secure access mode for DCMI.
    bit_offset: 15
    bit_size: 1
  - name: HASHSEC
    description: secure access mode for HASH.
    bit_offset: 17
    bit_size: 1
  - name: RNGSEC
    description: secure access mode for RNG.
    bit_offset: 18
    bit_size: 1
  - name: SDMMC1SEC
    description: secure access mode for SDMMC1.
    bit_offset: 22
    bit_size: 1
  - name: FMCSEC
    description: secure access mode for FMC.
    bit_offset: 23
    bit_size: 1
  - name: OCTOSPI1SEC
    description: secure access mode for OCTOSPI1.
    bit_offset: 24
    bit_size: 1
  - name: RAMCFGSEC
    description: secure access mode for RAMSCFG.
    bit_offset: 26
    bit_size: 1
