# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do relogio_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/OneDrive/Repositories/turma2022-1_vhdl/timer_de10lite/a19_timer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:26 on Oct 07,2022
# vcom -reportprogress 300 -93 -work work D:/OneDrive/Repositories/turma2022-1_vhdl/timer_de10lite/a19_timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity a19_timer
# -- Compiling architecture rtl of a19_timer
# ** Error: D:/OneDrive/Repositories/turma2022-1_vhdl/timer_de10lite/a19_timer.vhd(48): (vcom-1030) Subprogram "incrementa" signal formal "contador" bounds do not match those of actual.
# ** Error: D:/OneDrive/Repositories/turma2022-1_vhdl/timer_de10lite/a19_timer.vhd(49): (vcom-1030) Subprogram "incrementa" signal formal "contador" bounds do not match those of actual.
# ** Error: D:/OneDrive/Repositories/turma2022-1_vhdl/timer_de10lite/a19_timer.vhd(50): (vcom-1030) Subprogram "incrementa" signal formal "contador" bounds do not match those of actual.
# ** Error: D:/OneDrive/Repositories/turma2022-1_vhdl/timer_de10lite/a19_timer.vhd(53): VHDL Compiler exiting
# End time: 10:47:26 on Oct 07,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./relogio_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/OneDrive/Repositories/turma2022-1_vhdl/timer_de10lite/a19_timer.vhd}"
