/* SPDX-License-Identifier: GPL-2.0-only */

#include <soc/gpe.h>
#include <soc/gpio.h>

#include "gpio.h"

/* Pad configuration was generated automatically using intelp2m utility */
static const struct pad_config gpio_table[] = {

	/* ------- GPIO Community 0 ------- */

	/* ------- GPIO Group GPP_A ------- */

	/* GPP_A0 - RCIN# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1),

	/* GPP_A1 - LAD0 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1),

	/* GPP_A2 - LAD1 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1),

	/* GPP_A3 - LAD2 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1),

	/* GPP_A4 - LAD3 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1),

	/* GPP_A5 - LFRAME# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1),

	/* GPP_A6 - SERIRQ */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1),

	/* GPP_A7 - PIRQA# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1),

	/* GPP_A8 - CLKRUN# */
	/* DW0: 0x44000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1),

	/* GPP_A9 - CLKOUT_LPC0 */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),

	/* GPP_A10 - CLKOUT_LPC1 */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1),

	/* GPP_A11 - PME# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A11, NONE, DEEP, NF1),

	/* GPP_A12 - GPIO */
	/* DW0: 0x80000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A12, NONE, PLTRST, LEVEL, ACPI),

	/* GPP_A13 - SUSWARN#/SUSPWRDNACK */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1),

	/* GPP_A14 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A14, NONE, DEEP, OFF, ACPI),

	/* GPP_A15 - SUSACK# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A15, NONE, DEEP, NF1),

	/* GPP_A16 - CLKOUT_48 */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A16, NONE, DEEP, NF1),

	/* GPP_A17 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A17, NONE, DEEP, OFF, ACPI),

	/* GPP_A18 - ISH_GP0 */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A18, NONE, DEEP, NF1),

	/* GPP_A19 - RESERVED */

	/* GPP_A20 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_A20, NONE, DEEP, OFF, ACPI),

	/* GPP_A21 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_A21, NONE),

	/* GPP_A22 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_A22, NONE),

	/* GPP_A23 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_A23, NONE),

	/* ------- GPIO Group GPP_B ------- */

	/* GPP_B0 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B0, NONE, DEEP, OFF, ACPI),

	/* GPP_B1 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B1, NONE, DEEP, OFF, ACPI),

	/* GPP_B2 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B2, NONE, DEEP, OFF, ACPI),

	/* GPP_B3 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B3, NONE, DEEP, OFF, ACPI),

	/* GPP_B4 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B4, NONE, DEEP, OFF, ACPI),

	/* GPP_B5 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B5, NONE, DEEP, OFF, ACPI),

	/* GPP_B6 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B6, NONE, DEEP, OFF, ACPI),

	/* GPP_B7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B7, NONE, DEEP, OFF, ACPI),

	/* GPP_B8 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B8, NONE, DEEP, OFF, ACPI),

	/* GPP_B9 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B9, NONE, DEEP, OFF, ACPI),

	/* GPP_B10 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B10, NONE, DEEP, OFF, ACPI),

	/* GPP_B11 - RESERVED */

	/* GPP_B12 - SLP_S0# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1),

	/* GPP_B13 - PLTRST# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1),

	/* GPP_B14 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B14, NONE, DEEP, OFF, ACPI),

	/* GPP_B15 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B15, NONE, DEEP, OFF, ACPI),

	/* GPP_B16 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B16, NONE, DEEP, OFF, ACPI),

	/* GPP_B17 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B17, NONE, DEEP, OFF, ACPI),

	/* GPP_B18 - GSPI0_MOSI */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_B18, NONE, DEEP, NF1),

	/* GPP_B19 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B19, NONE, DEEP, OFF, ACPI),

	/* GPP_B20 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B20, NONE, DEEP, OFF, ACPI),

	/* GPP_B21 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B21, NONE, DEEP, OFF, ACPI),

	/* GPP_B22 - GSPI1_MOSI */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_B22, NONE, DEEP, NF1),

	/* GPP_B23 - SML1ALERT# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_B23, NONE, DEEP, NF1),

	/* ------- GPIO Community 1 ------- */

	/* ------- GPIO Group GPP_C ------- */

	/* GPP_C0 - SMBCLK */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1),

	/* GPP_C1 - SMBDATA */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1),

	/* GPP_C2 - SMBALERT# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C2, NONE, DEEP, NF1),

	/* GPP_C3 - SML0CLK */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C3, NONE, DEEP, NF1),

	/* GPP_C4 - SML0DATA */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C4, NONE, DEEP, NF1),

	/* GPP_C5 - SML0ALERT# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C5, NONE, DEEP, NF1),

	/* GPP_C6 - SML1CLK */
	/* DW0: 0x84000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C6, NONE, PLTRST, NF1),

	/* GPP_C7 - SML1DATA */
	/* DW0: 0x84000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C7, NONE, PLTRST, NF1),

	/* GPP_C8 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_C8, NONE, PLTRST, OFF, ACPI),

	/* GPP_C9 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_C9, NONE, PLTRST, OFF, ACPI),

	/* GPP_C10 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C10, 1, DEEP),

	/* GPP_C11 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_C11, NONE, DEEP, OFF, ACPI),

	/* GPP_C12 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_C12, NONE, DEEP, OFF, ACPI),

	/* GPP_C13 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_C13, NONE, DEEP, OFF, ACPI),

	/* GPP_C14 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_C14, NONE, DEEP, OFF, ACPI),

	/* GPP_C15 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_C15, NONE, DEEP, OFF, ACPI),

	/* GPP_C16 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_C16, NONE, DEEP, OFF, ACPI),

	/* GPP_C17 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_C17, NONE, DEEP, OFF, ACPI),

	/* GPP_C18 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_C18, NONE, DEEP, OFF, ACPI),

	/* GPP_C19 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_C19, NONE, DEEP, OFF, ACPI),

	/* GPP_C20 - RESERVED */

	/* GPP_C21 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C21, 1, DEEP),

	/* GPP_C22 - GPIO */
	/* DW0: 0x42840102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_SMI(GPP_C22, NONE, DEEP, EDGE_SINGLE, INVERT),

	/* GPP_C23 - GPIO */
	/* DW0: 0x40880102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_SCI(GPP_C23, NONE, DEEP, LEVEL, INVERT),

	/* ------- GPIO Group GPP_D ------- */

	/* GPP_D0 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D0, NONE, DEEP, OFF, ACPI),

	/* GPP_D1 - GPIO */
	/* DW0: 0x84000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D1, 0, PLTRST),

	/* GPP_D2 - SPI1_MISO */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_D2, NONE, DEEP, NF1),

	/* GPP_D3 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D3, NONE, DEEP, OFF, ACPI),

	/* GPP_D4 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D4, NONE, DEEP, OFF, ACPI),

	/* GPP_D5 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D5, 0, DEEP),

	/* GPP_D6 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D6, NONE, DEEP, OFF, ACPI),

	/* GPP_D7 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D7, NONE, DEEP, OFF, ACPI),

	/* GPP_D8 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D8, NONE, DEEP, OFF, ACPI),

	/* GPP_D9 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D9, NONE, DEEP, OFF, ACPI),

	/* GPP_D10 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D10, NONE, DEEP, OFF, ACPI),

	/* GPP_D11 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D11, NONE, DEEP, OFF, ACPI),

	/* GPP_D12 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D12, NONE, DEEP, OFF, ACPI),

	/* GPP_D13 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D13, NONE, DEEP, OFF, ACPI),

	/* GPP_D14 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D14, NONE, DEEP, OFF, ACPI),

	/* GPP_D15 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D15, NONE, DEEP, OFF, ACPI),

	/* GPP_D16 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D16, NONE, DEEP, OFF, ACPI),

	/* GPP_D17 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D17, NONE, DEEP, OFF, ACPI),

	/* GPP_D18 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D18, NONE, DEEP, OFF, ACPI),

	/* GPP_D19 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D19, NONE, DEEP, OFF, ACPI),

	/* GPP_D20 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D20, NONE, DEEP, OFF, ACPI),

	/* GPP_D21 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D21, NONE, DEEP, OFF, ACPI),

	/* GPP_D22 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D22, NONE, DEEP, OFF, ACPI),

	/* GPP_D23 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D23, NONE, DEEP, OFF, ACPI),

	/* ------- GPIO Group GPP_G ------- */

	/* GPP_G0 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_G0, NONE, DEEP, OFF, ACPI),

	/* GPP_G1 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_G1, NONE, DEEP, OFF, ACPI),

	/* GPP_G2 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_G2, NONE, DEEP, OFF, ACPI),

	/* GPP_G3 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_G3, NONE, DEEP, OFF, ACPI),

	/* GPP_G4 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_G4, NONE, DEEP, OFF, ACPI),

	/* GPP_G5 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_G5, NONE, DEEP, OFF, ACPI),

	/* GPP_G6 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_G6, NONE, DEEP, OFF, ACPI),

	/* GPP_G7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_G7, NONE, DEEP, OFF, ACPI),

	/* ------- GPIO Group AZA ------- */

	/* ------- GPIO Group VGPIO_0 ------- */

	/* ------- GPIO Group VGPIO_1 ------- */

	/* ------- GPIO Community 2 ------- */

	/* ------- GPIO Group GPD ------- */

	/* GPD0 - BATLOW# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPD0, NONE, DEEP, NF1),

	/* GPD1 - ACPRESENT */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPD1, NONE, DEEP, NF1),

	/* GPD2 - LAN_WAKE# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD2, NONE, DEEP, NF1),

	/* GPD3 - PRWBTN# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPD3, NONE, DEEP, NF1),

	/* GPD4 - SLP_S3# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD4, NONE, DEEP, NF1),

	/* GPD5 - SLP_S4# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD5, NONE, DEEP, NF1),

	/* GPD6 - SLP_A# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD6, NONE, DEEP, NF1),

	/* GPD7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPD7, NONE, DEEP, OFF, ACPI),

	/* GPD8 - SUSCLK */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD8, NONE, DEEP, NF1),

	/* GPD9 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPD9, NONE, DEEP, OFF, ACPI),

	/* GPD10 - SLP_S5# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD10, NONE, DEEP, NF1),

	/* GPD11 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPD11, NONE, DEEP, OFF, ACPI),

	/* ------- GPIO Community 3 ------- */

	/* ------- GPIO Group GPP_K ------- */

	/* GPP_K0 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_K0, NONE, DEEP, OFF, ACPI),

	/* GPP_K1 - GPIO */
	/* DW0: 0x44000101, DW1: 0x00000000 */
	/* DW0: 1 - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K1, NONE, DEEP, OFF, ACPI),

	/* GPP_K2 - GPIO */
	/* DW0: 0x44000101, DW1: 0x00000000 */
	/* DW0: 1 - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K2, NONE, DEEP, OFF, ACPI),

	/* GPP_K3 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K3, NONE, DEEP, OFF, ACPI),

	/* GPP_K4 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K4, NONE, DEEP, OFF, ACPI),

	/* GPP_K5 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K5, NONE, DEEP, OFF, ACPI),

	/* GPP_K6 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K6, NONE, DEEP, OFF, ACPI),

	/* GPP_K7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K7, NONE, DEEP, OFF, ACPI),

	/* GPP_K8 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K8, NONE, DEEP, OFF, ACPI),

	/* GPP_K9 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K9, NONE, DEEP, OFF, ACPI),

	/* GPP_K10 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K10, NONE, DEEP, OFF, ACPI),

	/* GPP_K11 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K11, NONE, DEEP, OFF, ACPI),

	/* GPP_K12 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_K12, NONE, DEEP, OFF, ACPI),

	/* GPP_K13 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_K13, NONE, DEEP, OFF, ACPI),

	/* GPP_K14 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K14, NONE, DEEP, OFF, ACPI),

	/* GPP_K15 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K15, NONE, DEEP, OFF, ACPI),

	/* GPP_K16 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K16, NONE, DEEP, OFF, ACPI),

	/* GPP_K17 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K17, NONE, DEEP, OFF, ACPI),

	/* GPP_K18 - NMI# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_K18, NONE, DEEP, NF1),

	/* GPP_K19 - SMI# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_K19, NONE, DEEP, NF1),

	/* GPP_K20 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K20, NONE, DEEP, OFF, ACPI),

	/* GPP_K21 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K21, NONE, DEEP, OFF, ACPI),

	/* GPP_K22 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_K22, NONE, DEEP, OFF, ACPI),

	/* GPP_K23 - RESERVED */

	/* ------- GPIO Group GPP_H ------- */

	/* GPP_H0 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H0, NONE, DEEP, OFF, ACPI),

	/* GPP_H1 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H1, NONE, DEEP, OFF, ACPI),

	/* GPP_H2 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_H2, NONE),

	/* GPP_H3 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H3, NONE, DEEP, OFF, ACPI),

	/* GPP_H4 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H4, NONE, DEEP, OFF, ACPI),

	/* GPP_H5 - RESERVED */

	/* GPP_H6 - SRCCLKREQ12# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H6, NONE, DEEP, NF1),

	/* GPP_H7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H7, NONE, DEEP, OFF, ACPI),

	/* GPP_H8 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H8, NONE, DEEP, OFF, ACPI),

	/* GPP_H9 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H9, NONE, DEEP, OFF, ACPI),

	/* GPP_H10 - RESERVED */

	/* GPP_H11 - RESERVED */

	/* GPP_H12 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H12, 1, PLTRST),

	/* GPP_H13 - RESERVED */

	/* GPP_H14 - RESERVED */

	/* GPP_H15 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H15, NONE, PLTRST, OFF, ACPI),

	/* GPP_H16 - SML4CLK */
	/* DW0: 0x84000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H16, NONE, PLTRST, NF1),

	/* GPP_H17 - SML4DATA */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H17, NONE, DEEP, NF1),

	/* GPP_H18 - SML4ALERT# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H18, NONE, DEEP, NF1),

	/* GPP_H19 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H19, NONE, PLTRST, OFF, ACPI),

	/* GPP_H20 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H20, 1, DEEP),

	/* GPP_H21 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H21, NONE, PLTRST, OFF, ACPI),

	/* GPP_H22 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H22, 1, DEEP),

	/* GPP_H23 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H23, NONE, DEEP, OFF, ACPI),

	/* ------- GPIO Group GPP_E ------- */

	/* GPP_E0 - SATAXPCIE0 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_E0, NONE, DEEP, NF1),

	/* GPP_E1 - SATAXPCIE1 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_E1, NONE, DEEP, NF1),

	/* GPP_E2 - SATAXPCIE2 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_E2, NONE, DEEP, NF1),

	/* GPP_E3 - CPU_GP0 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_E3, NONE, DEEP, NF1),

	/* GPP_E4 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E4, NONE, DEEP, OFF, ACPI),

	/* GPP_E5 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E5, NONE, DEEP, OFF, ACPI),

	/* GPP_E6 - GPIO */
	/* DW0: 0x80820102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_NMI(GPP_E6, NONE, PLTRST, LEVEL, INVERT),

	/* GPP_E7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E7, NONE, DEEP, OFF, ACPI),

	/* GPP_E8 - SATALED# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1),

	/* GPP_E9 - USB2_OC0# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1),

	/* GPP_E10 - USB2_OC1# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1),

	/* GPP_E11 - USB2_OC2# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_E11, NONE, DEEP, NF1),

	/* GPP_E12 - USB2_OC3# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_E12, NONE, DEEP, NF1),

	/* ------- GPIO Group GPP_F ------- */

	/* GPP_F0 - SATAXPCIE3 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F0, NONE, DEEP, NF1),

	/* GPP_F1 - SATAXPCIE4 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F1, NONE, DEEP, NF1),

	/* GPP_F2 - SATAXPCIE5 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F2, NONE, DEEP, NF1),

	/* GPP_F3 - SATAXPCIE6 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F3, NONE, DEEP, NF1),

	/* GPP_F4 - SATAXPCIE7 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F4, NONE, DEEP, NF1),

	/* GPP_F5 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F5, NONE, DEEP, OFF, ACPI),

	/* GPP_F6 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F6, NONE, DEEP, OFF, ACPI),

	/* GPP_F7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F7, NONE, DEEP, OFF, ACPI),

	/* GPP_F8 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F8, NONE, DEEP, OFF, ACPI),

	/* GPP_F9 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F9, NONE, DEEP, OFF, ACPI),

	/* GPP_F10 - SATA_SCLOCK */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_F10, NONE, DEEP, NF1),

	/* GPP_F11 - SATA_SLOAD */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_F11, NONE, DEEP, NF1),

	/* GPP_F12 - SATA_SDATAOUT1 */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_F12, NONE, DEEP, NF1),

	/* GPP_F13 - SATA_SDATAOUT0 */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_F13, NONE, DEEP, NF1),

	/* GPP_F14 - PS_ON# */
	/* DW0: 0x44000b00, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_F14, NONE, DEEP, NF2),

	/* GPP_F15 - USB2_OC4# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F15, NONE, DEEP, NF1),

	/* GPP_F16 - USB2_OC5# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F16, NONE, DEEP, NF1),

	/* GPP_F17 - USB2_OC6# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F17, NONE, DEEP, NF1),

	/* GPP_F18 - USB2_OC7# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F18, NONE, DEEP, NF1),

	/* GPP_F19 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F19, NONE, DEEP, OFF, ACPI),

	/* GPP_F20 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F20, NONE, DEEP, OFF, ACPI),

	/* GPP_F21 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F21, NONE, DEEP, OFF, ACPI),

	/* GPP_F22 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F22, NONE, DEEP, OFF, ACPI),

	/* GPP_F23 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_F23, NONE, DEEP, OFF, ACPI),

	/* ------- GPIO Group SPI ------- */

	/* ------- GPIO Community 4 ------- */

	/* ------- GPIO Group CPU ------- */

	/* ------- GPIO Group JTAG ------- */

	/* ------- GPIO Group GPP_I ------- */

	/* GPP_I0 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_I0, NONE, DEEP, OFF, ACPI),

	/* GPP_I1 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_I1, NONE, DEEP, OFF, ACPI),

	/* GPP_I2 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_I2, NONE, DEEP, OFF, ACPI),

	/* GPP_I3 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_I3, NONE, DEEP, OFF, ACPI),

	/* GPP_I4 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_I4, NONE, DEEP, OFF, ACPI),

	/* GPP_I5 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_I5, NONE, DEEP, OFF, ACPI),

	/* GPP_I6 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_I6, NONE, DEEP, OFF, ACPI),

	/* GPP_I7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_I7, NONE, DEEP, OFF, ACPI),

	/* GPP_I8 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_I8, NONE, DEEP, OFF, ACPI),

	/* GPP_I9 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_I9, NONE, DEEP, OFF, ACPI),

	/* GPP_I10 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_I10, NONE, DEEP, OFF, ACPI),

	/* GPP_I11 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_I11, NONE, DEEP, OFF, ACPI),

	/* GPP_I12 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_I12, NONE, DEEP, OFF, ACPI),

	/* GPP_I13 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_I13, NONE, DEEP, OFF, ACPI),

	/* GPP_I14 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_I14, NONE, DEEP, OFF, ACPI),

	/* ------- GPIO Group GPP_J ------- */

	/* GPP_J0 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_J0, NONE, DEEP, OFF, ACPI),

	/* GPP_J1 - CPU_C10_GATE# */
	/* DW0: 0x44000a01, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1 - IGNORED */
	PAD_CFG_NF(GPP_J1, NONE, DEEP, NF2),

	/* GPP_J2 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_J2, NONE, DEEP, OFF, ACPI),

	/* GPP_J3 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_J3, NONE, DEEP, OFF, ACPI),

	/* GPP_J4 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_J4, NONE, DEEP, OFF, ACPI),

	/* GPP_J5 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_J5, NONE, DEEP, OFF, ACPI),

	/* GPP_J6 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_J6, NONE, DEEP, OFF, ACPI),

	/* GPP_J7 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_J7, NONE, DEEP, OFF, ACPI),

	/* GPP_J8 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_J8, NONE, DEEP, OFF, ACPI),

	/* GPP_J9 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_J9, NONE, DEEP, OFF, ACPI),

	/* GPP_J10 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_J10, NONE, DEEP, OFF, ACPI),

	/* GPP_J11 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_J11, NONE, DEEP, OFF, ACPI),
};

void mainboard_configure_gpios(void)
{
	gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
}

static const struct pad_config early_gpio_table[] = {
	/* ------- GPIO Group GPP_A ------- */

	/* GPP_A0 - RCIN# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1),

	/* GPP_A1 - LAD0 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1),

	/* GPP_A2 - LAD1 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1),

	/* GPP_A3 - LAD2 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1),

	/* GPP_A4 - LAD3 */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1),

	/* GPP_A5 - LFRAME# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1),

	/* GPP_A6 - SERIRQ */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1),

	/* GPP_A7 - PIRQA# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1),

	/* GPP_A8 - CLKRUN# */
	/* DW0: 0x44000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1),

	/* GPP_A9 - CLKOUT_LPC0 */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),

	/* GPP_A10 - CLKOUT_LPC1 */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1),

	/* GPP_A11 - PME# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A11, NONE, DEEP, NF1),

	/* GPP_A12 - GPIO */
	/* DW0: 0x80000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A12, NONE, PLTRST, LEVEL, ACPI),

	/* GPP_A13 - SUSWARN#/SUSPWRDNACK */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1),

	/* GPP_A14 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A14, NONE, DEEP, OFF, ACPI),

	/* GPP_A15 - SUSACK# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A15, NONE, DEEP, NF1),
};

void mainboard_configure_early_gpios(void)
{
	gpio_configure_pads(early_gpio_table, ARRAY_SIZE(early_gpio_table));
}
