[05/31 14:46:33      0s] 
[05/31 14:46:33      0s] Cadence Innovus(TM) Implementation System.
[05/31 14:46:33      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/31 14:46:33      0s] 
[05/31 14:46:33      0s] Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
[05/31 14:46:33      0s] Options:	
[05/31 14:46:33      0s] Date:		Sat May 31 14:46:33 2025
[05/31 14:46:33      0s] Host:		linrack12.bioeelocal (x86_64 w/Linux 4.18.0-553.22.1.el8_10.x86_64) (24cores*48cpus*Intel(R) Xeon(R) Gold 6240R CPU @ 2.40GHz 36608KB)
[05/31 14:46:33      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[05/31 14:46:33      0s] 
[05/31 14:46:33      0s] License:
[05/31 14:46:33      0s] 		[14:46:33.494505] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

[05/31 14:46:33      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[05/31 14:46:33      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/31 14:46:35      1s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[05/31 14:46:51     14s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
[05/31 14:46:55     17s] @(#)CDS: NanoRoute 23.10-p003_1 NR240109-1512/23_10-UB (database version 18.20.618) {superthreading v2.20}
[05/31 14:46:55     17s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[05/31 14:46:55     17s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[05/31 14:46:55     17s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[05/31 14:46:55     17s] @(#)CDS: CPE v23.10-p004
[05/31 14:46:55     17s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[05/31 14:46:55     17s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[05/31 14:46:55     17s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[05/31 14:46:55     17s] @(#)CDS: RCDB 11.15.0
[05/31 14:46:55     17s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[05/31 14:46:55     17s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[05/31 14:46:55     17s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[05/31 14:46:55     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ.

[05/31 14:46:55     17s] Change the soft stacksize limit to 0.2%RAM (1544 mbytes). Set global soft_stack_size_limit to change the value.
[05/31 14:46:57     18s] 
[05/31 14:46:57     18s] **INFO:  MMMC transition support version v31-84 
[05/31 14:46:57     18s] 
[05/31 14:46:57     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/31 14:46:57     18s] <CMD> suppressMessage ENCEXT-2799
[05/31 14:46:58     18s] <CMD> getVersion
[05/31 14:46:58     18s] [INFO] Loading PVS 23.10 fill procedures
[05/31 14:46:58     18s] <CMD> win
[05/31 14:47:01     19s] <CMD> zoomBox 0.00500 0.01000 0.10000 0.09500
[05/31 14:47:01     19s] <CMD> zoomBox 0.02100 0.02700 0.09100 0.08900
[05/31 14:47:17     20s] <CMD> set_message -id IMPLF-200 -suppress
[05/31 14:47:17     20s] <CMD> set_message -id IMPLF-201 -suppress
[05/31 14:47:17     20s] <CMD> set_message -id IMPFP-3961 -suppress
[05/31 14:47:17     20s] <CMD> set_message -id IMPSP-9025 -suppress
[05/31 14:47:17     20s] <CMD> set init_gnd_net gnd
[05/31 14:47:17     20s] <CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef}
[05/31 14:47:17     20s] <CMD> set init_design_settop 0
[05/31 14:47:17     20s] <CMD> set init_verilog ../adder_nl.v
[05/31 14:47:17     20s] <CMD> set init_mmmc_file mmmc_setup.tcl
[05/31 14:47:17     20s] <CMD> set init_pwr_net vdd
[05/31 14:47:17     20s] <CMD> init_design -setup view_slow_mission -hold view_fast_mission
[05/31 14:47:17     20s] #% Begin Load MMMC data ... (date=05/31 14:47:17, mem=1782.0M)
[05/31 14:47:17     20s] #% End Load MMMC data ... (date=05/31 14:47:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1783.4M, current mem=1783.4M)
[05/31 14:47:17     20s] INFO: New setup and hold views overwrite old settings during design initialization
[05/31 14:47:17     20s] 
[05/31 14:47:17     20s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...
[05/31 14:47:17     20s] 
[05/31 14:47:17     20s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...
[05/31 14:47:17     20s] 
[05/31 14:47:17     20s] Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
[05/31 14:47:17     20s] Set DBUPerIGU to M1 pitch 116.
[05/31 14:47:17     20s] [14:47:17.240816] Periodic Lic check successful
[14:47:17.765138] Feature usage summary:
[14:47:17.765139] Innovus_Impl_System
[14:47:17.765144] Innovus_20nm_Opt

[05/31 14:47:17     20s] This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
[05/31 14:47:17     20s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[05/31 14:47:18     20s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[05/31 14:47:18     20s] Loading view definition file from mmmc_setup.tcl
[05/31 14:47:18     20s] Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 14:47:47     50s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/31 14:47:53     55s] Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[05/31 14:47:53     55s] Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
[05/31 14:48:29     92s] Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
[05/31 14:48:30     92s] Ending "PreSetAnalysisView" (total cpu=0:01:12, real=0:01:12, peak res=3467.4M, current mem=2028.7M)
[05/31 14:48:30     92s] *** End library_loading (cpu=1.19min, real=1.20min, mem=1025.1M, fe_cpu=1.54min, fe_real=1.95min, fe_mem=2686.4M) ***
[05/31 14:48:30     92s] #% Begin Load netlist data ... (date=05/31 14:48:30, mem=2028.7M)
[05/31 14:48:30     92s] *** Begin netlist parsing (mem=2686.4M) ***
[05/31 14:48:30     92s] Created 1371 new cells from 2 timing libraries.
[05/31 14:48:30     92s] Reading netlist ...
[05/31 14:48:30     92s] Backslashed names will retain backslash and a trailing blank character.
[05/31 14:48:30     92s] Reading verilog netlist '../adder_nl.v'
[05/31 14:48:30     92s] 
[05/31 14:48:30     92s] *** Memory Usage v#2 (Current mem = 2686.426M, initial mem = 828.590M) ***
[05/31 14:48:30     92s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2686.4M) ***
[05/31 14:48:30     92s] #% End Load netlist data ... (date=05/31 14:48:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2271.8M, current mem=2271.8M)
[05/31 14:48:30     92s] Top level cell is adder.
[05/31 14:48:31     93s] Hooked 2742 DB cells to tlib cells.
[05/31 14:48:31     93s] Ending "BindLib:" (total cpu=0:00:01.0, real=0:00:01.0, peak res=2886.1M, current mem=2886.1M)
[05/31 14:48:31     93s] Starting recursive module instantiation check.
[05/31 14:48:31     93s] No recursion found.
[05/31 14:48:31     93s] Building hierarchical netlist for Cell adder ...
[05/31 14:48:31     93s] ***** UseNewTieNetMode *****.
[05/31 14:48:31     93s] *** Netlist is unique.
[05/31 14:48:31     93s] Setting Std. cell height to 540 DBU (smallest netlist inst).
[05/31 14:48:31     93s] ** info: there are 2743 modules.
[05/31 14:48:31     93s] ** info: there are 10 stdCell insts.
[05/31 14:48:31     93s] ** info: there are 0 insts with no signal pins.
[05/31 14:48:31     93s] 
[05/31 14:48:31     93s] *** Memory Usage v#2 (Current mem = 2867.840M, initial mem = 828.590M) ***
[05/31 14:48:31     93s] 
[05/31 14:48:31     93s] Honor LEF defined pitches for advanced node
[05/31 14:48:31     93s] Start create_tracks
[05/31 14:48:31     94s] Extraction setup Started for TopCell adder 
[05/31 14:48:31     94s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/31 14:48:31     94s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/31 14:48:31     94s] eee: __QRC_SADV_USE_LE__ is set 0
[05/31 14:48:33     95s] Generating auto layer map file.
[05/31 14:48:33     95s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/31 14:48:33     95s] eee:        1	      M1	        5	         m1	Metal          
[05/31 14:48:33     95s] eee:       34	      V1	        6	         v1	Via            
[05/31 14:48:33     95s] eee:        2	      M2	        7	         m2	Metal          
[05/31 14:48:33     95s] eee:       35	      AY	        8	         ay	Via            
[05/31 14:48:33     95s] eee:        3	      C1	        9	         c1	Metal          
[05/31 14:48:33     95s] eee:       36	      A1	       10	         a1	Via            
[05/31 14:48:33     95s] eee:        4	      C2	       11	         c2	Metal          
[05/31 14:48:33     95s] eee:       37	      A2	       12	         a2	Via            
[05/31 14:48:33     95s] eee:        5	      C3	       13	         c3	Metal          
[05/31 14:48:33     95s] eee:       38	      A3	       14	         a3	Via            
[05/31 14:48:33     95s] eee:        6	      C4	       15	         c4	Metal          
[05/31 14:48:33     95s] eee:       39	      A4	       16	         a4	Via            
[05/31 14:48:33     95s] eee:        7	      C5	       17	         c5	Metal          
[05/31 14:48:33     95s] eee:       40	      YS	       18	         ys	Via            
[05/31 14:48:33     95s] eee:        8	      JA	       19	         ja	Metal          
[05/31 14:48:33     95s] eee:       41	      JV	       20	         jv	Via            
[05/31 14:48:33     95s] eee:        9	      QA	       21	         qa	Metal          
[05/31 14:48:33     95s] eee:       42	      JW	       22	         jw	Via            
[05/31 14:48:33     95s] eee:       10	      QB	       23	         qb	Metal          
[05/31 14:48:33     95s] eee:       43	      VV	       24	         vv	Via            
[05/31 14:48:33     95s] eee:       11	      LB	       25	         lb	Metal          
[05/31 14:48:33     95s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 14:48:33     95s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 14:48:33     95s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 14:48:33     95s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/31 14:48:33     95s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 14:48:33     95s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 14:48:33     95s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 14:48:33     95s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/31 14:48:33     96s] eee: Save / Restore of RC patterns enabled 
[05/31 14:48:33     96s] eee: Pattern meta data file doesn't exist
[05/31 14:48:33     96s] eee: Pattern data restore failed for 2 tech files
[05/31 14:48:33     96s] eee: Pattern extraction started for 2 tech files
[05/31 14:48:33     96s] Importing multi-corner technology file(s) for preRoute extraction...
[05/31 14:48:33      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 14:48:34      0s] Generating auto layer map file.
[05/31 14:48:34      0s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/31 14:48:34      0s] eee:        1	      M1	        5	         m1	Metal          
[05/31 14:48:34      0s] eee:       34	      V1	        6	         v1	Via            
[05/31 14:48:34      0s] eee:        2	      M2	        7	         m2	Metal          
[05/31 14:48:34      0s] eee:       35	      AY	        8	         ay	Via            
[05/31 14:48:34      0s] eee:        3	      C1	        9	         c1	Metal          
[05/31 14:48:34      0s] eee:       36	      A1	       10	         a1	Via            
[05/31 14:48:34      0s] eee:        4	      C2	       11	         c2	Metal          
[05/31 14:48:34      0s] eee:       37	      A2	       12	         a2	Via            
[05/31 14:48:34      0s] eee:        5	      C3	       13	         c3	Metal          
[05/31 14:48:34      0s] eee:       38	      A3	       14	         a3	Via            
[05/31 14:48:34      0s] eee:        6	      C4	       15	         c4	Metal          
[05/31 14:48:34      0s] eee:       39	      A4	       16	         a4	Via            
[05/31 14:48:34      0s] eee:        7	      C5	       17	         c5	Metal          
[05/31 14:48:34      0s] eee:       40	      YS	       18	         ys	Via            
[05/31 14:48:34      0s] eee:        8	      JA	       19	         ja	Metal          
[05/31 14:48:34      0s] eee:       41	      JV	       20	         jv	Via            
[05/31 14:48:34      0s] eee:        9	      QA	       21	         qa	Metal          
[05/31 14:48:34      0s] eee:       42	      JW	       22	         jw	Via            
[05/31 14:48:34      0s] eee:       10	      QB	       23	         qb	Metal          
[05/31 14:48:34      0s] eee:       43	      VV	       24	         vv	Via            
[05/31 14:48:34      0s] eee:       11	      LB	       25	         lb	Metal          

[05/31 14:48:37      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 14:48:38      0s] Generating auto layer map file.
[05/31 14:48:38      0s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/31 14:48:38      0s] eee:        1	      M1	        5	         m1	Metal          
[05/31 14:48:38      0s] eee:       34	      V1	        6	         v1	Via            
[05/31 14:48:38      0s] eee:        2	      M2	        7	         m2	Metal          
[05/31 14:48:38      0s] eee:       35	      AY	        8	         ay	Via            
[05/31 14:48:38      0s] eee:        3	      C1	        9	         c1	Metal          
[05/31 14:48:38      0s] eee:       36	      A1	       10	         a1	Via            
[05/31 14:48:38      0s] eee:        4	      C2	       11	         c2	Metal          
[05/31 14:48:38      0s] eee:       37	      A2	       12	         a2	Via            
[05/31 14:48:38      0s] eee:        5	      C3	       13	         c3	Metal          
[05/31 14:48:38      0s] eee:       38	      A3	       14	         a3	Via            
[05/31 14:48:38      0s] eee:        6	      C4	       15	         c4	Metal          
[05/31 14:48:38      0s] eee:       39	      A4	       16	         a4	Via            
[05/31 14:48:38      0s] eee:        7	      C5	       17	         c5	Metal          
[05/31 14:48:38      0s] eee:       40	      YS	       18	         ys	Via            
[05/31 14:48:38      0s] eee:        8	      JA	       19	         ja	Metal          
[05/31 14:48:38      0s] eee:       41	      JV	       20	         jv	Via            
[05/31 14:48:38      0s] eee:        9	      QA	       21	         qa	Metal          
[05/31 14:48:38      0s] eee:       42	      JW	       22	         jw	Via            
[05/31 14:48:38      0s] eee:       10	      QB	       23	         qb	Metal          
[05/31 14:48:38      0s] eee:       43	      VV	       24	         vv	Via            
[05/31 14:48:38      0s] eee:       11	      LB	       25	         lb	Metal          

[05/31 14:48:40    100s] eee: Pattern extraction completed
[05/31 14:48:40    100s] Completed (cpu: 0:00:05.8 real: 0:00:08.0)
[05/31 14:48:40    100s] Set Shrink Factor to 1.00000
[05/31 14:48:40    100s] Summary of Active RC-Corners : 
[05/31 14:48:40    100s]  
[05/31 14:48:40    100s]  Analysis View: view_slow_mission
[05/31 14:48:40    100s]     RC-Corner Name        : rc_slow
[05/31 14:48:40    100s]     RC-Corner Index       : 0
[05/31 14:48:40    100s]     RC-Corner Temperature : 25 Celsius
[05/31 14:48:40    100s]     RC-Corner Cap Table   : ''
[05/31 14:48:40    100s]     RC-Corner PreRoute Res Factor         : 1
[05/31 14:48:40    100s]     RC-Corner PreRoute Cap Factor         : 1
[05/31 14:48:40    100s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/31 14:48:40    100s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/31 14:48:40    100s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/31 14:48:40    100s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/31 14:48:40    100s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/31 14:48:40    100s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/31 14:48:40    100s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/31 14:48:40    100s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/31 14:48:40    100s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
[05/31 14:48:40    100s]  
[05/31 14:48:40    100s]  Analysis View: view_fast_mission
[05/31 14:48:40    100s]     RC-Corner Name        : rc_fast
[05/31 14:48:40    100s]     RC-Corner Index       : 1
[05/31 14:48:40    100s]     RC-Corner Temperature : 25 Celsius
[05/31 14:48:40    100s]     RC-Corner Cap Table   : ''
[05/31 14:48:40    100s]     RC-Corner PreRoute Res Factor         : 1
[05/31 14:48:40    100s]     RC-Corner PreRoute Cap Factor         : 1
[05/31 14:48:40    100s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/31 14:48:40    100s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/31 14:48:40    100s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/31 14:48:40    100s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/31 14:48:40    100s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/31 14:48:40    100s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/31 14:48:40    100s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/31 14:48:40    100s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/31 14:48:40    100s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
[05/31 14:48:40    100s] Technology file '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile' associated with first view 'view_slow_mission' will be used as the primary corner for the multi-corner extraction.
[05/31 14:48:40    100s] eee: RC Grid memory allocated = 528 (2 X 2 X 11 X 12b)
[05/31 14:48:40    100s] Updating RC Grid density data for preRoute extraction ...
[05/31 14:48:40    100s] eee: pegSigSF=1.070000
[05/31 14:48:40    100s] Initializing multi-corner resistance tables ...
[05/31 14:48:40    100s] eee: Grid unit RC data computation started
[05/31 14:48:40    100s] eee: Grid unit RC data computation completed
[05/31 14:48:40    100s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:48:40    100s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:48:40    100s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:48:40    100s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:48:40    100s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:48:40    100s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:48:40    100s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:48:40    100s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:48:40    100s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:48:40    100s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:48:40    100s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:48:40    100s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:48:40    100s] eee: LAM-FP: thresh=1 ; dimX=53.500000 ; dimY=40.500000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:48:40    100s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:48:40    100s] eee: NetCapCache creation started. (Current Mem: 3131.020M) 
[05/31 14:48:40    100s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3131.020M) 
[05/31 14:48:40    100s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(4.280000, 3.240000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (1 X 1)
[05/31 14:48:40    100s] eee: Metal Layers Info:
[05/31 14:48:40    100s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:48:40    100s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:48:40    100s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:48:40    100s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:48:40    100s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:48:40    100s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:48:40    100s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:48:40    100s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:48:40    100s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:48:40    100s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:48:40    100s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:48:40    100s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:48:40    100s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:48:40    100s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:48:40    100s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:48:40    100s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:48:40    100s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/31 14:48:40    100s] *Info: initialize multi-corner CTS.
[05/31 14:48:40    100s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3220.9M, current mem=2280.8M)
[05/31 14:48:41    100s] Reading timing constraints file '../report/con.sdc' ...
[05/31 14:48:41    101s] Current (total cpu=0:01:41, real=0:02:08, peak res=3467.4M, current mem=3058.9M)
[05/31 14:48:41    101s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../report/con.sdc, Line 8).
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] INFO (CTE): Reading of timing constraints file ../report/con.sdc completed, with 1 WARNING
[05/31 14:48:41    101s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3073.5M, current mem=3073.5M)
[05/31 14:48:41    101s] Current (total cpu=0:01:41, real=0:02:08, peak res=3467.4M, current mem=3073.5M)
[05/31 14:48:41    101s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:48:41    101s] Summary for sequential cells identification: 
[05/31 14:48:41    101s]   Identified SBFF number: 299
[05/31 14:48:41    101s]   Identified MBFF number: 75
[05/31 14:48:41    101s]   Identified SB Latch number: 22
[05/31 14:48:41    101s]   Identified MB Latch number: 0
[05/31 14:48:41    101s]   Not identified SBFF number: 15
[05/31 14:48:41    101s]   Not identified MBFF number: 0
[05/31 14:48:41    101s]   Not identified SB Latch number: 0
[05/31 14:48:41    101s]   Not identified MB Latch number: 0
[05/31 14:48:41    101s]   Number of sequential cells which are not FFs: 45
[05/31 14:48:41    101s] Total number of combinational cells: 890
[05/31 14:48:41    101s] Total number of sequential cells: 456
[05/31 14:48:41    101s] Total number of tristate cells: 0
[05/31 14:48:41    101s] Total number of level shifter cells: 0
[05/31 14:48:41    101s] Total number of power gating cells: 0
[05/31 14:48:41    101s] Total number of isolation cells: 0
[05/31 14:48:41    101s] Total number of power switch cells: 0
[05/31 14:48:41    101s] Total number of pulse generator cells: 0
[05/31 14:48:41    101s] Total number of always on buffers: 0
[05/31 14:48:41    101s] Total number of retention cells: 0
[05/31 14:48:41    101s] Total number of physical cells: 25
[05/31 14:48:41    101s] List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
[05/31 14:48:41    101s] Total number of usable buffers: 48
[05/31 14:48:41    101s] List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
[05/31 14:48:41    101s] Total number of unusable buffers: 4
[05/31 14:48:41    101s] List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
[05/31 14:48:41    101s] Total number of usable inverters: 37
[05/31 14:48:41    101s] List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
[05/31 14:48:41    101s] Total number of unusable inverters: 3
[05/31 14:48:41    101s] List of identified usable delay cells:
[05/31 14:48:41    101s] Total number of identified usable delay cells: 0
[05/31 14:48:41    101s] List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
[05/31 14:48:41    101s] Total number of identified unusable delay cells: 44
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/31 14:48:41    101s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] TimeStamp Deleting Cell Server End ...
[05/31 14:48:41    101s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3100.1M, current mem=3100.1M)
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:48:41    101s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:48:41    101s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:48:41    101s] Summary for sequential cells identification: 
[05/31 14:48:41    101s]   Identified SBFF number: 299
[05/31 14:48:41    101s]   Identified MBFF number: 75
[05/31 14:48:41    101s]   Identified SB Latch number: 22
[05/31 14:48:41    101s]   Identified MB Latch number: 0
[05/31 14:48:41    101s]   Not identified SBFF number: 15
[05/31 14:48:41    101s]   Not identified MBFF number: 0
[05/31 14:48:41    101s]   Not identified SB Latch number: 0
[05/31 14:48:41    101s]   Not identified MB Latch number: 0
[05/31 14:48:41    101s]   Number of sequential cells which are not FFs: 45
[05/31 14:48:41    101s]  Visiting view : view_slow_mission
[05/31 14:48:41    101s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:48:41    101s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:48:41    101s]  Visiting view : view_fast_mission
[05/31 14:48:41    101s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:48:41    101s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:48:41    101s] TLC MultiMap info (StdDelay):
[05/31 14:48:41    101s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:48:41    101s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:48:41    101s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:48:41    101s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:48:41    101s]  Setting StdDelay to: 6.1ps
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] TimeStamp Deleting Cell Server End ...
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] *** Summary of all messages that are not suppressed in this session:
[05/31 14:48:41    101s] Severity  ID               Count  Summary                                  
[05/31 14:48:41    101s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/31 14:48:41    101s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/31 14:48:41    101s] *** Message Summary: 43 warning(s), 0 error(s)
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] <CMD> setDesignMode -process 22
[05/31 14:48:41    101s] ##  Process: 22            (User Set)               
[05/31 14:48:41    101s] ##     Node: (not set)                           
[05/31 14:48:41    101s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/31 14:48:41    101s] Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/31 14:48:41    101s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/31 14:48:41    101s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/31 14:48:41    101s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/31 14:48:41    101s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/31 14:48:41    101s] <CMD> setDesignMode -congEffort high -flowEffort extreme
[05/31 14:48:41    101s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -opt_exp_flow_effort_extreme true'
[05/31 14:48:41    101s] <CMD> getIoFlowFlag
[05/31 14:48:41    101s] <CMD> setIoFlowFlag 0
[05/31 14:48:41    101s] <CMD> floorPlan -s 8 8 1 1 1 1
[05/31 14:48:41    101s] The core width changes from 8.000000 to 8.004000 when snapping to grid "PlacementGrid".
[05/31 14:48:41    101s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/31 14:48:41    101s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/31 14:48:41    101s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/31 14:48:41    101s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] Honor LEF defined pitches for advanced node
[05/31 14:48:41    101s] Start create_tracks
[05/31 14:48:41    101s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/31 14:48:41    101s] <CMD> uiSetTool select
[05/31 14:48:41    101s] <CMD> getIoFlowFlag
[05/31 14:48:41    101s] <CMD> fit
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] Honor LEF defined pitches for advanced node
[05/31 14:48:41    101s] Start create_tracks
[05/31 14:48:41    101s] TRACKS Y 3360 DO 2 STEP 3600 LAYER  LB ;  
[05/31 14:48:41    101s] TRACKS X 3658 DO 2 STEP 3600 LAYER  LB ;  
[05/31 14:48:41    101s] TRACKS X 3444 DO 3 STEP 2400 LAYER  QB ;  
[05/31 14:48:41    101s] TRACKS Y 3360 DO 3 STEP 2400 LAYER  QB ;  
[05/31 14:48:41    101s] TRACKS Y 3360 DO 3 STEP 2400 LAYER  QA ;  
[05/31 14:48:41    101s] TRACKS X 3444 DO 3 STEP 2400 LAYER  QA ;  
[05/31 14:48:41    101s] TRACKS X 54 DO 112 STEP 90 LAYER  JA ;  
[05/31 14:48:41    101s] TRACKS Y 960 DO 10 STEP 900 LAYER  JA ;  
[05/31 14:48:41    101s] TRACKS Y 60 DO 110 STEP 90 LAYER  C5 ;  
[05/31 14:48:41    101s] TRACKS X 54 DO 112 STEP 90 LAYER  C5 ;  
[05/31 14:48:41    101s] TRACKS X 54 DO 112 STEP 90 LAYER  C4 ;  
[05/31 14:48:41    101s] TRACKS Y 60 DO 110 STEP 90 LAYER  C4 ;  
[05/31 14:48:41    101s] TRACKS Y 60 DO 110 STEP 90 LAYER  C3 ;  
[05/31 14:48:41    101s] TRACKS X 54 DO 112 STEP 90 LAYER  C3 ;  
[05/31 14:48:41    101s] TRACKS X 54 DO 112 STEP 90 LAYER  C2 ;  
[05/31 14:48:41    101s] TRACKS Y 60 DO 110 STEP 90 LAYER  C2 ;  
[05/31 14:48:41    101s] TRACKS Y 60 DO 110 STEP 90 LAYER  C1 ;  
[05/31 14:48:41    101s] TRACKS X 54 DO 112 STEP 90 LAYER  C1 ;  
[05/31 14:48:41    101s] TRACKS X 84 DO 126 STEP 80 LAYER  M2 ;  
[05/31 14:48:41    101s] TRACKS Y 80 DO 123 STEP 80 LAYER  M2 ;  
[05/31 14:48:41    101s] TRACKS Y 80 DO 123 STEP 80 LAYER  M1 ;  
[05/31 14:48:41    101s] TRACKS X 58 DO 87 STEP 116 LAYER  M1 ;  
[05/31 14:48:41    101s] M1 pitch=116 (min=80) [80 130]  80  116  0  58 
[05/31 14:48:41    101s] M2 pitch=80 (min=80) [80 140]  80  80  80  80 
[05/31 14:48:41    101s] M3 pitch=90 (min=90) [90 151]  90  90  0  0 
[05/31 14:48:41    101s] M4 pitch=90 (min=90) [90 193]  90  90  0  0 
[05/31 14:48:41    101s] M5 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/31 14:48:41    101s] M6 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/31 14:48:41    101s] M7 pitch=90 (min=90) [90 293]  90  90  0  0 
[05/31 14:48:41    101s] M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
[05/31 14:48:41    101s] M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
[05/31 14:48:41    101s] M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
[05/31 14:48:41    101s] M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
[05/31 14:48:41    101s] <CMD> clearGlobalNets
[05/31 14:48:41    101s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
[05/31 14:48:41    101s] 10 new pwr-pin connections were made to global net 'vdd'.
[05/31 14:48:41    101s] <CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
[05/31 14:48:41    101s] 10 new gnd-pin connections were made to global net 'gnd'.
[05/31 14:48:41    101s] <CMD> applyGlobalNets
[05/31 14:48:41    101s] *** Checked 2 GNC rules.
[05/31 14:48:41    101s] *** Applying global-net connections...
[05/31 14:48:41    101s] 10 new pwr-pin connections were made to global net 'vdd'.
[05/31 14:48:41    101s] 10 new gnd-pin connections were made to global net 'gnd'.
[05/31 14:48:41    101s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/31 14:48:41    101s] <CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 0.1 -spacing 0.1 -offset 0.1
[05/31 14:48:41    101s] #% Begin addRing (date=05/31 14:48:41, mem=3105.9M)
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] viaInitial starts at Sat May 31 14:48:41 2025
viaInitial ends at Sat May 31 14:48:41 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3300.0M)
[05/31 14:48:41    101s] **WARN: (IMPPP-193):	The currently specified top spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 14:48:41    101s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 14:48:41    101s] **WARN: (IMPPP-193):	The currently specified left spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 14:48:41    101s] **WARN: (IMPPP-193):	The currently specified right spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 14:48:41    101s] Ring generation is complete.
[05/31 14:48:41    101s] vias are now being generated.
[05/31 14:48:41    101s] addRing created 8 wires.
[05/31 14:48:41    101s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/31 14:48:41    101s] +--------+----------------+----------------+
[05/31 14:48:41    101s] |  Layer |     Created    |     Deleted    |
[05/31 14:48:41    101s] +--------+----------------+----------------+
[05/31 14:48:41    101s] |   M1   |        4       |       NA       |
[05/31 14:48:41    101s] |   V1   |        8       |        0       |
[05/31 14:48:41    101s] |   M2   |        4       |       NA       |
[05/31 14:48:41    101s] +--------+----------------+----------------+
[05/31 14:48:41    101s] #% End addRing (date=05/31 14:48:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=3109.7M, current mem=3109.7M)
[05/31 14:48:41    101s] <CMD> sroute -nets {vdd gnd}
[05/31 14:48:41    101s] #% Begin sroute (date=05/31 14:48:41, mem=3109.7M)
[05/31 14:48:41    101s] *** Begin SPECIAL ROUTE on Sat May 31 14:48:41 2025 ***
[05/31 14:48:41    101s] SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
[05/31 14:48:41    101s] SPECIAL ROUTE ran on machine: linrack12.bioeelocal (Linux 4.18.0-553.22.1.el8_10.x86_64 Xeon 2.40Ghz)
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] Begin option processing ...
[05/31 14:48:41    101s] srouteConnectPowerBump set to false
[05/31 14:48:41    101s] routeSelectNet set to "vdd gnd"
[05/31 14:48:41    101s] routeSpecial set to true
[05/31 14:48:41    101s] srouteConnectConverterPin set to false
[05/31 14:48:41    101s] srouteFollowCorePinEnd set to 3
[05/31 14:48:41    101s] srouteJogControl set to "preferWithChanges differentLayer"
[05/31 14:48:41    101s] sroutePadPinAllPorts set to true
[05/31 14:48:41    101s] sroutePreserveExistingRoutes set to true
[05/31 14:48:41    101s] srouteRoutePowerBarPortOnBothDir set to true
[05/31 14:48:41    101s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 962.00 megs.
[05/31 14:48:41    101s] 
[05/31 14:48:41    101s] Reading DB technology information...
[05/31 14:48:41    101s] Finished reading DB technology information.
[05/31 14:48:41    101s] Reading floorplan and netlist information...
[05/31 14:48:41    101s] Finished reading floorplan and netlist information.
[05/31 14:48:41    101s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/31 14:48:42    102s] Read in 23 layers, 11 routing layers, 1 overlap layer
[05/31 14:48:42    102s] Read in 1371 macros, 5 used
[05/31 14:48:42    102s] Read in 3 components
[05/31 14:48:42    102s]   3 core components: 3 unplaced, 0 placed, 0 fixed
[05/31 14:48:42    102s] Read in 29 logical pins
[05/31 14:48:42    102s] Read in 29 nets
[05/31 14:48:42    102s] Read in 2 special nets, 2 routed
[05/31 14:48:42    102s] Read in 6 terminals
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 14:48:42    102s] **WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
[05/31 14:48:42    102s] To increase the message display limit, refer to the product command reference manual.
[05/31 14:48:42    102s] 2 nets selected.
[05/31 14:48:42    102s] 
[05/31 14:48:42    102s] Begin power routing ...
[05/31 14:48:42    102s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/31 14:48:42    102s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:48:42    102s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:48:42    102s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/31 14:48:42    102s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/31 14:48:42    102s] Type 'man IMPSR-1256' for more detail.
[05/31 14:48:42    102s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/31 14:48:42    102s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/31 14:48:42    102s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/31 14:48:42    102s] Type 'man IMPSR-1256' for more detail.
[05/31 14:48:42    102s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/31 14:48:42    102s] CPU time for vdd FollowPin 0 seconds
[05/31 14:48:42    102s] CPU time for gnd FollowPin 0 seconds
[05/31 14:48:42    102s]   Number of IO ports routed: 0
[05/31 14:48:42    102s]   Number of Block ports routed: 0
[05/31 14:48:42    102s]   Number of Stripe ports routed: 0
[05/31 14:48:42    102s]   Number of Core ports routed: 30
[05/31 14:48:42    102s]   Number of Pad ports routed: 0
[05/31 14:48:42    102s]   Number of Power Bump ports routed: 0
[05/31 14:48:42    102s]   Number of Followpin connections: 15
[05/31 14:48:42    102s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1019.00 megs.
[05/31 14:48:42    102s] 
[05/31 14:48:42    102s] 
[05/31 14:48:42    102s] 
[05/31 14:48:42    102s]  Begin updating DB with routing results ...
[05/31 14:48:42    102s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/31 14:48:42    102s] Pin and blockage extraction finished
[05/31 14:48:42    102s] 
[05/31 14:48:42    102s] sroute created 45 wires.
[05/31 14:48:42    102s] ViaGen created 30 vias, deleted 0 via to avoid violation.
[05/31 14:48:42    102s] +--------+----------------+----------------+
[05/31 14:48:42    102s] |  Layer |     Created    |     Deleted    |
[05/31 14:48:42    102s] +--------+----------------+----------------+
[05/31 14:48:42    102s] |   M1   |       45       |       NA       |
[05/31 14:48:42    102s] |   V1   |       30       |        0       |
[05/31 14:48:42    102s] +--------+----------------+----------------+
[05/31 14:48:42    102s] #% End sroute (date=05/31 14:48:42, total cpu=0:00:00.9, real=0:00:01.0, peak res=3148.8M, current mem=3148.8M)
[05/31 14:48:42    102s] <CMD> saveDesign floorplan.inn
[05/31 14:48:42    102s] #% Begin save design ... (date=05/31 14:48:42, mem=3152.2M)
[05/31 14:48:42    102s] INFO: Current data have to be saved into a temporary db: 'floorplan.inn.dat.tmp' first. It will be renamed to the correct name 'floorplan.inn.dat' after the old db was deleted.
[05/31 14:48:42    102s] % Begin Save ccopt configuration ... (date=05/31 14:48:42, mem=3152.2M)
[05/31 14:48:42    102s] % End Save ccopt configuration ... (date=05/31 14:48:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=3154.5M, current mem=3154.5M)
[05/31 14:48:42    102s] % Begin Save netlist data ... (date=05/31 14:48:42, mem=3154.5M)
[05/31 14:48:42    102s] Writing Binary DB to floorplan.inn.dat.tmp/adder.v.bin in single-threaded mode...
[05/31 14:48:42    102s] % End Save netlist data ... (date=05/31 14:48:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=3154.7M, current mem=3154.7M)
[05/31 14:48:42    102s] Saving symbol-table file ...
[05/31 14:48:42    102s] Saving congestion map file floorplan.inn.dat.tmp/adder.route.congmap.gz ...
[05/31 14:48:43    102s] % Begin Save AAE data ... (date=05/31 14:48:43, mem=3155.1M)
[05/31 14:48:43    102s] Saving AAE Data ...
[05/31 14:48:43    102s] % End Save AAE data ... (date=05/31 14:48:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=3155.1M, current mem=3155.0M)
[05/31 14:48:43    102s] Saving preference file floorplan.inn.dat.tmp/gui.pref.tcl ...
[05/31 14:48:43    102s] Saving mode setting ...
[05/31 14:48:43    102s] Saving global file ...
[05/31 14:48:43    102s] % Begin Save floorplan data ... (date=05/31 14:48:43, mem=3158.1M)
[05/31 14:48:43    102s] Saving floorplan file ...
[05/31 14:48:43    102s] % End Save floorplan data ... (date=05/31 14:48:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=3158.3M, current mem=3158.3M)
[05/31 14:48:43    102s] Saving PG file floorplan.inn.dat.tmp/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sat May 31 14:48:43 2025)
[05/31 14:48:43    102s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3330.8M) ***
[05/31 14:48:43    102s] *info - save blackBox cells to lef file floorplan.inn.dat.tmp/adder.bbox.lef
[05/31 14:48:43    102s] Saving Drc markers ...
[05/31 14:48:43    102s] ... No Drc file written since there is no markers found.
[05/31 14:48:43    102s] % Begin Save placement data ... (date=05/31 14:48:43, mem=3158.3M)
[05/31 14:48:43    102s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/31 14:48:43    102s] Save Adaptive View Pruning View Names to Binary file
[05/31 14:48:43    102s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3333.8M) ***
[05/31 14:48:43    102s] % End Save placement data ... (date=05/31 14:48:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=3158.9M, current mem=3158.9M)
[05/31 14:48:43    102s] % Begin Save routing data ... (date=05/31 14:48:43, mem=3158.9M)
[05/31 14:48:43    102s] Saving route file ...
[05/31 14:48:44    102s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3330.8M) ***
[05/31 14:48:44    102s] % End Save routing data ... (date=05/31 14:48:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=3159.0M, current mem=3159.0M)
[05/31 14:48:44    102s] Saving property file floorplan.inn.dat.tmp/adder.prop
[05/31 14:48:44    102s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3333.8M) ***
[05/31 14:48:44    102s] Saving preRoute extracted patterns in file 'floorplan.inn.dat.tmp/adder.techData.gz' ...
[05/31 14:48:44    102s] Saving preRoute extraction data in directory 'floorplan.inn.dat.tmp/extraction/' ...
[05/31 14:48:44    102s] eee: Checksum of RC Grid density data=132
[05/31 14:48:44    102s] % Begin Save power constraints data ... (date=05/31 14:48:44, mem=3163.2M)
[05/31 14:48:44    103s] % End Save power constraints data ... (date=05/31 14:48:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=3163.2M, current mem=3163.2M)
[05/31 14:48:44    103s] Generated self-contained design floorplan.inn.dat.tmp
[05/31 14:48:44    103s] #% End save design ... (date=05/31 14:48:44, total cpu=0:00:00.9, real=0:00:02.0, peak res=3165.2M, current mem=3165.2M)
[05/31 14:48:44    103s] *** Message Summary: 0 warning(s), 0 error(s)
[05/31 14:48:44    103s] 
[05/31 14:48:44    103s] <CMD> checkDesign -all
[05/31 14:48:44    103s] OPERPROF: Starting checkPlace at level 1, MEM:3384.1M, EPOCH TIME: 1748717324.967969
[05/31 14:48:44    103s] Processing tracks to init pin-track alignment.
[05/31 14:48:44    103s] z: 1, totalTracks: 1
[05/31 14:48:44    103s] z: 3, totalTracks: 1
[05/31 14:48:44    103s] z: 5, totalTracks: 1
[05/31 14:48:44    103s] z: 7, totalTracks: 1
[05/31 14:48:45    103s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 14:48:45    103s] #spOpts: rpCkHalo=4 
[05/31 14:48:45    103s] Initializing Route Infrastructure for color support ...
[05/31 14:48:45    103s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3391.1M, EPOCH TIME: 1748717325.308355
[05/31 14:48:45    103s] ### info: trigger incremental cell import ( 1371 new cells ).
[05/31 14:48:46    104s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/31 14:48:46    104s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:48:46    104s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:48:47    105s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:48:47    105s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:48:47    105s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:2.005, REAL:2.009, MEM:3477.6M, EPOCH TIME: 1748717327.317852
[05/31 14:48:47    105s] Route Infrastructure Initialized for color support successfully.
[05/31 14:48:47    105s] Cell adder LLGs are deleted
[05/31 14:48:47    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:47    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:47    105s] # Building adder llgBox search-tree.
[05/31 14:48:47    105s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:48:47    105s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3484.6M, EPOCH TIME: 1748717327.328791
[05/31 14:48:47    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:47    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:47    105s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3484.6M, EPOCH TIME: 1748717327.329080
[05/31 14:48:47    105s] Max number of tech site patterns supported in site array is 256.
[05/31 14:48:47    105s] Core basic site is GF22_DST
[05/31 14:48:47    105s] Processing tracks to init pin-track alignment.
[05/31 14:48:47    105s] z: 1, totalTracks: 1
[05/31 14:48:47    105s] z: 3, totalTracks: 1
[05/31 14:48:47    105s] z: 5, totalTracks: 1
[05/31 14:48:47    105s] z: 7, totalTracks: 1
[05/31 14:48:47    105s] DP-Init: Signature of floorplan is f4ef5f40f75399f0. Signature of routing blockage is 79b5ba739f9f3d95.
[05/31 14:48:47    105s] After signature check, allow fast init is false, keep pre-filter is false.
[05/31 14:48:47    105s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/31 14:48:47    105s] Use non-trimmed site array because memory saving is not enough.
[05/31 14:48:47    105s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:48:47    105s] SiteArray: use 20,480 bytes
[05/31 14:48:47    105s] SiteArray: current memory after site array memory allocation 3490.6M
[05/31 14:48:47    105s] SiteArray: FP blocked sites are writable
[05/31 14:48:47    105s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7f61707d2440.
[05/31 14:48:47    105s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 1 thread pools are available.
[05/31 14:48:47    105s] Estimated cell power/ground rail width = 0.075 um
[05/31 14:48:47    105s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:48:47    105s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3618.6M, EPOCH TIME: 1748717327.475284
[05/31 14:48:47    105s] Process 45 wires and vias for routing blockage analysis
[05/31 14:48:47    105s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3618.6M, EPOCH TIME: 1748717327.475339
[05/31 14:48:47    105s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:48:47    105s] Atter site array init, number of instance map data is 0.
[05/31 14:48:47    105s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.208, REAL:0.208, MEM:3636.6M, EPOCH TIME: 1748717327.537428
[05/31 14:48:47    105s] 
[05/31 14:48:47    105s] Scanning PG Shapes for Pre-Colorizing...Done.
[05/31 14:48:47    105s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:48:47    105s] 
[05/31 14:48:47    105s]  Pre_CCE_Colorizing is beginning ...
[05/31 14:48:47    105s] 
[05/31 14:48:47    105s]    Running colorizing using single thread! ...
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 14:48:47    105s] #WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
[05/31 14:48:47    105s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:48:47    105s] **Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!
[05/31 14:48:47    105s] 
[05/31 14:48:47    106s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!
[05/31 14:48:47    106s] 
[05/31 14:48:47    106s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!
[05/31 14:48:47    106s] 
[05/31 14:48:47    106s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!
[05/31 14:48:47    106s] 
[05/31 14:48:47    106s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!
[05/31 14:48:47    106s] 
[05/31 14:48:47    106s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!
[05/31 14:48:47    106s] 
[05/31 14:48:47    106s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!
[05/31 14:48:47    106s] 
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] 	Real Time: 0.547523  Cpu Time: 0.545933
[05/31 14:48:48    106s]    1371 cells have been colorized (1364+7+0),
[05/31 14:48:48    106s]  Pre_CCE_Colorizing is done.
[05/31 14:48:48    106s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.755, REAL:0.757, MEM:3651.6M, EPOCH TIME: 1748717328.085942
[05/31 14:48:48    106s] Begin checking placement ... (start mem=3384.1M, init mem=3651.6M)
[05/31 14:48:48    106s] Begin checking exclusive groups violation ...
[05/31 14:48:48    106s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 14:48:48    106s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] Running CheckPlace using 1 thread in normal mode...
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] ...checkPlace normal is done!
[05/31 14:48:48    106s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3651.6M, EPOCH TIME: 1748717328.087995
[05/31 14:48:48    106s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3651.6M, EPOCH TIME: 1748717328.088030
[05/31 14:48:48    106s] *info: Recommended don't use cell = 0           
[05/31 14:48:48    106s] *info: Placed = 0             
[05/31 14:48:48    106s] *info: Unplaced = 10          
[05/31 14:48:48    106s] Placement Density:16.04%(9/60)
[05/31 14:48:48    106s] Placement Density (including fixed std cells):16.04%(9/60)
[05/31 14:48:48    106s] Cell adder LLGs are deleted
[05/31 14:48:48    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:48    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:48    106s] # Resetting pin-track-align track data.
[05/31 14:48:48    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:48    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:48    106s] Finished checkPlace (total: cpu=0:00:03.1, real=0:00:04.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3651.6M)
[05/31 14:48:48    106s] OPERPROF: Finished checkPlace at level 1, CPU:3.128, REAL:3.136, MEM:3651.6M, EPOCH TIME: 1748717328.104399
[05/31 14:48:48    106s] Design: adder
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] ------ Design Summary:
[05/31 14:48:48    106s] Total Standard Cell Number   (cells) : 10
[05/31 14:48:48    106s] Total Block Cell Number      (cells) : 0
[05/31 14:48:48    106s] Total I/O Pad Cell Number    (cells) : 0
[05/31 14:48:48    106s] Total Standard Cell Area     ( um^2) : 9.71
[05/31 14:48:48    106s] Total Block Cell Area        ( um^2) : 0.00
[05/31 14:48:48    106s] Total I/O Pad Cell Area      ( um^2) : 0.00
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] ------ Design Statistics:
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] Number of Instances            : 10
[05/31 14:48:48    106s] Number of Non-uniquified Insts : 8
[05/31 14:48:48    106s] Number of Nets                 : 40
[05/31 14:48:48    106s] Average number of Pins per Net : 1.90
[05/31 14:48:48    106s] Maximum number of Pins in Net  : 3
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] ------ I/O Port summary
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] Number of Primary I/O Ports    : 29
[05/31 14:48:48    106s] Number of Input Ports          : 19
[05/31 14:48:48    106s] Number of Output Ports         : 10
[05/31 14:48:48    106s] Number of Bidirectional Ports  : 0
[05/31 14:48:48    106s] Number of Power/Ground Ports   : 0
[05/31 14:48:48    106s] Number of Floating Ports                     *: 1
[05/31 14:48:48    106s] Number of Ports Connected to Multiple Pads   *: 0
[05/31 14:48:48    106s] Number of Ports Connected to Core Instances   : 28
[05/31 14:48:48    106s] **WARN: (IMPREPO-200):	There are 1 Floating Ports in the top design.
[05/31 14:48:48    106s] **WARN: (IMPREPO-202):	There are 28 Ports connected to core instances.
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] ------ Design Rule Checking:
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] Number of Output Pins connect to Power/Ground *: 0
[05/31 14:48:48    106s] Number of Insts with Input Pins tied together ?: 0
[05/31 14:48:48    106s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[05/31 14:48:48    106s] Number of Input/InOut Floating Pins            : 0
[05/31 14:48:48    106s] Number of Output Floating Pins                 : 0
[05/31 14:48:48    106s] Number of Output Term Marked TieHi/Lo         *: 0
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] Number of nets with tri-state drivers          : 0
[05/31 14:48:48    106s] Number of nets with parallel drivers           : 0
[05/31 14:48:48    106s] Number of nets with multiple drivers           : 0
[05/31 14:48:48    106s] Number of nets with no driver (No FanIn)       : 0
[05/31 14:48:48    106s] Number of Output Floating nets (No FanOut)     : 1
[05/31 14:48:48    106s] Number of High Fanout nets (>50)               : 0
[05/31 14:48:48    106s] **WARN: (IMPREPO-212):	There are 1 Floating I/O Pins.
[05/31 14:48:48    106s] **WARN: (IMPREPO-213):	There are 28 I/O Pins connected to Non-IO Insts.
[05/31 14:48:48    106s] Checking for any assigns in the netlist...
[05/31 14:48:48    106s] Assigns in module adder
[05/31 14:48:48    106s]   carry intadd_0/n1
[05/31 14:48:48    106s] Checking routing tracks.....
[05/31 14:48:48    106s] Checking other grids.....
[05/31 14:48:48    106s] Checking FINFET Grid is on Manufacture Grid.....

[05/31 14:48:48    106s] Checking core/die box is on Grid.....

[05/31 14:48:48    106s] Checking snap rule ......

[05/31 14:48:48    106s] Checking Row is on grid......

[05/31 14:48:48    106s] Checking AreaIO row.....
[05/31 14:48:48    106s] Checking routing blockage.....
[05/31 14:48:48    106s] Checking components.....
[05/31 14:48:48    106s] Checking constraints (guide/region/fence).....
[05/31 14:48:48    106s] Checking groups.....
[05/31 14:48:48    106s] Checking Ptn Core Box.....
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] Checking Preroutes.....
[05/31 14:48:48    106s] No. of regular pre-routes not on tracks : 0 
[05/31 14:48:48    106s]  Design check done.
[05/31 14:48:48    106s] Report saved in file checkDesign/adder.main.htm.ascii
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] *** Summary of all messages that are not suppressed in this session:
[05/31 14:48:48    106s] Severity  ID               Count  Summary                                  
[05/31 14:48:48    106s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[05/31 14:48:48    106s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/31 14:48:48    106s] WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
[05/31 14:48:48    106s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/31 14:48:48    106s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/31 14:48:48    106s] WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
[05/31 14:48:48    106s] *** Message Summary: 358 warning(s), 0 error(s)
[05/31 14:48:48    106s] 
[05/31 14:48:48    106s] <CMD> check_timing
[05/31 14:48:48    106s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 14:48:48    107s] AAE DB initialization (MEM=3668 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/31 14:48:48    107s] #################################################################################
[05/31 14:48:48    107s] # Design Stage: PreRoute
[05/31 14:48:48    107s] # Design Name: adder
[05/31 14:48:48    107s] # Design Mode: 22nm
[05/31 14:48:48    107s] # Analysis Mode: MMMC Non-OCV 
[05/31 14:48:48    107s] # Parasitics Mode: No SPEF/RCDB 
[05/31 14:48:48    107s] # Signoff Settings: SI Off 
[05/31 14:48:48    107s] #################################################################################
[05/31 14:48:48    107s] Calculate delays in BcWc mode...
[05/31 14:48:48    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 3690.3M, InitMEM = 3688.3M)
[05/31 14:48:48    107s] Start delay calculation (fullDC) (1 T). (MEM=3540.64)
[05/31 14:48:48    107s] Start AAE Lib Loading. (MEM=3690.31)
[05/31 14:48:48    107s] End AAE Lib Loading. (MEM=3891.31 CPU=0:00:00.1 Real=0:00:00.0)
[05/31 14:48:48    107s] End AAE Lib Interpolated Model. (MEM=3891.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:48:49    107s] Total number of fetched objects 36
[05/31 14:48:49    107s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:48:49    107s] End delay calculation. (MEM=3011.39 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:48:49    107s] End delay calculation (fullDC). (MEM=2981.61 CPU=0:00:00.8 REAL=0:00:01.0)
[05/31 14:48:49    107s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 4065.2M) ***
[05/31 14:48:49    108s] <CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
[05/31 14:48:49    108s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[05/31 14:48:49    108s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:01:48.2/0:02:14.2 (0.8), mem = 3744.6M
[05/31 14:48:49    108s] Set Using Default Delay Limit as 101.
[05/31 14:48:49    108s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/31 14:48:49    108s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/31 14:48:49    108s] Set Default Net Delay as 0 ps.
[05/31 14:48:49    108s] Set Default Net Load as 0 pF. 
[05/31 14:48:49    108s] Set Default Input Pin Transition as 1 ps.
[05/31 14:48:49    108s] INFO: setAnalysisMode clkSrcPath true -> false
[05/31 14:48:49    108s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[05/31 14:48:49    108s] Cell adder LLGs are deleted
[05/31 14:48:49    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:49    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:49    108s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3662.6M, EPOCH TIME: 1748717329.968576
[05/31 14:48:49    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:49    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:49    108s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3662.6M, EPOCH TIME: 1748717329.968861
[05/31 14:48:49    108s] Max number of tech site patterns supported in site array is 256.
[05/31 14:48:49    108s] Core basic site is GF22_DST
[05/31 14:48:50    108s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:48:50    108s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:48:50    108s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:48:50    108s] SiteArray: use 20,480 bytes
[05/31 14:48:50    108s] SiteArray: current memory after site array memory allocation 3662.6M
[05/31 14:48:50    108s] SiteArray: FP blocked sites are writable
[05/31 14:48:50    108s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3662.6M, EPOCH TIME: 1748717330.119416
[05/31 14:48:50    108s] Process 45 wires and vias for routing blockage analysis
[05/31 14:48:50    108s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3662.6M, EPOCH TIME: 1748717330.119464
[05/31 14:48:50    108s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:48:50    108s] Atter site array init, number of instance map data is 0.
[05/31 14:48:50    108s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.207, REAL:0.207, MEM:3662.6M, EPOCH TIME: 1748717330.176046
[05/31 14:48:50    108s] 
[05/31 14:48:50    108s] 
[05/31 14:48:50    108s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:48:50    108s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.207, REAL:0.208, MEM:3662.6M, EPOCH TIME: 1748717330.176266
[05/31 14:48:50    108s] Cell adder LLGs are deleted
[05/31 14:48:50    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:50    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:50    108s] Starting delay calculation for Setup views
[05/31 14:48:50    108s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 14:48:50    108s] AAE DB initialization (MEM=3672.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/31 14:48:50    108s] #################################################################################
[05/31 14:48:50    108s] # Design Stage: PreRoute
[05/31 14:48:50    108s] # Design Name: adder
[05/31 14:48:50    108s] # Design Mode: 22nm
[05/31 14:48:50    108s] # Analysis Mode: MMMC Non-OCV 
[05/31 14:48:50    108s] # Parasitics Mode: No SPEF/RCDB 
[05/31 14:48:50    108s] # Signoff Settings: SI Off 
[05/31 14:48:50    108s] #################################################################################
[05/31 14:48:50    108s] Calculate delays in BcWc mode...
[05/31 14:48:50    108s] Topological Sorting (REAL = 0:00:00.0, MEM = 3698.5M, InitMEM = 3698.5M)
[05/31 14:48:50    108s] Start delay calculation (fullDC) (1 T). (MEM=3537.62)
[05/31 14:48:50    108s] Start AAE Lib Loading. (MEM=3698.51)
[05/31 14:48:50    108s] End AAE Lib Loading. (MEM=3918.59 CPU=0:00:00.1 Real=0:00:00.0)
[05/31 14:48:50    108s] End AAE Lib Interpolated Model. (MEM=3918.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:48:50    108s] Total number of fetched objects 36
[05/31 14:48:50    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:48:50    108s] End delay calculation. (MEM=3681.43 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:48:50    109s] End delay calculation (fullDC). (MEM=2977.75 CPU=0:00:00.5 REAL=0:00:00.0)
[05/31 14:48:50    109s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 4084.3M) ***
[05/31 14:48:51    109s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:49 mem=4076.3M)
[05/31 14:48:51    109s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.484  | 99.484  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 16.046%
------------------------------------------------------------------

[05/31 14:48:51    109s] Resetting back High Fanout Nets as non-ideal
[05/31 14:48:51    109s] Set Using Default Delay Limit as 1000.
[05/31 14:48:51    109s] Set Default Net Delay as 1000 ps.
[05/31 14:48:51    109s] Set Default Input Pin Transition as 0.1 ps.
[05/31 14:48:51    109s] Set Default Net Load as 0.5 pF. 
[05/31 14:48:51    109s] Reported timing to dir timingReports
[05/31 14:48:51    109s] Total CPU time: 1.18 sec
[05/31 14:48:51    109s] Total Real time: 2.0 sec
[05/31 14:48:51    109s] Total Memory Usage: 4001.769531 Mbytes
[05/31 14:48:51    109s] *** timeDesign #1 [finish] () : cpu/real = 0:00:01.1/0:00:01.2 (1.0), totSession cpu/real = 0:01:49.3/0:02:15.4 (0.8), mem = 4001.8M
[05/31 14:48:51    109s] 
[05/31 14:48:51    109s] =============================================================================================
[05/31 14:48:51    109s]  Final TAT Report : timeDesign #1                                               23.10-p003_1
[05/31 14:48:51    109s] =============================================================================================
[05/31 14:48:51    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:48:51    109s] ---------------------------------------------------------------------------------------------
[05/31 14:48:51    109s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:48:51    109s] [ OptSummaryReport       ]      1   0:00:00.2  (  19.9 % )     0:00:01.1 /  0:00:01.1    1.0
[05/31 14:48:51    109s] [ UpdateTimingGraph      ]      1   0:00:00.3  (  26.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/31 14:48:51    109s] [ FullDelayCalc          ]      1   0:00:00.5  (  44.9 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 14:48:51    109s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:48:51    109s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:48:51    109s] [ GenerateReports        ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 14:48:51    109s] [ MISC                   ]          0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:48:51    109s] ---------------------------------------------------------------------------------------------
[05/31 14:48:51    109s]  timeDesign #1 TOTAL                0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    1.0
[05/31 14:48:51    109s] ---------------------------------------------------------------------------------------------
[05/31 14:48:51    109s] 
[05/31 14:48:51    109s] <CMD> timeDesign -preplace -hold -prefix preplace_hold -outDir timingReports
[05/31 14:48:51    109s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:01:49.3/0:02:15.4 (0.8), mem = 4001.8M
[05/31 14:48:51    109s] Set Using Default Delay Limit as 101.
[05/31 14:48:51    109s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/31 14:48:51    109s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/31 14:48:51    109s] Set Default Net Delay as 0 ps.
[05/31 14:48:51    109s] Set Default Net Load as 0 pF. 
[05/31 14:48:51    109s] INFO: setAnalysisMode checkType setup -> hold
[05/31 14:48:51    109s] Cell adder LLGs are deleted
[05/31 14:48:51    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:51    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:51    109s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4003.8M, EPOCH TIME: 1748717331.123929
[05/31 14:48:51    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:51    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:51    109s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4003.8M, EPOCH TIME: 1748717331.124209
[05/31 14:48:51    109s] Max number of tech site patterns supported in site array is 256.
[05/31 14:48:51    109s] Core basic site is GF22_DST
[05/31 14:48:51    109s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 14:48:51    109s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 14:48:51    109s] Fast DP-INIT is on for default
[05/31 14:48:51    109s] Atter site array init, number of instance map data is 0.
[05/31 14:48:51    109s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.205, REAL:0.205, MEM:4003.8M, EPOCH TIME: 1748717331.329332
[05/31 14:48:51    109s] 
[05/31 14:48:51    109s] 
[05/31 14:48:51    109s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:48:51    109s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.206, MEM:4003.8M, EPOCH TIME: 1748717331.329554
[05/31 14:48:51    109s] Cell adder LLGs are deleted
[05/31 14:48:51    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:51    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:51    109s] OPTC: user 20.0
[05/31 14:48:51    109s] Starting delay calculation for Hold views
[05/31 14:48:51    109s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 14:48:51    109s] #################################################################################
[05/31 14:48:51    109s] # Design Stage: PreRoute
[05/31 14:48:51    109s] # Design Name: adder
[05/31 14:48:51    109s] # Design Mode: 22nm
[05/31 14:48:51    109s] # Analysis Mode: MMMC Non-OCV 
[05/31 14:48:51    109s] # Parasitics Mode: No SPEF/RCDB 
[05/31 14:48:51    109s] # Signoff Settings: SI Off 
[05/31 14:48:51    109s] #################################################################################
[05/31 14:48:51    109s] Calculate delays in BcWc mode...
[05/31 14:48:51    109s] Topological Sorting (REAL = 0:00:00.0, MEM = 4027.1M, InitMEM = 4027.1M)
[05/31 14:48:51    109s] Start delay calculation (fullDC) (1 T). (MEM=3547.24)
[05/31 14:48:51    109s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 14:48:51    109s] End AAE Lib Interpolated Model. (MEM=4027.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:48:51    109s] Total number of fetched objects 36
[05/31 14:48:51    109s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:48:51    109s] End delay calculation. (MEM=3574.37 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:48:51    109s] End delay calculation (fullDC). (MEM=3574.37 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:48:51    109s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4084.8M) ***
[05/31 14:48:51    109s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:50 mem=4084.8M)
[05/31 14:48:51    109s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |
|           TNS (ns):| -0.332  | -0.332  |
|    Violating Paths:|   10    |   10    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 16.046%
------------------------------------------------------------------

[05/31 14:48:51    109s] Resetting back High Fanout Nets as non-ideal
[05/31 14:48:51    109s] Set Using Default Delay Limit as 1000.
[05/31 14:48:51    109s] Set Default Net Delay as 1000 ps.
[05/31 14:48:51    109s] Set Default Net Load as 0.5 pF. 
[05/31 14:48:51    109s] Reported timing to dir timingReports
[05/31 14:48:51    109s] Total CPU time: 0.62 sec
[05/31 14:48:51    109s] Total Real time: 0.0 sec
[05/31 14:48:51    109s] Total Memory Usage: 4006.269531 Mbytes
[05/31 14:48:51    109s] *** timeDesign #2 [finish] () : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:50.0/0:02:16.0 (0.8), mem = 4006.3M
[05/31 14:48:51    109s] 
[05/31 14:48:51    109s] =============================================================================================
[05/31 14:48:51    109s]  Final TAT Report : timeDesign #2                                               23.10-p003_1
[05/31 14:48:51    109s] =============================================================================================
[05/31 14:48:51    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:48:51    109s] ---------------------------------------------------------------------------------------------
[05/31 14:48:51    109s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:48:51    109s] [ OptSummaryReport       ]      1   0:00:00.2  (  36.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 14:48:51    109s] [ UpdateTimingGraph      ]      1   0:00:00.2  (  31.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 14:48:51    109s] [ FullDelayCalc          ]      1   0:00:00.1  (  13.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:48:51    109s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:48:51    109s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:48:51    109s] [ GenerateReports        ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 14:48:51    109s] [ MISC                   ]          0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 14:48:51    109s] ---------------------------------------------------------------------------------------------
[05/31 14:48:51    109s]  timeDesign #2 TOTAL                0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/31 14:48:51    109s] ---------------------------------------------------------------------------------------------
[05/31 14:48:51    109s] 
[05/31 14:48:51    109s] <CMD> setPlaceMode -place_global_cong_effort high
[05/31 14:48:51    109s] <CMD> setPlaceMode -place_global_clock_power_driven true
[05/31 14:48:51    109s] <CMD> setPlaceMode -place_global_clock_power_driven_effort high
[05/31 14:48:51    109s] <CMD> setPlaceMode -placeIOPins true -checkRoute true
[05/31 14:48:51    109s] <CMD> place_opt_design
[05/31 14:48:51    109s] #% Begin place_opt_design (date=05/31 14:48:51, mem=3541.9M)
[05/31 14:48:51    109s] **INFO: User settings:
[05/31 14:48:51    109s] setDesignMode -congEffort                             high
[05/31 14:48:51    109s] setDesignMode -flowEffort                             extreme
[05/31 14:48:51    109s] setDesignMode -process                                22
[05/31 14:48:51    109s] setExtractRCMode -coupling_c_th                       0.1
[05/31 14:48:51    109s] setExtractRCMode -relative_c_th                       1
[05/31 14:48:51    109s] setExtractRCMode -total_c_th                          0
[05/31 14:48:51    109s] setDelayCalMode -enable_high_fanout                   true
[05/31 14:48:51    109s] setDelayCalMode -engine                               aae
[05/31 14:48:51    109s] setDelayCalMode -ignoreNetLoad                        true
[05/31 14:48:51    109s] setDelayCalMode -socv_accuracy_mode                   low
[05/31 14:48:51    109s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware   true
[05/31 14:48:51    109s] setOptMode -opt_exp_buffer_congestion_aware_extreme   true
[05/31 14:48:51    109s] setOptMode -opt_exp_flow_effort_extreme               true
[05/31 14:48:51    109s] setOptMode -opt_area_recovery                         true
[05/31 14:48:51    109s] setPlaceMode -place_detail_check_route                true
[05/31 14:48:51    109s] setPlaceMode -place_detail_dpt_flow                   true
[05/31 14:48:51    109s] setPlaceMode -place_global_clock_power_driven         true
[05/31 14:48:51    109s] setPlaceMode -place_global_clock_power_driven_effort  high
[05/31 14:48:51    109s] setPlaceMode -place_global_cong_effort                high
[05/31 14:48:51    109s] setPlaceMode -place_global_place_io_pins              true
[05/31 14:48:51    109s] setAnalysisMode -analysisType                         bcwc
[05/31 14:48:51    109s] setAnalysisMode -checkType                            setup
[05/31 14:48:51    109s] setAnalysisMode -clkSrcPath                           false
[05/31 14:48:51    109s] setAnalysisMode -clockPropagation                     forcedIdeal
[05/31 14:48:51    109s] 
[05/31 14:48:51    110s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:50.0/0:02:16.1 (0.8), mem = 4006.3M
[05/31 14:48:51    110s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/31 14:48:51    110s] *** Starting GigaPlace ***
[05/31 14:48:51    110s] Starting place_opt_design V2 flow
[05/31 14:48:51    110s] #optDebug: fT-E <X 2 3 1 0>
[05/31 14:48:51    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:4006.3M, EPOCH TIME: 1748717331.773149
[05/31 14:48:51    110s] Processing tracks to init pin-track alignment.
[05/31 14:48:51    110s] z: 1, totalTracks: 1
[05/31 14:48:51    110s] z: 3, totalTracks: 1
[05/31 14:48:51    110s] z: 5, totalTracks: 1
[05/31 14:48:51    110s] z: 7, totalTracks: 1
[05/31 14:48:51    110s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 14:48:51    110s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:48:51    110s] Initializing Route Infrastructure for color support ...
[05/31 14:48:51    110s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4006.3M, EPOCH TIME: 1748717331.773312
[05/31 14:48:51    110s] ### Add 31 auto generated vias to default rule
[05/31 14:48:51    110s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4006.3M, EPOCH TIME: 1748717331.776106
[05/31 14:48:51    110s] Route Infrastructure Initialized for color support successfully.
[05/31 14:48:51    110s] Cell adder LLGs are deleted
[05/31 14:48:51    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:51    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:51    110s] # Building adder llgBox search-tree.
[05/31 14:48:51    110s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:48:51    110s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4006.2M, EPOCH TIME: 1748717331.782493
[05/31 14:48:51    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:51    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:51    110s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4006.2M, EPOCH TIME: 1748717331.782755
[05/31 14:48:51    110s] Max number of tech site patterns supported in site array is 256.
[05/31 14:48:51    110s] Core basic site is GF22_DST
[05/31 14:48:51    110s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:48:51    110s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/31 14:48:51    110s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:48:51    110s] SiteArray: use 20,480 bytes
[05/31 14:48:51    110s] SiteArray: current memory after site array memory allocation 4006.3M
[05/31 14:48:51    110s] SiteArray: FP blocked sites are writable
[05/31 14:48:51    110s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:48:51    110s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4006.3M, EPOCH TIME: 1748717331.932470
[05/31 14:48:51    110s] Process 45 wires and vias for routing blockage analysis
[05/31 14:48:51    110s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4006.3M, EPOCH TIME: 1748717331.932514
[05/31 14:48:51    110s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:48:51    110s] Atter site array init, number of instance map data is 0.
[05/31 14:48:51    110s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.205, REAL:0.205, MEM:4006.3M, EPOCH TIME: 1748717331.988106
[05/31 14:48:51    110s] 
[05/31 14:48:51    110s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:48:51    110s] 
[05/31 14:48:51    110s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:48:51    110s] OPERPROF:     Starting CMU at level 3, MEM:4006.3M, EPOCH TIME: 1748717331.988320
[05/31 14:48:51    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4006.3M, EPOCH TIME: 1748717331.988496
[05/31 14:48:51    110s] 
[05/31 14:48:51    110s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:48:51    110s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.206, REAL:0.206, MEM:4006.3M, EPOCH TIME: 1748717331.988557
[05/31 14:48:51    110s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4006.3M, EPOCH TIME: 1748717331.988578
[05/31 14:48:51    110s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4006.3M, EPOCH TIME: 1748717331.988720
[05/31 14:48:51    110s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4006.3MB).
[05/31 14:48:51    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.215, REAL:0.216, MEM:4006.3M, EPOCH TIME: 1748717331.988810
[05/31 14:48:51    110s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4006.3M, EPOCH TIME: 1748717331.988828
[05/31 14:48:51    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:51    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:52    110s] Cell adder LLGs are deleted
[05/31 14:48:52    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:52    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:52    110s] # Resetting pin-track-align track data.
[05/31 14:48:52    110s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.015, REAL:0.015, MEM:4006.3M, EPOCH TIME: 1748717332.003524
[05/31 14:48:52    110s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.2/0:02:16.3 (0.8), mem = 4006.3M
[05/31 14:48:52    110s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 14:48:52    110s] no activity file in design. spp won't run.
[05/31 14:48:52    110s] {MMLU 0 0 36}
[05/31 14:48:52    110s] [oiLAM] Zs 11, 12
[05/31 14:48:52    110s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=4006.3M
[05/31 14:48:52    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=4006.3M
[05/31 14:48:52    110s] *** Start deleteBufferTree ***
[05/31 14:48:52    110s] Info: Detect buffers to remove automatically.
[05/31 14:48:52    110s] Analyzing netlist ...
[05/31 14:48:52    110s] Updating netlist
[05/31 14:48:52    110s] 
[05/31 14:48:52    110s] *summary: 0 instances (buffers/inverters) removed
[05/31 14:48:52    110s] *** Finish deleteBufferTree (0:00:00.0) ***
[05/31 14:48:52    110s] Info: 1 threads available for lower-level modules during optimization.
[05/31 14:48:52    110s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:4022.3M, EPOCH TIME: 1748717332.165971
[05/31 14:48:52    110s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[05/31 14:48:52    110s]  Deleted 0 physical inst  (cell - / prefix -).
[05/31 14:48:52    110s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:4022.3M, EPOCH TIME: 1748717332.166285
[05/31 14:48:52    110s] INFO: #ExclusiveGroups=0
[05/31 14:48:52    110s] INFO: There are no Exclusive Groups.
[05/31 14:48:52    110s] No user-set net weight.
[05/31 14:48:52    110s] Net fanout histogram:
[05/31 14:48:52    110s] 2		: 33 (91.7%) nets
[05/31 14:48:52    110s] 3		: 3 (8.3%) nets
[05/31 14:48:52    110s] 4     -	14	: 0 (0.0%) nets
[05/31 14:48:52    110s] 15    -	39	: 0 (0.0%) nets
[05/31 14:48:52    110s] 40    -	79	: 0 (0.0%) nets
[05/31 14:48:52    110s] 80    -	159	: 0 (0.0%) nets
[05/31 14:48:52    110s] 160   -	319	: 0 (0.0%) nets
[05/31 14:48:52    110s] 320   -	639	: 0 (0.0%) nets
[05/31 14:48:52    110s] 640   -	1279	: 0 (0.0%) nets
[05/31 14:48:52    110s] 1280  -	2559	: 0 (0.0%) nets
[05/31 14:48:52    110s] 2560  -	5119	: 0 (0.0%) nets
[05/31 14:48:52    110s] 5120+		: 0 (0.0%) nets
[05/31 14:48:52    110s] no activity file in design. spp won't run.
[05/31 14:48:52    110s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpEffort=medium 
[05/31 14:48:52    110s] Scan chains were not defined.
[05/31 14:48:52    110s] Processing tracks to init pin-track alignment.
[05/31 14:48:52    110s] z: 1, totalTracks: 1
[05/31 14:48:52    110s] z: 3, totalTracks: 1
[05/31 14:48:52    110s] z: 5, totalTracks: 1
[05/31 14:48:52    110s] z: 7, totalTracks: 1
[05/31 14:48:52    110s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 14:48:52    110s] #spOpts: rpCkHalo=4 
[05/31 14:48:52    110s] Initializing Route Infrastructure for color support ...
[05/31 14:48:52    110s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:4022.3M, EPOCH TIME: 1748717332.166733
[05/31 14:48:52    110s] ### Add 31 auto generated vias to default rule
[05/31 14:48:52    110s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.003, REAL:0.003, MEM:4022.3M, EPOCH TIME: 1748717332.169527
[05/31 14:48:52    110s] Route Infrastructure Initialized for color support successfully.
[05/31 14:48:52    110s] Cell adder LLGs are deleted
[05/31 14:48:52    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:52    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:52    110s] # Building adder llgBox search-tree.
[05/31 14:48:52    110s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:48:52    110s] #std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[05/31 14:48:52    110s] #ioInst=0 #net=36 #term=75 #term/net=2.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=28
[05/31 14:48:52    110s] stdCell: 10 single + 0 double + 0 multi
[05/31 14:48:52    110s] Total standard cell length = 0.0180 (mm), area = 0.0000 (mm^2)
[05/31 14:48:52    110s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4022.3M, EPOCH TIME: 1748717332.175872
[05/31 14:48:52    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:52    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:48:52    110s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4022.3M, EPOCH TIME: 1748717332.176137
[05/31 14:48:52    110s] Max number of tech site patterns supported in site array is 256.
[05/31 14:48:52    110s] Core basic site is GF22_DST
[05/31 14:48:52    110s] Processing tracks to init pin-track alignment.
[05/31 14:48:52    110s] z: 1, totalTracks: 1
[05/31 14:48:52    110s] z: 3, totalTracks: 1
[05/31 14:48:52    110s] z: 5, totalTracks: 1
[05/31 14:48:52    110s] z: 7, totalTracks: 1
[05/31 14:48:52    110s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 14:48:52    110s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/31 14:48:52    110s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:48:52    110s] SiteArray: use 20,480 bytes
[05/31 14:48:52    110s] SiteArray: current memory after site array memory allocation 4022.3M
[05/31 14:48:52    110s] SiteArray: FP blocked sites are writable
[05/31 14:48:52    110s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:48:52    110s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4022.3M, EPOCH TIME: 1748717332.324180
[05/31 14:48:52    110s] Process 45 wires and vias for routing blockage analysis
[05/31 14:48:52    110s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4022.3M, EPOCH TIME: 1748717332.324223
[05/31 14:48:52    110s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:48:52    110s] Atter site array init, number of instance map data is 0.
[05/31 14:48:52    110s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.148, REAL:0.148, MEM:4022.3M, EPOCH TIME: 1748717332.324453
[05/31 14:48:52    110s] 
[05/31 14:48:52    110s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:48:52    110s] 
[05/31 14:48:52    110s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:48:52    110s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.149, REAL:0.149, MEM:4022.3M, EPOCH TIME: 1748717332.324627
[05/31 14:48:52    110s] 
[05/31 14:48:52    110s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:48:52    110s] 
[05/31 14:48:52    110s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:48:52    110s] Average module density = 0.160.
[05/31 14:48:52    110s] Density for the design = 0.160.
[05/31 14:48:52    110s]        = stdcell_area 155 sites (10 um^2) / alloc_area 966 sites (61 um^2).
[05/31 14:48:52    110s] Pin Density = 0.07764.
[05/31 14:48:52    110s]             = total # of pins 75 / total area 966.
[05/31 14:48:52    110s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:4022.3M, EPOCH TIME: 1748717332.324812
[05/31 14:48:52    110s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:4022.3M, EPOCH TIME: 1748717332.324858
[05/31 14:48:52    110s] OPERPROF: Starting pre-place ADS at level 1, MEM:4022.3M, EPOCH TIME: 1748717332.324888
[05/31 14:48:52    110s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:4022.3M, EPOCH TIME: 1748717332.324939
[05/31 14:48:52    110s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:4022.3M, EPOCH TIME: 1748717332.324958
[05/31 14:48:52    110s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:4022.3M, EPOCH TIME: 1748717332.324982
[05/31 14:48:52    110s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:4022.3M, EPOCH TIME: 1748717332.325002
[05/31 14:48:52    110s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:4022.3M, EPOCH TIME: 1748717332.325020
[05/31 14:48:52    110s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:4022.3M, EPOCH TIME: 1748717332.325046
[05/31 14:48:52    110s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:4022.3M, EPOCH TIME: 1748717332.325064
[05/31 14:48:52    110s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:4022.3M, EPOCH TIME: 1748717332.325083
[05/31 14:48:52    110s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:4022.3M, EPOCH TIME: 1748717332.325100
[05/31 14:48:52    110s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:4022.3M, EPOCH TIME: 1748717332.325119
[05/31 14:48:52    110s] ADSU 0.160 -> 0.171. site 966.000 -> 905.200. GS 4.320
[05/31 14:48:52    110s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:4022.3M, EPOCH TIME: 1748717332.325190
[05/31 14:48:52    110s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:4012.3M, EPOCH TIME: 1748717332.325861
[05/31 14:48:52    110s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:4012.3M, EPOCH TIME: 1748717332.325895
[05/31 14:48:52    110s] spContextMPad 3 3.
[05/31 14:48:52    110s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:4012.3M, EPOCH TIME: 1748717332.326073
[05/31 14:48:52    110s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:4012.3M, EPOCH TIME: 1748717332.326095
[05/31 14:48:52    110s] Initial padding reaches pin density 0.336 for top
[05/31 14:48:52    110s] InitPadU 0.171 -> 0.194 for top
[05/31 14:48:52    110s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4012.3M, EPOCH TIME: 1748717332.326305
[05/31 14:48:52    110s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4012.3M, EPOCH TIME: 1748717332.326332
[05/31 14:48:52    110s] OPERPROF: Starting Section-Head-Init at level 1, MEM:4012.3M, EPOCH TIME: 1748717332.326363
[05/31 14:48:52    110s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.000, MEM:4012.3M, EPOCH TIME: 1748717332.326394
[05/31 14:48:52    110s] === lastAutoLevel = 5 
[05/31 14:48:52    110s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:4012.3M, EPOCH TIME: 1748717332.326462
[05/31 14:48:52    110s] no activity file in design. spp won't run.
[05/31 14:48:52    110s] [spp] 0
[05/31 14:48:52    110s] [adp] 0:1:1:2
[05/31 14:48:52    110s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.000, REAL:0.000, MEM:4012.3M, EPOCH TIME: 1748717332.326508
[05/31 14:48:52    110s] Clock gating cells determined by native netlist tracing.
[05/31 14:48:52    110s] no activity file in design. spp won't run.
[05/31 14:48:52    110s] no activity file in design. spp won't run.
[05/31 14:48:52    110s] OPERPROF: Starting NP-MAIN at level 1, MEM:4012.3M, EPOCH TIME: 1748717332.326586
[05/31 14:48:53    110s] OPERPROF:   Starting NP-Place at level 2, MEM:4036.3M, EPOCH TIME: 1748717333.330780
[05/31 14:48:53    110s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/31 14:48:53    110s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/31 14:48:53    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4036.3M
[05/31 14:48:53    110s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/31 14:48:53    110s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/31 14:48:53    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4036.3M
[05/31 14:48:53    110s] OPERPROF:     Starting InitSKP at level 3, MEM:4036.3M, EPOCH TIME: 1748717333.334191
[05/31 14:48:53    110s] 
[05/31 14:48:53    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:48:53    110s] TLC MultiMap info (StdDelay):
[05/31 14:48:53    110s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:48:53    110s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:48:53    110s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:48:53    110s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:48:53    110s]  Setting StdDelay to: 6.1ps
[05/31 14:48:53    110s] 
[05/31 14:48:53    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:48:53    110s] 
[05/31 14:48:53    110s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:48:53    110s] 
[05/31 14:48:53    110s] TimeStamp Deleting Cell Server End ...
[05/31 14:48:53    110s] 
[05/31 14:48:53    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:48:53    110s] TLC MultiMap info (StdDelay):
[05/31 14:48:53    110s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:48:53    110s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:48:53    110s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:48:53    110s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:48:53    110s]  Setting StdDelay to: 6.1ps
[05/31 14:48:53    110s] 
[05/31 14:48:53    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:48:56    113s] 
[05/31 14:48:56    113s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:48:56    113s] 
[05/31 14:48:56    113s] TimeStamp Deleting Cell Server End ...
[05/31 14:48:56    113s] 
[05/31 14:48:56    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:48:56    113s] TLC MultiMap info (StdDelay):
[05/31 14:48:56    113s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:48:56    113s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:48:56    113s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:48:56    113s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:48:56    113s]  Setting StdDelay to: 6.1ps
[05/31 14:48:56    113s] 
[05/31 14:48:56    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:49:01    118s] *** Distribution of endpoint levels
[05/31 14:49:01    118s]   [0-9]: 4 / 10 = 40.00%
[05/31 14:49:01    118s]   [10-19]: 6 / 10 = 60.00%
[05/31 14:49:01    118s]   [20-29]: 0 / 10 = 0.00%
[05/31 14:49:01    118s]   [30-39]: 0 / 10 = 0.00%
[05/31 14:49:01    118s]   [40-49]: 0 / 10 = 0.00%
[05/31 14:49:01    118s]   [50-59]: 0 / 10 = 0.00%
[05/31 14:49:01    118s]   [60-69]: 0 / 10 = 0.00%
[05/31 14:49:01    118s]   [70-79]: 0 / 10 = 0.00%
[05/31 14:49:01    118s]   [80-89]: 0 / 10 = 0.00%
[05/31 14:49:01    118s]   [90+]: 0 / 10 = 0.00%
[05/31 14:49:01    118s] Max Level = 19, on carry
[05/31 14:49:01    118s] *** Finished SKP initialization (cpu=0:00:07.9, real=0:00:08.0)***
[05/31 14:49:01    118s] OPERPROF:     Finished InitSKP at level 3, CPU:7.887, REAL:7.905, MEM:4481.5M, EPOCH TIME: 1748717341.239245
[05/31 14:49:01    118s] SKP will use view:
[05/31 14:49:01    118s]   view_slow_mission
[05/31 14:49:01    118s] exp_mt_sequential is set from setPlaceMode option to 1
[05/31 14:49:01    118s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/31 14:49:01    118s] place_exp_mt_interval set to default 32
[05/31 14:49:01    118s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/31 14:49:01    118s] Iteration  3: Total net bbox = 5.202e-02 (2.73e-02 2.47e-02)
[05/31 14:49:01    118s]               Est.  stn bbox = 5.202e-02 (2.73e-02 2.47e-02)
[05/31 14:49:01    118s]               cpu = 0:00:07.9 real = 0:00:08.0 mem = 4505.0M
[05/31 14:49:01    118s] Iteration  4: Total net bbox = 3.412e+00 (1.75e-01 3.24e+00)
[05/31 14:49:01    118s]               Est.  stn bbox = 3.412e+00 (1.75e-01 3.24e+00)
[05/31 14:49:01    118s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4505.0M
[05/31 14:49:01    118s] Iteration  5: Total net bbox = 3.412e+00 (1.75e-01 3.24e+00)
[05/31 14:49:01    118s]               Est.  stn bbox = 3.412e+00 (1.75e-01 3.24e+00)
[05/31 14:49:01    118s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4505.0M
[05/31 14:49:01    118s] OPERPROF:   Finished NP-Place at level 2, CPU:7.934, REAL:7.952, MEM:4505.0M, EPOCH TIME: 1748717341.283026
[05/31 14:49:01    118s] OPERPROF: Finished NP-MAIN at level 1, CPU:7.938, REAL:8.957, MEM:4505.0M, EPOCH TIME: 1748717341.283292
[05/31 14:49:01    118s] [adp] clock
[05/31 14:49:01    118s] [adp] weight, nr nets, wire length
[05/31 14:49:01    118s] [adp]      0        0  0.000000
[05/31 14:49:01    118s] [adp] data
[05/31 14:49:01    118s] [adp] weight, nr nets, wire length
[05/31 14:49:01    118s] [adp]      0       36  316.145000
[05/31 14:49:01    118s] [adp] 0.000000|0.000000|0.000000
[05/31 14:49:01    118s] Iteration  6: Total net bbox = 1.083e+02 (4.67e+01 6.17e+01)
[05/31 14:49:01    118s]               Est.  stn bbox = 1.083e+02 (4.67e+01 6.17e+01)
[05/31 14:49:01    118s]               cpu = 0:00:07.9 real = 0:00:09.0 mem = 4505.0M
[05/31 14:49:01    118s] Clear WL Bound Manager after Global Placement... 
[05/31 14:49:01    118s] Finished Global Placement (cpu=0:00:07.9, real=0:00:09.0, mem=4505.0M)
[05/31 14:49:01    118s] Keep Tdgp Graph and DB for later use
[05/31 14:49:01    118s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[05/31 14:49:01    118s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4505.0M, EPOCH TIME: 1748717341.283604
[05/31 14:49:01    118s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4505.0M, EPOCH TIME: 1748717341.283622
[05/31 14:49:01    118s] Saved padding area to DB
[05/31 14:49:01    118s] Cell adder LLGs are deleted
[05/31 14:49:01    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] # Resetting pin-track-align track data.
[05/31 14:49:01    118s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/31 14:49:01    118s] Core Placement runtime cpu: 0:00:07.9 real: 0:00:09.0
[05/31 14:49:01    118s] Begin: Reorder Scan Chains
[05/31 14:49:01    118s] End: Reorder Scan Chains
[05/31 14:49:01    118s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4505.0M, EPOCH TIME: 1748717341.287245
[05/31 14:49:01    118s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4505.0M, EPOCH TIME: 1748717341.287309
[05/31 14:49:01    118s] Processing tracks to init pin-track alignment.
[05/31 14:49:01    118s] z: 1, totalTracks: 1
[05/31 14:49:01    118s] z: 3, totalTracks: 1
[05/31 14:49:01    118s] z: 5, totalTracks: 1
[05/31 14:49:01    118s] z: 7, totalTracks: 1
[05/31 14:49:01    118s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 14:49:01    118s] #spOpts: rpCkHalo=4 
[05/31 14:49:01    118s] Initializing Route Infrastructure for color support ...
[05/31 14:49:01    118s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:4505.0M, EPOCH TIME: 1748717341.287494
[05/31 14:49:01    118s] ### Add 31 auto generated vias to default rule
[05/31 14:49:01    118s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.003, REAL:0.003, MEM:4505.0M, EPOCH TIME: 1748717341.290259
[05/31 14:49:01    118s] Route Infrastructure Initialized for color support successfully.
[05/31 14:49:01    118s] Cell adder LLGs are deleted
[05/31 14:49:01    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] # Building adder llgBox search-tree.
[05/31 14:49:01    118s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:49:01    118s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4505.0M, EPOCH TIME: 1748717341.296398
[05/31 14:49:01    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:4505.0M, EPOCH TIME: 1748717341.296654
[05/31 14:49:01    118s] Max number of tech site patterns supported in site array is 256.
[05/31 14:49:01    118s] Core basic site is GF22_DST
[05/31 14:49:01    118s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 14:49:01    118s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 14:49:01    118s] Fast DP-INIT is on for default
[05/31 14:49:01    118s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:49:01    118s] Atter site array init, number of instance map data is 0.
[05/31 14:49:01    118s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.148, REAL:0.148, MEM:4505.0M, EPOCH TIME: 1748717341.444752
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:01    118s] OPERPROF:       Starting CMU at level 4, MEM:4505.0M, EPOCH TIME: 1748717341.444911
[05/31 14:49:01    118s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:4505.0M, EPOCH TIME: 1748717341.446363
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:49:01    118s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.150, REAL:0.150, MEM:4505.0M, EPOCH TIME: 1748717341.446434
[05/31 14:49:01    118s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4505.0M, EPOCH TIME: 1748717341.446457
[05/31 14:49:01    118s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4505.0M, EPOCH TIME: 1748717341.446500
[05/31 14:49:01    118s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4505.0MB).
[05/31 14:49:01    118s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.159, REAL:0.159, MEM:4505.0M, EPOCH TIME: 1748717341.446571
[05/31 14:49:01    118s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.159, REAL:0.159, MEM:4505.0M, EPOCH TIME: 1748717341.446600
[05/31 14:49:01    118s] TDRefine: refinePlace mode is spiral
[05/31 14:49:01    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1008304.1
[05/31 14:49:01    118s] OPERPROF: Starting Refine-Place at level 1, MEM:4505.0M, EPOCH TIME: 1748717341.446665
[05/31 14:49:01    118s] *** Starting refinePlace (0:01:59 mem=4505.0M) ***
[05/31 14:49:01    118s] Total net bbox length = 1.420e+02 (2.990e+01 1.121e+02) (ext = 1.335e+02)
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:01    118s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:4505.0M, EPOCH TIME: 1748717341.446860
[05/31 14:49:01    118s] # Found 0 legal fixed insts to color.
[05/31 14:49:01    118s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:4505.0M, EPOCH TIME: 1748717341.446894
[05/31 14:49:01    118s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4505.0M, EPOCH TIME: 1748717341.446924
[05/31 14:49:01    118s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 14:49:01    118s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4505.0M, EPOCH TIME: 1748717341.447000
[05/31 14:49:01    118s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:49:01    118s] Set min layer with default ( 2 )
[05/31 14:49:01    118s] Set max layer with default ( 127 )
[05/31 14:49:01    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:49:01    118s] Min route layer (adjusted) = 2
[05/31 14:49:01    118s] Max route layer (adjusted) = 11
[05/31 14:49:01    118s] Set min layer with default ( 2 )
[05/31 14:49:01    118s] Set max layer with default ( 127 )
[05/31 14:49:01    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:49:01    118s] Min route layer (adjusted) = 2
[05/31 14:49:01    118s] Max route layer (adjusted) = 11
[05/31 14:49:01    118s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4505.0M, EPOCH TIME: 1748717341.450806
[05/31 14:49:01    118s] Starting refinePlace ...
[05/31 14:49:01    118s] Set min layer with default ( 2 )
[05/31 14:49:01    118s] Set max layer with default ( 127 )
[05/31 14:49:01    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:49:01    118s] Min route layer (adjusted) = 2
[05/31 14:49:01    118s] Max route layer (adjusted) = 11
[05/31 14:49:01    118s] Set min layer with default ( 2 )
[05/31 14:49:01    118s] Set max layer with default ( 127 )
[05/31 14:49:01    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:49:01    118s] Min route layer (adjusted) = 2
[05/31 14:49:01    118s] Max route layer (adjusted) = 11
[05/31 14:49:01    118s] DDP initSite1 nrRow 14 nrJob 14
[05/31 14:49:01    118s] DDP markSite nrRow 14 nrJob 14
[05/31 14:49:01    118s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/31 14:49:01    118s] ** Cut row section cpu time 0:00:00.0.
[05/31 14:49:01    118s]  ** Cut row section real time 0:00:00.0.
[05/31 14:49:01    118s]    Spread Effort: high, standalone mode, useDDP on.
[05/31 14:49:01    118s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4505.0MB) @(0:01:59 - 0:01:59).
[05/31 14:49:01    118s] Move report: preRPlace moves 10 insts, mean move: 0.31 um, max move: 0.82 um 
[05/31 14:49:01    118s] 	Max move on inst (U3): (5.84, 3.01) --> (5.45, 2.58)
[05/31 14:49:01    118s] 	Length: 6 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_OA21B_0P75
[05/31 14:49:01    118s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:4505.0M, EPOCH TIME: 1748717341.457067
[05/31 14:49:01    118s] Tweakage: fix icg 0, fix clk 0.
[05/31 14:49:01    118s] Tweakage: density cost 0, scale 0.4.
[05/31 14:49:01    118s] Tweakage: activity cost 0, scale 1.0.
[05/31 14:49:01    118s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:4505.0M, EPOCH TIME: 1748717341.457245
[05/31 14:49:01    118s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:4505.0M, EPOCH TIME: 1748717341.460396
[05/31 14:49:01    118s] Tweakage swap 0 pairs.
[05/31 14:49:01    118s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:49:01    118s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:49:01    118s] Tweakage swap 0 pairs.
[05/31 14:49:01    118s] Tweakage swap 0 pairs.
[05/31 14:49:01    118s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:49:01    118s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:49:01    118s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.000, REAL:0.000, MEM:4505.0M, EPOCH TIME: 1748717341.460767
[05/31 14:49:01    118s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.004, REAL:0.004, MEM:4505.0M, EPOCH TIME: 1748717341.460888
[05/31 14:49:01    118s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.004, REAL:0.004, MEM:4505.0M, EPOCH TIME: 1748717341.460953
[05/31 14:49:01    118s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:49:01    118s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=4505.0mb) @(0:01:59 - 0:01:59).
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s]  === Spiral for Logical I: (movable: 10) ===
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s]  Info: 0 filler has been deleted!
[05/31 14:49:01    118s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 14:49:01    118s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 14:49:01    118s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 14:49:01    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4473.0MB) @(0:01:59 - 0:01:59).
[05/31 14:49:01    118s] Move report: Detail placement moves 10 insts, mean move: 0.31 um, max move: 0.82 um 
[05/31 14:49:01    118s] 	Max move on inst (U3): (5.84, 3.01) --> (5.45, 2.58)
[05/31 14:49:01    118s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4473.0MB
[05/31 14:49:01    118s] Statistics of distance of Instance movement in refine placement:
[05/31 14:49:01    118s]   maximum (X+Y) =         0.82 um
[05/31 14:49:01    118s]   inst (U3) with max move: (5.839, 3.014) -> (5.452, 2.58)
[05/31 14:49:01    118s]   mean    (X+Y) =         0.31 um
[05/31 14:49:01    118s] Summary Report:
[05/31 14:49:01    118s] Instances move: 10 (out of 10 movable)
[05/31 14:49:01    118s] Instances flipped: 0
[05/31 14:49:01    118s] Mean displacement: 0.31 um
[05/31 14:49:01    118s] Max displacement: 0.82 um (Instance: U3) (5.839, 3.014) -> (5.452, 2.58)
[05/31 14:49:01    118s] 	Length: 6 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_OA21B_0P75
[05/31 14:49:01    118s] 	Violation at original loc: Overlapping with other instance
[05/31 14:49:01    118s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 14:49:01    118s] Total instances moved : 10
[05/31 14:49:01    118s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.018, REAL:0.018, MEM:4473.0M, EPOCH TIME: 1748717341.468944
[05/31 14:49:01    118s] Total net bbox length = 1.389e+02 (3.015e+01 1.088e+02) (ext = 1.288e+02)
[05/31 14:49:01    118s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4473.0MB
[05/31 14:49:01    118s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4473.0MB) @(0:01:59 - 0:01:59).
[05/31 14:49:01    118s] *** Finished refinePlace (0:01:59 mem=4473.0M) ***
[05/31 14:49:01    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1008304.1
[05/31 14:49:01    118s] OPERPROF: Finished Refine-Place at level 1, CPU:0.022, REAL:0.022, MEM:4473.0M, EPOCH TIME: 1748717341.469147
[05/31 14:49:01    118s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4473.0M, EPOCH TIME: 1748717341.469190
[05/31 14:49:01    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:49:01    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] Cell adder LLGs are deleted
[05/31 14:49:01    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] # Resetting pin-track-align track data.
[05/31 14:49:01    118s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:4473.0M, EPOCH TIME: 1748717341.472315
[05/31 14:49:01    118s] *** Finished Initial Placement (cpu=0:00:08.3, real=0:00:09.0, mem=4473.0M) ***
[05/31 14:49:01    118s] Processing tracks to init pin-track alignment.
[05/31 14:49:01    118s] z: 1, totalTracks: 1
[05/31 14:49:01    118s] z: 3, totalTracks: 1
[05/31 14:49:01    118s] z: 5, totalTracks: 1
[05/31 14:49:01    118s] z: 7, totalTracks: 1
[05/31 14:49:01    118s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 14:49:01    118s] #spOpts: rpCkHalo=4 
[05/31 14:49:01    118s] Cell adder LLGs are deleted
[05/31 14:49:01    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] # Building adder llgBox search-tree.
[05/31 14:49:01    118s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:49:01    118s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4473.0M, EPOCH TIME: 1748717341.478520
[05/31 14:49:01    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4473.0M, EPOCH TIME: 1748717341.478767
[05/31 14:49:01    118s] Max number of tech site patterns supported in site array is 256.
[05/31 14:49:01    118s] Core basic site is GF22_DST
[05/31 14:49:01    118s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:49:01    118s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:49:01    118s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:49:01    118s] SiteArray: use 20,480 bytes
[05/31 14:49:01    118s] SiteArray: current memory after site array memory allocation 4473.0M
[05/31 14:49:01    118s] SiteArray: FP blocked sites are writable
[05/31 14:49:01    118s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:49:01    118s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4473.0M, EPOCH TIME: 1748717341.626575
[05/31 14:49:01    118s] Process 45 wires and vias for routing blockage analysis
[05/31 14:49:01    118s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4473.0M, EPOCH TIME: 1748717341.626618
[05/31 14:49:01    118s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:49:01    118s] Atter site array init, number of instance map data is 0.
[05/31 14:49:01    118s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.148, REAL:0.148, MEM:4473.0M, EPOCH TIME: 1748717341.626839
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:01    118s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.148, REAL:0.148, MEM:4473.0M, EPOCH TIME: 1748717341.627012
[05/31 14:49:01    118s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[05/31 14:49:01    118s] Density distribution unevenness ratio = 4.249%
[05/31 14:49:01    118s] Density distribution unevenness ratio (U70) = 0.000%
[05/31 14:49:01    118s] Density distribution unevenness ratio (U80) = 0.000%
[05/31 14:49:01    118s] Density distribution unevenness ratio (U90) = 0.000%
[05/31 14:49:01    118s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4473.0M, EPOCH TIME: 1748717341.627112
[05/31 14:49:01    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] Cell adder LLGs are deleted
[05/31 14:49:01    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    118s] # Resetting pin-track-align track data.
[05/31 14:49:01    118s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:4473.0M, EPOCH TIME: 1748717341.629491
[05/31 14:49:01    118s] Starting IO pin assignment...
[05/31 14:49:01    118s] The design is not routed. Using placement based method for pin assignment.
[05/31 14:49:01    118s] ### Add 31 auto generated vias to default rule
[05/31 14:49:01    118s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:49:01    118s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:49:01    118s] Completed IO pin assignment.
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s] *** Start incrementalPlace ***
[05/31 14:49:01    118s] User Input Parameters:
[05/31 14:49:01    118s] - Congestion Driven    : On
[05/31 14:49:01    118s] - Timing Driven        : On
[05/31 14:49:01    118s] - Area-Violation Based : On
[05/31 14:49:01    118s] - Start Rollback Level : -5
[05/31 14:49:01    118s] - Legalized            : On
[05/31 14:49:01    118s] - Window Based         : Off
[05/31 14:49:01    118s] - eDen incr mode       : Off
[05/31 14:49:01    118s] - Small incr mode      : Off
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4491.0M, EPOCH TIME: 1748717341.643245
[05/31 14:49:01    118s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4491.0M, EPOCH TIME: 1748717341.643304
[05/31 14:49:01    118s] No Views given, use default active views for adaptive view pruning
[05/31 14:49:01    118s] Active views:
[05/31 14:49:01    118s]   view_slow_mission
[05/31 14:49:01    118s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4491.0M, EPOCH TIME: 1748717341.643406
[05/31 14:49:01    118s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:4491.0M, EPOCH TIME: 1748717341.647111
[05/31 14:49:01    118s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4491.0M, EPOCH TIME: 1748717341.647163
[05/31 14:49:01    118s] Starting Early Global Route congestion estimation: mem = 4491.0M
[05/31 14:49:01    118s] (I)      Initializing eGR engine (regular)
[05/31 14:49:01    118s] Set min layer with default ( 2 )
[05/31 14:49:01    118s] Set max layer with default ( 127 )
[05/31 14:49:01    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:49:01    118s] Min route layer (adjusted) = 2
[05/31 14:49:01    118s] Max route layer (adjusted) = 11
[05/31 14:49:01    118s] (I)      clean place blk overflow:
[05/31 14:49:01    118s] (I)      H : enabled 1.00 0
[05/31 14:49:01    118s] (I)      V : enabled 1.00 0
[05/31 14:49:01    118s] (I)      Initializing eGR engine (regular)
[05/31 14:49:01    118s] Set min layer with default ( 2 )
[05/31 14:49:01    118s] Set max layer with default ( 127 )
[05/31 14:49:01    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:49:01    118s] Min route layer (adjusted) = 2
[05/31 14:49:01    118s] Max route layer (adjusted) = 11
[05/31 14:49:01    118s] (I)      clean place blk overflow:
[05/31 14:49:01    118s] (I)      H : enabled 1.00 0
[05/31 14:49:01    118s] (I)      V : enabled 1.00 0
[05/31 14:49:01    118s] (I)      Started Early Global Route kernel ( Curr Mem: 4.36 MB )
[05/31 14:49:01    118s] (I)      Running eGR Regular flow
[05/31 14:49:01    118s] (I)      # wire layers (front) : 12
[05/31 14:49:01    118s] (I)      # wire layers (back)  : 0
[05/31 14:49:01    118s] (I)      min wire layer : 1
[05/31 14:49:01    118s] (I)      max wire layer : 11
[05/31 14:49:01    118s] (I)      # cut layers (front) : 11
[05/31 14:49:01    118s] (I)      # cut layers (back)  : 0
[05/31 14:49:01    118s] (I)      min cut layer : 1
[05/31 14:49:01    118s] (I)      max cut layer : 10
[05/31 14:49:01    118s] (I)      ================================== Layers ===================================
[05/31 14:49:01    118s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:49:01    118s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 14:49:01    118s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:49:01    118s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 14:49:01    118s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 14:49:01    118s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:49:01    118s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:49:01    118s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:49:01    118s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:49:01    118s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:49:01    118s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 14:49:01    118s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:49:01    118s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:49:01    118s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 14:49:01    118s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:49:01    118s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 14:49:01    118s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 14:49:01    118s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:49:01    118s] (I)      Started Import and model ( Curr Mem: 4.36 MB )
[05/31 14:49:01    118s] (I)      == Non-default Options ==
[05/31 14:49:01    118s] (I)      Maximum routing layer                              : 11
[05/31 14:49:01    118s] (I)      Top routing layer                                  : 11
[05/31 14:49:01    118s] (I)      Number of threads                                  : 1
[05/31 14:49:01    118s] (I)      Route tie net to shape                             : auto
[05/31 14:49:01    118s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 14:49:01    118s] (I)      Method to set GCell size                           : row
[05/31 14:49:01    118s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 14:49:01    118s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 14:49:01    118s] (I)      ============== Pin Summary ==============
[05/31 14:49:01    118s] (I)      +-------+--------+---------+------------+
[05/31 14:49:01    118s] (I)      | Layer | # pins | % total |      Group |
[05/31 14:49:01    118s] (I)      +-------+--------+---------+------------+
[05/31 14:49:01    118s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 14:49:01    118s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 14:49:01    118s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 14:49:01    118s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 14:49:01    118s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 14:49:01    118s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 14:49:01    118s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 14:49:01    118s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 14:49:01    118s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 14:49:01    118s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 14:49:01    118s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 14:49:01    118s] (I)      +-------+--------+---------+------------+
[05/31 14:49:01    118s] (I)      Use row-based GCell size
[05/31 14:49:01    118s] (I)      Use row-based GCell align
[05/31 14:49:01    118s] (I)      layer 0 area = 6400
[05/31 14:49:01    118s] (I)      layer 1 area = 8800
[05/31 14:49:01    118s] (I)      layer 2 area = 11000
[05/31 14:49:01    118s] (I)      layer 3 area = 11000
[05/31 14:49:01    118s] (I)      layer 4 area = 11000
[05/31 14:49:01    118s] (I)      layer 5 area = 11000
[05/31 14:49:01    118s] (I)      layer 6 area = 11000
[05/31 14:49:01    118s] (I)      layer 7 area = 810000
[05/31 14:49:01    118s] (I)      layer 8 area = 2000000
[05/31 14:49:01    118s] (I)      layer 9 area = 2000000
[05/31 14:49:01    118s] (I)      layer 10 area = 0
[05/31 14:49:01    118s] (I)      GCell unit size   : 540
[05/31 14:49:01    118s] (I)      GCell multiplier  : 1
[05/31 14:49:01    118s] (I)      GCell row height  : 540
[05/31 14:49:01    118s] (I)      Actual row height : 540
[05/31 14:49:01    118s] (I)      GCell align ref   : 1044 960
[05/31 14:49:01    118s] [NR-eGR] Track table information for default rule: 
[05/31 14:49:01    118s] [NR-eGR] M1 has single uniform track structure
[05/31 14:49:01    118s] [NR-eGR] M2 has single uniform track structure
[05/31 14:49:01    118s] [NR-eGR] C1 has single uniform track structure
[05/31 14:49:01    118s] [NR-eGR] C2 has single uniform track structure
[05/31 14:49:01    118s] [NR-eGR] C3 has single uniform track structure
[05/31 14:49:01    118s] [NR-eGR] C4 has single uniform track structure
[05/31 14:49:01    118s] [NR-eGR] C5 has single uniform track structure
[05/31 14:49:01    118s] [NR-eGR] JA has single uniform track structure
[05/31 14:49:01    118s] [NR-eGR] QA has single uniform track structure
[05/31 14:49:01    118s] [NR-eGR] QB has single uniform track structure
[05/31 14:49:01    118s] [NR-eGR] LB has single uniform track structure
[05/31 14:49:01    118s] (I)      ========================= Default via ==========================
[05/31 14:49:01    118s] (I)      +----+------------------+--------------------------------------+
[05/31 14:49:01    118s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 14:49:01    118s] (I)      +----+------------------+--------------------------------------+
[05/31 14:49:01    118s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 14:49:01    118s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 14:49:01    118s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 14:49:01    118s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 14:49:01    118s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 14:49:01    118s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 14:49:01    118s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 14:49:01    118s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 14:49:01    118s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 14:49:01    118s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 14:49:01    118s] (I)      +----+------------------+--------------------------------------+
[05/31 14:49:01    118s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 14:49:01    118s] [NR-eGR] Read 4 PG shapes
[05/31 14:49:01    118s] [NR-eGR] Read 0 clock shapes
[05/31 14:49:01    118s] [NR-eGR] Read 0 other shapes
[05/31 14:49:01    118s] [NR-eGR] #Routing Blockages  : 0
[05/31 14:49:01    118s] [NR-eGR] #Instance Blockages : 243
[05/31 14:49:01    118s] [NR-eGR] #PG Blockages       : 4
[05/31 14:49:01    118s] [NR-eGR] #Halo Blockages     : 0
[05/31 14:49:01    118s] [NR-eGR] #Boundary Blockages : 0
[05/31 14:49:01    118s] [NR-eGR] #Clock Blockages    : 0
[05/31 14:49:01    118s] [NR-eGR] #Other Blockages    : 0
[05/31 14:49:01    118s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 14:49:01    118s] (I)      Custom ignore net properties:
[05/31 14:49:01    118s] (I)      1 : NotLegal
[05/31 14:49:01    118s] (I)      Default ignore net properties:
[05/31 14:49:01    118s] (I)      1 : Special
[05/31 14:49:01    118s] (I)      2 : Analog
[05/31 14:49:01    118s] (I)      3 : Fixed
[05/31 14:49:01    118s] (I)      4 : Skipped
[05/31 14:49:01    118s] (I)      5 : MixedSignal
[05/31 14:49:01    118s] (I)      Prerouted net properties:
[05/31 14:49:01    118s] (I)      1 : NotLegal
[05/31 14:49:01    118s] (I)      2 : Special
[05/31 14:49:01    118s] (I)      3 : Analog
[05/31 14:49:01    118s] (I)      4 : Fixed
[05/31 14:49:01    118s] (I)      5 : Skipped
[05/31 14:49:01    118s] (I)      6 : MixedSignal
[05/31 14:49:01    118s] [NR-eGR] Early global route reroute all routable nets
[05/31 14:49:01    118s] [NR-eGR] #prerouted nets         : 0
[05/31 14:49:01    118s] [NR-eGR] #prerouted special nets : 0
[05/31 14:49:01    118s] [NR-eGR] #prerouted wires        : 0
[05/31 14:49:01    118s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 14:49:01    118s] (I)        Front-side 36 ( ignored 0 )
[05/31 14:49:01    118s] (I)        Back-side  0 ( ignored 0 )
[05/31 14:49:01    118s] (I)        Both-side  0 ( ignored 0 )
[05/31 14:49:01    118s] (I)      Reading macro buffers
[05/31 14:49:01    118s] (I)      Number of macros with buffers: 0
[05/31 14:49:01    118s] (I)      early_global_route_priority property id does not exist.
[05/31 14:49:01    118s] (I)      Setting up GCell size
[05/31 14:49:01    118s] (I)      Base Grid  :    18 x    18
[05/31 14:49:01    118s] (I)      Final Grid :     9 x     9
[05/31 14:49:01    118s] (I)      Read Num Blocks=285  Num Prerouted Wires=0  Num CS=0
[05/31 14:49:01    118s] (I)      Layer 1 (H) : #blockages 277 : #preroutes 0
[05/31 14:49:01    118s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 14:49:01    118s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 14:49:01    118s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 14:49:01    118s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 14:49:01    118s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 14:49:01    118s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 14:49:01    118s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 14:49:01    118s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 14:49:01    118s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 14:49:01    118s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 14:49:01    118s] (I)      Track adjustment: Reducing 147 tracks (15.00%) for Layer2
[05/31 14:49:01    118s] (I)      Track adjustment: Reducing 114 tracks (12.00%) for Layer3
[05/31 14:49:01    118s] (I)      Number of ignored nets                =      0
[05/31 14:49:01    118s] (I)      Number of connected nets              =      0
[05/31 14:49:01    118s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 14:49:01    118s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 14:49:01    118s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 14:49:01    118s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 14:49:01    118s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 14:49:01    118s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 14:49:01    118s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 14:49:01    118s] (I)      Ndr track 0 does not exist
[05/31 14:49:01    118s] (I)      ---------------------Grid Graph Info--------------------
[05/31 14:49:01    118s] (I)      Routing area        : (0, 0) - (10092, 9920)
[05/31 14:49:01    118s] (I)      Core area           : (1044, 960) - (9048, 8960)
[05/31 14:49:01    118s] (I)      Site width          :   116  (dbu)
[05/31 14:49:01    118s] (I)      Row height          :   540  (dbu)
[05/31 14:49:01    118s] (I)      GCell row height    :   540  (dbu)
[05/31 14:49:01    118s] (I)      GCell width         :  1080  (dbu)
[05/31 14:49:01    118s] (I)      GCell height        :  1080  (dbu)
[05/31 14:49:01    118s] (I)      Grid                :     9     9    11
[05/31 14:49:01    118s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 14:49:01    118s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 14:49:01    118s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 14:49:01    118s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 14:49:01    118s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 14:49:01    118s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:49:01    118s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:49:01    118s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 14:49:01    118s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 14:49:01    118s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[05/31 14:49:01    118s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 14:49:01    118s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 14:49:01    118s] (I)      --------------------------------------------------------
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s] [NR-eGR] ============ Routing rule table ============
[05/31 14:49:01    118s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 14:49:01    118s] [NR-eGR] ========================================
[05/31 14:49:01    118s] [NR-eGR] 
[05/31 14:49:01    118s] (I)      ======== NDR :  =========
[05/31 14:49:01    118s] (I)      +--------------+--------+
[05/31 14:49:01    118s] (I)      |           ID |      0 |
[05/31 14:49:01    118s] (I)      |         Name |        |
[05/31 14:49:01    118s] (I)      |      Default |    yes |
[05/31 14:49:01    118s] (I)      |  Clk Special |     no |
[05/31 14:49:01    118s] (I)      | Hard spacing |     no |
[05/31 14:49:01    118s] (I)      |    NDR track | (none) |
[05/31 14:49:01    118s] (I)      |      NDR via | (none) |
[05/31 14:49:01    118s] (I)      |  Extra space |      0 |
[05/31 14:49:01    118s] (I)      |      Shields |      0 |
[05/31 14:49:01    118s] (I)      |   Demand (H) |      1 |
[05/31 14:49:01    118s] (I)      |   Demand (V) |      1 |
[05/31 14:49:01    118s] (I)      |        #Nets |     36 |
[05/31 14:49:01    118s] (I)      +--------------+--------+
[05/31 14:49:01    118s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:49:01    118s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 14:49:01    118s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:49:01    118s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 14:49:01    118s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:49:01    118s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:49:01    118s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:49:01    118s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:49:01    118s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:49:01    118s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 14:49:01    118s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:49:01    118s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:49:01    118s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 14:49:01    118s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:49:01    118s] (I)      =============== Blocked Tracks ===============
[05/31 14:49:01    118s] (I)      +-------+---------+----------+---------------+
[05/31 14:49:01    118s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 14:49:01    118s] (I)      +-------+---------+----------+---------------+
[05/31 14:49:01    118s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 14:49:01    118s] (I)      |     2 |    1107 |      531 |        47.97% |
[05/31 14:49:01    118s] (I)      |     3 |    1008 |      102 |        10.12% |
[05/31 14:49:01    118s] (I)      |     4 |     990 |        0 |         0.00% |
[05/31 14:49:01    118s] (I)      |     5 |    1008 |        0 |         0.00% |
[05/31 14:49:01    118s] (I)      |     6 |     990 |        0 |         0.00% |
[05/31 14:49:01    118s] (I)      |     7 |    1008 |        0 |         0.00% |
[05/31 14:49:01    118s] (I)      |     8 |      90 |        0 |         0.00% |
[05/31 14:49:01    118s] (I)      |     9 |      27 |        0 |         0.00% |
[05/31 14:49:01    118s] (I)      |    10 |      27 |        0 |         0.00% |
[05/31 14:49:01    118s] (I)      |    11 |      18 |        0 |         0.00% |
[05/31 14:49:01    118s] (I)      +-------+---------+----------+---------------+
[05/31 14:49:01    118s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4.37 MB )
[05/31 14:49:01    118s] (I)      Reset routing kernel
[05/31 14:49:01    118s] (I)      Started Global Routing ( Curr Mem: 4.37 MB )
[05/31 14:49:01    118s] (I)      totalPins=75  totalGlobalPin=67 (89.33%)
[05/31 14:49:01    118s] (I)      ================= Net Group Info =================
[05/31 14:49:01    118s] (I)      +----+----------------+--------------+-----------+
[05/31 14:49:01    118s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 14:49:01    118s] (I)      +----+----------------+--------------+-----------+
[05/31 14:49:01    118s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 14:49:01    118s] (I)      +----+----------------+--------------+-----------+
[05/31 14:49:01    118s] (I)      total 2D Cap : 5624 = (2759 H, 2865 V)
[05/31 14:49:01    118s] (I)      total 2D Demand : 8 = (8 H, 0 V)
[05/31 14:49:01    118s] (I)      #blocked GCells = 0
[05/31 14:49:01    118s] (I)      #regions = 1
[05/31 14:49:01    118s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 14:49:01    118s] (I)      
[05/31 14:49:01    118s] (I)      ============  Phase 1a Route ============
[05/31 14:49:01    118s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:49:01    118s] (I)      
[05/31 14:49:01    118s] (I)      ============  Phase 1b Route ============
[05/31 14:49:01    118s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:49:01    118s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.748000e+01um
[05/31 14:49:01    118s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 14:49:01    118s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 14:49:01    118s] (I)      
[05/31 14:49:01    118s] (I)      ============  Phase 1c Route ============
[05/31 14:49:01    118s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:49:01    118s] (I)      
[05/31 14:49:01    118s] (I)      ============  Phase 1d Route ============
[05/31 14:49:01    118s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:49:01    118s] (I)      
[05/31 14:49:01    118s] (I)      ============  Phase 1e Route ============
[05/31 14:49:01    118s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:49:01    118s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.748000e+01um
[05/31 14:49:01    118s] (I)      
[05/31 14:49:01    118s] (I)      ============  Phase 1l Route ============
[05/31 14:49:01    118s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 14:49:01    118s] (I)      Layer  2:        621        10         1           0         972    ( 0.00%) 
[05/31 14:49:01    118s] (I)      Layer  3:        709        30         0          36         828    ( 4.17%) 
[05/31 14:49:01    118s] (I)      Layer  4:        880        33         0           0         864    ( 0.00%) 
[05/31 14:49:01    118s] (I)      Layer  5:        896        22         0           0         864    ( 0.00%) 
[05/31 14:49:01    118s] (I)      Layer  6:        880         0         0           0         864    ( 0.00%) 
[05/31 14:49:01    118s] (I)      Layer  7:        896         0         0           0         864    ( 0.00%) 
[05/31 14:49:01    118s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[05/31 14:49:01    118s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[05/31 14:49:01    118s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[05/31 14:49:01    118s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[05/31 14:49:01    118s] (I)      Total:          5026        95         1          94        5366    ( 1.72%) 
[05/31 14:49:01    118s] (I)      
[05/31 14:49:01    118s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 14:49:01    118s] [NR-eGR]                        OverCon            
[05/31 14:49:01    118s] [NR-eGR]                         #Gcell     %Gcell
[05/31 14:49:01    118s] [NR-eGR]        Layer               (1)    OverCon
[05/31 14:49:01    118s] [NR-eGR] ----------------------------------------------
[05/31 14:49:01    118s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:01    118s] [NR-eGR]      M2 ( 2)         1( 1.37%)   ( 1.37%) 
[05/31 14:49:01    118s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:01    118s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:01    118s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:01    118s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:01    118s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:01    118s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:01    118s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:01    118s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:01    118s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:01    118s] [NR-eGR] ----------------------------------------------
[05/31 14:49:01    118s] [NR-eGR]        Total         1( 0.18%)   ( 0.18%) 
[05/31 14:49:01    118s] [NR-eGR] 
[05/31 14:49:01    118s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4.33 MB )
[05/31 14:49:01    118s] (I)      Updating congestion map
[05/31 14:49:01    118s] (I)      total 2D Cap : 5645 = (2776 H, 2869 V)
[05/31 14:49:01    118s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 14:49:01    118s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4.33 MB )
[05/31 14:49:01    118s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 4493.0M
[05/31 14:49:01    118s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.024, REAL:0.024, MEM:4493.0M, EPOCH TIME: 1748717341.671246
[05/31 14:49:01    118s] OPERPROF: Starting HotSpotCal at level 1, MEM:4493.0M, EPOCH TIME: 1748717341.671267
[05/31 14:49:01    118s] [hotspot] +------------+---------------+---------------+
[05/31 14:49:01    118s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 14:49:01    118s] [hotspot] +------------+---------------+---------------+
[05/31 14:49:01    118s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 14:49:01    118s] [hotspot] +------------+---------------+---------------+
[05/31 14:49:01    118s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 14:49:01    118s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 14:49:01    118s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:4509.0M, EPOCH TIME: 1748717341.672151
[05/31 14:49:01    118s] Skipped repairing congestion.
[05/31 14:49:01    118s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4509.0M, EPOCH TIME: 1748717341.672211
[05/31 14:49:01    118s] Starting Early Global Route wiring: mem = 4509.0M
[05/31 14:49:01    118s] (I)      Running track assignment and export wires
[05/31 14:49:01    118s] (I)      Delete wires for 36 nets 
[05/31 14:49:01    118s] (I)      ============= Track Assignment ============
[05/31 14:49:01    118s] (I)      Started Track Assignment (1T) ( Curr Mem: 4.34 MB )
[05/31 14:49:01    118s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 14:49:01    118s] (I)      Run Multi-thread track assignment
[05/31 14:49:01    118s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4.34 MB )
[05/31 14:49:01    118s] (I)      Started Export ( Curr Mem: 4.34 MB )
[05/31 14:49:01    118s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 14:49:01    118s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/31 14:49:01    118s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:49:01    118s] [NR-eGR]             Length (um)  Vias 
[05/31 14:49:01    118s] [NR-eGR] ------------------------------
[05/31 14:49:01    118s] [NR-eGR]  M1  (1V)             0     5 
[05/31 14:49:01    118s] [NR-eGR]  M2  (2H)            21    43 
[05/31 14:49:01    118s] [NR-eGR]  C1  (3V)            33    40 
[05/31 14:49:01    118s] [NR-eGR]  C2  (4H)            30    14 
[05/31 14:49:01    118s] [NR-eGR]  C3  (5V)            30     0 
[05/31 14:49:01    118s] [NR-eGR]  C4  (6H)             0     0 
[05/31 14:49:01    118s] [NR-eGR]  C5  (7V)             0     0 
[05/31 14:49:01    118s] [NR-eGR]  JA  (8H)             0     0 
[05/31 14:49:01    118s] [NR-eGR]  QA  (9V)             0     0 
[05/31 14:49:01    118s] [NR-eGR]  QB  (10H)            0     0 
[05/31 14:49:01    118s] [NR-eGR]  LB  (11V)            0     0 
[05/31 14:49:01    118s] [NR-eGR] ------------------------------
[05/31 14:49:01    118s] [NR-eGR]      Total          113   102 
[05/31 14:49:01    118s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:49:01    118s] [NR-eGR] Total half perimeter of net bounding box: 108um
[05/31 14:49:01    118s] [NR-eGR] Total length: 113um, number of vias: 102
[05/31 14:49:01    118s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:49:01    118s] (I)      == Layer wire length by net rule ==
[05/31 14:49:01    118s] (I)                  Default 
[05/31 14:49:01    118s] (I)      --------------------
[05/31 14:49:01    118s] (I)       M1  (1V)       0um 
[05/31 14:49:01    118s] (I)       M2  (2H)      21um 
[05/31 14:49:01    118s] (I)       C1  (3V)      33um 
[05/31 14:49:01    118s] (I)       C2  (4H)      30um 
[05/31 14:49:01    118s] (I)       C3  (5V)      30um 
[05/31 14:49:01    118s] (I)       C4  (6H)       0um 
[05/31 14:49:01    118s] (I)       C5  (7V)       0um 
[05/31 14:49:01    118s] (I)       JA  (8H)       0um 
[05/31 14:49:01    118s] (I)       QA  (9V)       0um 
[05/31 14:49:01    118s] (I)       QB  (10H)      0um 
[05/31 14:49:01    118s] (I)       LB  (11V)      0um 
[05/31 14:49:01    118s] (I)      --------------------
[05/31 14:49:01    118s] (I)           Total    113um 
[05/31 14:49:01    118s] (I)      == Layer via count by net rule ==
[05/31 14:49:01    118s] (I)                  Default 
[05/31 14:49:01    118s] (I)      --------------------
[05/31 14:49:01    118s] (I)       M1  (1V)         5 
[05/31 14:49:01    118s] (I)       M2  (2H)        43 
[05/31 14:49:01    118s] (I)       C1  (3V)        40 
[05/31 14:49:01    118s] (I)       C2  (4H)        14 
[05/31 14:49:01    118s] (I)       C3  (5V)         0 
[05/31 14:49:01    118s] (I)       C4  (6H)         0 
[05/31 14:49:01    118s] (I)       C5  (7V)         0 
[05/31 14:49:01    118s] (I)       JA  (8H)         0 
[05/31 14:49:01    118s] (I)       QA  (9V)         0 
[05/31 14:49:01    118s] (I)       QB  (10H)        0 
[05/31 14:49:01    118s] (I)       LB  (11V)        0 
[05/31 14:49:01    118s] (I)      --------------------
[05/31 14:49:01    118s] (I)           Total      102 
[05/31 14:49:01    118s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4.34 MB )
[05/31 14:49:01    118s] eee: RC Grid memory freed = 528 (2 X 2 X 11 X 12b)
[05/31 14:49:01    118s] (I)      Global routing data unavailable, rerun eGR
[05/31 14:49:01    118s] (I)      Initializing eGR engine (regular)
[05/31 14:49:01    118s] Set min layer with default ( 2 )
[05/31 14:49:01    118s] Set max layer with default ( 127 )
[05/31 14:49:01    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:49:01    118s] Min route layer (adjusted) = 2
[05/31 14:49:01    118s] Max route layer (adjusted) = 11
[05/31 14:49:01    118s] (I)      clean place blk overflow:
[05/31 14:49:01    118s] (I)      H : enabled 1.00 0
[05/31 14:49:01    118s] (I)      V : enabled 1.00 0
[05/31 14:49:01    118s] Early Global Route wiring runtime: 0.00 seconds, mem = 4509.0M
[05/31 14:49:01    118s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.005, REAL:0.005, MEM:4509.0M, EPOCH TIME: 1748717341.676986
[05/31 14:49:01    118s] 0 delay mode for cte disabled.
[05/31 14:49:01    118s] SKP cleared!
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[05/31 14:49:01    118s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4493.0M, EPOCH TIME: 1748717341.700508
[05/31 14:49:01    118s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4493.0M, EPOCH TIME: 1748717341.700544
[05/31 14:49:01    118s] Tdgp not enabled or already been cleared! skip clearing
[05/31 14:49:01    118s] **placeDesign ... cpu = 0: 0: 9, real = 0: 0: 9, mem = 4493.0M **
[05/31 14:49:01    118s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 14:49:01    118s] VSMManager cleared!
[05/31 14:49:01    118s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.8/0:00:09.8 (0.9), totSession cpu/real = 0:01:59.0/0:02:26.1 (0.8), mem = 4493.0M
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s] =============================================================================================
[05/31 14:49:01    118s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.10-p003_1
[05/31 14:49:01    118s] =============================================================================================
[05/31 14:49:01    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:49:01    118s] ---------------------------------------------------------------------------------------------
[05/31 14:49:01    118s] [ CellServerInit         ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 14:49:01    118s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:01    118s] [ RefinePlace            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[05/31 14:49:01    118s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:49:01    118s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:01    118s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:01    118s] [ MISC                   ]          0:00:09.5  (  96.8 % )     0:00:09.5 /  0:00:08.4    0.9
[05/31 14:49:01    118s] ---------------------------------------------------------------------------------------------
[05/31 14:49:01    118s]  GlobalPlace #1 TOTAL               0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:08.8    0.9
[05/31 14:49:01    118s] ---------------------------------------------------------------------------------------------
[05/31 14:49:01    118s] 
[05/31 14:49:01    118s] Enable CTE adjustment.
[05/31 14:49:01    118s] Enable Layer aware incrSKP.
[05/31 14:49:01    119s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3932.1M, totSessionCpu=0:01:59 **
[05/31 14:49:01    119s] 
[05/31 14:49:01    119s] Active Setup views: view_slow_mission 
[05/31 14:49:01    119s] GigaOpt running with 1 threads.
[05/31 14:49:01    119s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:59.0/0:02:26.1 (0.8), mem = 4491.0M
[05/31 14:49:01    119s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
[05/31 14:49:01    119s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/31 14:49:01    119s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 14:49:01    119s] OPERPROF: Starting DPlace-Init at level 1, MEM:4491.0M, EPOCH TIME: 1748717341.814440
[05/31 14:49:01    119s] Processing tracks to init pin-track alignment.
[05/31 14:49:01    119s] z: 1, totalTracks: 1
[05/31 14:49:01    119s] z: 3, totalTracks: 1
[05/31 14:49:01    119s] z: 5, totalTracks: 1
[05/31 14:49:01    119s] z: 7, totalTracks: 1
[05/31 14:49:01    119s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:49:01    119s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:49:01    119s] Initializing Route Infrastructure for color support ...
[05/31 14:49:01    119s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4491.0M, EPOCH TIME: 1748717341.814598
[05/31 14:49:01    119s] ### Add 31 auto generated vias to default rule
[05/31 14:49:01    119s] ### Add 31 auto generated vias to default rule
[05/31 14:49:01    119s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:49:01    119s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:49:01    119s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:49:01    119s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:49:01    119s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:49:01    119s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.045, REAL:0.045, MEM:4491.0M, EPOCH TIME: 1748717341.859428
[05/31 14:49:01    119s] Route Infrastructure Initialized for color support successfully.
[05/31 14:49:01    119s] Cell adder LLGs are deleted
[05/31 14:49:01    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    119s] # Building adder llgBox search-tree.
[05/31 14:49:01    119s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:49:01    119s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4491.0M, EPOCH TIME: 1748717341.866165
[05/31 14:49:01    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:01    119s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4491.0M, EPOCH TIME: 1748717341.866435
[05/31 14:49:01    119s] Max number of tech site patterns supported in site array is 256.
[05/31 14:49:01    119s] Core basic site is GF22_DST
[05/31 14:49:01    119s] Processing tracks to init pin-track alignment.
[05/31 14:49:01    119s] z: 1, totalTracks: 1
[05/31 14:49:01    119s] z: 3, totalTracks: 1
[05/31 14:49:01    119s] z: 5, totalTracks: 1
[05/31 14:49:01    119s] z: 7, totalTracks: 1
[05/31 14:49:02    119s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:49:02    119s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:49:02    119s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:49:02    119s] SiteArray: use 20,480 bytes
[05/31 14:49:02    119s] SiteArray: current memory after site array memory allocation 4491.0M
[05/31 14:49:02    119s] SiteArray: FP blocked sites are writable
[05/31 14:49:02    119s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:49:02    119s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4491.0M, EPOCH TIME: 1748717342.016009
[05/31 14:49:02    119s] Process 251 wires and vias for routing blockage analysis
[05/31 14:49:02    119s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4491.0M, EPOCH TIME: 1748717342.016115
[05/31 14:49:02    119s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:49:02    119s] Atter site array init, number of instance map data is 0.
[05/31 14:49:02    119s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.150, REAL:0.150, MEM:4491.0M, EPOCH TIME: 1748717342.016363
[05/31 14:49:02    119s] 
[05/31 14:49:02    119s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:49:02    119s] 
[05/31 14:49:02    119s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:02    119s] OPERPROF:     Starting CMU at level 3, MEM:4491.0M, EPOCH TIME: 1748717342.016514
[05/31 14:49:02    119s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4491.0M, EPOCH TIME: 1748717342.016696
[05/31 14:49:02    119s] 
[05/31 14:49:02    119s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:49:02    119s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.151, MEM:4491.0M, EPOCH TIME: 1748717342.016752
[05/31 14:49:02    119s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4491.0M, EPOCH TIME: 1748717342.016780
[05/31 14:49:02    119s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4491.0M, EPOCH TIME: 1748717342.016827
[05/31 14:49:02    119s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4491.0MB).
[05/31 14:49:02    119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.202, REAL:0.202, MEM:4491.0M, EPOCH TIME: 1748717342.016903
[05/31 14:49:02    119s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4491.0M, EPOCH TIME: 1748717342.017104
[05/31 14:49:02    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:02    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:02    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:02    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:02    119s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:4475.0M, EPOCH TIME: 1748717342.019584
[05/31 14:49:02    119s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 14:49:02    119s] Updating RC Grid density data for preRoute extraction ...
[05/31 14:49:02    119s] eee: pegSigSF=1.070000
[05/31 14:49:02    119s] Initializing multi-corner resistance tables ...
[05/31 14:49:02    119s] eee: Grid unit RC data computation started
[05/31 14:49:02    119s] eee: Grid unit RC data computation completed
[05/31 14:49:02    119s] eee: l=1 avDens=0.004376 usedTrk=0.814815 availTrk=186.206897 sigTrk=0.814815
[05/31 14:49:02    119s] eee: l=2 avDens=0.014613 usedTrk=3.945556 availTrk=270.000000 sigTrk=3.945556
[05/31 14:49:02    119s] eee: l=3 avDens=0.025454 usedTrk=6.108889 availTrk=240.000000 sigTrk=6.108889
[05/31 14:49:02    119s] eee: l=4 avDens=0.023245 usedTrk=5.578889 availTrk=240.000000 sigTrk=5.578889
[05/31 14:49:02    119s] eee: l=5 avDens=0.022940 usedTrk=5.505556 availTrk=240.000000 sigTrk=5.505556
[05/31 14:49:02    119s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:02    119s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:02    119s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:02    119s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:02    119s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:02    119s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:02    119s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:49:02    119s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:49:02    119s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.528100 aWlH=0.000000 lMod=0 pMax=0.893800 pMod=79 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:49:02    119s] eee: NetCapCache creation started. (Current Mem: 4475.027M) 
[05/31 14:49:02    119s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4475.027M) 
[05/31 14:49:02    119s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 14:49:02    119s] eee: Metal Layers Info:
[05/31 14:49:02    119s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:49:02    119s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:49:02    119s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:49:02    119s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:49:02    119s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:49:02    119s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:49:02    119s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:49:02    119s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:49:02    119s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:49:02    119s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:49:02    119s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:49:02    119s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:49:02    119s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:49:02    119s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:49:02    119s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:49:02    119s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:49:02    119s] 
[05/31 14:49:02    119s] Creating Lib Analyzer ...
[05/31 14:49:02    119s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 14:49:02    119s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 14:49:02    119s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:49:02    119s] 
[05/31 14:49:02    119s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:49:03    121s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:01 mem=4481.0M
[05/31 14:49:04    121s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:01 mem=4481.0M
[05/31 14:49:04    121s] Creating Lib Analyzer, finished. 
[05/31 14:49:04    121s] #optDebug: fT-S <1 2 3 1 0>
[05/31 14:49:04    121s] Info: IPO magic value 0x8079BEEF.
[05/31 14:49:04    121s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[05/31 14:49:04    121s]       SynthesisEngine workers will not check out additional licenses.
[05/31 14:49:21    121s] **INFO: Using Advanced Metric Collection system.
[05/31 14:49:23    122s] **optDesign ... cpu = 0:00:03, real = 0:00:22, mem = 3941.9M, totSessionCpu=0:02:02 **
[05/31 14:49:23    122s] #optDebug: { P: 22 W: 2195 FE: extreme PE: none LDR: 1}
[05/31 14:49:23    122s] *** optDesign -preCTS ***
[05/31 14:49:23    122s] DRC Margin: user margin 0.0; extra margin 0.2
[05/31 14:49:23    122s] Setup Target Slack: user slack 0; extra slack 0.0
[05/31 14:49:23    122s] Hold Target Slack: user slack 0
[05/31 14:49:23    122s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4479.0M, EPOCH TIME: 1748717363.580443
[05/31 14:49:23    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:23    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:23    122s] 
[05/31 14:49:23    122s] 
[05/31 14:49:23    122s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:23    122s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.152, REAL:0.296, MEM:4479.0M, EPOCH TIME: 1748717363.876825
[05/31 14:49:23    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:23    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:23    122s] 
[05/31 14:49:23    122s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:49:23    122s] Deleting Lib Analyzer.
[05/31 14:49:23    122s] 
[05/31 14:49:23    122s] TimeStamp Deleting Cell Server End ...
[05/31 14:49:23    122s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:49:23    122s] 
[05/31 14:49:23    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:49:23    122s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:49:23    122s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:49:23    122s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:49:23    122s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:49:23    122s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:49:23    122s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:49:23    122s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:49:23    122s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:49:23    122s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:49:23    122s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:49:23    122s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:49:23    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:49:24    122s] Summary for sequential cells identification: 
[05/31 14:49:24    122s]   Identified SBFF number: 299
[05/31 14:49:24    122s]   Identified MBFF number: 75
[05/31 14:49:24    122s]   Identified SB Latch number: 22
[05/31 14:49:24    122s]   Identified MB Latch number: 0
[05/31 14:49:24    122s]   Not identified SBFF number: 15
[05/31 14:49:24    122s]   Not identified MBFF number: 0
[05/31 14:49:24    122s]   Not identified SB Latch number: 0
[05/31 14:49:24    122s]   Not identified MB Latch number: 0
[05/31 14:49:24    122s]   Number of sequential cells which are not FFs: 45
[05/31 14:49:24    122s]  Visiting view : view_slow_mission
[05/31 14:49:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:49:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:49:24    122s]  Visiting view : view_fast_mission
[05/31 14:49:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:49:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:49:24    122s] TLC MultiMap info (StdDelay):
[05/31 14:49:24    122s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:49:24    122s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:49:24    122s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:49:24    122s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:49:24    122s]  Setting StdDelay to: 6.1ps
[05/31 14:49:24    122s] 
[05/31 14:49:24    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:49:24    122s] 
[05/31 14:49:24    122s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:49:24    122s] 
[05/31 14:49:24    122s] TimeStamp Deleting Cell Server End ...
[05/31 14:49:24    122s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4479.0M, EPOCH TIME: 1748717364.246654
[05/31 14:49:24    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:24    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:24    122s] Cell adder LLGs are deleted
[05/31 14:49:24    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:24    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:24    122s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4456.0M, EPOCH TIME: 1748717364.247740
[05/31 14:49:24    122s] 
[05/31 14:49:24    122s] Creating Lib Analyzer ...
[05/31 14:49:24    122s] 
[05/31 14:49:24    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:49:24    122s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:49:24    122s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:49:24    122s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:49:24    122s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:49:24    122s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:49:24    122s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:49:24    122s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:49:24    122s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:49:24    122s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:49:24    122s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:49:24    122s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:49:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:49:24    122s] Summary for sequential cells identification: 
[05/31 14:49:24    122s]   Identified SBFF number: 299
[05/31 14:49:24    122s]   Identified MBFF number: 75
[05/31 14:49:24    122s]   Identified SB Latch number: 22
[05/31 14:49:24    122s]   Identified MB Latch number: 0
[05/31 14:49:24    122s]   Not identified SBFF number: 15
[05/31 14:49:24    122s]   Not identified MBFF number: 0
[05/31 14:49:24    122s]   Not identified SB Latch number: 0
[05/31 14:49:24    122s]   Not identified MB Latch number: 0
[05/31 14:49:24    122s]   Number of sequential cells which are not FFs: 45
[05/31 14:49:24    122s]  Visiting view : view_slow_mission
[05/31 14:49:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:49:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:49:24    122s]  Visiting view : view_fast_mission
[05/31 14:49:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:49:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:49:24    122s] TLC MultiMap info (StdDelay):
[05/31 14:49:24    122s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:49:24    122s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:49:24    122s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:49:24    122s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:49:24    122s]  Setting StdDelay to: 6.1ps
[05/31 14:49:24    122s] 
[05/31 14:49:24    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:49:25    123s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 14:49:25    123s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 14:49:25    123s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:49:25    123s] 
[05/31 14:49:25    123s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:49:27    124s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:04 mem=4462.1M
[05/31 14:49:27    124s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:05 mem=4462.1M
[05/31 14:49:27    124s] Creating Lib Analyzer, finished. 
[05/31 14:49:27    124s] ### Creating TopoMgr, started
[05/31 14:49:27    124s] ### Creating TopoMgr, finished
[05/31 14:49:27    124s] #optDebug: Start CG creation (mem=4462.1M)
[05/31 14:49:27    124s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:28    124s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:28    124s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:28    124s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:28    124s] ToF 88.4500um
[05/31 14:49:28    125s] (cpu=0:00:00.5, mem=4657.4M)
[05/31 14:49:28    125s]  ...processing cgPrt (cpu=0:00:00.5, mem=4657.4M)
[05/31 14:49:28    125s]  ...processing cgEgp (cpu=0:00:00.5, mem=4657.4M)
[05/31 14:49:28    125s]  ...processing cgPbk (cpu=0:00:00.5, mem=4657.4M)
[05/31 14:49:28    125s]  ...processing cgNrb(cpu=0:00:00.5, mem=4657.4M)
[05/31 14:49:28    125s]  ...processing cgObs (cpu=0:00:00.5, mem=4657.4M)
[05/31 14:49:28    125s]  ...processing cgCon (cpu=0:00:00.5, mem=4657.4M)
[05/31 14:49:28    125s]  ...processing cgPdm (cpu=0:00:00.5, mem=4657.4M)
[05/31 14:49:28    125s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=4657.4M)
[05/31 14:49:28    125s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:29    125s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:29    125s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:29    125s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:29    125s] {MMLU 0 0 36}
[05/31 14:49:29    125s] [oiLAM] Zs 11, 12
[05/31 14:49:29    125s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=4657.4M
[05/31 14:49:29    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=4657.4M
[05/31 14:49:29    125s] Running pre-eGR process
[05/31 14:49:29    125s] [NR-eGR] Started Early Global Route ( Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] (I)      Initializing eGR engine (regular)
[05/31 14:49:29    125s] Set min layer with default ( 2 )
[05/31 14:49:29    125s] Set max layer with default ( 127 )
[05/31 14:49:29    125s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:49:29    125s] Min route layer (adjusted) = 2
[05/31 14:49:29    125s] Max route layer (adjusted) = 11
[05/31 14:49:29    125s] (I)      clean place blk overflow:
[05/31 14:49:29    125s] (I)      H : enabled 1.00 0
[05/31 14:49:29    125s] (I)      V : enabled 1.00 0
[05/31 14:49:29    125s] (I)      Initializing eGR engine (regular)
[05/31 14:49:29    125s] Set min layer with default ( 2 )
[05/31 14:49:29    125s] Set max layer with default ( 127 )
[05/31 14:49:29    125s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:49:29    125s] Min route layer (adjusted) = 2
[05/31 14:49:29    125s] Max route layer (adjusted) = 11
[05/31 14:49:29    125s] (I)      clean place blk overflow:
[05/31 14:49:29    125s] (I)      H : enabled 1.00 0
[05/31 14:49:29    125s] (I)      V : enabled 1.00 0
[05/31 14:49:29    125s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] (I)      Running eGR Regular flow
[05/31 14:49:29    125s] (I)      # wire layers (front) : 12
[05/31 14:49:29    125s] (I)      # wire layers (back)  : 0
[05/31 14:49:29    125s] (I)      min wire layer : 1
[05/31 14:49:29    125s] (I)      max wire layer : 11
[05/31 14:49:29    125s] (I)      # cut layers (front) : 11
[05/31 14:49:29    125s] (I)      # cut layers (back)  : 0
[05/31 14:49:29    125s] (I)      min cut layer : 1
[05/31 14:49:29    125s] (I)      max cut layer : 10
[05/31 14:49:29    125s] (I)      ================================== Layers ===================================
[05/31 14:49:29    125s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:49:29    125s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 14:49:29    125s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:49:29    125s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 14:49:29    125s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 14:49:29    125s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:49:29    125s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:49:29    125s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:49:29    125s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:49:29    125s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:49:29    125s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 14:49:29    125s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:49:29    125s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:49:29    125s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 14:49:29    125s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:49:29    125s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 14:49:29    125s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 14:49:29    125s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:49:29    125s] (I)      Started Import and model ( Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] (I)      Number of ignored instance 0
[05/31 14:49:29    125s] (I)      Number of inbound cells 0
[05/31 14:49:29    125s] (I)      Number of opened ILM blockages 0
[05/31 14:49:29    125s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/31 14:49:29    125s] (I)      numMoveCells=10, numMacros=0  numPads=29  numMultiRowHeightInsts=0
[05/31 14:49:29    125s] (I)      cell height: 540, count: 10
[05/31 14:49:29    125s] (I)      Number of nets = 36 ( 0 ignored )
[05/31 14:49:29    125s] [NR-eGR] Read rows... (mem=4.4M)
[05/31 14:49:29    125s] (I)      rowRegion is not equal to core box, resetting core box
[05/31 14:49:29    125s] (I)      rowRegion : (1044, 960) - (9048, 8520)
[05/31 14:49:29    125s] (I)      coreBox   : (1044, 960) - (9048, 8960)
[05/31 14:49:29    125s] [NR-eGR] Done Read rows (cpu=0.000s, mem=4.4M)
[05/31 14:49:29    125s] 
[05/31 14:49:29    125s] (I)      Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[05/31 14:49:29    125s] [NR-eGR] Read module constraints... (mem=4.4M)
[05/31 14:49:29    125s] [NR-eGR] Done Read module constraints (cpu=0.000s, mem=4.4M)
[05/31 14:49:29    125s] 
[05/31 14:49:29    125s] (I)      == Non-default Options ==
[05/31 14:49:29    125s] (I)      Maximum routing layer                              : 11
[05/31 14:49:29    125s] (I)      Top routing layer                                  : 11
[05/31 14:49:29    125s] (I)      Buffering-aware routing                            : true
[05/31 14:49:29    125s] (I)      Spread congestion away from blockages              : true
[05/31 14:49:29    125s] (I)      Number of threads                                  : 1
[05/31 14:49:29    125s] (I)      Overflow penalty cost                              : 10
[05/31 14:49:29    125s] (I)      Punch through distance                             : 558.940000
[05/31 14:49:29    125s] (I)      Source-to-sink ratio                               : 0.300000
[05/31 14:49:29    125s] (I)      Route tie net to shape                             : auto
[05/31 14:49:29    125s] (I)      Method to set GCell size                           : row
[05/31 14:49:29    125s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 14:49:29    125s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 14:49:29    125s] (I)      ============== Pin Summary ==============
[05/31 14:49:29    125s] (I)      +-------+--------+---------+------------+
[05/31 14:49:29    125s] (I)      | Layer | # pins | % total |      Group |
[05/31 14:49:29    125s] (I)      +-------+--------+---------+------------+
[05/31 14:49:29    125s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 14:49:29    125s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 14:49:29    125s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 14:49:29    125s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 14:49:29    125s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 14:49:29    125s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 14:49:29    125s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 14:49:29    125s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 14:49:29    125s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 14:49:29    125s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 14:49:29    125s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 14:49:29    125s] (I)      +-------+--------+---------+------------+
[05/31 14:49:29    125s] (I)      Use row-based GCell size
[05/31 14:49:29    125s] (I)      Use row-based GCell align
[05/31 14:49:29    125s] (I)      layer 0 area = 6400
[05/31 14:49:29    125s] (I)      layer 1 area = 8800
[05/31 14:49:29    125s] (I)      layer 2 area = 11000
[05/31 14:49:29    125s] (I)      layer 3 area = 11000
[05/31 14:49:29    125s] (I)      layer 4 area = 11000
[05/31 14:49:29    125s] (I)      layer 5 area = 11000
[05/31 14:49:29    125s] (I)      layer 6 area = 11000
[05/31 14:49:29    125s] (I)      layer 7 area = 810000
[05/31 14:49:29    125s] (I)      layer 8 area = 2000000
[05/31 14:49:29    125s] (I)      layer 9 area = 2000000
[05/31 14:49:29    125s] (I)      layer 10 area = 0
[05/31 14:49:29    125s] (I)      GCell unit size   : 540
[05/31 14:49:29    125s] (I)      GCell multiplier  : 1
[05/31 14:49:29    125s] (I)      GCell row height  : 540
[05/31 14:49:29    125s] (I)      Actual row height : 540
[05/31 14:49:29    125s] (I)      GCell align ref   : 1044 960
[05/31 14:49:29    125s] [NR-eGR] Track table information for default rule: 
[05/31 14:49:29    125s] [NR-eGR] M1 has single uniform track structure
[05/31 14:49:29    125s] [NR-eGR] M2 has single uniform track structure
[05/31 14:49:29    125s] [NR-eGR] C1 has single uniform track structure
[05/31 14:49:29    125s] [NR-eGR] C2 has single uniform track structure
[05/31 14:49:29    125s] [NR-eGR] C3 has single uniform track structure
[05/31 14:49:29    125s] [NR-eGR] C4 has single uniform track structure
[05/31 14:49:29    125s] [NR-eGR] C5 has single uniform track structure
[05/31 14:49:29    125s] [NR-eGR] JA has single uniform track structure
[05/31 14:49:29    125s] [NR-eGR] QA has single uniform track structure
[05/31 14:49:29    125s] [NR-eGR] QB has single uniform track structure
[05/31 14:49:29    125s] [NR-eGR] LB has single uniform track structure
[05/31 14:49:29    125s] (I)      ========================= Default via ==========================
[05/31 14:49:29    125s] (I)      +----+------------------+--------------------------------------+
[05/31 14:49:29    125s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 14:49:29    125s] (I)      +----+------------------+--------------------------------------+
[05/31 14:49:29    125s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 14:49:29    125s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 14:49:29    125s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 14:49:29    125s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 14:49:29    125s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 14:49:29    125s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 14:49:29    125s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 14:49:29    125s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 14:49:29    125s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 14:49:29    125s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 14:49:29    125s] (I)      +----+------------------+--------------------------------------+
[05/31 14:49:29    125s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 14:49:29    125s] [NR-eGR] Read 4 PG shapes
[05/31 14:49:29    125s] [NR-eGR] Read 0 clock shapes
[05/31 14:49:29    125s] [NR-eGR] Read 0 other shapes
[05/31 14:49:29    125s] [NR-eGR] #Routing Blockages  : 0
[05/31 14:49:29    125s] [NR-eGR] #Instance Blockages : 243
[05/31 14:49:29    125s] [NR-eGR] #PG Blockages       : 4
[05/31 14:49:29    125s] [NR-eGR] #Halo Blockages     : 0
[05/31 14:49:29    125s] [NR-eGR] #Boundary Blockages : 0
[05/31 14:49:29    125s] [NR-eGR] #Clock Blockages    : 0
[05/31 14:49:29    125s] [NR-eGR] #Other Blockages    : 0
[05/31 14:49:29    125s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 14:49:29    125s] (I)      Custom ignore net properties:
[05/31 14:49:29    125s] (I)      1 : NotLegal
[05/31 14:49:29    125s] (I)      Default ignore net properties:
[05/31 14:49:29    125s] (I)      1 : Special
[05/31 14:49:29    125s] (I)      2 : Analog
[05/31 14:49:29    125s] (I)      3 : Fixed
[05/31 14:49:29    125s] (I)      4 : Skipped
[05/31 14:49:29    125s] (I)      5 : MixedSignal
[05/31 14:49:29    125s] (I)      Prerouted net properties:
[05/31 14:49:29    125s] (I)      1 : NotLegal
[05/31 14:49:29    125s] (I)      2 : Special
[05/31 14:49:29    125s] (I)      3 : Analog
[05/31 14:49:29    125s] (I)      4 : Fixed
[05/31 14:49:29    125s] (I)      5 : Skipped
[05/31 14:49:29    125s] (I)      6 : MixedSignal
[05/31 14:49:29    125s] [NR-eGR] Early global route reroute all routable nets
[05/31 14:49:29    125s] [NR-eGR] #prerouted nets         : 0
[05/31 14:49:29    125s] [NR-eGR] #prerouted special nets : 0
[05/31 14:49:29    125s] [NR-eGR] #prerouted wires        : 0
[05/31 14:49:29    125s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 14:49:29    125s] (I)        Front-side 36 ( ignored 0 )
[05/31 14:49:29    125s] (I)        Back-side  0 ( ignored 0 )
[05/31 14:49:29    125s] (I)        Both-side  0 ( ignored 0 )
[05/31 14:49:29    125s] (I)      Reading macro buffers
[05/31 14:49:29    125s] (I)      Number of macros with buffers: 0
[05/31 14:49:29    125s] (I)      early_global_route_priority property id does not exist.
[05/31 14:49:29    125s] (I)      Setting up GCell size
[05/31 14:49:29    125s] (I)      Base Grid  :    18 x    18
[05/31 14:49:29    125s] (I)      Final Grid :     9 x     9
[05/31 14:49:29    125s] (I)      Read Num Blocks=285  Num Prerouted Wires=0  Num CS=0
[05/31 14:49:29    125s] (I)      Layer 1 (H) : #blockages 277 : #preroutes 0
[05/31 14:49:29    125s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 14:49:29    125s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 14:49:29    125s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 14:49:29    125s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 14:49:29    125s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 14:49:29    125s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 14:49:29    125s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 14:49:29    125s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 14:49:29    125s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 14:49:29    125s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 14:49:29    125s] (I)      Track adjustment: Reducing 147 tracks (15.00%) for Layer2
[05/31 14:49:29    125s] (I)      Track adjustment: Reducing 114 tracks (12.00%) for Layer3
[05/31 14:49:29    125s] (I)      Number of ignored nets                =      0
[05/31 14:49:29    125s] (I)      Number of connected nets              =      0
[05/31 14:49:29    125s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 14:49:29    125s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 14:49:29    125s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 14:49:29    125s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 14:49:29    125s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 14:49:29    125s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 14:49:29    125s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 14:49:29    125s] (I)      Constructing bin map
[05/31 14:49:29    125s] (I)      Initialize bin information with width=2160 height=2160
[05/31 14:49:29    125s] (I)      Done constructing bin map
[05/31 14:49:29    125s] (I)      Ndr track 0 does not exist
[05/31 14:49:29    125s] (I)      ---------------------Grid Graph Info--------------------
[05/31 14:49:29    125s] (I)      Routing area        : (0, 0) - (10092, 9920)
[05/31 14:49:29    125s] (I)      Core area           : (1044, 960) - (9048, 8520)
[05/31 14:49:29    125s] (I)      Site width          :   116  (dbu)
[05/31 14:49:29    125s] (I)      Row height          :   540  (dbu)
[05/31 14:49:29    125s] (I)      GCell row height    :   540  (dbu)
[05/31 14:49:29    125s] (I)      GCell width         :  1080  (dbu)
[05/31 14:49:29    125s] (I)      GCell height        :  1080  (dbu)
[05/31 14:49:29    125s] (I)      Grid                :     9     9    11
[05/31 14:49:29    125s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 14:49:29    125s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 14:49:29    125s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 14:49:29    125s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 14:49:29    125s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 14:49:29    125s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:49:29    125s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:49:29    125s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 14:49:29    125s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 14:49:29    125s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[05/31 14:49:29    125s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 14:49:29    125s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 14:49:29    125s] (I)      --------------------------------------------------------
[05/31 14:49:29    125s] 
[05/31 14:49:29    125s] [NR-eGR] ============ Routing rule table ============
[05/31 14:49:29    125s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 14:49:29    125s] [NR-eGR] ========================================
[05/31 14:49:29    125s] [NR-eGR] 
[05/31 14:49:29    125s] (I)      ======== NDR :  =========
[05/31 14:49:29    125s] (I)      +--------------+--------+
[05/31 14:49:29    125s] (I)      |           ID |      0 |
[05/31 14:49:29    125s] (I)      |         Name |        |
[05/31 14:49:29    125s] (I)      |      Default |    yes |
[05/31 14:49:29    125s] (I)      |  Clk Special |     no |
[05/31 14:49:29    125s] (I)      | Hard spacing |     no |
[05/31 14:49:29    125s] (I)      |    NDR track | (none) |
[05/31 14:49:29    125s] (I)      |      NDR via | (none) |
[05/31 14:49:29    125s] (I)      |  Extra space |      0 |
[05/31 14:49:29    125s] (I)      |      Shields |      0 |
[05/31 14:49:29    125s] (I)      |   Demand (H) |      1 |
[05/31 14:49:29    125s] (I)      |   Demand (V) |      1 |
[05/31 14:49:29    125s] (I)      |        #Nets |     36 |
[05/31 14:49:29    125s] (I)      +--------------+--------+
[05/31 14:49:29    125s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:49:29    125s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 14:49:29    125s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:49:29    125s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 14:49:29    125s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:49:29    125s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:49:29    125s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:49:29    125s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:49:29    125s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:49:29    125s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 14:49:29    125s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:49:29    125s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:49:29    125s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 14:49:29    125s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:49:29    125s] (I)      =============== Blocked Tracks ===============
[05/31 14:49:29    125s] (I)      +-------+---------+----------+---------------+
[05/31 14:49:29    125s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 14:49:29    125s] (I)      +-------+---------+----------+---------------+
[05/31 14:49:29    125s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 14:49:29    125s] (I)      |     2 |    1107 |      531 |        47.97% |
[05/31 14:49:29    125s] (I)      |     3 |    1008 |      102 |        10.12% |
[05/31 14:49:29    125s] (I)      |     4 |     990 |        0 |         0.00% |
[05/31 14:49:29    125s] (I)      |     5 |    1008 |        0 |         0.00% |
[05/31 14:49:29    125s] (I)      |     6 |     990 |        0 |         0.00% |
[05/31 14:49:29    125s] (I)      |     7 |    1008 |        0 |         0.00% |
[05/31 14:49:29    125s] (I)      |     8 |      90 |        0 |         0.00% |
[05/31 14:49:29    125s] (I)      |     9 |      27 |        0 |         0.00% |
[05/31 14:49:29    125s] (I)      |    10 |      27 |        0 |         0.00% |
[05/31 14:49:29    125s] (I)      |    11 |      18 |        0 |         0.00% |
[05/31 14:49:29    125s] (I)      +-------+---------+----------+---------------+
[05/31 14:49:29    125s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] (I)      Reset routing kernel
[05/31 14:49:29    125s] (I)      Started Global Routing ( Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] (I)      totalPins=75  totalGlobalPin=67 (89.33%)
[05/31 14:49:29    125s] (I)      ================= Net Group Info =================
[05/31 14:49:29    125s] (I)      +----+----------------+--------------+-----------+
[05/31 14:49:29    125s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 14:49:29    125s] (I)      +----+----------------+--------------+-----------+
[05/31 14:49:29    125s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 14:49:29    125s] (I)      +----+----------------+--------------+-----------+
[05/31 14:49:29    125s] (I)      total 2D Cap : 5624 = (2759 H, 2865 V)
[05/31 14:49:29    125s] (I)      total 2D Demand : 8 = (8 H, 0 V)
[05/31 14:49:29    125s] (I)      #blocked GCells = 0
[05/31 14:49:29    125s] (I)      #regions = 1
[05/31 14:49:29    125s] (I)      #blocked areas for congestion spreading : 0
[05/31 14:49:29    125s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 14:49:29    125s] (I)      
[05/31 14:49:29    125s] (I)      ============  Phase 1a Route ============
[05/31 14:49:29    125s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:49:29    125s] (I)      
[05/31 14:49:29    125s] (I)      ============  Phase 1b Route ============
[05/31 14:49:29    125s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:49:29    125s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.748000e+01um
[05/31 14:49:29    125s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 14:49:29    125s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 14:49:29    125s] (I)      
[05/31 14:49:29    125s] (I)      ============  Phase 1c Route ============
[05/31 14:49:29    125s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:49:29    125s] (I)      
[05/31 14:49:29    125s] (I)      ============  Phase 1d Route ============
[05/31 14:49:29    125s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:49:29    125s] (I)      
[05/31 14:49:29    125s] (I)      ============  Phase 1e Route ============
[05/31 14:49:29    125s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:49:29    125s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.748000e+01um
[05/31 14:49:29    125s] (I)      
[05/31 14:49:29    125s] (I)      ============  Phase 1l Route ============
[05/31 14:49:29    125s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 14:49:29    125s] (I)      Layer  2:        621        10         1           0         972    ( 0.00%) 
[05/31 14:49:29    125s] (I)      Layer  3:        709        30         0          36         828    ( 4.17%) 
[05/31 14:49:29    125s] (I)      Layer  4:        880        33         0           0         864    ( 0.00%) 
[05/31 14:49:29    125s] (I)      Layer  5:        896        22         0           0         864    ( 0.00%) 
[05/31 14:49:29    125s] (I)      Layer  6:        880         0         0           0         864    ( 0.00%) 
[05/31 14:49:29    125s] (I)      Layer  7:        896         0         0           0         864    ( 0.00%) 
[05/31 14:49:29    125s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[05/31 14:49:29    125s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[05/31 14:49:29    125s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[05/31 14:49:29    125s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[05/31 14:49:29    125s] (I)      Total:          5026        95         1          94        5366    ( 1.72%) 
[05/31 14:49:29    125s] (I)      
[05/31 14:49:29    125s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 14:49:29    125s] [NR-eGR]                        OverCon            
[05/31 14:49:29    125s] [NR-eGR]                         #Gcell     %Gcell
[05/31 14:49:29    125s] [NR-eGR]        Layer               (1)    OverCon
[05/31 14:49:29    125s] [NR-eGR] ----------------------------------------------
[05/31 14:49:29    125s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:29    125s] [NR-eGR]      M2 ( 2)         1( 1.37%)   ( 1.37%) 
[05/31 14:49:29    125s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:29    125s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:29    125s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:29    125s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:29    125s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:29    125s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:29    125s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:29    125s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:29    125s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 14:49:29    125s] [NR-eGR] ----------------------------------------------
[05/31 14:49:29    125s] [NR-eGR]        Total         1( 0.18%)   ( 0.18%) 
[05/31 14:49:29    125s] [NR-eGR] 
[05/31 14:49:29    125s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] (I)      Updating congestion map
[05/31 14:49:29    125s] (I)      total 2D Cap : 5645 = (2776 H, 2869 V)
[05/31 14:49:29    125s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 14:49:29    125s] (I)      Running track assignment and export wires
[05/31 14:49:29    125s] (I)      Delete wires for 36 nets 
[05/31 14:49:29    125s] (I)      ============= Track Assignment ============
[05/31 14:49:29    125s] (I)      Started Track Assignment (1T) ( Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 14:49:29    125s] (I)      Run Multi-thread track assignment
[05/31 14:49:29    125s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] (I)      Started Export ( Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 14:49:29    125s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/31 14:49:29    125s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:49:29    125s] [NR-eGR]             Length (um)  Vias 
[05/31 14:49:29    125s] [NR-eGR] ------------------------------
[05/31 14:49:29    125s] [NR-eGR]  M1  (1V)             0     5 
[05/31 14:49:29    125s] [NR-eGR]  M2  (2H)            21    43 
[05/31 14:49:29    125s] [NR-eGR]  C1  (3V)            33    40 
[05/31 14:49:29    125s] [NR-eGR]  C2  (4H)            30    14 
[05/31 14:49:29    125s] [NR-eGR]  C3  (5V)            30     0 
[05/31 14:49:29    125s] [NR-eGR]  C4  (6H)             0     0 
[05/31 14:49:29    125s] [NR-eGR]  C5  (7V)             0     0 
[05/31 14:49:29    125s] [NR-eGR]  JA  (8H)             0     0 
[05/31 14:49:29    125s] [NR-eGR]  QA  (9V)             0     0 
[05/31 14:49:29    125s] [NR-eGR]  QB  (10H)            0     0 
[05/31 14:49:29    125s] [NR-eGR]  LB  (11V)            0     0 
[05/31 14:49:29    125s] [NR-eGR] ------------------------------
[05/31 14:49:29    125s] [NR-eGR]      Total          113   102 
[05/31 14:49:29    125s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:49:29    125s] [NR-eGR] Total half perimeter of net bounding box: 108um
[05/31 14:49:29    125s] [NR-eGR] Total length: 113um, number of vias: 102
[05/31 14:49:29    125s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:49:29    125s] (I)      == Layer wire length by net rule ==
[05/31 14:49:29    125s] (I)                  Default 
[05/31 14:49:29    125s] (I)      --------------------
[05/31 14:49:29    125s] (I)       M1  (1V)       0um 
[05/31 14:49:29    125s] (I)       M2  (2H)      21um 
[05/31 14:49:29    125s] (I)       C1  (3V)      33um 
[05/31 14:49:29    125s] (I)       C2  (4H)      30um 
[05/31 14:49:29    125s] (I)       C3  (5V)      30um 
[05/31 14:49:29    125s] (I)       C4  (6H)       0um 
[05/31 14:49:29    125s] (I)       C5  (7V)       0um 
[05/31 14:49:29    125s] (I)       JA  (8H)       0um 
[05/31 14:49:29    125s] (I)       QA  (9V)       0um 
[05/31 14:49:29    125s] (I)       QB  (10H)      0um 
[05/31 14:49:29    125s] (I)       LB  (11V)      0um 
[05/31 14:49:29    125s] (I)      --------------------
[05/31 14:49:29    125s] (I)           Total    113um 
[05/31 14:49:29    125s] (I)      == Layer via count by net rule ==
[05/31 14:49:29    125s] (I)                  Default 
[05/31 14:49:29    125s] (I)      --------------------
[05/31 14:49:29    125s] (I)       M1  (1V)         5 
[05/31 14:49:29    125s] (I)       M2  (2H)        43 
[05/31 14:49:29    125s] (I)       C1  (3V)        40 
[05/31 14:49:29    125s] (I)       C2  (4H)        14 
[05/31 14:49:29    125s] (I)       C3  (5V)         0 
[05/31 14:49:29    125s] (I)       C4  (6H)         0 
[05/31 14:49:29    125s] (I)       C5  (7V)         0 
[05/31 14:49:29    125s] (I)       JA  (8H)         0 
[05/31 14:49:29    125s] (I)       QA  (9V)         0 
[05/31 14:49:29    125s] (I)       QB  (10H)        0 
[05/31 14:49:29    125s] (I)       LB  (11V)        0 
[05/31 14:49:29    125s] (I)      --------------------
[05/31 14:49:29    125s] (I)           Total      102 
[05/31 14:49:29    125s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 14:49:29    125s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] [NR-eGR] Finished Early Global Route ( CPU: 0.03 sec, Real: 0.09 sec, Curr Mem: 4.40 MB )
[05/31 14:49:29    125s] (I)      ======================================== Runtime Summary =========================================
[05/31 14:49:29    125s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[05/31 14:49:29    125s] (I)      --------------------------------------------------------------------------------------------------
[05/31 14:49:29    125s] (I)       Early Global Route                             100.00%  27.58 sec  27.67 sec  0.09 sec  0.03 sec 
[05/31 14:49:29    125s] (I)       +-Early Global Route kernel                     80.79%  27.60 sec  27.67 sec  0.07 sec  0.03 sec 
[05/31 14:49:29    125s] (I)       | +-Import and model                            39.98%  27.60 sec  27.64 sec  0.04 sec  0.01 sec 
[05/31 14:49:29    125s] (I)       | | +-Create place DB                            0.63%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | +-Import place data                        0.56%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Read instances and placement           0.13%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Read nets                              0.05%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Read rows                              0.03%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Read module constraints                0.01%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Create route DB                           36.65%  27.60 sec  27.64 sec  0.03 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | +-Import route data (1T)                  36.37%  27.60 sec  27.64 sec  0.03 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Read blockages ( Layer 2-11 )         33.82%  27.60 sec  27.63 sec  0.03 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | | +-Read routing blockages               0.00%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | | +-Read instance blockages              0.05%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | | +-Read PG blockages                   33.17%  27.60 sec  27.63 sec  0.03 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | | | +-Allocate memory for PG via list    0.02%  27.60 sec  27.60 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | | +-Read clock blockages                 0.01%  27.63 sec  27.63 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | | +-Read other blockages                 0.01%  27.63 sec  27.63 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | | +-Read halo blockages                  0.00%  27.63 sec  27.63 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | | +-Read boundary cut boxes              0.00%  27.63 sec  27.63 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Read blackboxes                        0.01%  27.63 sec  27.63 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Read prerouted                         0.10%  27.63 sec  27.63 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Read nets                              0.04%  27.63 sec  27.63 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Set up via pillars                     0.01%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Initialize 3D grid graph               0.03%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Model blockage capacity                0.26%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | | +-Initialize 3D capacity               0.14%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Read aux data                              0.03%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Others data preparation                    0.00%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Create route kernel                        2.29%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | +-Global Routing                              15.23%  27.64 sec  27.65 sec  0.01 sec  0.01 sec 
[05/31 14:49:29    125s] (I)       | | +-Initialization                             0.03%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Net group 1                               13.95%  27.64 sec  27.65 sec  0.01 sec  0.01 sec 
[05/31 14:49:29    125s] (I)       | | | +-Generate topology                        0.02%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | +-Phase 1a                                 0.63%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Pattern routing (1T)                   0.45%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Add via demand to 2D                   0.01%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | +-Phase 1b                                 0.03%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | +-Phase 1c                                 0.01%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | +-Phase 1d                                 0.01%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | +-Phase 1e                                 0.16%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Route legalization                     0.07%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | | | +-Legalize Reach Aware Violations      0.00%  27.64 sec  27.64 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | +-Phase 1l                                12.49%  27.64 sec  27.65 sec  0.01 sec  0.01 sec 
[05/31 14:49:29    125s] (I)       | | | | +-Layer assignment (1T)                 12.35%  27.64 sec  27.65 sec  0.01 sec  0.01 sec 
[05/31 14:49:29    125s] (I)       | +-Export cong map                              0.29%  27.65 sec  27.65 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Export 2D cong map                         0.12%  27.65 sec  27.65 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | +-Extract Global 3D Wires                      0.01%  27.65 sec  27.65 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | +-Track Assignment (1T)                       14.79%  27.65 sec  27.67 sec  0.01 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Initialization                             0.02%  27.65 sec  27.65 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Track Assignment Kernel                   14.51%  27.65 sec  27.67 sec  0.01 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Free Memory                                0.00%  27.67 sec  27.67 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | +-Export                                       4.54%  27.67 sec  27.67 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Export DB wires                            0.25%  27.67 sec  27.67 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | +-Export all nets                          0.08%  27.67 sec  27.67 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | | +-Set wire vias                            0.03%  27.67 sec  27.67 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Report wirelength                          3.92%  27.67 sec  27.67 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Update net boxes                           0.06%  27.67 sec  27.67 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | | +-Update timing                              0.00%  27.67 sec  27.67 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)       | +-Postprocess design                           0.31%  27.67 sec  27.67 sec  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)      ====================== Summary by functions ======================
[05/31 14:49:29    125s] (I)       Lv  Step                                   %      Real       CPU 
[05/31 14:49:29    125s] (I)      ------------------------------------------------------------------
[05/31 14:49:29    125s] (I)        0  Early Global Route               100.00%  0.09 sec  0.03 sec 
[05/31 14:49:29    125s] (I)        1  Early Global Route kernel         80.79%  0.07 sec  0.03 sec 
[05/31 14:49:29    125s] (I)        2  Import and model                  39.98%  0.04 sec  0.01 sec 
[05/31 14:49:29    125s] (I)        2  Global Routing                    15.23%  0.01 sec  0.01 sec 
[05/31 14:49:29    125s] (I)        2  Track Assignment (1T)             14.79%  0.01 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        2  Export                             4.54%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        2  Postprocess design                 0.31%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        2  Export cong map                    0.29%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        2  Extract Global 3D Wires            0.01%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Create route DB                   36.65%  0.03 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Track Assignment Kernel           14.51%  0.01 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Net group 1                       13.95%  0.01 sec  0.01 sec 
[05/31 14:49:29    125s] (I)        3  Report wirelength                  3.92%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Create route kernel                2.29%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Create place DB                    0.63%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Export DB wires                    0.25%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Export 2D cong map                 0.12%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Update net boxes                   0.06%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Initialization                     0.05%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Read aux data                      0.03%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        4  Import route data (1T)            36.37%  0.03 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        4  Phase 1l                          12.49%  0.01 sec  0.01 sec 
[05/31 14:49:29    125s] (I)        4  Phase 1a                           0.63%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        4  Import place data                  0.56%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        4  Phase 1e                           0.16%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        4  Export all nets                    0.08%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        4  Phase 1b                           0.03%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        4  Set wire vias                      0.03%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        4  Generate topology                  0.02%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Read blockages ( Layer 2-11 )     33.82%  0.03 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Layer assignment (1T)             12.35%  0.01 sec  0.01 sec 
[05/31 14:49:29    125s] (I)        5  Pattern routing (1T)               0.45%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Model blockage capacity            0.26%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Read instances and placement       0.13%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Read nets                          0.09%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Route legalization                 0.07%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Read rows                          0.03%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Initialize 3D grid graph           0.03%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Read module constraints            0.01%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Add via demand to 2D               0.01%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        5  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        6  Read PG blockages                 33.17%  0.03 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        6  Initialize 3D capacity             0.14%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        6  Read instance blockages            0.05%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        6  Legalize Reach Aware Violations    0.00%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        6  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] (I)        7  Allocate memory for PG via list    0.02%  0.00 sec  0.00 sec 
[05/31 14:49:29    125s] Running post-eGR process
[05/31 14:49:29    125s] Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
[05/31 14:49:29    125s] PreRoute RC Extraction called for design adder.
[05/31 14:49:29    125s] RC Extraction called in multi-corner(2) mode.
[05/31 14:49:29    125s] RCMode: PreRoute
[05/31 14:49:29    125s]       RC Corner Indexes            0       1   
[05/31 14:49:29    125s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 14:49:29    125s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 14:49:29    125s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 14:49:29    125s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 14:49:29    125s] Shrink Factor                : 1.00000
[05/31 14:49:29    125s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 14:49:29    125s] Using Quantus QRC technology file ...
[05/31 14:49:29    125s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 14:49:29    125s] Updating RC Grid density data for preRoute extraction ...
[05/31 14:49:29    125s] eee: pegSigSF=1.070000
[05/31 14:49:29    125s] Initializing multi-corner resistance tables ...
[05/31 14:49:29    125s] eee: Grid unit RC data computation started
[05/31 14:49:29    125s] eee: Grid unit RC data computation completed
[05/31 14:49:29    125s] eee: l=1 avDens=0.004376 usedTrk=0.814815 availTrk=186.206897 sigTrk=0.814815
[05/31 14:49:29    125s] eee: l=2 avDens=0.014613 usedTrk=3.945556 availTrk=270.000000 sigTrk=3.945556
[05/31 14:49:29    125s] eee: l=3 avDens=0.025454 usedTrk=6.108889 availTrk=240.000000 sigTrk=6.108889
[05/31 14:49:29    125s] eee: l=4 avDens=0.023245 usedTrk=5.578889 availTrk=240.000000 sigTrk=5.578889
[05/31 14:49:29    125s] eee: l=5 avDens=0.022940 usedTrk=5.505556 availTrk=240.000000 sigTrk=5.505556
[05/31 14:49:29    125s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:29    125s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:29    125s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:29    125s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:29    125s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:29    125s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:49:29    125s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:49:29    125s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:49:29    125s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.528100 aWlH=0.000000 lMod=0 pMax=0.893800 pMod=79 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:49:29    125s] eee: NetCapCache creation started. (Current Mem: 4564.363M) 
[05/31 14:49:29    125s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4564.363M) 
[05/31 14:49:29    125s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 14:49:29    125s] eee: Metal Layers Info:
[05/31 14:49:29    125s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:49:29    125s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:49:29    125s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:49:29    125s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:49:29    125s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:49:29    125s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:49:29    125s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:49:29    125s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:49:29    125s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:49:29    125s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:49:29    125s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:49:29    125s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:49:29    125s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:49:29    125s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:49:29    125s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:49:29    125s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:49:29    125s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4564.363M)
[05/31 14:49:29    125s] Cell adder LLGs are deleted
[05/31 14:49:29    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:29    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:29    125s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4564.4M, EPOCH TIME: 1748717369.456390
[05/31 14:49:29    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:29    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:29    125s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4564.4M, EPOCH TIME: 1748717369.456663
[05/31 14:49:29    125s] Max number of tech site patterns supported in site array is 256.
[05/31 14:49:29    125s] Core basic site is GF22_DST
[05/31 14:49:29    125s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:49:29    125s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:49:29    125s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:49:29    125s] SiteArray: use 20,480 bytes
[05/31 14:49:29    125s] SiteArray: current memory after site array memory allocation 4564.4M
[05/31 14:49:29    125s] SiteArray: FP blocked sites are writable
[05/31 14:49:29    125s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4564.4M, EPOCH TIME: 1748717369.755505
[05/31 14:49:29    125s] Process 45 wires and vias for routing blockage analysis
[05/31 14:49:29    125s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4564.4M, EPOCH TIME: 1748717369.755558
[05/31 14:49:29    125s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:49:29    125s] Atter site array init, number of instance map data is 0.
[05/31 14:49:29    125s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.151, REAL:0.299, MEM:4564.4M, EPOCH TIME: 1748717369.755796
[05/31 14:49:29    125s] 
[05/31 14:49:29    125s] 
[05/31 14:49:29    125s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:29    125s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.151, REAL:0.300, MEM:4564.4M, EPOCH TIME: 1748717369.756020
[05/31 14:49:29    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:29    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:29    125s] Starting delay calculation for Setup views
[05/31 14:49:29    125s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 14:49:29    125s] #################################################################################
[05/31 14:49:29    125s] # Design Stage: PreRoute
[05/31 14:49:29    125s] # Design Name: adder
[05/31 14:49:29    125s] # Design Mode: 22nm
[05/31 14:49:29    125s] # Analysis Mode: MMMC Non-OCV 
[05/31 14:49:29    125s] # Parasitics Mode: No SPEF/RCDB 
[05/31 14:49:29    125s] # Signoff Settings: SI Off 
[05/31 14:49:29    125s] #################################################################################
[05/31 14:49:30    125s] Calculate delays in BcWc mode...
[05/31 14:49:30    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 4580.9M, InitMEM = 4580.9M)
[05/31 14:49:30    125s] Start delay calculation (fullDC) (1 T). (MEM=4056.34)
[05/31 14:49:30    125s] End AAE Lib Interpolated Model. (MEM=4580.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:49:30    125s] Total number of fetched objects 36
[05/31 14:49:30    125s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:49:30    125s] End delay calculation. (MEM=4056.75 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:49:30    125s] End delay calculation (fullDC). (MEM=4056.75 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:49:30    125s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 4614.6M) ***
[05/31 14:49:30    125s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:06 mem=4614.6M)
[05/31 14:49:30    125s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.473  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------

[05/31 14:49:30    125s] **optDesign ... cpu = 0:00:07, real = 0:00:29, mem = 4051.6M, totSessionCpu=0:02:06 **
[05/31 14:49:30    125s] Begin: Collecting metrics
[05/31 14:49:30    125s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 99.473 |   0 |       16.05 | 0:00:01  |        4569 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[05/31 14:49:30    125s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4059.7M, current mem=4051.7M)

[05/31 14:49:30    125s] End: Collecting metrics
[05/31 14:49:30    125s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.9/0:00:28.9 (0.2), totSession cpu/real = 0:02:05.9/0:02:55.0 (0.7), mem = 4559.7M
[05/31 14:49:30    125s] 
[05/31 14:49:30    125s] =============================================================================================
[05/31 14:49:30    125s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.10-p003_1
[05/31 14:49:30    125s] =============================================================================================
[05/31 14:49:30    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:49:30    125s] ---------------------------------------------------------------------------------------------
[05/31 14:49:30    125s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:30    125s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.1 % )     0:00:00.9 /  0:00:00.4    0.5
[05/31 14:49:30    125s] [ MetricReport           ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.1    0.3
[05/31 14:49:30    125s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:30    125s] [ CellServerInit         ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.4
[05/31 14:49:30    125s] [ LibAnalyzerInit        ]      2   0:00:05.5  (  19.0 % )     0:00:05.5 /  0:00:03.8    0.7
[05/31 14:49:30    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:30    125s] [ MetricInit             ]      1   0:00:02.0  (   7.1 % )     0:00:02.0 /  0:00:00.9    0.5
[05/31 14:49:30    125s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:49:30    125s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.4
[05/31 14:49:30    125s] [ ExtractRC              ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.3
[05/31 14:49:30    125s] [ UpdateTimingGraph      ]      1   0:00:00.4  (   1.4 % )     0:00:00.6 /  0:00:00.3    0.5
[05/31 14:49:30    125s] [ FullDelayCalc          ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.3
[05/31 14:49:30    125s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:30    125s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:30    125s] [ MISC                   ]          0:00:19.5  (  67.5 % )     0:00:19.5 /  0:00:01.3    0.1
[05/31 14:49:30    125s] ---------------------------------------------------------------------------------------------
[05/31 14:49:30    125s]  InitOpt #1 TOTAL                   0:00:28.9  ( 100.0 % )     0:00:28.9 /  0:00:06.9    0.2
[05/31 14:49:30    125s] ---------------------------------------------------------------------------------------------
[05/31 14:49:30    125s] 
[05/31 14:49:30    125s] ** INFO : this run is activating 'allEndPoints' option
[05/31 14:49:30    125s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 14:49:30    125s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:06 mem=4559.7M
[05/31 14:49:30    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:4559.7M, EPOCH TIME: 1748717370.740665
[05/31 14:49:30    125s] Processing tracks to init pin-track alignment.
[05/31 14:49:30    125s] z: 1, totalTracks: 1
[05/31 14:49:30    125s] z: 3, totalTracks: 1
[05/31 14:49:30    125s] z: 5, totalTracks: 1
[05/31 14:49:30    125s] z: 7, totalTracks: 1
[05/31 14:49:30    125s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:49:30    125s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:49:30    125s] Initializing Route Infrastructure for color support ...
[05/31 14:49:30    125s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4559.7M, EPOCH TIME: 1748717370.740843
[05/31 14:49:30    125s] ### Add 31 auto generated vias to default rule
[05/31 14:49:30    125s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4559.7M, EPOCH TIME: 1748717370.743574
[05/31 14:49:30    125s] Route Infrastructure Initialized for color support successfully.
[05/31 14:49:30    125s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:49:30    125s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4559.7M, EPOCH TIME: 1748717370.762772
[05/31 14:49:30    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:30    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:31    126s] OPERPROF:     Starting CMU at level 3, MEM:4559.7M, EPOCH TIME: 1748717371.070296
[05/31 14:49:31    126s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4559.7M, EPOCH TIME: 1748717371.070581
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:49:31    126s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.308, MEM:4559.7M, EPOCH TIME: 1748717371.070647
[05/31 14:49:31    126s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4559.7M, EPOCH TIME: 1748717371.070670
[05/31 14:49:31    126s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4559.7M, EPOCH TIME: 1748717371.070722
[05/31 14:49:31    126s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4559.7MB).
[05/31 14:49:31    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.330, MEM:4559.7M, EPOCH TIME: 1748717371.070784
[05/31 14:49:31    126s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=4559.7M
[05/31 14:49:31    126s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4559.7M, EPOCH TIME: 1748717371.071101
[05/31 14:49:31    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:31    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:31    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:31    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:31    126s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:4559.7M, EPOCH TIME: 1748717371.073430
[05/31 14:49:31    126s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 14:49:31    126s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:06 mem=4559.7M
[05/31 14:49:31    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:4559.7M, EPOCH TIME: 1748717371.073730
[05/31 14:49:31    126s] Processing tracks to init pin-track alignment.
[05/31 14:49:31    126s] z: 1, totalTracks: 1
[05/31 14:49:31    126s] z: 3, totalTracks: 1
[05/31 14:49:31    126s] z: 5, totalTracks: 1
[05/31 14:49:31    126s] z: 7, totalTracks: 1
[05/31 14:49:31    126s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:49:31    126s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:49:31    126s] Initializing Route Infrastructure for color support ...
[05/31 14:49:31    126s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4559.7M, EPOCH TIME: 1748717371.073891
[05/31 14:49:31    126s] ### Add 31 auto generated vias to default rule
[05/31 14:49:31    126s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4559.7M, EPOCH TIME: 1748717371.076593
[05/31 14:49:31    126s] Route Infrastructure Initialized for color support successfully.
[05/31 14:49:31    126s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:49:31    126s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4559.7M, EPOCH TIME: 1748717371.082168
[05/31 14:49:31    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:31    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:31    126s] OPERPROF:     Starting CMU at level 3, MEM:4559.7M, EPOCH TIME: 1748717371.387746
[05/31 14:49:31    126s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4559.7M, EPOCH TIME: 1748717371.388027
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:49:31    126s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.306, MEM:4559.7M, EPOCH TIME: 1748717371.388091
[05/31 14:49:31    126s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4559.7M, EPOCH TIME: 1748717371.388114
[05/31 14:49:31    126s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4559.7M, EPOCH TIME: 1748717371.388163
[05/31 14:49:31    126s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4559.7MB).
[05/31 14:49:31    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.159, REAL:0.314, MEM:4559.7M, EPOCH TIME: 1748717371.388224
[05/31 14:49:31    126s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=4559.7M
[05/31 14:49:31    126s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4559.7M, EPOCH TIME: 1748717371.388419
[05/31 14:49:31    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:31    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:31    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:31    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:31    126s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:4559.7M, EPOCH TIME: 1748717371.390838
[05/31 14:49:31    126s] *** Starting optimizing excluded clock nets MEM= 4559.7M) ***
[05/31 14:49:31    126s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4559.7M) ***
[05/31 14:49:31    126s] The useful skew maximum allowed delay is: 0.3
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:49:31    126s] Deleting Lib Analyzer.
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] TimeStamp Deleting Cell Server End ...
[05/31 14:49:31    126s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:49:31    126s] Summary for sequential cells identification: 
[05/31 14:49:31    126s]   Identified SBFF number: 299
[05/31 14:49:31    126s]   Identified MBFF number: 75
[05/31 14:49:31    126s]   Identified SB Latch number: 22
[05/31 14:49:31    126s]   Identified MB Latch number: 0
[05/31 14:49:31    126s]   Not identified SBFF number: 15
[05/31 14:49:31    126s]   Not identified MBFF number: 0
[05/31 14:49:31    126s]   Not identified SB Latch number: 0
[05/31 14:49:31    126s]   Not identified MB Latch number: 0
[05/31 14:49:31    126s]   Number of sequential cells which are not FFs: 45
[05/31 14:49:31    126s]  Visiting view : view_slow_mission
[05/31 14:49:31    126s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:49:31    126s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:49:31    126s]  Visiting view : view_fast_mission
[05/31 14:49:31    126s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:49:31    126s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:49:31    126s] TLC MultiMap info (StdDelay):
[05/31 14:49:31    126s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:49:31    126s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:49:31    126s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:49:31    126s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:49:31    126s]  Setting StdDelay to: 6.1ps
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] TimeStamp Deleting Cell Server End ...
[05/31 14:49:31    126s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:06.4/0:02:56.2 (0.7), mem = 4559.7M
[05/31 14:49:31    126s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=4559.7M
[05/31 14:49:31    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=4559.7M
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:49:31    126s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:49:31    126s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:49:31    126s] Summary for sequential cells identification: 
[05/31 14:49:31    126s]   Identified SBFF number: 299
[05/31 14:49:31    126s]   Identified MBFF number: 75
[05/31 14:49:31    126s]   Identified SB Latch number: 22
[05/31 14:49:31    126s]   Identified MB Latch number: 0
[05/31 14:49:31    126s]   Not identified SBFF number: 15
[05/31 14:49:31    126s]   Not identified MBFF number: 0
[05/31 14:49:31    126s]   Not identified SB Latch number: 0
[05/31 14:49:31    126s]   Not identified MB Latch number: 0
[05/31 14:49:31    126s]   Number of sequential cells which are not FFs: 45
[05/31 14:49:31    126s]  Visiting view : view_slow_mission
[05/31 14:49:31    126s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:49:31    126s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:49:31    126s]  Visiting view : view_fast_mission
[05/31 14:49:31    126s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:49:31    126s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:49:31    126s] TLC MultiMap info (StdDelay):
[05/31 14:49:31    126s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:49:31    126s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:49:31    126s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:49:31    126s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:49:31    126s]  Setting StdDelay to: 6.1ps
[05/31 14:49:31    126s] 
[05/31 14:49:31    126s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:49:32    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.1
[05/31 14:49:32    126s] 
[05/31 14:49:32    126s] Creating Lib Analyzer ...
[05/31 14:49:33    127s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 14:49:33    127s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 14:49:33    127s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:49:33    127s] 
[05/31 14:49:33    127s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:49:35    128s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:08 mem=4559.7M
[05/31 14:49:35    128s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:08 mem=4559.7M
[05/31 14:49:35    128s] Creating Lib Analyzer, finished. 
[05/31 14:49:35    128s] 
[05/31 14:49:35    128s] Active Setup views: view_slow_mission 
[05/31 14:49:35    128s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4559.7M, EPOCH TIME: 1748717375.948312
[05/31 14:49:35    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:35    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:36    128s] 
[05/31 14:49:36    128s] 
[05/31 14:49:36    128s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:36    128s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.151, REAL:0.307, MEM:4559.7M, EPOCH TIME: 1748717376.255499
[05/31 14:49:36    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:36    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:36    128s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:49:36    128s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:49:36    128s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 14:49:36    128s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:09 mem=4559.7M
[05/31 14:49:36    128s] OPERPROF: Starting DPlace-Init at level 1, MEM:4559.7M, EPOCH TIME: 1748717376.257987
[05/31 14:49:36    128s] Processing tracks to init pin-track alignment.
[05/31 14:49:36    128s] z: 1, totalTracks: 1
[05/31 14:49:36    128s] z: 3, totalTracks: 1
[05/31 14:49:36    128s] z: 5, totalTracks: 1
[05/31 14:49:36    128s] z: 7, totalTracks: 1
[05/31 14:49:36    128s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:49:36    128s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:49:36    128s] Initializing Route Infrastructure for color support ...
[05/31 14:49:36    128s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4559.7M, EPOCH TIME: 1748717376.258151
[05/31 14:49:36    128s] ### Add 31 auto generated vias to default rule
[05/31 14:49:36    128s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4559.7M, EPOCH TIME: 1748717376.260851
[05/31 14:49:36    128s] Route Infrastructure Initialized for color support successfully.
[05/31 14:49:36    128s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:49:36    128s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4559.7M, EPOCH TIME: 1748717376.266412
[05/31 14:49:36    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:36    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:36    128s] 
[05/31 14:49:36    128s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:49:36    128s] 
[05/31 14:49:36    128s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:36    128s] OPERPROF:     Starting CMU at level 3, MEM:4559.7M, EPOCH TIME: 1748717376.572370
[05/31 14:49:36    128s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4559.7M, EPOCH TIME: 1748717376.572639
[05/31 14:49:36    128s] 
[05/31 14:49:36    128s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:49:36    128s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.151, REAL:0.306, MEM:4559.7M, EPOCH TIME: 1748717376.572707
[05/31 14:49:36    128s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4559.7M, EPOCH TIME: 1748717376.572731
[05/31 14:49:36    128s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4559.7M, EPOCH TIME: 1748717376.572798
[05/31 14:49:36    128s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4559.7MB).
[05/31 14:49:36    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.159, REAL:0.315, MEM:4559.7M, EPOCH TIME: 1748717376.572863
[05/31 14:49:36    128s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:49:36    128s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:49:36    128s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:09 mem=4559.7M
[05/31 14:49:36    128s] 
[05/31 14:49:36    128s] Footprint cell information for calculating maxBufDist
[05/31 14:49:36    128s] *info: There are 20 candidate Buffer cells
[05/31 14:49:36    128s] *info: There are 20 candidate Inverter cells
[05/31 14:49:36    128s] 
[05/31 14:49:37    129s] #optDebug: Start CG creation (mem=4559.7M)
[05/31 14:49:37    129s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:37    129s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:37    129s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:37    129s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:38    129s] ToF 88.4500um
[05/31 14:49:38    129s] (cpu=0:00:00.5, mem=4653.4M)
[05/31 14:49:38    129s]  ...processing cgPrt (cpu=0:00:00.5, mem=4653.4M)
[05/31 14:49:38    129s]  ...processing cgEgp (cpu=0:00:00.5, mem=4653.4M)
[05/31 14:49:38    129s]  ...processing cgPbk (cpu=0:00:00.5, mem=4653.4M)
[05/31 14:49:38    129s]  ...processing cgNrb(cpu=0:00:00.5, mem=4653.4M)
[05/31 14:49:38    129s]  ...processing cgObs (cpu=0:00:00.5, mem=4653.4M)
[05/31 14:49:38    129s]  ...processing cgCon (cpu=0:00:00.5, mem=4653.4M)
[05/31 14:49:38    129s]  ...processing cgPdm (cpu=0:00:00.5, mem=4653.4M)
[05/31 14:49:38    129s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=4653.4M)
[05/31 14:49:38    129s] ### Creating RouteCongInterface, started
[05/31 14:49:38    129s] 
[05/31 14:49:38    129s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 14:49:38    129s] 
[05/31 14:49:38    129s] #optDebug: {0, 1.000}
[05/31 14:49:38    129s] ### Creating RouteCongInterface, finished
[05/31 14:49:38    129s] {MG  {8 0 2 0.338158} }
[05/31 14:49:38    129s] 
[05/31 14:49:38    129s] Netlist preparation processing... 
[05/31 14:49:38    129s] Removed 0 instance
[05/31 14:49:38    129s] *info: Marking 0 isolation instances dont touch
[05/31 14:49:38    129s] *info: Marking 0 level shifter instances dont touch
[05/31 14:49:38    129s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:49:38    129s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4688.5M, EPOCH TIME: 1748717378.294492
[05/31 14:49:38    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:49:38    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:38    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:38    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:38    129s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4576.5M, EPOCH TIME: 1748717378.297071
[05/31 14:49:38    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.1
[05/31 14:49:38    129s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:06.4 (0.5), totSession cpu/real = 0:02:09.6/0:03:02.6 (0.7), mem = 4576.5M
[05/31 14:49:38    129s] 
[05/31 14:49:38    129s] =============================================================================================
[05/31 14:49:38    129s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.10-p003_1
[05/31 14:49:38    129s] =============================================================================================
[05/31 14:49:38    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:49:38    129s] ---------------------------------------------------------------------------------------------
[05/31 14:49:38    129s] [ CellServerInit         ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.6
[05/31 14:49:38    129s] [ LibAnalyzerInit        ]      1   0:00:03.5  (  54.1 % )     0:00:03.5 /  0:00:01.7    0.5
[05/31 14:49:38    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:38    129s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:49:38    129s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:38    129s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:38    129s] [ SteinerInterfaceInit   ]      1   0:00:01.6  (  25.5 % )     0:00:01.6 /  0:00:00.8    0.5
[05/31 14:49:38    129s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:38    129s] [ DetailPlaceInit        ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:49:38    129s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:38    129s] [ MISC                   ]          0:00:00.9  (  14.2 % )     0:00:00.9 /  0:00:00.4    0.5
[05/31 14:49:38    129s] ---------------------------------------------------------------------------------------------
[05/31 14:49:38    129s]  SimplifyNetlist #1 TOTAL           0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:03.2    0.5
[05/31 14:49:38    129s] ---------------------------------------------------------------------------------------------
[05/31 14:49:38    129s] 
[05/31 14:49:38    129s] Begin: Collecting metrics
[05/31 14:49:38    129s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 99.473 |   0 |       16.05 | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist |        |     |             | 0:00:07  |        4576 |      |     |
 ------------------------------------------------------------------------------------- 
[05/31 14:49:38    129s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4067.5M, current mem=4058.1M)

[05/31 14:49:38    129s] End: Collecting metrics
[05/31 14:49:38    129s] Running new flow changes for HFN
[05/31 14:49:38    129s] Begin: GigaOpt high fanout net optimization
[05/31 14:49:38    129s] GigaOpt HFN: use maxLocalDensity 1.2
[05/31 14:49:38    129s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/31 14:49:38    129s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:09.7/0:03:03.0 (0.7), mem = 4576.5M
[05/31 14:49:38    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.2
[05/31 14:49:38    129s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 14:49:39    129s] 
[05/31 14:49:39    129s] Active Setup views: view_slow_mission 
[05/31 14:49:39    129s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4576.5M, EPOCH TIME: 1748717379.055798
[05/31 14:49:39    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:39    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:39    130s] 
[05/31 14:49:39    130s] 
[05/31 14:49:39    130s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:39    130s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.151, REAL:0.314, MEM:4576.5M, EPOCH TIME: 1748717379.369645
[05/31 14:49:39    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:39    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:39    130s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:49:39    130s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:49:39    130s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/31 14:49:39    130s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:10 mem=4576.5M
[05/31 14:49:39    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:4576.5M, EPOCH TIME: 1748717379.372099
[05/31 14:49:39    130s] Processing tracks to init pin-track alignment.
[05/31 14:49:39    130s] z: 1, totalTracks: 1
[05/31 14:49:39    130s] z: 3, totalTracks: 1
[05/31 14:49:39    130s] z: 5, totalTracks: 1
[05/31 14:49:39    130s] z: 7, totalTracks: 1
[05/31 14:49:39    130s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:49:39    130s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:49:39    130s] Initializing Route Infrastructure for color support ...
[05/31 14:49:39    130s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4576.5M, EPOCH TIME: 1748717379.372263
[05/31 14:49:39    130s] ### Add 31 auto generated vias to default rule
[05/31 14:49:39    130s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4576.5M, EPOCH TIME: 1748717379.374964
[05/31 14:49:39    130s] Route Infrastructure Initialized for color support successfully.
[05/31 14:49:39    130s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:49:39    130s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4576.5M, EPOCH TIME: 1748717379.380506
[05/31 14:49:39    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:39    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:39    130s] 
[05/31 14:49:39    130s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:49:39    130s] 
[05/31 14:49:39    130s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:39    130s] OPERPROF:     Starting CMU at level 3, MEM:4576.5M, EPOCH TIME: 1748717379.703798
[05/31 14:49:39    130s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4576.5M, EPOCH TIME: 1748717379.704059
[05/31 14:49:39    130s] 
[05/31 14:49:39    130s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:49:39    130s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.324, MEM:4576.5M, EPOCH TIME: 1748717379.704132
[05/31 14:49:39    130s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4576.5M, EPOCH TIME: 1748717379.704156
[05/31 14:49:39    130s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4576.5M, EPOCH TIME: 1748717379.704208
[05/31 14:49:39    130s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4576.5MB).
[05/31 14:49:39    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.159, REAL:0.332, MEM:4576.5M, EPOCH TIME: 1748717379.704293
[05/31 14:49:39    130s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:49:39    130s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:49:39    130s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=4576.5M
[05/31 14:49:39    130s] ### Creating RouteCongInterface, started
[05/31 14:49:39    130s] 
[05/31 14:49:39    130s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/31 14:49:39    130s] 
[05/31 14:49:39    130s] #optDebug: {0, 1.000}
[05/31 14:49:39    130s] ### Creating RouteCongInterface, finished
[05/31 14:49:39    130s] {MG  {8 0 2 0.338158} }
[05/31 14:49:39    130s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:40    130s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:40    130s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:40    130s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:40    130s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:40    130s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:40    130s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:40    130s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:49:40    130s] AoF 551.2950um
[05/31 14:49:40    130s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 14:49:40    130s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 113.35, Stn-len 0
[05/31 14:49:40    130s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:49:40    130s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4634.7M, EPOCH TIME: 1748717380.718664
[05/31 14:49:40    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:40    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:40    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:40    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:40    130s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4575.7M, EPOCH TIME: 1748717380.721511
[05/31 14:49:40    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.2
[05/31 14:49:40    130s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:02.0 (0.5), totSession cpu/real = 0:02:10.7/0:03:05.0 (0.7), mem = 4575.7M
[05/31 14:49:40    130s] 
[05/31 14:49:40    130s] =============================================================================================
[05/31 14:49:40    130s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.10-p003_1
[05/31 14:49:40    130s] =============================================================================================
[05/31 14:49:40    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:49:40    130s] ---------------------------------------------------------------------------------------------
[05/31 14:49:40    130s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:40    130s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:49:40    130s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:40    130s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:40    130s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:40    130s] [ DetailPlaceInit        ]      1   0:00:00.3  (  16.5 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:49:40    130s] [ MISC                   ]          0:00:01.7  (  83.4 % )     0:00:01.7 /  0:00:00.8    0.5
[05/31 14:49:40    130s] ---------------------------------------------------------------------------------------------
[05/31 14:49:40    130s]  DrvOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.0    0.5
[05/31 14:49:40    130s] ---------------------------------------------------------------------------------------------
[05/31 14:49:40    130s] 
[05/31 14:49:40    130s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/31 14:49:40    130s] End: GigaOpt high fanout net optimization
[05/31 14:49:40    130s] Begin: Collecting metrics
[05/31 14:49:40    130s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 99.473 |   0 |       16.05 | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist |        |     |             | 0:00:07  |        4576 |      |     |
| drv_fixing       |        |     |             | 0:00:02  |        4576 |      |     |
 ------------------------------------------------------------------------------------- 
[05/31 14:49:41    130s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4058.1M, current mem=4057.5M)

[05/31 14:49:41    130s] End: Collecting metrics
[05/31 14:49:41    130s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:49:41    130s] 
[05/31 14:49:41    130s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:49:41    130s] Deleting Lib Analyzer.
[05/31 14:49:41    130s] 
[05/31 14:49:41    130s] TimeStamp Deleting Cell Server End ...
[05/31 14:49:41    130s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:49:41    130s] 
[05/31 14:49:41    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:49:41    130s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:49:41    130s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:49:41    130s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:49:41    130s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:49:41    130s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:49:41    130s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:49:41    130s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:49:41    130s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:49:41    130s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:49:41    130s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:49:41    130s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:49:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:49:41    130s] Summary for sequential cells identification: 
[05/31 14:49:41    130s]   Identified SBFF number: 299
[05/31 14:49:41    130s]   Identified MBFF number: 75
[05/31 14:49:41    130s]   Identified SB Latch number: 22
[05/31 14:49:41    130s]   Identified MB Latch number: 0
[05/31 14:49:41    130s]   Not identified SBFF number: 15
[05/31 14:49:41    130s]   Not identified MBFF number: 0
[05/31 14:49:41    130s]   Not identified SB Latch number: 0
[05/31 14:49:41    130s]   Not identified MB Latch number: 0
[05/31 14:49:41    130s]   Number of sequential cells which are not FFs: 45
[05/31 14:49:41    130s]  Visiting view : view_slow_mission
[05/31 14:49:41    130s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:49:41    130s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:49:41    130s]  Visiting view : view_fast_mission
[05/31 14:49:41    130s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:49:41    130s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:49:41    130s] TLC MultiMap info (StdDelay):
[05/31 14:49:41    130s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:49:41    130s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:49:41    130s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:49:41    130s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:49:41    130s]  Setting StdDelay to: 6.1ps
[05/31 14:49:41    130s] 
[05/31 14:49:41    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:49:41    130s] 
[05/31 14:49:41    130s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:49:41    130s] 
[05/31 14:49:41    130s] TimeStamp Deleting Cell Server End ...
[05/31 14:49:41    131s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[05/31 14:49:41    131s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=4575.7M
[05/31 14:49:41    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=4575.7M
[05/31 14:49:41    131s] 
[05/31 14:49:41    131s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:49:41    131s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:49:41    131s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:49:41    131s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:49:41    131s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:49:41    131s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:49:41    131s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:49:41    131s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:49:41    131s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:49:41    131s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:49:41    131s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:49:41    131s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:49:41    131s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:49:41    131s] Summary for sequential cells identification: 
[05/31 14:49:41    131s]   Identified SBFF number: 299
[05/31 14:49:41    131s]   Identified MBFF number: 75
[05/31 14:49:41    131s]   Identified SB Latch number: 22
[05/31 14:49:41    131s]   Identified MB Latch number: 0
[05/31 14:49:41    131s]   Not identified SBFF number: 15
[05/31 14:49:41    131s]   Not identified MBFF number: 0
[05/31 14:49:41    131s]   Not identified SB Latch number: 0
[05/31 14:49:41    131s]   Not identified MB Latch number: 0
[05/31 14:49:41    131s]   Number of sequential cells which are not FFs: 45
[05/31 14:49:41    131s]  Visiting view : view_slow_mission
[05/31 14:49:41    131s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:49:41    131s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:49:41    131s]  Visiting view : view_fast_mission
[05/31 14:49:41    131s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:49:41    131s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:49:41    131s] TLC MultiMap info (StdDelay):
[05/31 14:49:41    131s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:49:41    131s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:49:41    131s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:49:41    131s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:49:41    131s]  Setting StdDelay to: 6.1ps
[05/31 14:49:41    131s] 
[05/31 14:49:41    131s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:49:41    131s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4633.8M, EPOCH TIME: 1748717381.502716
[05/31 14:49:41    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:41    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:41    131s] 
[05/31 14:49:41    131s] 
[05/31 14:49:41    131s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:41    131s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.304, MEM:4633.8M, EPOCH TIME: 1748717381.806489
[05/31 14:49:41    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:41    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:41    131s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:49:41    131s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:49:41    131s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 14:49:41    131s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:11 mem=4633.8M
[05/31 14:49:41    131s] OPERPROF: Starting DPlace-Init at level 1, MEM:4633.8M, EPOCH TIME: 1748717381.808966
[05/31 14:49:41    131s] Processing tracks to init pin-track alignment.
[05/31 14:49:41    131s] z: 1, totalTracks: 1
[05/31 14:49:41    131s] z: 3, totalTracks: 1
[05/31 14:49:41    131s] z: 5, totalTracks: 1
[05/31 14:49:41    131s] z: 7, totalTracks: 1
[05/31 14:49:41    131s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:49:41    131s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:49:41    131s] Initializing Route Infrastructure for color support ...
[05/31 14:49:41    131s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4633.8M, EPOCH TIME: 1748717381.809125
[05/31 14:49:41    131s] ### Add 31 auto generated vias to default rule
[05/31 14:49:41    131s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.014, MEM:4633.8M, EPOCH TIME: 1748717381.822661
[05/31 14:49:41    131s] Route Infrastructure Initialized for color support successfully.
[05/31 14:49:41    131s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:49:41    131s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4633.8M, EPOCH TIME: 1748717381.828345
[05/31 14:49:41    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:41    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:42    131s] 
[05/31 14:49:42    131s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:49:42    131s] 
[05/31 14:49:42    131s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:42    131s] OPERPROF:     Starting CMU at level 3, MEM:4633.8M, EPOCH TIME: 1748717382.112299
[05/31 14:49:42    131s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4633.8M, EPOCH TIME: 1748717382.112522
[05/31 14:49:42    131s] 
[05/31 14:49:42    131s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:49:42    131s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.284, MEM:4633.8M, EPOCH TIME: 1748717382.112584
[05/31 14:49:42    131s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4633.8M, EPOCH TIME: 1748717382.112609
[05/31 14:49:42    131s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4633.8M, EPOCH TIME: 1748717382.112659
[05/31 14:49:42    131s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4633.8MB).
[05/31 14:49:42    131s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.158, REAL:0.304, MEM:4633.8M, EPOCH TIME: 1748717382.112722
[05/31 14:49:42    131s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:49:42    131s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:49:42    131s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:11 mem=4633.8M
[05/31 14:49:42    131s] Begin: Area Reclaim Optimization
[05/31 14:49:42    131s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:11.4/0:03:06.4 (0.7), mem = 4633.8M
[05/31 14:49:42    131s] 
[05/31 14:49:42    131s] Creating Lib Analyzer ...
[05/31 14:49:43    131s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 14:49:43    131s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 14:49:43    131s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:49:43    131s] 
[05/31 14:49:43    131s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:49:45    132s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:13 mem=4633.8M
[05/31 14:49:45    133s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:13 mem=4633.8M
[05/31 14:49:45    133s] Creating Lib Analyzer, finished. 
[05/31 14:49:45    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.3
[05/31 14:49:45    133s] 
[05/31 14:49:45    133s] Active Setup views: view_slow_mission 
[05/31 14:49:45    133s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 14:49:45    133s] ### Creating RouteCongInterface, started
[05/31 14:49:45    133s] 
[05/31 14:49:45    133s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 14:49:45    133s] 
[05/31 14:49:45    133s] #optDebug: {0, 1.000}
[05/31 14:49:45    133s] ### Creating RouteCongInterface, finished
[05/31 14:49:45    133s] {MG  {8 0 2 0.338158} }
[05/31 14:49:46    133s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:49:46    133s] +---------+---------+--------+--------+------------+--------+
[05/31 14:49:46    133s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 14:49:46    133s] +---------+---------+--------+--------+------------+--------+
[05/31 14:49:46    133s] |   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4633.8M|
[05/31 14:49:46    133s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4633.8M|
[05/31 14:49:46    133s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:49:46    133s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4633.8M|
[05/31 14:49:46    133s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4633.8M|
[05/31 14:49:46    133s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:49:46    133s] +---------+---------+--------+--------+------------+--------+
[05/31 14:49:46    133s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 14:49:46    133s] --------------------------------------------------------------
[05/31 14:49:46    133s] |                                   | Total     | Sequential |
[05/31 14:49:46    133s] --------------------------------------------------------------
[05/31 14:49:46    133s] | Num insts resized                 |       0  |       0    |
[05/31 14:49:46    133s] | Num insts undone                  |       0  |       0    |
[05/31 14:49:46    133s] | Num insts Downsized               |       0  |       0    |
[05/31 14:49:46    133s] | Num insts Samesized               |       0  |       0    |
[05/31 14:49:46    133s] | Num insts Upsized                 |       0  |       0    |
[05/31 14:49:46    133s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 14:49:46    133s] --------------------------------------------------------------
[05/31 14:49:46    133s] Bottom Preferred Layer:
[05/31 14:49:46    133s]     None
[05/31 14:49:46    133s] Via Pillar Rule:
[05/31 14:49:46    133s]     None
[05/31 14:49:46    133s] Finished writing unified metrics of routing constraints.
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 14:49:46    133s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:04.0) **
[05/31 14:49:46    133s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 14:49:46    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.3
[05/31 14:49:46    133s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:03.9 (0.5), totSession cpu/real = 0:02:13.3/0:03:10.3 (0.7), mem = 4633.8M
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] =============================================================================================
[05/31 14:49:46    133s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.10-p003_1
[05/31 14:49:46    133s] =============================================================================================
[05/31 14:49:46    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:49:46    133s] ---------------------------------------------------------------------------------------------
[05/31 14:49:46    133s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ LibAnalyzerInit        ]      1   0:00:03.4  (  87.1 % )     0:00:03.4 /  0:00:01.7    0.5
[05/31 14:49:46    133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ OptGetWeight           ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ OptEval                ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ OptCommit              ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:46    133s] [ MISC                   ]          0:00:00.5  (  12.1 % )     0:00:00.5 /  0:00:00.2    0.5
[05/31 14:49:46    133s] ---------------------------------------------------------------------------------------------
[05/31 14:49:46    133s]  AreaOpt #1 TOTAL                   0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:01.9    0.5
[05/31 14:49:46    133s] ---------------------------------------------------------------------------------------------
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] Executing incremental physical updates
[05/31 14:49:46    133s] Executing incremental physical updates
[05/31 14:49:46    133s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:49:46    133s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4633.8M, EPOCH TIME: 1748717386.034111
[05/31 14:49:46    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:49:46    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:46    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:46    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:46    133s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4573.8M, EPOCH TIME: 1748717386.037162
[05/31 14:49:46    133s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:04, mem=4573.82M, totSessionCpu=0:02:13).
[05/31 14:49:46    133s] Begin: Collecting metrics
[05/31 14:49:46    133s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   99.473 |           |        0 |       16.05 | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:07  |        4576 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:02  |        4576 |      |     |
| area_reclaiming  |     0.000 |   99.473 |         0 |        0 |       16.05 | 0:00:05  |        4574 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/31 14:49:46    133s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4057.5M, current mem=4051.6M)

[05/31 14:49:46    133s] End: Collecting metrics
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] Active setup views:
[05/31 14:49:46    133s]  view_slow_mission
[05/31 14:49:46    133s]   Dominating endpoints: 0
[05/31 14:49:46    133s]   Dominating TNS: -0.000
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:49:46    133s] Deleting Lib Analyzer.
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] TimeStamp Deleting Cell Server End ...
[05/31 14:49:46    133s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:49:46    133s] Summary for sequential cells identification: 
[05/31 14:49:46    133s]   Identified SBFF number: 299
[05/31 14:49:46    133s]   Identified MBFF number: 75
[05/31 14:49:46    133s]   Identified SB Latch number: 22
[05/31 14:49:46    133s]   Identified MB Latch number: 0
[05/31 14:49:46    133s]   Not identified SBFF number: 15
[05/31 14:49:46    133s]   Not identified MBFF number: 0
[05/31 14:49:46    133s]   Not identified SB Latch number: 0
[05/31 14:49:46    133s]   Not identified MB Latch number: 0
[05/31 14:49:46    133s]   Number of sequential cells which are not FFs: 45
[05/31 14:49:46    133s]  Visiting view : view_slow_mission
[05/31 14:49:46    133s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:49:46    133s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:49:46    133s]  Visiting view : view_fast_mission
[05/31 14:49:46    133s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:49:46    133s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:49:46    133s] TLC MultiMap info (StdDelay):
[05/31 14:49:46    133s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:49:46    133s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:49:46    133s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:49:46    133s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:49:46    133s]  Setting StdDelay to: 6.1ps
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] TimeStamp Deleting Cell Server End ...
[05/31 14:49:46    133s] Begin: GigaOpt Global Optimization
[05/31 14:49:46    133s] *info: use new DP (enabled)
[05/31 14:49:46    133s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/31 14:49:46    133s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:13.6/0:03:11.0 (0.7), mem = 4632.0M
[05/31 14:49:46    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.4
[05/31 14:49:46    133s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:49:46    133s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:49:46    133s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:49:46    133s] Summary for sequential cells identification: 
[05/31 14:49:46    133s]   Identified SBFF number: 299
[05/31 14:49:46    133s]   Identified MBFF number: 75
[05/31 14:49:46    133s]   Identified SB Latch number: 22
[05/31 14:49:46    133s]   Identified MB Latch number: 0
[05/31 14:49:46    133s]   Not identified SBFF number: 15
[05/31 14:49:46    133s]   Not identified MBFF number: 0
[05/31 14:49:46    133s]   Not identified SB Latch number: 0
[05/31 14:49:46    133s]   Not identified MB Latch number: 0
[05/31 14:49:46    133s]   Number of sequential cells which are not FFs: 45
[05/31 14:49:46    133s]  Visiting view : view_slow_mission
[05/31 14:49:46    133s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:49:46    133s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:49:46    133s]  Visiting view : view_fast_mission
[05/31 14:49:46    133s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:49:46    133s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:49:46    133s] TLC MultiMap info (StdDelay):
[05/31 14:49:46    133s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:49:46    133s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:49:46    133s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:49:46    133s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:49:46    133s]  Setting StdDelay to: 6.1ps
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:49:46    133s] 
[05/31 14:49:46    133s] Creating Lib Analyzer ...
[05/31 14:49:47    134s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 14:49:47    134s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 14:49:47    134s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:49:47    134s] 
[05/31 14:49:47    134s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:49:49    135s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:15 mem=4632.0M
[05/31 14:49:50    135s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:15 mem=4632.0M
[05/31 14:49:50    135s] Creating Lib Analyzer, finished. 
[05/31 14:49:50    135s] 
[05/31 14:49:50    135s] Active Setup views: view_slow_mission 
[05/31 14:49:50    135s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4632.0M, EPOCH TIME: 1748717390.639573
[05/31 14:49:50    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:50    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:50    135s] 
[05/31 14:49:50    135s] 
[05/31 14:49:50    135s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:50    135s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.151, REAL:0.313, MEM:4632.0M, EPOCH TIME: 1748717390.952078
[05/31 14:49:50    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:50    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:50    135s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:49:50    135s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:49:50    135s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/31 14:49:50    135s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:16 mem=4632.0M
[05/31 14:49:50    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:4632.0M, EPOCH TIME: 1748717390.954629
[05/31 14:49:50    135s] Processing tracks to init pin-track alignment.
[05/31 14:49:50    135s] z: 1, totalTracks: 1
[05/31 14:49:50    135s] z: 3, totalTracks: 1
[05/31 14:49:50    135s] z: 5, totalTracks: 1
[05/31 14:49:50    135s] z: 7, totalTracks: 1
[05/31 14:49:50    135s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:49:50    135s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:49:50    135s] Initializing Route Infrastructure for color support ...
[05/31 14:49:50    135s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4632.0M, EPOCH TIME: 1748717390.954791
[05/31 14:49:50    135s] ### Add 31 auto generated vias to default rule
[05/31 14:49:50    135s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4632.0M, EPOCH TIME: 1748717390.957492
[05/31 14:49:50    135s] Route Infrastructure Initialized for color support successfully.
[05/31 14:49:50    135s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:49:50    135s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4632.0M, EPOCH TIME: 1748717390.963082
[05/31 14:49:50    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:50    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:51    135s] 
[05/31 14:49:51    135s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:49:51    135s] 
[05/31 14:49:51    135s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:51    135s] OPERPROF:     Starting CMU at level 3, MEM:4632.0M, EPOCH TIME: 1748717391.266957
[05/31 14:49:51    135s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4632.0M, EPOCH TIME: 1748717391.267233
[05/31 14:49:51    135s] 
[05/31 14:49:51    135s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:49:51    135s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.304, MEM:4632.0M, EPOCH TIME: 1748717391.267306
[05/31 14:49:51    135s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4632.0M, EPOCH TIME: 1748717391.267332
[05/31 14:49:51    135s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4632.0M, EPOCH TIME: 1748717391.267379
[05/31 14:49:51    135s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4632.0MB).
[05/31 14:49:51    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.159, REAL:0.313, MEM:4632.0M, EPOCH TIME: 1748717391.267442
[05/31 14:49:51    135s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:49:51    135s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:49:51    135s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:16 mem=4632.0M
[05/31 14:49:51    135s] ### Creating RouteCongInterface, started
[05/31 14:49:51    135s] 
[05/31 14:49:51    135s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 14:49:51    135s] 
[05/31 14:49:51    135s] #optDebug: {0, 1.000}
[05/31 14:49:51    135s] ### Creating RouteCongInterface, finished
[05/31 14:49:51    135s] {MG  {8 0 2 0.338158} }
[05/31 14:49:51    135s] *info: 1 no-driver net excluded.
[05/31 14:49:54    137s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/31 14:49:54    137s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[05/31 14:49:54    137s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|  End Point  |
[05/31 14:49:54    137s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[05/31 14:49:54    137s] |   0.000|   0.000|   16.05%|   0:00:00.0| 4632.0M|view_slow_mission|       NA| NA          |
[05/31 14:49:54    137s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4632.0M) ***
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4632.0M) ***
[05/31 14:49:54    137s] Bottom Preferred Layer:
[05/31 14:49:54    137s]     None
[05/31 14:49:54    137s] Via Pillar Rule:
[05/31 14:49:54    137s]     None
[05/31 14:49:54    137s] Finished writing unified metrics of routing constraints.
[05/31 14:49:54    137s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/31 14:49:54    137s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 113.35, Stn-len 0
[05/31 14:49:54    137s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:49:54    137s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4632.0M, EPOCH TIME: 1748717394.235226
[05/31 14:49:54    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:49:54    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:54    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:54    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:54    137s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4572.0M, EPOCH TIME: 1748717394.238609
[05/31 14:49:54    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.4
[05/31 14:49:54    137s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:07.5 (0.5), totSession cpu/real = 0:02:17.3/0:03:18.5 (0.7), mem = 4572.0M
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] =============================================================================================
[05/31 14:49:54    137s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.10-p003_1
[05/31 14:49:54    137s] =============================================================================================
[05/31 14:49:54    137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:49:54    137s] ---------------------------------------------------------------------------------------------
[05/31 14:49:54    137s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:54    137s] [ CellServerInit         ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.6
[05/31 14:49:54    137s] [ LibAnalyzerInit        ]      1   0:00:03.4  (  45.7 % )     0:00:03.4 /  0:00:01.7    0.5
[05/31 14:49:54    137s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:54    137s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:49:54    137s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:54    137s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:54    137s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:54    137s] [ TransformInit          ]      1   0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 14:49:54    137s] [ DetailPlaceInit        ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:49:54    137s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:54    137s] [ MISC                   ]          0:00:03.3  (  43.7 % )     0:00:03.3 /  0:00:01.6    0.5
[05/31 14:49:54    137s] ---------------------------------------------------------------------------------------------
[05/31 14:49:54    137s]  GlobalOpt #1 TOTAL                 0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:03.7    0.5
[05/31 14:49:54    137s] ---------------------------------------------------------------------------------------------
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] End: GigaOpt Global Optimization
[05/31 14:49:54    137s] Begin: Collecting metrics
[05/31 14:49:54    137s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   99.473 |           |        0 |       16.05 | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:07  |        4576 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:02  |        4576 |      |     |
| area_reclaiming  |     0.000 |   99.473 |         0 |        0 |       16.05 | 0:00:05  |        4574 |      |     |
| global_opt       |           |   99.473 |           |        0 |       16.05 | 0:00:08  |        4572 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/31 14:49:54    137s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4051.6M, current mem=4046.0M)

[05/31 14:49:54    137s] End: Collecting metrics
[05/31 14:49:54    137s] *** Timing Is met
[05/31 14:49:54    137s] *** Check timing (0:00:00.0)
[05/31 14:49:54    137s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:49:54    137s] Deleting Lib Analyzer.
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] TimeStamp Deleting Cell Server End ...
[05/31 14:49:54    137s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:49:54    137s] Summary for sequential cells identification: 
[05/31 14:49:54    137s]   Identified SBFF number: 299
[05/31 14:49:54    137s]   Identified MBFF number: 75
[05/31 14:49:54    137s]   Identified SB Latch number: 22
[05/31 14:49:54    137s]   Identified MB Latch number: 0
[05/31 14:49:54    137s]   Not identified SBFF number: 15
[05/31 14:49:54    137s]   Not identified MBFF number: 0
[05/31 14:49:54    137s]   Not identified SB Latch number: 0
[05/31 14:49:54    137s]   Not identified MB Latch number: 0
[05/31 14:49:54    137s]   Number of sequential cells which are not FFs: 45
[05/31 14:49:54    137s]  Visiting view : view_slow_mission
[05/31 14:49:54    137s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:49:54    137s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:49:54    137s]  Visiting view : view_fast_mission
[05/31 14:49:54    137s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:49:54    137s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:49:54    137s] TLC MultiMap info (StdDelay):
[05/31 14:49:54    137s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:49:54    137s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:49:54    137s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:49:54    137s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:49:54    137s]  Setting StdDelay to: 6.1ps
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] TimeStamp Deleting Cell Server End ...
[05/31 14:49:54    137s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[05/31 14:49:54    137s] ### Creating LA Mngr. totSessionCpu=0:02:18 mem=4572.0M
[05/31 14:49:54    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:18 mem=4572.0M
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:49:54    137s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:49:54    137s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:49:54    137s] Summary for sequential cells identification: 
[05/31 14:49:54    137s]   Identified SBFF number: 299
[05/31 14:49:54    137s]   Identified MBFF number: 75
[05/31 14:49:54    137s]   Identified SB Latch number: 22
[05/31 14:49:54    137s]   Identified MB Latch number: 0
[05/31 14:49:54    137s]   Not identified SBFF number: 15
[05/31 14:49:54    137s]   Not identified MBFF number: 0
[05/31 14:49:54    137s]   Not identified SB Latch number: 0
[05/31 14:49:54    137s]   Not identified MB Latch number: 0
[05/31 14:49:54    137s]   Number of sequential cells which are not FFs: 45
[05/31 14:49:54    137s]  Visiting view : view_slow_mission
[05/31 14:49:54    137s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:49:54    137s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:49:54    137s]  Visiting view : view_fast_mission
[05/31 14:49:54    137s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:49:54    137s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:49:54    137s] TLC MultiMap info (StdDelay):
[05/31 14:49:54    137s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:49:54    137s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:49:54    137s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:49:54    137s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:49:54    137s]  Setting StdDelay to: 6.1ps
[05/31 14:49:54    137s] 
[05/31 14:49:54    137s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:49:55    137s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4630.1M, EPOCH TIME: 1748717395.036400
[05/31 14:49:55    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:55    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:55    137s] 
[05/31 14:49:55    137s] 
[05/31 14:49:55    137s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:55    137s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.292, MEM:4630.1M, EPOCH TIME: 1748717395.328754
[05/31 14:49:55    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:55    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:55    137s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:49:55    137s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:49:55    137s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 14:49:55    137s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:18 mem=4630.1M
[05/31 14:49:55    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:4630.1M, EPOCH TIME: 1748717395.331053
[05/31 14:49:55    137s] Processing tracks to init pin-track alignment.
[05/31 14:49:55    137s] z: 1, totalTracks: 1
[05/31 14:49:55    137s] z: 3, totalTracks: 1
[05/31 14:49:55    137s] z: 5, totalTracks: 1
[05/31 14:49:55    137s] z: 7, totalTracks: 1
[05/31 14:49:55    137s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:49:55    137s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:49:55    137s] Initializing Route Infrastructure for color support ...
[05/31 14:49:55    137s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4630.1M, EPOCH TIME: 1748717395.331206
[05/31 14:49:55    137s] ### Add 31 auto generated vias to default rule
[05/31 14:49:55    137s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4630.1M, EPOCH TIME: 1748717395.333879
[05/31 14:49:55    137s] Route Infrastructure Initialized for color support successfully.
[05/31 14:49:55    137s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:49:55    137s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4630.1M, EPOCH TIME: 1748717395.367315
[05/31 14:49:55    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:55    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:55    137s] 
[05/31 14:49:55    137s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:49:55    137s] 
[05/31 14:49:55    137s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:49:55    137s] OPERPROF:     Starting CMU at level 3, MEM:4630.1M, EPOCH TIME: 1748717395.672473
[05/31 14:49:55    137s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4630.1M, EPOCH TIME: 1748717395.672743
[05/31 14:49:55    137s] 
[05/31 14:49:55    137s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:49:55    137s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.306, MEM:4630.1M, EPOCH TIME: 1748717395.672817
[05/31 14:49:55    137s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4630.1M, EPOCH TIME: 1748717395.672839
[05/31 14:49:55    137s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4630.1M, EPOCH TIME: 1748717395.672879
[05/31 14:49:55    137s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4630.1MB).
[05/31 14:49:55    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.159, REAL:0.342, MEM:4630.1M, EPOCH TIME: 1748717395.672944
[05/31 14:49:55    137s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:49:55    137s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:49:55    137s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:18 mem=4630.1M
[05/31 14:49:55    137s] Begin: Area Reclaim Optimization
[05/31 14:49:55    137s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:18.0/0:03:20.0 (0.7), mem = 4630.1M
[05/31 14:49:55    137s] 
[05/31 14:49:55    137s] Creating Lib Analyzer ...
[05/31 14:49:56    138s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 14:49:56    138s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 14:49:56    138s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:49:56    138s] 
[05/31 14:49:56    138s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:49:58    139s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:19 mem=4632.1M
[05/31 14:49:58    139s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:20 mem=4632.1M
[05/31 14:49:58    139s] Creating Lib Analyzer, finished. 
[05/31 14:49:58    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.5
[05/31 14:49:59    139s] 
[05/31 14:49:59    139s] Active Setup views: view_slow_mission 
[05/31 14:49:59    139s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 14:49:59    139s] ### Creating RouteCongInterface, started
[05/31 14:49:59    139s] 
[05/31 14:49:59    139s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 14:49:59    139s] 
[05/31 14:49:59    139s] #optDebug: {0, 1.000}
[05/31 14:49:59    139s] ### Creating RouteCongInterface, finished
[05/31 14:49:59    139s] {MG  {8 0 2 0.338158} }
[05/31 14:49:59    139s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:49:59    139s] +---------+---------+--------+--------+------------+--------+
[05/31 14:49:59    139s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 14:49:59    139s] +---------+---------+--------+--------+------------+--------+
[05/31 14:49:59    139s] |   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4632.1M|
[05/31 14:49:59    139s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4632.1M|
[05/31 14:49:59    139s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:49:59    139s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4632.1M|
[05/31 14:49:59    139s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4632.1M|
[05/31 14:49:59    139s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4632.1M|
[05/31 14:49:59    139s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:49:59    139s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4632.1M|
[05/31 14:49:59    139s] +---------+---------+--------+--------+------------+--------+
[05/31 14:49:59    139s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:49:59    139s] 
[05/31 14:49:59    139s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 14:49:59    139s] --------------------------------------------------------------
[05/31 14:49:59    139s] |                                   | Total     | Sequential |
[05/31 14:49:59    139s] --------------------------------------------------------------
[05/31 14:49:59    139s] | Num insts resized                 |       0  |       0    |
[05/31 14:49:59    139s] | Num insts undone                  |       0  |       0    |
[05/31 14:49:59    139s] | Num insts Downsized               |       0  |       0    |
[05/31 14:49:59    139s] | Num insts Samesized               |       0  |       0    |
[05/31 14:49:59    139s] | Num insts Upsized                 |       0  |       0    |
[05/31 14:49:59    139s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 14:49:59    139s] --------------------------------------------------------------
[05/31 14:49:59    139s] Bottom Preferred Layer:
[05/31 14:49:59    139s]     None
[05/31 14:49:59    139s] Via Pillar Rule:
[05/31 14:49:59    139s]     None
[05/31 14:49:59    139s] Finished writing unified metrics of routing constraints.
[05/31 14:49:59    139s] 
[05/31 14:49:59    139s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 14:49:59    139s] End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:04.0) **
[05/31 14:49:59    139s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 14:49:59    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.5
[05/31 14:49:59    139s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:03.7 (0.5), totSession cpu/real = 0:02:19.8/0:03:23.7 (0.7), mem = 4632.1M
[05/31 14:49:59    139s] 
[05/31 14:49:59    139s] =============================================================================================
[05/31 14:49:59    139s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.10-p003_1
[05/31 14:49:59    139s] =============================================================================================
[05/31 14:49:59    139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:49:59    139s] ---------------------------------------------------------------------------------------------
[05/31 14:49:59    139s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:59    139s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  87.3 % )     0:00:03.2 /  0:00:01.6    0.5
[05/31 14:49:59    139s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:59    139s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:59    139s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:59    139s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:59    139s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 14:49:59    139s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:59    139s] [ OptGetWeight           ]     54   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:59    139s] [ OptEval                ]     54   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:59    139s] [ OptCommit              ]     54   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:59    139s] [ PostCommitDelayUpdate  ]     54   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:59    139s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:49:59    139s] [ MISC                   ]          0:00:00.5  (  12.4 % )     0:00:00.5 /  0:00:00.2    0.5
[05/31 14:49:59    139s] ---------------------------------------------------------------------------------------------
[05/31 14:49:59    139s]  AreaOpt #2 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:01.8    0.5
[05/31 14:49:59    139s] ---------------------------------------------------------------------------------------------
[05/31 14:49:59    139s] 
[05/31 14:49:59    139s] Executing incremental physical updates
[05/31 14:49:59    139s] Executing incremental physical updates
[05/31 14:49:59    139s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:49:59    139s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4632.1M, EPOCH TIME: 1748717399.379385
[05/31 14:49:59    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:49:59    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:59    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:59    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:49:59    139s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4572.1M, EPOCH TIME: 1748717399.382093
[05/31 14:49:59    139s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:04, mem=4572.14M, totSessionCpu=0:02:20).
[05/31 14:49:59    139s] Begin: Collecting metrics
[05/31 14:49:59    139s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.473 |           |        0 |       16.05 | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist  |           |          |           |          |             | 0:00:07  |        4576 |      |     |
| drv_fixing        |           |          |           |          |             | 0:00:02  |        4576 |      |     |
| area_reclaiming   |     0.000 |   99.473 |         0 |        0 |       16.05 | 0:00:05  |        4574 |      |     |
| global_opt        |           |   99.473 |           |        0 |       16.05 | 0:00:08  |        4572 |      |     |
| area_reclaiming_2 |     0.000 |   99.473 |         0 |        0 |       16.05 | 0:00:05  |        4572 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 14:49:59    139s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4046.9M, current mem=4046.9M)

[05/31 14:49:59    139s] End: Collecting metrics
[05/31 14:49:59    139s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:20.0/0:03:24.1 (0.7), mem = 4572.1M
[05/31 14:49:59    139s] 
[05/31 14:49:59    139s] *** Start incrementalPlace ***
[05/31 14:49:59    139s] User Input Parameters:
[05/31 14:49:59    139s] - Congestion Driven    : On
[05/31 14:49:59    139s] - Timing Driven        : On
[05/31 14:49:59    139s] - Area-Violation Based : On
[05/31 14:49:59    139s] - Start Rollback Level : -5
[05/31 14:49:59    139s] - Legalized            : On
[05/31 14:49:59    139s] - Window Based         : Off
[05/31 14:49:59    139s] - eDen incr mode       : Off
[05/31 14:49:59    139s] - Small incr mode      : Off
[05/31 14:49:59    139s] 
[05/31 14:49:59    139s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4572.1M, EPOCH TIME: 1748717399.771601
[05/31 14:49:59    139s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4572.1M, EPOCH TIME: 1748717399.771635
[05/31 14:49:59    139s] no activity file in design. spp won't run.
[05/31 14:50:00    139s] No Views given, use default active views for adaptive view pruning
[05/31 14:50:00    139s] Active views:
[05/31 14:50:00    139s]   view_slow_mission
[05/31 14:50:00    139s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4574.1M, EPOCH TIME: 1748717400.996240
[05/31 14:50:00    139s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.002, MEM:4574.1M, EPOCH TIME: 1748717400.997744
[05/31 14:50:00    139s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4574.1M, EPOCH TIME: 1748717400.997797
[05/31 14:50:00    139s] Starting Early Global Route congestion estimation: mem = 4574.1M
[05/31 14:50:00    139s] (I)      Initializing eGR engine (regular)
[05/31 14:50:00    139s] Set min layer with default ( 2 )
[05/31 14:50:00    139s] Set max layer with default ( 127 )
[05/31 14:50:00    139s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:00    139s] Min route layer (adjusted) = 2
[05/31 14:50:00    139s] Max route layer (adjusted) = 11
[05/31 14:50:01    139s] (I)      clean place blk overflow:
[05/31 14:50:01    139s] (I)      H : enabled 1.00 0
[05/31 14:50:01    139s] (I)      V : enabled 1.00 0
[05/31 14:50:01    139s] (I)      Initializing eGR engine (regular)
[05/31 14:50:01    139s] Set min layer with default ( 2 )
[05/31 14:50:01    139s] Set max layer with default ( 127 )
[05/31 14:50:01    139s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:01    139s] Min route layer (adjusted) = 2
[05/31 14:50:01    139s] Max route layer (adjusted) = 11
[05/31 14:50:01    139s] (I)      clean place blk overflow:
[05/31 14:50:01    139s] (I)      H : enabled 1.00 0
[05/31 14:50:01    139s] (I)      V : enabled 1.00 0
[05/31 14:50:01    139s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.41 MB )
[05/31 14:50:01    139s] (I)      Running eGR Regular flow
[05/31 14:50:01    139s] (I)      # wire layers (front) : 12
[05/31 14:50:01    139s] (I)      # wire layers (back)  : 0
[05/31 14:50:01    139s] (I)      min wire layer : 1
[05/31 14:50:01    139s] (I)      max wire layer : 11
[05/31 14:50:01    139s] (I)      # cut layers (front) : 11
[05/31 14:50:01    139s] (I)      # cut layers (back)  : 0
[05/31 14:50:01    139s] (I)      min cut layer : 1
[05/31 14:50:01    139s] (I)      max cut layer : 10
[05/31 14:50:01    139s] (I)      ================================== Layers ===================================
[05/31 14:50:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:01    139s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 14:50:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:01    139s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 14:50:01    139s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 14:50:01    139s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:01    139s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:01    139s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:01    139s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:01    139s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:01    139s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 14:50:01    139s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:01    139s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:01    139s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 14:50:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:01    139s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 14:50:01    139s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 14:50:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:01    139s] (I)      Started Import and model ( Curr Mem: 4.41 MB )
[05/31 14:50:01    139s] (I)      == Non-default Options ==
[05/31 14:50:01    139s] (I)      Maximum routing layer                              : 11
[05/31 14:50:01    139s] (I)      Top routing layer                                  : 11
[05/31 14:50:01    139s] (I)      Number of threads                                  : 1
[05/31 14:50:01    139s] (I)      Source-to-sink ratio                               : 0.300000
[05/31 14:50:01    139s] (I)      Route tie net to shape                             : auto
[05/31 14:50:01    139s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 14:50:01    139s] (I)      Method to set GCell size                           : row
[05/31 14:50:01    139s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 14:50:01    139s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 14:50:01    139s] (I)      ============== Pin Summary ==============
[05/31 14:50:01    139s] (I)      +-------+--------+---------+------------+
[05/31 14:50:01    139s] (I)      | Layer | # pins | % total |      Group |
[05/31 14:50:01    139s] (I)      +-------+--------+---------+------------+
[05/31 14:50:01    139s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 14:50:01    139s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 14:50:01    139s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 14:50:01    139s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 14:50:01    139s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 14:50:01    139s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 14:50:01    139s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 14:50:01    139s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 14:50:01    139s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 14:50:01    139s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 14:50:01    139s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 14:50:01    139s] (I)      +-------+--------+---------+------------+
[05/31 14:50:01    139s] (I)      Use row-based GCell size
[05/31 14:50:01    139s] (I)      Use row-based GCell align
[05/31 14:50:01    139s] (I)      layer 0 area = 6400
[05/31 14:50:01    139s] (I)      layer 1 area = 8800
[05/31 14:50:01    139s] (I)      layer 2 area = 11000
[05/31 14:50:01    139s] (I)      layer 3 area = 11000
[05/31 14:50:01    139s] (I)      layer 4 area = 11000
[05/31 14:50:01    139s] (I)      layer 5 area = 11000
[05/31 14:50:01    139s] (I)      layer 6 area = 11000
[05/31 14:50:01    139s] (I)      layer 7 area = 810000
[05/31 14:50:01    139s] (I)      layer 8 area = 2000000
[05/31 14:50:01    139s] (I)      layer 9 area = 2000000
[05/31 14:50:01    139s] (I)      layer 10 area = 0
[05/31 14:50:01    139s] (I)      GCell unit size   : 540
[05/31 14:50:01    139s] (I)      GCell multiplier  : 1
[05/31 14:50:01    139s] (I)      GCell row height  : 540
[05/31 14:50:01    139s] (I)      Actual row height : 540
[05/31 14:50:01    139s] (I)      GCell align ref   : 1044 960
[05/31 14:50:01    139s] [NR-eGR] Track table information for default rule: 
[05/31 14:50:01    139s] [NR-eGR] M1 has single uniform track structure
[05/31 14:50:01    139s] [NR-eGR] M2 has single uniform track structure
[05/31 14:50:01    139s] [NR-eGR] C1 has single uniform track structure
[05/31 14:50:01    139s] [NR-eGR] C2 has single uniform track structure
[05/31 14:50:01    139s] [NR-eGR] C3 has single uniform track structure
[05/31 14:50:01    139s] [NR-eGR] C4 has single uniform track structure
[05/31 14:50:01    139s] [NR-eGR] C5 has single uniform track structure
[05/31 14:50:01    139s] [NR-eGR] JA has single uniform track structure
[05/31 14:50:01    139s] [NR-eGR] QA has single uniform track structure
[05/31 14:50:01    139s] [NR-eGR] QB has single uniform track structure
[05/31 14:50:01    139s] [NR-eGR] LB has single uniform track structure
[05/31 14:50:01    139s] (I)      ========================= Default via ==========================
[05/31 14:50:01    139s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:01    139s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 14:50:01    139s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:01    139s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 14:50:01    139s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 14:50:01    139s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 14:50:01    139s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 14:50:01    139s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 14:50:01    139s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 14:50:01    139s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 14:50:01    139s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 14:50:01    139s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 14:50:01    139s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 14:50:01    139s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:01    139s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 14:50:01    139s] [NR-eGR] Read 4 PG shapes
[05/31 14:50:01    139s] [NR-eGR] Read 0 clock shapes
[05/31 14:50:01    139s] [NR-eGR] Read 0 other shapes
[05/31 14:50:01    139s] [NR-eGR] #Routing Blockages  : 0
[05/31 14:50:01    139s] [NR-eGR] #Instance Blockages : 243
[05/31 14:50:01    139s] [NR-eGR] #PG Blockages       : 4
[05/31 14:50:01    139s] [NR-eGR] #Halo Blockages     : 0
[05/31 14:50:01    139s] [NR-eGR] #Boundary Blockages : 0
[05/31 14:50:01    139s] [NR-eGR] #Clock Blockages    : 0
[05/31 14:50:01    139s] [NR-eGR] #Other Blockages    : 0
[05/31 14:50:01    139s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 14:50:01    139s] (I)      Custom ignore net properties:
[05/31 14:50:01    139s] (I)      1 : NotLegal
[05/31 14:50:01    139s] (I)      Default ignore net properties:
[05/31 14:50:01    139s] (I)      1 : Special
[05/31 14:50:01    139s] (I)      2 : Analog
[05/31 14:50:01    139s] (I)      3 : Fixed
[05/31 14:50:01    139s] (I)      4 : Skipped
[05/31 14:50:01    139s] (I)      5 : MixedSignal
[05/31 14:50:01    139s] (I)      Prerouted net properties:
[05/31 14:50:01    139s] (I)      1 : NotLegal
[05/31 14:50:01    139s] (I)      2 : Special
[05/31 14:50:01    139s] (I)      3 : Analog
[05/31 14:50:01    139s] (I)      4 : Fixed
[05/31 14:50:01    139s] (I)      5 : Skipped
[05/31 14:50:01    139s] (I)      6 : MixedSignal
[05/31 14:50:01    139s] [NR-eGR] Early global route reroute all routable nets
[05/31 14:50:01    139s] [NR-eGR] #prerouted nets         : 0
[05/31 14:50:01    139s] [NR-eGR] #prerouted special nets : 0
[05/31 14:50:01    139s] [NR-eGR] #prerouted wires        : 0
[05/31 14:50:01    139s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 14:50:01    139s] (I)        Front-side 36 ( ignored 0 )
[05/31 14:50:01    139s] (I)        Back-side  0 ( ignored 0 )
[05/31 14:50:01    139s] (I)        Both-side  0 ( ignored 0 )
[05/31 14:50:01    139s] (I)      Reading macro buffers
[05/31 14:50:01    139s] (I)      Number of macros with buffers: 0
[05/31 14:50:01    139s] (I)      early_global_route_priority property id does not exist.
[05/31 14:50:01    139s] (I)      Setting up GCell size
[05/31 14:50:01    139s] (I)      Base Grid  :    18 x    18
[05/31 14:50:01    139s] (I)      Final Grid :     9 x     9
[05/31 14:50:01    139s] (I)      Read Num Blocks=285  Num Prerouted Wires=0  Num CS=0
[05/31 14:50:01    139s] (I)      Layer 1 (H) : #blockages 277 : #preroutes 0
[05/31 14:50:01    139s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 14:50:01    139s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:01    139s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:01    139s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:01    139s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:01    139s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:01    139s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:01    139s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:01    139s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:01    139s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 14:50:01    139s] (I)      Track adjustment: Reducing 147 tracks (15.00%) for Layer2
[05/31 14:50:01    139s] (I)      Track adjustment: Reducing 114 tracks (12.00%) for Layer3
[05/31 14:50:01    139s] (I)      Number of ignored nets                =      0
[05/31 14:50:01    139s] (I)      Number of connected nets              =      0
[05/31 14:50:01    139s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 14:50:01    139s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 14:50:01    139s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 14:50:01    139s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 14:50:01    139s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 14:50:01    139s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 14:50:01    139s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 14:50:01    139s] (I)      Ndr track 0 does not exist
[05/31 14:50:01    139s] (I)      ---------------------Grid Graph Info--------------------
[05/31 14:50:01    139s] (I)      Routing area        : (0, 0) - (10092, 9920)
[05/31 14:50:01    139s] (I)      Core area           : (1044, 960) - (9048, 8960)
[05/31 14:50:01    139s] (I)      Site width          :   116  (dbu)
[05/31 14:50:01    139s] (I)      Row height          :   540  (dbu)
[05/31 14:50:01    139s] (I)      GCell row height    :   540  (dbu)
[05/31 14:50:01    139s] (I)      GCell width         :  1080  (dbu)
[05/31 14:50:01    139s] (I)      GCell height        :  1080  (dbu)
[05/31 14:50:01    139s] (I)      Grid                :     9     9    11
[05/31 14:50:01    139s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 14:50:01    139s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 14:50:01    139s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 14:50:01    139s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 14:50:01    139s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 14:50:01    139s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:50:01    139s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:50:01    139s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 14:50:01    139s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 14:50:01    139s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[05/31 14:50:01    139s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 14:50:01    139s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 14:50:01    139s] (I)      --------------------------------------------------------
[05/31 14:50:01    139s] 
[05/31 14:50:01    139s] [NR-eGR] ============ Routing rule table ============
[05/31 14:50:01    139s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 14:50:01    139s] [NR-eGR] ========================================
[05/31 14:50:01    139s] [NR-eGR] 
[05/31 14:50:01    139s] (I)      ======== NDR :  =========
[05/31 14:50:01    139s] (I)      +--------------+--------+
[05/31 14:50:01    139s] (I)      |           ID |      0 |
[05/31 14:50:01    139s] (I)      |         Name |        |
[05/31 14:50:01    139s] (I)      |      Default |    yes |
[05/31 14:50:01    139s] (I)      |  Clk Special |     no |
[05/31 14:50:01    139s] (I)      | Hard spacing |     no |
[05/31 14:50:01    139s] (I)      |    NDR track | (none) |
[05/31 14:50:01    139s] (I)      |      NDR via | (none) |
[05/31 14:50:01    139s] (I)      |  Extra space |      0 |
[05/31 14:50:01    139s] (I)      |      Shields |      0 |
[05/31 14:50:01    139s] (I)      |   Demand (H) |      1 |
[05/31 14:50:01    139s] (I)      |   Demand (V) |      1 |
[05/31 14:50:01    139s] (I)      |        #Nets |     36 |
[05/31 14:50:01    139s] (I)      +--------------+--------+
[05/31 14:50:01    139s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:01    139s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 14:50:01    139s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:01    139s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 14:50:01    139s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:01    139s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:01    139s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:01    139s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:01    139s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:01    139s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 14:50:01    139s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:50:01    139s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:50:01    139s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 14:50:01    139s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:01    139s] (I)      =============== Blocked Tracks ===============
[05/31 14:50:01    139s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:01    139s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 14:50:01    139s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:01    139s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 14:50:01    139s] (I)      |     2 |    1107 |      531 |        47.97% |
[05/31 14:50:01    139s] (I)      |     3 |    1008 |      102 |        10.12% |
[05/31 14:50:01    139s] (I)      |     4 |     990 |        0 |         0.00% |
[05/31 14:50:01    139s] (I)      |     5 |    1008 |        0 |         0.00% |
[05/31 14:50:01    139s] (I)      |     6 |     990 |        0 |         0.00% |
[05/31 14:50:01    139s] (I)      |     7 |    1008 |        0 |         0.00% |
[05/31 14:50:01    139s] (I)      |     8 |      90 |        0 |         0.00% |
[05/31 14:50:01    139s] (I)      |     9 |      27 |        0 |         0.00% |
[05/31 14:50:01    139s] (I)      |    10 |      27 |        0 |         0.00% |
[05/31 14:50:01    139s] (I)      |    11 |      18 |        0 |         0.00% |
[05/31 14:50:01    139s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:01    139s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 4.41 MB )
[05/31 14:50:01    139s] (I)      Reset routing kernel
[05/31 14:50:01    139s] (I)      Started Global Routing ( Curr Mem: 4.41 MB )
[05/31 14:50:01    139s] (I)      totalPins=75  totalGlobalPin=67 (89.33%)
[05/31 14:50:01    139s] (I)      ================= Net Group Info =================
[05/31 14:50:01    139s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:01    139s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 14:50:01    139s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:01    139s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 14:50:01    139s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:01    139s] (I)      total 2D Cap : 5624 = (2759 H, 2865 V)
[05/31 14:50:01    139s] (I)      total 2D Demand : 8 = (8 H, 0 V)
[05/31 14:50:01    139s] (I)      #blocked GCells = 0
[05/31 14:50:01    139s] (I)      #regions = 1
[05/31 14:50:01    139s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 14:50:01    139s] (I)      
[05/31 14:50:01    139s] (I)      ============  Phase 1a Route ============
[05/31 14:50:01    140s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:50:01    140s] (I)      
[05/31 14:50:01    140s] (I)      ============  Phase 1b Route ============
[05/31 14:50:01    140s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:50:01    140s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.748000e+01um
[05/31 14:50:01    140s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 14:50:01    140s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 14:50:01    140s] (I)      
[05/31 14:50:01    140s] (I)      ============  Phase 1c Route ============
[05/31 14:50:01    140s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:50:01    140s] (I)      
[05/31 14:50:01    140s] (I)      ============  Phase 1d Route ============
[05/31 14:50:01    140s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:50:01    140s] (I)      
[05/31 14:50:01    140s] (I)      ============  Phase 1e Route ============
[05/31 14:50:01    140s] (I)      Usage: 81 = (33 H, 48 V) = (1.20% H, 1.68% V) = (3.564e+01um H, 5.184e+01um V)
[05/31 14:50:01    140s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.748000e+01um
[05/31 14:50:01    140s] (I)      
[05/31 14:50:01    140s] (I)      ============  Phase 1l Route ============
[05/31 14:50:01    140s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 14:50:01    140s] (I)      Layer  2:        621        10         1           0         972    ( 0.00%) 
[05/31 14:50:01    140s] (I)      Layer  3:        709        30         0          36         828    ( 4.17%) 
[05/31 14:50:01    140s] (I)      Layer  4:        880        33         0           0         864    ( 0.00%) 
[05/31 14:50:01    140s] (I)      Layer  5:        896        22         0           0         864    ( 0.00%) 
[05/31 14:50:01    140s] (I)      Layer  6:        880         0         0           0         864    ( 0.00%) 
[05/31 14:50:01    140s] (I)      Layer  7:        896         0         0           0         864    ( 0.00%) 
[05/31 14:50:01    140s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[05/31 14:50:01    140s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[05/31 14:50:01    140s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[05/31 14:50:01    140s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[05/31 14:50:01    140s] (I)      Total:          5026        95         1          94        5366    ( 1.72%) 
[05/31 14:50:01    140s] (I)      
[05/31 14:50:01    140s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 14:50:01    140s] [NR-eGR]                        OverCon            
[05/31 14:50:01    140s] [NR-eGR]                         #Gcell     %Gcell
[05/31 14:50:01    140s] [NR-eGR]        Layer               (1)    OverCon
[05/31 14:50:01    140s] [NR-eGR] ----------------------------------------------
[05/31 14:50:01    140s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:01    140s] [NR-eGR]      M2 ( 2)         1( 1.37%)   ( 1.37%) 
[05/31 14:50:01    140s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:01    140s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:01    140s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:01    140s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:01    140s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:01    140s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:01    140s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:01    140s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:01    140s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:01    140s] [NR-eGR] ----------------------------------------------
[05/31 14:50:01    140s] [NR-eGR]        Total         1( 0.18%)   ( 0.18%) 
[05/31 14:50:01    140s] [NR-eGR] 
[05/31 14:50:01    140s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4.41 MB )
[05/31 14:50:01    140s] (I)      Updating congestion map
[05/31 14:50:01    140s] (I)      total 2D Cap : 5645 = (2776 H, 2869 V)
[05/31 14:50:01    140s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 14:50:01    140s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 4.41 MB )
[05/31 14:50:01    140s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 4574.1M
[05/31 14:50:01    140s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.023, REAL:0.057, MEM:4574.1M, EPOCH TIME: 1748717401.055190
[05/31 14:50:01    140s] OPERPROF: Starting HotSpotCal at level 1, MEM:4574.1M, EPOCH TIME: 1748717401.055212
[05/31 14:50:01    140s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:01    140s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 14:50:01    140s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:01    140s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 14:50:01    140s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:01    140s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 14:50:01    140s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 14:50:01    140s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.011, MEM:4574.1M, EPOCH TIME: 1748717401.066464
[05/31 14:50:01    140s] 
[05/31 14:50:01    140s] === incrementalPlace Internal Loop 1 ===
[05/31 14:50:01    140s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 14:50:01    140s] UM:*                                                                   incrNP_iter_start
[05/31 14:50:01    140s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/31 14:50:01    140s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4574.1M, EPOCH TIME: 1748717401.168169
[05/31 14:50:01    140s] Processing tracks to init pin-track alignment.
[05/31 14:50:01    140s] z: 1, totalTracks: 1
[05/31 14:50:01    140s] z: 3, totalTracks: 1
[05/31 14:50:01    140s] z: 5, totalTracks: 1
[05/31 14:50:01    140s] z: 7, totalTracks: 1
[05/31 14:50:01    140s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 14:50:01    140s] #spOpts: rpCkHalo=4 
[05/31 14:50:01    140s] Initializing Route Infrastructure for color support ...
[05/31 14:50:01    140s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4574.1M, EPOCH TIME: 1748717401.179372
[05/31 14:50:01    140s] ### Add 31 auto generated vias to default rule
[05/31 14:50:01    140s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4574.1M, EPOCH TIME: 1748717401.182076
[05/31 14:50:01    140s] Route Infrastructure Initialized for color support successfully.
[05/31 14:50:01    140s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:50:01    140s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4574.1M, EPOCH TIME: 1748717401.188311
[05/31 14:50:01    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:01    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:01    140s] Processing tracks to init pin-track alignment.
[05/31 14:50:01    140s] z: 1, totalTracks: 1
[05/31 14:50:01    140s] z: 3, totalTracks: 1
[05/31 14:50:01    140s] z: 5, totalTracks: 1
[05/31 14:50:01    140s] z: 7, totalTracks: 1
[05/31 14:50:01    140s] 
[05/31 14:50:01    140s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:50:01    140s] 
[05/31 14:50:01    140s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:01    140s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.319, MEM:4574.1M, EPOCH TIME: 1748717401.507457
[05/31 14:50:01    140s] OPERPROF:   Starting post-place ADS at level 2, MEM:4574.1M, EPOCH TIME: 1748717401.507506
[05/31 14:50:01    140s] ADSU 0.160 -> 0.160. site 966.000 -> 966.000. GS 4.320
[05/31 14:50:01    140s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:4574.1M, EPOCH TIME: 1748717401.507655
[05/31 14:50:01    140s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4574.1M, EPOCH TIME: 1748717401.507745
[05/31 14:50:01    140s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4574.1M, EPOCH TIME: 1748717401.507766
[05/31 14:50:01    140s] spContextMPad 3 3.
[05/31 14:50:01    140s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4574.1M, EPOCH TIME: 1748717401.507955
[05/31 14:50:01    140s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:4574.1M, EPOCH TIME: 1748717401.508037
[05/31 14:50:01    140s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4574.1M, EPOCH TIME: 1748717401.508091
[05/31 14:50:01    140s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4574.1M, EPOCH TIME: 1748717401.508124
[05/31 14:50:01    140s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4574.1M, EPOCH TIME: 1748717401.508148
[05/31 14:50:01    140s] no activity file in design. spp won't run.
[05/31 14:50:01    140s] [spp] 0
[05/31 14:50:01    140s] [adp] 0:1:1:2
[05/31 14:50:01    140s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:4574.1M, EPOCH TIME: 1748717401.508188
[05/31 14:50:01    140s] SP #FI/SF FL/PI 0/0 10/0
[05/31 14:50:01    140s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.160, REAL:0.340, MEM:4574.1M, EPOCH TIME: 1748717401.508214
[05/31 14:50:01    140s] PP off. flexM 0
[05/31 14:50:01    140s] OPERPROF: Starting CDPad at level 1, MEM:4574.1M, EPOCH TIME: 1748717401.521376
[05/31 14:50:01    140s] 3DP is on.
[05/31 14:50:01    140s] 3DP OF M2 0.013, M4 0.000. Diff 0, Offset 0
[05/31 14:50:01    140s] design sh 0.149. rd 0.200
[05/31 14:50:01    140s] design sh 0.149. rd 0.200
[05/31 14:50:01    140s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/31 14:50:01    140s] design sh 0.149. rd 0.200
[05/31 14:50:01    140s] CDPadU 0.325 -> 0.223. R=0.160, N=10, GS=1.080
[05/31 14:50:01    140s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:4574.1M, EPOCH TIME: 1748717401.522088
[05/31 14:50:01    140s] OPERPROF: Starting InitSKP at level 1, MEM:4574.1M, EPOCH TIME: 1748717401.522125
[05/31 14:50:01    140s] no activity file in design. spp won't run.
[05/31 14:50:01    140s] no activity file in design. spp won't run.
[05/31 14:50:01    140s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[05/31 14:50:01    140s] OPERPROF: Finished InitSKP at level 1, CPU:0.030, REAL:0.106, MEM:4576.2M, EPOCH TIME: 1748717401.628604
[05/31 14:50:01    140s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 14:50:01    140s] no activity file in design. spp won't run.
[05/31 14:50:01    140s] OPERPROF: Starting NP-Place at level 1, MEM:4576.2M, EPOCH TIME: 1748717401.654401
[05/31 14:50:01    140s] Starting Early Global Route supply map. mem = 4577.6M
[05/31 14:50:01    140s] (I)      Initializing eGR engine (regular)
[05/31 14:50:01    140s] Set min layer with default ( 2 )
[05/31 14:50:01    140s] Set max layer with default ( 127 )
[05/31 14:50:01    140s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:01    140s] Min route layer (adjusted) = 2
[05/31 14:50:01    140s] Max route layer (adjusted) = 11
[05/31 14:50:01    140s] (I)      clean place blk overflow:
[05/31 14:50:01    140s] (I)      H : enabled 1.00 0
[05/31 14:50:01    140s] (I)      V : enabled 1.00 0
[05/31 14:50:01    140s] (I)      Initializing eGR engine (regular)
[05/31 14:50:01    140s] Set min layer with default ( 2 )
[05/31 14:50:01    140s] Set max layer with default ( 127 )
[05/31 14:50:01    140s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:01    140s] Min route layer (adjusted) = 2
[05/31 14:50:01    140s] Max route layer (adjusted) = 11
[05/31 14:50:01    140s] (I)      clean place blk overflow:
[05/31 14:50:01    140s] (I)      H : enabled 1.00 0
[05/31 14:50:01    140s] (I)      V : enabled 1.00 0
[05/31 14:50:01    140s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.42 MB )
[05/31 14:50:01    140s] (I)      Running eGR Regular flow
[05/31 14:50:01    140s] (I)      # wire layers (front) : 12
[05/31 14:50:01    140s] (I)      # wire layers (back)  : 0
[05/31 14:50:01    140s] (I)      min wire layer : 1
[05/31 14:50:01    140s] (I)      max wire layer : 11
[05/31 14:50:01    140s] (I)      # cut layers (front) : 11
[05/31 14:50:01    140s] (I)      # cut layers (back)  : 0
[05/31 14:50:01    140s] (I)      min cut layer : 1
[05/31 14:50:01    140s] (I)      max cut layer : 10
[05/31 14:50:01    140s] (I)      ================================== Layers ===================================
[05/31 14:50:01    140s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:01    140s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 14:50:01    140s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:01    140s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 14:50:01    140s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 14:50:01    140s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:01    140s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:01    140s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:01    140s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:01    140s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:01    140s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 14:50:01    140s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:01    140s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:01    140s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 14:50:01    140s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:01    140s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 14:50:01    140s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 14:50:01    140s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:01    140s] Finished Early Global Route supply map. mem = 4577.6M
[05/31 14:50:01    140s] SKP will use view:
[05/31 14:50:01    140s]   view_slow_mission
[05/31 14:50:01    140s] Iteration  4: Total net bbox = 9.969e+01 (5.06e+01 4.91e+01)
[05/31 14:50:01    140s]               Est.  stn bbox = 9.969e+01 (5.06e+01 4.91e+01)
[05/31 14:50:01    140s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4582.1M
[05/31 14:50:01    140s] OPERPROF: Finished NP-Place at level 1, CPU:0.081, REAL:0.231, MEM:4582.1M, EPOCH TIME: 1748717401.885509
[05/31 14:50:01    140s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[05/31 14:50:01    140s] MH packer: No MH instances from GP
[05/31 14:50:01    140s] 0 (out of 0) MH cells were successfully legalized.
[05/31 14:50:01    140s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4582.1M, DRC: 0)
[05/31 14:50:01    140s] no activity file in design. spp won't run.
[05/31 14:50:01    140s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 14:50:01    140s] no activity file in design. spp won't run.
[05/31 14:50:01    140s] OPERPROF: Starting NP-Place at level 1, MEM:4582.1M, EPOCH TIME: 1748717401.910391
[05/31 14:50:01    140s] Iteration  5: Total net bbox = 1.003e+02 (4.92e+01 5.11e+01)
[05/31 14:50:01    140s]               Est.  stn bbox = 1.003e+02 (4.92e+01 5.11e+01)
[05/31 14:50:01    140s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4582.1M
[05/31 14:50:01    140s] OPERPROF: Finished NP-Place at level 1, CPU:0.008, REAL:0.069, MEM:4582.1M, EPOCH TIME: 1748717401.979047
[05/31 14:50:01    140s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[05/31 14:50:01    140s] MH packer: No MH instances from GP
[05/31 14:50:01    140s] 0 (out of 0) MH cells were successfully legalized.
[05/31 14:50:01    140s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4582.1M, DRC: 0)
[05/31 14:50:01    140s] no activity file in design. spp won't run.
[05/31 14:50:01    140s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 14:50:01    140s] no activity file in design. spp won't run.
[05/31 14:50:02    140s] OPERPROF: Starting NP-Place at level 1, MEM:4582.1M, EPOCH TIME: 1748717402.005402
[05/31 14:50:02    140s] Iteration  6: Total net bbox = 1.051e+02 (5.27e+01 5.24e+01)
[05/31 14:50:02    140s]               Est.  stn bbox = 1.051e+02 (5.27e+01 5.24e+01)
[05/31 14:50:02    140s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4598.1M
[05/31 14:50:02    140s] OPERPROF: Finished NP-Place at level 1, CPU:0.013, REAL:0.063, MEM:4598.1M, EPOCH TIME: 1748717402.068029
[05/31 14:50:02    140s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[05/31 14:50:02    140s] MH packer: No MH instances from GP
[05/31 14:50:02    140s] 0 (out of 0) MH cells were successfully legalized.
[05/31 14:50:02    140s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4598.1M, DRC: 0)
[05/31 14:50:02    140s] no activity file in design. spp won't run.
[05/31 14:50:02    140s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 14:50:02    140s] no activity file in design. spp won't run.
[05/31 14:50:02    140s] OPERPROF: Starting NP-Place at level 1, MEM:4598.1M, EPOCH TIME: 1748717402.090484
[05/31 14:50:02    140s] GP RA stats: MHOnly 0 nrInst 10 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/31 14:50:02    140s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4630.1M, EPOCH TIME: 1748717402.149202
[05/31 14:50:02    140s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4630.1M, EPOCH TIME: 1748717402.149241
[05/31 14:50:02    140s] Iteration  7: Total net bbox = 1.041e+02 (5.20e+01 5.21e+01)
[05/31 14:50:02    140s]               Est.  stn bbox = 1.041e+02 (5.20e+01 5.21e+01)
[05/31 14:50:02    140s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4630.1M
[05/31 14:50:02    140s] OPERPROF: Finished NP-Place at level 1, CPU:0.010, REAL:0.059, MEM:4630.1M, EPOCH TIME: 1748717402.149479
[05/31 14:50:02    140s] Legalizing MH Cells... 0 / 0 (level 5) on adder
[05/31 14:50:02    140s] MH packer: No MH instances from GP
[05/31 14:50:02    140s] 0 (out of 0) MH cells were successfully legalized.
[05/31 14:50:02    140s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4630.1M, DRC: 0)
[05/31 14:50:02    140s] Move report: Timing Driven Placement moves 10 insts, mean move: 1.44 um, max move: 1.89 um 
[05/31 14:50:02    140s] 	Max move on inst (U3): (5.45, 2.58) --> (5.19, 0.96)
[05/31 14:50:02    140s] no activity file in design. spp won't run.
[05/31 14:50:02    140s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4630.1M, EPOCH TIME: 1748717402.149830
[05/31 14:50:02    140s] Saved padding area to DB
[05/31 14:50:02    140s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4630.1M, EPOCH TIME: 1748717402.149876
[05/31 14:50:02    140s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:4630.1M, EPOCH TIME: 1748717402.149916
[05/31 14:50:02    140s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4630.1M, EPOCH TIME: 1748717402.149960
[05/31 14:50:02    140s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 14:50:02    140s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:4630.1M, EPOCH TIME: 1748717402.150007
[05/31 14:50:02    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.003, REAL:0.003, MEM:4630.1M, EPOCH TIME: 1748717402.152941
[05/31 14:50:02    140s] 
[05/31 14:50:02    140s] Finished Incremental Placement (cpu=0:00:00.4, real=0:00:01.0, mem=4630.1M)
[05/31 14:50:02    140s] Begin: Reorder Scan Chains
[05/31 14:50:02    140s] End: Reorder Scan Chains
[05/31 14:50:02    140s] CongRepair sets shifter mode to gplace
[05/31 14:50:02    140s] TDRefine: refinePlace mode is spiral
[05/31 14:50:02    140s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4630.1M, EPOCH TIME: 1748717402.153609
[05/31 14:50:02    140s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4630.1M, EPOCH TIME: 1748717402.153651
[05/31 14:50:02    140s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4630.1M, EPOCH TIME: 1748717402.153686
[05/31 14:50:02    140s] Processing tracks to init pin-track alignment.
[05/31 14:50:02    140s] z: 1, totalTracks: 1
[05/31 14:50:02    140s] z: 3, totalTracks: 1
[05/31 14:50:02    140s] z: 5, totalTracks: 1
[05/31 14:50:02    140s] z: 7, totalTracks: 1
[05/31 14:50:02    140s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 14:50:02    140s] #spOpts: rpCkHalo=4 
[05/31 14:50:02    140s] Initializing Route Infrastructure for color support ...
[05/31 14:50:02    140s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4630.1M, EPOCH TIME: 1748717402.153857
[05/31 14:50:02    140s] ### Add 31 auto generated vias to default rule
[05/31 14:50:02    140s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.003, REAL:0.003, MEM:4630.1M, EPOCH TIME: 1748717402.156602
[05/31 14:50:02    140s] Route Infrastructure Initialized for color support successfully.
[05/31 14:50:02    140s] Cell adder LLGs are deleted
[05/31 14:50:02    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] # Building adder llgBox search-tree.
[05/31 14:50:02    140s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:50:02    140s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4630.1M, EPOCH TIME: 1748717402.162525
[05/31 14:50:02    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4630.1M, EPOCH TIME: 1748717402.162776
[05/31 14:50:02    140s] Max number of tech site patterns supported in site array is 256.
[05/31 14:50:02    140s] Core basic site is GF22_DST
[05/31 14:50:02    140s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:50:02    140s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:50:02    140s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:50:02    140s] SiteArray: use 20,480 bytes
[05/31 14:50:02    140s] SiteArray: current memory after site array memory allocation 4630.1M
[05/31 14:50:02    140s] SiteArray: FP blocked sites are writable
[05/31 14:50:02    140s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:50:02    140s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:4630.1M, EPOCH TIME: 1748717402.456054
[05/31 14:50:02    140s] Process 251 wires and vias for routing blockage analysis
[05/31 14:50:02    140s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.000, MEM:4630.1M, EPOCH TIME: 1748717402.456155
[05/31 14:50:02    140s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:50:02    140s] Atter site array init, number of instance map data is 0.
[05/31 14:50:02    140s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.150, REAL:0.294, MEM:4630.1M, EPOCH TIME: 1748717402.456390
[05/31 14:50:02    140s] 
[05/31 14:50:02    140s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:50:02    140s] 
[05/31 14:50:02    140s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:02    140s] OPERPROF:         Starting CMU at level 5, MEM:4630.1M, EPOCH TIME: 1748717402.456540
[05/31 14:50:02    140s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:4630.1M, EPOCH TIME: 1748717402.456731
[05/31 14:50:02    140s] 
[05/31 14:50:02    140s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:50:02    140s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.151, REAL:0.294, MEM:4630.1M, EPOCH TIME: 1748717402.456785
[05/31 14:50:02    140s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4630.1M, EPOCH TIME: 1748717402.456808
[05/31 14:50:02    140s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4630.1M, EPOCH TIME: 1748717402.456850
[05/31 14:50:02    140s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4630.1MB).
[05/31 14:50:02    140s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.160, REAL:0.303, MEM:4630.1M, EPOCH TIME: 1748717402.456911
[05/31 14:50:02    140s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.160, REAL:0.303, MEM:4630.1M, EPOCH TIME: 1748717402.456930
[05/31 14:50:02    140s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1008304.2
[05/31 14:50:02    140s] OPERPROF:   Starting Refine-Place at level 2, MEM:4630.1M, EPOCH TIME: 1748717402.456982
[05/31 14:50:02    140s] *** Starting refinePlace (0:02:21 mem=4630.1M) ***
[05/31 14:50:02    140s] Total net bbox length = 9.729e+01 (4.516e+01 5.213e+01) (ext = 8.268e+01)
[05/31 14:50:02    140s] 
[05/31 14:50:02    140s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:50:02    140s] 
[05/31 14:50:02    140s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:02    140s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4630.1M, EPOCH TIME: 1748717402.457175
[05/31 14:50:02    140s] # Found 0 legal fixed insts to color.
[05/31 14:50:02    140s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4630.1M, EPOCH TIME: 1748717402.457208
[05/31 14:50:02    140s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4630.1M, EPOCH TIME: 1748717402.457238
[05/31 14:50:02    140s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 14:50:02    140s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4630.1M, EPOCH TIME: 1748717402.457301
[05/31 14:50:02    140s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:50:02    140s] Set min layer with default ( 2 )
[05/31 14:50:02    140s] Set max layer with default ( 127 )
[05/31 14:50:02    140s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:02    140s] Min route layer (adjusted) = 2
[05/31 14:50:02    140s] Max route layer (adjusted) = 11
[05/31 14:50:02    140s] Set min layer with default ( 2 )
[05/31 14:50:02    140s] Set max layer with default ( 127 )
[05/31 14:50:02    140s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:02    140s] Min route layer (adjusted) = 2
[05/31 14:50:02    140s] Max route layer (adjusted) = 11
[05/31 14:50:02    140s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4630.1M, EPOCH TIME: 1748717402.460942
[05/31 14:50:02    140s] Starting refinePlace ...
[05/31 14:50:02    140s] Set min layer with default ( 2 )
[05/31 14:50:02    140s] Set max layer with default ( 127 )
[05/31 14:50:02    140s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:02    140s] Min route layer (adjusted) = 2
[05/31 14:50:02    140s] Max route layer (adjusted) = 11
[05/31 14:50:02    140s] Set min layer with default ( 2 )
[05/31 14:50:02    140s] Set max layer with default ( 127 )
[05/31 14:50:02    140s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:02    140s] Min route layer (adjusted) = 2
[05/31 14:50:02    140s] Max route layer (adjusted) = 11
[05/31 14:50:02    140s] DDP initSite1 nrRow 14 nrJob 14
[05/31 14:50:02    140s] DDP markSite nrRow 14 nrJob 14
[05/31 14:50:02    140s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/31 14:50:02    140s] ** Cut row section cpu time 0:00:00.0.
[05/31 14:50:02    140s]  ** Cut row section real time 0:00:00.0.
[05/31 14:50:02    140s]    Spread Effort: high, pre-route mode, useDDP on.
[05/31 14:50:02    140s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4630.1MB) @(0:02:21 - 0:02:21).
[05/31 14:50:02    140s] Move report: preRPlace moves 10 insts, mean move: 0.04 um, max move: 0.12 um 
[05/31 14:50:02    140s] 	Max move on inst (intadd_0/U9): (4.86, 1.94) --> (4.87, 2.04)
[05/31 14:50:02    140s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 14:50:02    140s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4630.1M, EPOCH TIME: 1748717402.496673
[05/31 14:50:02    140s] Tweakage: fix icg 0, fix clk 0.
[05/31 14:50:02    140s] Tweakage: density cost 0, scale 0.4.
[05/31 14:50:02    140s] Tweakage: activity cost 0, scale 1.0.
[05/31 14:50:02    140s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4630.1M, EPOCH TIME: 1748717402.509300
[05/31 14:50:02    140s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4630.1M, EPOCH TIME: 1748717402.512685
[05/31 14:50:02    140s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:50:02    140s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:50:02    140s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:50:02    140s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:50:02    140s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.000, REAL:0.000, MEM:4630.1M, EPOCH TIME: 1748717402.512833
[05/31 14:50:02    140s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.004, REAL:0.004, MEM:4630.1M, EPOCH TIME: 1748717402.512951
[05/31 14:50:02    140s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.004, REAL:0.016, MEM:4630.1M, EPOCH TIME: 1748717402.513007
[05/31 14:50:02    140s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:50:02    140s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=4630.1mb) @(0:02:21 - 0:02:21).
[05/31 14:50:02    140s] 
[05/31 14:50:02    140s]  === Spiral for Logical I: (movable: 10) ===
[05/31 14:50:02    140s] 
[05/31 14:50:02    140s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/31 14:50:02    140s] 
[05/31 14:50:02    140s]  Info: 0 filler has been deleted!
[05/31 14:50:02    140s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 14:50:02    140s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 14:50:02    140s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 14:50:02    140s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4598.1MB) @(0:02:21 - 0:02:21).
[05/31 14:50:02    140s] Move report: Detail placement moves 10 insts, mean move: 0.04 um, max move: 0.12 um 
[05/31 14:50:02    140s] 	Max move on inst (intadd_0/U9): (4.86, 1.94) --> (4.87, 2.04)
[05/31 14:50:02    140s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4598.1MB
[05/31 14:50:02    140s] Statistics of distance of Instance movement in refine placement:
[05/31 14:50:02    140s]   maximum (X+Y) =         0.12 um
[05/31 14:50:02    140s]   inst (intadd_0/U9) with max move: (4.857, 1.936) -> (4.872, 2.04)
[05/31 14:50:02    140s]   mean    (X+Y) =         0.04 um
[05/31 14:50:02    140s] Summary Report:
[05/31 14:50:02    140s] Instances move: 10 (out of 10 movable)
[05/31 14:50:02    140s] Instances flipped: 0
[05/31 14:50:02    140s] Mean displacement: 0.04 um
[05/31 14:50:02    140s] Max displacement: 0.12 um (Instance: intadd_0/U9) (4.857, 1.936) -> (4.872, 2.04)
[05/31 14:50:02    140s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 14:50:02    140s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 14:50:02    140s] Total instances moved : 10
[05/31 14:50:02    140s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.018, REAL:0.070, MEM:4598.1M, EPOCH TIME: 1748717402.531076
[05/31 14:50:02    140s] Total net bbox length = 9.756e+01 (4.522e+01 5.234e+01) (ext = 8.314e+01)
[05/31 14:50:02    140s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4598.1MB
[05/31 14:50:02    140s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4598.1MB) @(0:02:21 - 0:02:21).
[05/31 14:50:02    140s] *** Finished refinePlace (0:02:21 mem=4598.1M) ***
[05/31 14:50:02    140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1008304.2
[05/31 14:50:02    140s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.022, REAL:0.074, MEM:4598.1M, EPOCH TIME: 1748717402.531266
[05/31 14:50:02    140s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4598.1M, EPOCH TIME: 1748717402.531317
[05/31 14:50:02    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:50:02    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:4598.1M, EPOCH TIME: 1748717402.534170
[05/31 14:50:02    140s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.185, REAL:0.381, MEM:4598.1M, EPOCH TIME: 1748717402.534222
[05/31 14:50:02    140s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4598.1M, EPOCH TIME: 1748717402.534309
[05/31 14:50:02    140s] Starting Early Global Route congestion estimation: mem = 4598.1M
[05/31 14:50:02    140s] (I)      Initializing eGR engine (regular)
[05/31 14:50:02    140s] Set min layer with default ( 2 )
[05/31 14:50:02    140s] Set max layer with default ( 127 )
[05/31 14:50:02    140s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:02    140s] Min route layer (adjusted) = 2
[05/31 14:50:02    140s] Max route layer (adjusted) = 11
[05/31 14:50:02    140s] (I)      clean place blk overflow:
[05/31 14:50:02    140s] (I)      H : enabled 1.00 0
[05/31 14:50:02    140s] (I)      V : enabled 1.00 0
[05/31 14:50:02    140s] (I)      Initializing eGR engine (regular)
[05/31 14:50:02    140s] Set min layer with default ( 2 )
[05/31 14:50:02    140s] Set max layer with default ( 127 )
[05/31 14:50:02    140s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:02    140s] Min route layer (adjusted) = 2
[05/31 14:50:02    140s] Max route layer (adjusted) = 11
[05/31 14:50:02    140s] (I)      clean place blk overflow:
[05/31 14:50:02    140s] (I)      H : enabled 1.00 0
[05/31 14:50:02    140s] (I)      V : enabled 1.00 0
[05/31 14:50:02    140s] (I)      Started Early Global Route kernel ( Curr Mem: 4.43 MB )
[05/31 14:50:02    140s] (I)      Running eGR Regular flow
[05/31 14:50:02    140s] (I)      # wire layers (front) : 12
[05/31 14:50:02    140s] (I)      # wire layers (back)  : 0
[05/31 14:50:02    140s] (I)      min wire layer : 1
[05/31 14:50:02    140s] (I)      max wire layer : 11
[05/31 14:50:02    140s] (I)      # cut layers (front) : 11
[05/31 14:50:02    140s] (I)      # cut layers (back)  : 0
[05/31 14:50:02    140s] (I)      min cut layer : 1
[05/31 14:50:02    140s] (I)      max cut layer : 10
[05/31 14:50:02    140s] (I)      ================================== Layers ===================================
[05/31 14:50:02    140s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:02    140s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 14:50:02    140s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:02    140s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 14:50:02    140s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 14:50:02    140s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:02    140s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:02    140s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:02    140s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:02    140s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:02    140s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 14:50:02    140s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:02    140s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:02    140s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 14:50:02    140s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:02    140s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 14:50:02    140s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 14:50:02    140s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:02    140s] (I)      Started Import and model ( Curr Mem: 4.43 MB )
[05/31 14:50:02    140s] (I)      == Non-default Options ==
[05/31 14:50:02    140s] (I)      Maximum routing layer                              : 11
[05/31 14:50:02    140s] (I)      Top routing layer                                  : 11
[05/31 14:50:02    140s] (I)      Number of threads                                  : 1
[05/31 14:50:02    140s] (I)      Source-to-sink ratio                               : 0.300000
[05/31 14:50:02    140s] (I)      Route tie net to shape                             : auto
[05/31 14:50:02    140s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 14:50:02    140s] (I)      Method to set GCell size                           : row
[05/31 14:50:02    140s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 14:50:02    140s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 14:50:02    140s] (I)      ============== Pin Summary ==============
[05/31 14:50:02    140s] (I)      +-------+--------+---------+------------+
[05/31 14:50:02    140s] (I)      | Layer | # pins | % total |      Group |
[05/31 14:50:02    140s] (I)      +-------+--------+---------+------------+
[05/31 14:50:02    140s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 14:50:02    140s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 14:50:02    140s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 14:50:02    140s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 14:50:02    140s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 14:50:02    140s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 14:50:02    140s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 14:50:02    140s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 14:50:02    140s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 14:50:02    140s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 14:50:02    140s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 14:50:02    140s] (I)      +-------+--------+---------+------------+
[05/31 14:50:02    140s] (I)      Use row-based GCell size
[05/31 14:50:02    140s] (I)      Use row-based GCell align
[05/31 14:50:02    140s] (I)      layer 0 area = 6400
[05/31 14:50:02    140s] (I)      layer 1 area = 8800
[05/31 14:50:02    140s] (I)      layer 2 area = 11000
[05/31 14:50:02    140s] (I)      layer 3 area = 11000
[05/31 14:50:02    140s] (I)      layer 4 area = 11000
[05/31 14:50:02    140s] (I)      layer 5 area = 11000
[05/31 14:50:02    140s] (I)      layer 6 area = 11000
[05/31 14:50:02    140s] (I)      layer 7 area = 810000
[05/31 14:50:02    140s] (I)      layer 8 area = 2000000
[05/31 14:50:02    140s] (I)      layer 9 area = 2000000
[05/31 14:50:02    140s] (I)      layer 10 area = 0
[05/31 14:50:02    140s] (I)      GCell unit size   : 540
[05/31 14:50:02    140s] (I)      GCell multiplier  : 1
[05/31 14:50:02    140s] (I)      GCell row height  : 540
[05/31 14:50:02    140s] (I)      Actual row height : 540
[05/31 14:50:02    140s] (I)      GCell align ref   : 1044 960
[05/31 14:50:02    140s] [NR-eGR] Track table information for default rule: 
[05/31 14:50:02    140s] [NR-eGR] M1 has single uniform track structure
[05/31 14:50:02    140s] [NR-eGR] M2 has single uniform track structure
[05/31 14:50:02    140s] [NR-eGR] C1 has single uniform track structure
[05/31 14:50:02    140s] [NR-eGR] C2 has single uniform track structure
[05/31 14:50:02    140s] [NR-eGR] C3 has single uniform track structure
[05/31 14:50:02    140s] [NR-eGR] C4 has single uniform track structure
[05/31 14:50:02    140s] [NR-eGR] C5 has single uniform track structure
[05/31 14:50:02    140s] [NR-eGR] JA has single uniform track structure
[05/31 14:50:02    140s] [NR-eGR] QA has single uniform track structure
[05/31 14:50:02    140s] [NR-eGR] QB has single uniform track structure
[05/31 14:50:02    140s] [NR-eGR] LB has single uniform track structure
[05/31 14:50:02    140s] (I)      ========================= Default via ==========================
[05/31 14:50:02    140s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:02    140s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 14:50:02    140s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:02    140s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 14:50:02    140s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 14:50:02    140s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 14:50:02    140s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 14:50:02    140s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 14:50:02    140s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 14:50:02    140s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 14:50:02    140s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 14:50:02    140s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 14:50:02    140s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 14:50:02    140s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:02    140s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 14:50:02    140s] [NR-eGR] Read 4 PG shapes
[05/31 14:50:02    140s] [NR-eGR] Read 0 clock shapes
[05/31 14:50:02    140s] [NR-eGR] Read 0 other shapes
[05/31 14:50:02    140s] [NR-eGR] #Routing Blockages  : 0
[05/31 14:50:02    140s] [NR-eGR] #Instance Blockages : 243
[05/31 14:50:02    140s] [NR-eGR] #PG Blockages       : 4
[05/31 14:50:02    140s] [NR-eGR] #Halo Blockages     : 0
[05/31 14:50:02    140s] [NR-eGR] #Boundary Blockages : 0
[05/31 14:50:02    140s] [NR-eGR] #Clock Blockages    : 0
[05/31 14:50:02    140s] [NR-eGR] #Other Blockages    : 0
[05/31 14:50:02    140s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 14:50:02    140s] (I)      Custom ignore net properties:
[05/31 14:50:02    140s] (I)      1 : NotLegal
[05/31 14:50:02    140s] (I)      Default ignore net properties:
[05/31 14:50:02    140s] (I)      1 : Special
[05/31 14:50:02    140s] (I)      2 : Analog
[05/31 14:50:02    140s] (I)      3 : Fixed
[05/31 14:50:02    140s] (I)      4 : Skipped
[05/31 14:50:02    140s] (I)      5 : MixedSignal
[05/31 14:50:02    140s] (I)      Prerouted net properties:
[05/31 14:50:02    140s] (I)      1 : NotLegal
[05/31 14:50:02    140s] (I)      2 : Special
[05/31 14:50:02    140s] (I)      3 : Analog
[05/31 14:50:02    140s] (I)      4 : Fixed
[05/31 14:50:02    140s] (I)      5 : Skipped
[05/31 14:50:02    140s] (I)      6 : MixedSignal
[05/31 14:50:02    140s] [NR-eGR] Early global route reroute all routable nets
[05/31 14:50:02    140s] [NR-eGR] #prerouted nets         : 0
[05/31 14:50:02    140s] [NR-eGR] #prerouted special nets : 0
[05/31 14:50:02    140s] [NR-eGR] #prerouted wires        : 0
[05/31 14:50:02    140s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 14:50:02    140s] (I)        Front-side 36 ( ignored 0 )
[05/31 14:50:02    140s] (I)        Back-side  0 ( ignored 0 )
[05/31 14:50:02    140s] (I)        Both-side  0 ( ignored 0 )
[05/31 14:50:02    140s] (I)      Reading macro buffers
[05/31 14:50:02    140s] (I)      Number of macros with buffers: 0
[05/31 14:50:02    140s] (I)      early_global_route_priority property id does not exist.
[05/31 14:50:02    140s] (I)      Setting up GCell size
[05/31 14:50:02    140s] (I)      Base Grid  :    18 x    18
[05/31 14:50:02    140s] (I)      Final Grid :     9 x     9
[05/31 14:50:02    140s] (I)      Read Num Blocks=285  Num Prerouted Wires=0  Num CS=0
[05/31 14:50:02    140s] (I)      Layer 1 (H) : #blockages 277 : #preroutes 0
[05/31 14:50:02    140s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 14:50:02    140s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:02    140s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:02    140s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:02    140s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:02    140s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:02    140s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:02    140s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:02    140s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:02    140s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 14:50:02    140s] (I)      Track adjustment: Reducing 159 tracks (15.00%) for Layer2
[05/31 14:50:02    140s] (I)      Track adjustment: Reducing 115 tracks (12.00%) for Layer3
[05/31 14:50:02    140s] (I)      Number of ignored nets                =      0
[05/31 14:50:02    140s] (I)      Number of connected nets              =      0
[05/31 14:50:02    140s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 14:50:02    140s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 14:50:02    140s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 14:50:02    140s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 14:50:02    140s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 14:50:02    140s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 14:50:02    140s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 14:50:02    140s] (I)      Ndr track 0 does not exist
[05/31 14:50:02    140s] (I)      ---------------------Grid Graph Info--------------------
[05/31 14:50:02    140s] (I)      Routing area        : (0, 0) - (10092, 9920)
[05/31 14:50:02    140s] (I)      Core area           : (1044, 960) - (9048, 8960)
[05/31 14:50:02    140s] (I)      Site width          :   116  (dbu)
[05/31 14:50:02    140s] (I)      Row height          :   540  (dbu)
[05/31 14:50:02    140s] (I)      GCell row height    :   540  (dbu)
[05/31 14:50:02    140s] (I)      GCell width         :  1080  (dbu)
[05/31 14:50:02    140s] (I)      GCell height        :  1080  (dbu)
[05/31 14:50:02    140s] (I)      Grid                :     9     9    11
[05/31 14:50:02    140s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 14:50:02    140s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 14:50:02    140s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 14:50:02    140s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 14:50:02    140s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 14:50:02    140s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:50:02    140s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:50:02    140s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 14:50:02    140s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 14:50:02    140s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[05/31 14:50:02    140s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 14:50:02    140s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 14:50:02    140s] (I)      --------------------------------------------------------
[05/31 14:50:02    140s] 
[05/31 14:50:02    140s] [NR-eGR] ============ Routing rule table ============
[05/31 14:50:02    140s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 14:50:02    140s] [NR-eGR] ========================================
[05/31 14:50:02    140s] [NR-eGR] 
[05/31 14:50:02    140s] (I)      ======== NDR :  =========
[05/31 14:50:02    140s] (I)      +--------------+--------+
[05/31 14:50:02    140s] (I)      |           ID |      0 |
[05/31 14:50:02    140s] (I)      |         Name |        |
[05/31 14:50:02    140s] (I)      |      Default |    yes |
[05/31 14:50:02    140s] (I)      |  Clk Special |     no |
[05/31 14:50:02    140s] (I)      | Hard spacing |     no |
[05/31 14:50:02    140s] (I)      |    NDR track | (none) |
[05/31 14:50:02    140s] (I)      |      NDR via | (none) |
[05/31 14:50:02    140s] (I)      |  Extra space |      0 |
[05/31 14:50:02    140s] (I)      |      Shields |      0 |
[05/31 14:50:02    140s] (I)      |   Demand (H) |      1 |
[05/31 14:50:02    140s] (I)      |   Demand (V) |      1 |
[05/31 14:50:02    140s] (I)      |        #Nets |     36 |
[05/31 14:50:02    140s] (I)      +--------------+--------+
[05/31 14:50:02    140s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:02    140s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 14:50:02    140s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:02    140s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 14:50:02    140s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:02    140s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:02    140s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:02    140s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:02    140s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:02    140s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 14:50:02    140s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:50:02    140s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:50:02    140s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 14:50:02    140s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:02    140s] (I)      =============== Blocked Tracks ===============
[05/31 14:50:02    140s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:02    140s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 14:50:02    140s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:02    140s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 14:50:02    140s] (I)      |     2 |    1107 |      510 |        46.07% |
[05/31 14:50:02    140s] (I)      |     3 |    1008 |      171 |        16.96% |
[05/31 14:50:02    140s] (I)      |     4 |     990 |        0 |         0.00% |
[05/31 14:50:02    140s] (I)      |     5 |    1008 |        0 |         0.00% |
[05/31 14:50:02    140s] (I)      |     6 |     990 |        0 |         0.00% |
[05/31 14:50:02    140s] (I)      |     7 |    1008 |        0 |         0.00% |
[05/31 14:50:02    140s] (I)      |     8 |      90 |        0 |         0.00% |
[05/31 14:50:02    140s] (I)      |     9 |      27 |        0 |         0.00% |
[05/31 14:50:02    140s] (I)      |    10 |      27 |        0 |         0.00% |
[05/31 14:50:02    140s] (I)      |    11 |      18 |        0 |         0.00% |
[05/31 14:50:02    140s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:02    140s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 4.44 MB )
[05/31 14:50:02    140s] (I)      Reset routing kernel
[05/31 14:50:02    140s] (I)      Started Global Routing ( Curr Mem: 4.44 MB )
[05/31 14:50:02    140s] (I)      totalPins=75  totalGlobalPin=69 (92.00%)
[05/31 14:50:02    140s] (I)      ================= Net Group Info =================
[05/31 14:50:02    140s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:02    140s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 14:50:02    140s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:02    140s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 14:50:02    140s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:02    140s] (I)      total 2D Cap : 5603 = (2759 H, 2844 V)
[05/31 14:50:02    140s] (I)      total 2D Demand : 3 = (3 H, 0 V)
[05/31 14:50:02    140s] (I)      #blocked GCells = 0
[05/31 14:50:02    140s] (I)      #regions = 1
[05/31 14:50:02    140s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 14:50:02    140s] (I)      
[05/31 14:50:02    140s] (I)      ============  Phase 1a Route ============
[05/31 14:50:02    140s] (I)      Usage: 75 = (37 H, 38 V) = (1.34% H, 1.34% V) = (3.996e+01um H, 4.104e+01um V)
[05/31 14:50:02    140s] (I)      
[05/31 14:50:02    140s] (I)      ============  Phase 1b Route ============
[05/31 14:50:02    140s] (I)      Usage: 75 = (37 H, 38 V) = (1.34% H, 1.34% V) = (3.996e+01um H, 4.104e+01um V)
[05/31 14:50:02    140s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.100000e+01um
[05/31 14:50:02    140s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 14:50:02    140s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 14:50:02    140s] (I)      
[05/31 14:50:02    140s] (I)      ============  Phase 1c Route ============
[05/31 14:50:02    140s] (I)      Usage: 75 = (37 H, 38 V) = (1.34% H, 1.34% V) = (3.996e+01um H, 4.104e+01um V)
[05/31 14:50:02    140s] (I)      
[05/31 14:50:02    140s] (I)      ============  Phase 1d Route ============
[05/31 14:50:02    140s] (I)      Usage: 75 = (37 H, 38 V) = (1.34% H, 1.34% V) = (3.996e+01um H, 4.104e+01um V)
[05/31 14:50:02    140s] (I)      
[05/31 14:50:02    140s] (I)      ============  Phase 1e Route ============
[05/31 14:50:02    140s] (I)      Usage: 75 = (37 H, 38 V) = (1.34% H, 1.34% V) = (3.996e+01um H, 4.104e+01um V)
[05/31 14:50:02    140s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.100000e+01um
[05/31 14:50:02    140s] (I)      
[05/31 14:50:02    140s] (I)      ============  Phase 1l Route ============
[05/31 14:50:02    140s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 14:50:02    140s] (I)      Layer  2:        623        24         0           0         972    ( 0.00%) 
[05/31 14:50:02    140s] (I)      Layer  3:        693        24         1           0         864    ( 0.00%) 
[05/31 14:50:02    140s] (I)      Layer  4:        880         9         0           0         864    ( 0.00%) 
[05/31 14:50:02    140s] (I)      Layer  5:        896         9         0           0         864    ( 0.00%) 
[05/31 14:50:02    140s] (I)      Layer  6:        880         0         0           0         864    ( 0.00%) 
[05/31 14:50:02    140s] (I)      Layer  7:        896         0         0           0         864    ( 0.00%) 
[05/31 14:50:02    140s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[05/31 14:50:02    140s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[05/31 14:50:02    140s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[05/31 14:50:02    140s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[05/31 14:50:02    140s] (I)      Total:          5012        66         1          58        5402    ( 1.06%) 
[05/31 14:50:02    140s] (I)      
[05/31 14:50:02    140s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 14:50:02    140s] [NR-eGR]                        OverCon            
[05/31 14:50:02    140s] [NR-eGR]                         #Gcell     %Gcell
[05/31 14:50:02    140s] [NR-eGR]        Layer               (1)    OverCon
[05/31 14:50:02    140s] [NR-eGR] ----------------------------------------------
[05/31 14:50:02    140s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:02    140s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:02    140s] [NR-eGR]      C1 ( 3)         1( 1.37%)   ( 1.37%) 
[05/31 14:50:02    140s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:02    140s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:02    140s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:02    140s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:02    140s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:02    140s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:02    140s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:02    140s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:02    140s] [NR-eGR] ----------------------------------------------
[05/31 14:50:02    140s] [NR-eGR]        Total         1( 0.18%)   ( 0.18%) 
[05/31 14:50:02    140s] [NR-eGR] 
[05/31 14:50:02    140s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 4.44 MB )
[05/31 14:50:02    140s] (I)      Updating congestion map
[05/31 14:50:02    140s] (I)      total 2D Cap : 5632 = (2781 H, 2851 V)
[05/31 14:50:02    140s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 14:50:02    140s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 4.44 MB )
[05/31 14:50:02    140s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 4606.1M
[05/31 14:50:02    140s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.023, REAL:0.063, MEM:4606.1M, EPOCH TIME: 1748717402.597491
[05/31 14:50:02    140s] OPERPROF: Starting HotSpotCal at level 1, MEM:4606.1M, EPOCH TIME: 1748717402.597513
[05/31 14:50:02    140s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:02    140s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 14:50:02    140s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:02    140s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 14:50:02    140s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:02    140s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 14:50:02    140s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 14:50:02    140s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.013, MEM:4622.1M, EPOCH TIME: 1748717402.610396
[05/31 14:50:02    140s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4622.1M, EPOCH TIME: 1748717402.610477
[05/31 14:50:02    140s] Starting Early Global Route wiring: mem = 4622.1M
[05/31 14:50:02    140s] (I)      Running track assignment and export wires
[05/31 14:50:02    140s] (I)      Delete wires for 36 nets 
[05/31 14:50:02    140s] (I)      ============= Track Assignment ============
[05/31 14:50:02    140s] (I)      Started Track Assignment (1T) ( Curr Mem: 4.45 MB )
[05/31 14:50:02    140s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 14:50:02    140s] (I)      Run Multi-thread track assignment
[05/31 14:50:02    140s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4.45 MB )
[05/31 14:50:02    140s] (I)      Started Export ( Curr Mem: 4.45 MB )
[05/31 14:50:02    140s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 14:50:02    140s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/31 14:50:02    140s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:50:02    140s] [NR-eGR]             Length (um)  Vias 
[05/31 14:50:02    140s] [NR-eGR] ------------------------------
[05/31 14:50:02    140s] [NR-eGR]  M1  (1V)             0     5 
[05/31 14:50:02    140s] [NR-eGR]  M2  (2H)            43    65 
[05/31 14:50:02    140s] [NR-eGR]  C1  (3V)            37    29 
[05/31 14:50:02    140s] [NR-eGR]  C2  (4H)             8    12 
[05/31 14:50:02    140s] [NR-eGR]  C3  (5V)            18     2 
[05/31 14:50:02    140s] [NR-eGR]  C4  (6H)             0     0 
[05/31 14:50:02    140s] [NR-eGR]  C5  (7V)             0     0 
[05/31 14:50:02    140s] [NR-eGR]  JA  (8H)             0     0 
[05/31 14:50:02    140s] [NR-eGR]  QA  (9V)             0     0 
[05/31 14:50:02    140s] [NR-eGR]  QB  (10H)            0     0 
[05/31 14:50:02    140s] [NR-eGR]  LB  (11V)            0     0 
[05/31 14:50:02    140s] [NR-eGR] ------------------------------
[05/31 14:50:02    140s] [NR-eGR]      Total          105   113 
[05/31 14:50:02    140s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:50:02    140s] [NR-eGR] Total half perimeter of net bounding box: 98um
[05/31 14:50:02    140s] [NR-eGR] Total length: 105um, number of vias: 113
[05/31 14:50:02    140s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:50:02    140s] (I)      == Layer wire length by net rule ==
[05/31 14:50:02    140s] (I)                  Default 
[05/31 14:50:02    140s] (I)      --------------------
[05/31 14:50:02    140s] (I)       M1  (1V)       0um 
[05/31 14:50:02    140s] (I)       M2  (2H)      43um 
[05/31 14:50:02    140s] (I)       C1  (3V)      37um 
[05/31 14:50:02    140s] (I)       C2  (4H)       8um 
[05/31 14:50:02    140s] (I)       C3  (5V)      18um 
[05/31 14:50:02    140s] (I)       C4  (6H)       0um 
[05/31 14:50:02    140s] (I)       C5  (7V)       0um 
[05/31 14:50:02    140s] (I)       JA  (8H)       0um 
[05/31 14:50:02    140s] (I)       QA  (9V)       0um 
[05/31 14:50:02    140s] (I)       QB  (10H)      0um 
[05/31 14:50:02    140s] (I)       LB  (11V)      0um 
[05/31 14:50:02    140s] (I)      --------------------
[05/31 14:50:02    140s] (I)           Total    105um 
[05/31 14:50:02    140s] (I)      == Layer via count by net rule ==
[05/31 14:50:02    140s] (I)                  Default 
[05/31 14:50:02    140s] (I)      --------------------
[05/31 14:50:02    140s] (I)       M1  (1V)         5 
[05/31 14:50:02    140s] (I)       M2  (2H)        65 
[05/31 14:50:02    140s] (I)       C1  (3V)        29 
[05/31 14:50:02    140s] (I)       C2  (4H)        12 
[05/31 14:50:02    140s] (I)       C3  (5V)         2 
[05/31 14:50:02    140s] (I)       C4  (6H)         0 
[05/31 14:50:02    140s] (I)       C5  (7V)         0 
[05/31 14:50:02    140s] (I)       JA  (8H)         0 
[05/31 14:50:02    140s] (I)       QA  (9V)         0 
[05/31 14:50:02    140s] (I)       QB  (10H)        0 
[05/31 14:50:02    140s] (I)       LB  (11V)        0 
[05/31 14:50:02    140s] (I)      --------------------
[05/31 14:50:02    140s] (I)           Total      113 
[05/31 14:50:02    140s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4.45 MB )
[05/31 14:50:02    140s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 14:50:02    140s] (I)      Global routing data unavailable, rerun eGR
[05/31 14:50:02    140s] (I)      Initializing eGR engine (regular)
[05/31 14:50:02    140s] Set min layer with default ( 2 )
[05/31 14:50:02    140s] Set max layer with default ( 127 )
[05/31 14:50:02    140s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:02    140s] Min route layer (adjusted) = 2
[05/31 14:50:02    140s] Max route layer (adjusted) = 11
[05/31 14:50:02    140s] (I)      clean place blk overflow:
[05/31 14:50:02    140s] (I)      H : enabled 1.00 0
[05/31 14:50:02    140s] (I)      V : enabled 1.00 0
[05/31 14:50:02    140s] Early Global Route wiring runtime: 0.02 seconds, mem = 4622.1M
[05/31 14:50:02    140s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.005, REAL:0.017, MEM:4622.1M, EPOCH TIME: 1748717402.627892
[05/31 14:50:02    140s] 0 delay mode for cte disabled.
[05/31 14:50:02    140s] SKP cleared!
[05/31 14:50:02    140s] 
[05/31 14:50:02    140s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:03.0)***
[05/31 14:50:02    140s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4622.1M, EPOCH TIME: 1748717402.648485
[05/31 14:50:02    140s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4622.1M, EPOCH TIME: 1748717402.648532
[05/31 14:50:02    140s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4622.1M, EPOCH TIME: 1748717402.666551
[05/31 14:50:02    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] Cell adder LLGs are deleted
[05/31 14:50:02    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:02    140s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4619.1M, EPOCH TIME: 1748717402.666801
[05/31 14:50:02    140s] Start to check current routing status for nets...
[05/31 14:50:02    140s] All nets are already routed correctly.
[05/31 14:50:02    140s] End to check current routing status for nets (mem=4619.1M)
[05/31 14:50:02    140s] Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
[05/31 14:50:02    140s] PreRoute RC Extraction called for design adder.
[05/31 14:50:02    140s] RC Extraction called in multi-corner(2) mode.
[05/31 14:50:02    140s] RCMode: PreRoute
[05/31 14:50:02    140s]       RC Corner Indexes            0       1   
[05/31 14:50:02    140s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 14:50:02    140s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 14:50:02    140s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 14:50:02    140s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 14:50:02    140s] Shrink Factor                : 1.00000
[05/31 14:50:02    140s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 14:50:02    140s] Using Quantus QRC technology file ...
[05/31 14:50:02    140s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 14:50:02    140s] Updating RC Grid density data for preRoute extraction ...
[05/31 14:50:02    140s] eee: pegSigSF=1.070000
[05/31 14:50:02    140s] Initializing multi-corner resistance tables ...
[05/31 14:50:02    140s] eee: Grid unit RC data computation started
[05/31 14:50:02    140s] eee: Grid unit RC data computation completed
[05/31 14:50:02    140s] eee: l=1 avDens=0.004376 usedTrk=0.814815 availTrk=186.206897 sigTrk=0.814815
[05/31 14:50:02    140s] eee: l=2 avDens=0.029955 usedTrk=8.087778 availTrk=270.000000 sigTrk=8.087778
[05/31 14:50:02    140s] eee: l=3 avDens=0.028275 usedTrk=6.785926 availTrk=240.000000 sigTrk=6.785926
[05/31 14:50:02    140s] eee: l=4 avDens=0.005801 usedTrk=1.392222 availTrk=240.000000 sigTrk=1.392222
[05/31 14:50:02    140s] eee: l=5 avDens=0.018704 usedTrk=3.366667 availTrk=180.000000 sigTrk=3.366667
[05/31 14:50:02    140s] eee: l=6 avDens=0.000278 usedTrk=0.016667 availTrk=60.000000 sigTrk=0.016667
[05/31 14:50:02    140s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:02    140s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:02    140s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:02    140s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:02    140s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:02    140s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:50:02    140s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:50:02    140s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.244900 aWlH=0.000000 lMod=0 pMax=0.828100 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:50:02    140s] eee: NetCapCache creation started. (Current Mem: 4619.051M) 
[05/31 14:50:02    140s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4619.051M) 
[05/31 14:50:02    140s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 14:50:02    140s] eee: Metal Layers Info:
[05/31 14:50:02    140s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:50:02    140s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:50:02    140s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:50:02    140s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:50:02    140s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:50:02    140s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:50:02    140s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:50:02    140s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:50:02    140s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:50:02    140s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:50:02    140s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:50:02    140s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:50:02    140s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:50:02    140s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:50:02    140s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:50:02    140s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:50:02    140s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4619.051M)
[05/31 14:50:02    140s] **optDesign ... cpu = 0:00:22, real = 0:01:01, mem = 4032.0M, totSessionCpu=0:02:21 **
[05/31 14:50:02    140s] Starting delay calculation for Setup views
[05/31 14:50:03    140s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 14:50:03    140s] #################################################################################
[05/31 14:50:03    140s] # Design Stage: PreRoute
[05/31 14:50:03    140s] # Design Name: adder
[05/31 14:50:03    140s] # Design Mode: 22nm
[05/31 14:50:03    140s] # Analysis Mode: MMMC Non-OCV 
[05/31 14:50:03    140s] # Parasitics Mode: No SPEF/RCDB 
[05/31 14:50:03    140s] # Signoff Settings: SI Off 
[05/31 14:50:03    140s] #################################################################################
[05/31 14:50:03    140s] Calculate delays in BcWc mode...
[05/31 14:50:03    140s] Topological Sorting (REAL = 0:00:00.0, MEM = 4635.6M, InitMEM = 4635.6M)
[05/31 14:50:03    140s] Start delay calculation (fullDC) (1 T). (MEM=4061.08)
[05/31 14:50:03    140s] End AAE Lib Interpolated Model. (MEM=4635.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:50:03    140s] Total number of fetched objects 36
[05/31 14:50:03    140s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:50:03    140s] End delay calculation. (MEM=4061.54 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:50:03    140s] End delay calculation (fullDC). (MEM=4061.54 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:50:03    140s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4669.3M) ***
[05/31 14:50:03    140s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:21 mem=4669.3M)
[05/31 14:50:03    140s] Begin: Collecting metrics
[05/31 14:50:03    140s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 14:50:03    140s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 14:50:03      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.3M
[05/31 14:50:03      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4047.2M, current mem=3409.0M)
[05/31 14:50:03      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4047.2M, current mem=3409.9M)
[05/31 14:50:03      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.4 (0.4), mem = 0.3M
[05/31 14:50:03      0s] 
[05/31 14:50:03      0s] =============================================================================================
[05/31 14:50:03      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[05/31 14:50:03      0s]                                                                                 23.10-p003_1
[05/31 14:50:03      0s] =============================================================================================
[05/31 14:50:03      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:50:03      0s] ---------------------------------------------------------------------------------------------
[05/31 14:50:03      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.1    0.4
[05/31 14:50:03      0s] ---------------------------------------------------------------------------------------------
[05/31 14:50:03      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.1    0.4
[05/31 14:50:03      0s] ---------------------------------------------------------------------------------------------
[05/31 14:50:03      0s] 

[05/31 14:50:04    141s]  
_______________________________________________________________________
[05/31 14:50:04    141s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4576 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |        4576 |      |     |
| area_reclaiming         |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4574 |      |     |
| global_opt              |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:08  |        4572 |      |     |
| area_reclaiming_2       |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4572 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4614 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 14:50:04    141s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4059.5M, current mem=4054.9M)

[05/31 14:50:04    141s] End: Collecting metrics
[05/31 14:50:04    141s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:04.8 (0.3), totSession cpu/real = 0:02:21.2/0:03:28.9 (0.7), mem = 4614.3M
[05/31 14:50:04    141s] 
[05/31 14:50:04    141s] =============================================================================================
[05/31 14:50:04    141s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.10-p003_1
[05/31 14:50:04    141s] =============================================================================================
[05/31 14:50:04    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:50:04    141s] ---------------------------------------------------------------------------------------------
[05/31 14:50:04    141s] [ MetricReport           ]      1   0:00:01.1  (  23.8 % )     0:00:01.1 /  0:00:00.3    0.2
[05/31 14:50:04    141s] [ RefinePlace            ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.3
[05/31 14:50:04    141s] [ DetailPlaceInit        ]      1   0:00:00.3  (   6.3 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:50:04    141s] [ ExtractRC              ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.3
[05/31 14:50:04    141s] [ UpdateTimingGraph      ]      1   0:00:00.5  (  10.6 % )     0:00:00.7 /  0:00:00.3    0.5
[05/31 14:50:04    141s] [ FullDelayCalc          ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.0    0.3
[05/31 14:50:04    141s] [ TimingUpdate           ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.2
[05/31 14:50:04    141s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:04    141s] [ MISC                   ]          0:00:02.5  (  52.0 % )     0:00:02.5 /  0:00:00.5    0.2
[05/31 14:50:04    141s] ---------------------------------------------------------------------------------------------
[05/31 14:50:04    141s]  IncrReplace #1 TOTAL               0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:01.3    0.3
[05/31 14:50:04    141s] ---------------------------------------------------------------------------------------------
[05/31 14:50:04    141s] 
[05/31 14:50:04    141s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/31 14:50:04    141s] *** Timing Is met
[05/31 14:50:04    141s] *** Check timing (0:00:00.0)
[05/31 14:50:04    141s] *** Timing Is met
[05/31 14:50:04    141s] *** Check timing (0:00:00.0)
[05/31 14:50:04    141s] *** Timing Is met
[05/31 14:50:04    141s] *** Check timing (0:00:00.0)
[05/31 14:50:04    141s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[05/31 14:50:04    141s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=4630.3M
[05/31 14:50:04    141s] ### Creating LA Mngr, finished. totSessionCpu=0:02:21 mem=4630.3M
[05/31 14:50:04    141s] Cell adder LLGs are deleted
[05/31 14:50:04    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:04    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:04    141s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4688.4M, EPOCH TIME: 1748717404.693829
[05/31 14:50:04    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:04    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:04    141s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4688.4M, EPOCH TIME: 1748717404.694113
[05/31 14:50:04    141s] Max number of tech site patterns supported in site array is 256.
[05/31 14:50:04    141s] Core basic site is GF22_DST
[05/31 14:50:04    141s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:50:04    141s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:50:04    141s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:50:04    141s] SiteArray: use 20,480 bytes
[05/31 14:50:04    141s] SiteArray: current memory after site array memory allocation 4688.4M
[05/31 14:50:04    141s] SiteArray: FP blocked sites are writable
[05/31 14:50:05    141s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4688.4M, EPOCH TIME: 1748717405.006395
[05/31 14:50:05    141s] Process 45 wires and vias for routing blockage analysis
[05/31 14:50:05    141s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4688.4M, EPOCH TIME: 1748717405.006463
[05/31 14:50:05    141s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:50:05    141s] Atter site array init, number of instance map data is 0.
[05/31 14:50:05    141s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.151, REAL:0.313, MEM:4688.4M, EPOCH TIME: 1748717405.006692
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:05    141s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.152, REAL:0.313, MEM:4688.4M, EPOCH TIME: 1748717405.006882
[05/31 14:50:05    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:05    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:05    141s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:50:05    141s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:50:05    141s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 14:50:05    141s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:21 mem=4688.4M
[05/31 14:50:05    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:4688.4M, EPOCH TIME: 1748717405.009330
[05/31 14:50:05    141s] Processing tracks to init pin-track alignment.
[05/31 14:50:05    141s] z: 1, totalTracks: 1
[05/31 14:50:05    141s] z: 3, totalTracks: 1
[05/31 14:50:05    141s] z: 5, totalTracks: 1
[05/31 14:50:05    141s] z: 7, totalTracks: 1
[05/31 14:50:05    141s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:50:05    141s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:50:05    141s] Initializing Route Infrastructure for color support ...
[05/31 14:50:05    141s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4688.4M, EPOCH TIME: 1748717405.009485
[05/31 14:50:05    141s] ### Add 31 auto generated vias to default rule
[05/31 14:50:05    141s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4688.4M, EPOCH TIME: 1748717405.012162
[05/31 14:50:05    141s] Route Infrastructure Initialized for color support successfully.
[05/31 14:50:05    141s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:50:05    141s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4688.4M, EPOCH TIME: 1748717405.017595
[05/31 14:50:05    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:05    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:05    141s] OPERPROF:     Starting CMU at level 3, MEM:4688.4M, EPOCH TIME: 1748717405.311584
[05/31 14:50:05    141s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4688.4M, EPOCH TIME: 1748717405.311814
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:50:05    141s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.149, REAL:0.294, MEM:4688.4M, EPOCH TIME: 1748717405.311877
[05/31 14:50:05    141s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4688.4M, EPOCH TIME: 1748717405.311901
[05/31 14:50:05    141s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4688.4M, EPOCH TIME: 1748717405.311954
[05/31 14:50:05    141s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4688.4MB).
[05/31 14:50:05    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.158, REAL:0.303, MEM:4688.4M, EPOCH TIME: 1748717405.312019
[05/31 14:50:05    141s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:50:05    141s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:50:05    141s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:22 mem=4688.4M
[05/31 14:50:05    141s] Begin: Area Reclaim Optimization
[05/31 14:50:05    141s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:21.6/0:03:29.6 (0.7), mem = 4688.4M
[05/31 14:50:05    141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.6
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s] Active Setup views: view_slow_mission 
[05/31 14:50:05    141s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 14:50:05    141s] ### Creating RouteCongInterface, started
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.9500} {7, 0.032, 0.9500} {8, 0.016, 0.9500} {9, 0.016, 0.9500} {10, 0.004, 0.9500} {11, 0.004, 0.9500} 
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s] #optDebug: {0, 1.000}
[05/31 14:50:05    141s] ### Creating RouteCongInterface, finished
[05/31 14:50:05    141s] {MG  {8 0 2 0.338158} }
[05/31 14:50:05    141s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:50:05    141s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:05    141s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 14:50:05    141s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:05    141s] |   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4704.4M|
[05/31 14:50:05    141s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:50:05    141s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4704.4M|
[05/31 14:50:05    141s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:50:05    141s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:05    141s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 14:50:05    141s] --------------------------------------------------------------
[05/31 14:50:05    141s] |                                   | Total     | Sequential |
[05/31 14:50:05    141s] --------------------------------------------------------------
[05/31 14:50:05    141s] | Num insts resized                 |       0  |       0    |
[05/31 14:50:05    141s] | Num insts undone                  |       0  |       0    |
[05/31 14:50:05    141s] | Num insts Downsized               |       0  |       0    |
[05/31 14:50:05    141s] | Num insts Samesized               |       0  |       0    |
[05/31 14:50:05    141s] | Num insts Upsized                 |       0  |       0    |
[05/31 14:50:05    141s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 14:50:05    141s] --------------------------------------------------------------
[05/31 14:50:05    141s] Bottom Preferred Layer:
[05/31 14:50:05    141s]     None
[05/31 14:50:05    141s] Via Pillar Rule:
[05/31 14:50:05    141s]     None
[05/31 14:50:05    141s] Finished writing unified metrics of routing constraints.
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 14:50:05    141s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[05/31 14:50:05    141s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 14:50:05    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.6
[05/31 14:50:05    141s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.6 (0.5), totSession cpu/real = 0:02:21.9/0:03:30.2 (0.7), mem = 4704.4M
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s] =============================================================================================
[05/31 14:50:05    141s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             23.10-p003_1
[05/31 14:50:05    141s] =============================================================================================
[05/31 14:50:05    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:50:05    141s] ---------------------------------------------------------------------------------------------
[05/31 14:50:05    141s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:05    141s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:05    141s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:05    141s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:05    141s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:05    141s] [ OptimizationStep       ]      1   0:00:00.1  (  25.0 % )     0:00:00.2 /  0:00:00.1    0.6
[05/31 14:50:05    141s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:05    141s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:05    141s] [ OptEval                ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:05    141s] [ OptCommit              ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:05    141s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:05    141s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:05    141s] [ MISC                   ]          0:00:00.4  (  72.2 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 14:50:05    141s] ---------------------------------------------------------------------------------------------
[05/31 14:50:05    141s]  AreaOpt #3 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.3    0.5
[05/31 14:50:05    141s] ---------------------------------------------------------------------------------------------
[05/31 14:50:05    141s] 
[05/31 14:50:05    141s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:50:05    141s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4696.4M, EPOCH TIME: 1748717405.907955
[05/31 14:50:05    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:50:05    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:05    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:05    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:05    141s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4638.4M, EPOCH TIME: 1748717405.910617
[05/31 14:50:05    141s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=4638.44M, totSessionCpu=0:02:22).
[05/31 14:50:05    141s] Begin: Collecting metrics
[05/31 14:50:06    141s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4576 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |        4576 |      |     |
| area_reclaiming         |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4574 |      |     |
| global_opt              |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:08  |        4572 |      |     |
| area_reclaiming_2       |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4572 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4614 |      |     |
| area_reclaiming_3       |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4638 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 14:50:06    142s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4056.5M, current mem=4056.5M)

[05/31 14:50:06    142s] End: Collecting metrics
[05/31 14:50:06    142s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/31 14:50:06    142s] ### Creating LA Mngr. totSessionCpu=0:02:22 mem=4638.4M
[05/31 14:50:06    142s] ### Creating LA Mngr, finished. totSessionCpu=0:02:22 mem=4638.4M
[05/31 14:50:06    142s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4696.6M, EPOCH TIME: 1748717406.303856
[05/31 14:50:06    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:06    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:06    142s] 
[05/31 14:50:06    142s] 
[05/31 14:50:06    142s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:06    142s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.289, MEM:4696.6M, EPOCH TIME: 1748717406.593053
[05/31 14:50:06    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:06    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:06    142s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:50:06    142s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:50:06    142s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 14:50:06    142s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:22 mem=4696.6M
[05/31 14:50:06    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:4696.6M, EPOCH TIME: 1748717406.595403
[05/31 14:50:06    142s] Processing tracks to init pin-track alignment.
[05/31 14:50:06    142s] z: 1, totalTracks: 1
[05/31 14:50:06    142s] z: 3, totalTracks: 1
[05/31 14:50:06    142s] z: 5, totalTracks: 1
[05/31 14:50:06    142s] z: 7, totalTracks: 1
[05/31 14:50:06    142s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:50:06    142s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:50:06    142s] Initializing Route Infrastructure for color support ...
[05/31 14:50:06    142s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4696.6M, EPOCH TIME: 1748717406.595565
[05/31 14:50:06    142s] ### Add 31 auto generated vias to default rule
[05/31 14:50:06    142s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4696.6M, EPOCH TIME: 1748717406.598228
[05/31 14:50:06    142s] Route Infrastructure Initialized for color support successfully.
[05/31 14:50:06    142s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:50:06    142s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4696.6M, EPOCH TIME: 1748717406.619639
[05/31 14:50:06    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:06    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:06    142s] 
[05/31 14:50:06    142s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:50:06    142s] 
[05/31 14:50:06    142s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:06    142s] OPERPROF:     Starting CMU at level 3, MEM:4696.6M, EPOCH TIME: 1748717406.911683
[05/31 14:50:06    142s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4696.6M, EPOCH TIME: 1748717406.911890
[05/31 14:50:06    142s] 
[05/31 14:50:06    142s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:50:06    142s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.149, REAL:0.292, MEM:4696.6M, EPOCH TIME: 1748717406.911954
[05/31 14:50:06    142s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4696.6M, EPOCH TIME: 1748717406.911979
[05/31 14:50:06    142s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4696.6M, EPOCH TIME: 1748717406.912027
[05/31 14:50:06    142s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4696.6MB).
[05/31 14:50:06    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.157, REAL:0.317, MEM:4696.6M, EPOCH TIME: 1748717406.912088
[05/31 14:50:06    142s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:50:06    142s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:50:06    142s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:22 mem=4696.6M
[05/31 14:50:06    142s] Begin: Area Reclaim Optimization
[05/31 14:50:06    142s] *** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:22.3/0:03:31.2 (0.7), mem = 4696.6M
[05/31 14:50:06    142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.7
[05/31 14:50:07    142s] 
[05/31 14:50:07    142s] Active Setup views: view_slow_mission 
[05/31 14:50:07    142s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 14:50:07    142s] ### Creating RouteCongInterface, started
[05/31 14:50:07    142s] 
[05/31 14:50:07    142s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 14:50:07    142s] 
[05/31 14:50:07    142s] #optDebug: {0, 1.000}
[05/31 14:50:07    142s] ### Creating RouteCongInterface, finished
[05/31 14:50:07    142s] {MG  {8 0 2 0.338158} }
[05/31 14:50:07    142s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:50:07    142s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:07    142s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 14:50:07    142s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:07    142s] |   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4696.6M|
[05/31 14:50:07    142s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:50:07    142s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.6M|
[05/31 14:50:07    142s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.6M|
[05/31 14:50:07    142s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.6M|
[05/31 14:50:07    142s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:50:07    142s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[05/31 14:50:07    142s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.6M|
[05/31 14:50:07    142s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:07    142s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:50:07    142s] 
[05/31 14:50:07    142s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 14:50:07    142s] --------------------------------------------------------------
[05/31 14:50:07    142s] |                                   | Total     | Sequential |
[05/31 14:50:07    142s] --------------------------------------------------------------
[05/31 14:50:07    142s] | Num insts resized                 |       0  |       0    |
[05/31 14:50:07    142s] | Num insts undone                  |       0  |       0    |
[05/31 14:50:07    142s] | Num insts Downsized               |       0  |       0    |
[05/31 14:50:07    142s] | Num insts Samesized               |       0  |       0    |
[05/31 14:50:07    142s] | Num insts Upsized                 |       0  |       0    |
[05/31 14:50:07    142s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 14:50:07    142s] --------------------------------------------------------------
[05/31 14:50:07    142s] Bottom Preferred Layer:
[05/31 14:50:07    142s]     None
[05/31 14:50:07    142s] Via Pillar Rule:
[05/31 14:50:07    142s]     None
[05/31 14:50:07    142s] Finished writing unified metrics of routing constraints.
[05/31 14:50:07    142s] 
[05/31 14:50:07    142s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 14:50:07    142s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
[05/31 14:50:07    142s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4696.6M, EPOCH TIME: 1748717407.355352
[05/31 14:50:07    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:50:07    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:07    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:07    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:07    142s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4696.6M, EPOCH TIME: 1748717407.358102
[05/31 14:50:07    142s] *** Finished re-routing un-routed nets (4696.6M) ***
[05/31 14:50:07    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:4696.6M, EPOCH TIME: 1748717407.358462
[05/31 14:50:07    142s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4696.6M, EPOCH TIME: 1748717407.358604
[05/31 14:50:07    142s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4696.6M, EPOCH TIME: 1748717407.361433
[05/31 14:50:07    142s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4696.6M, EPOCH TIME: 1748717407.380120
[05/31 14:50:07    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:07    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:07    142s] 
[05/31 14:50:07    142s] 
[05/31 14:50:07    142s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:07    142s] OPERPROF:     Starting CMU at level 3, MEM:4696.6M, EPOCH TIME: 1748717407.676016
[05/31 14:50:07    142s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4696.6M, EPOCH TIME: 1748717407.676329
[05/31 14:50:07    142s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.152, REAL:0.296, MEM:4696.6M, EPOCH TIME: 1748717407.676394
[05/31 14:50:07    142s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4696.6M, EPOCH TIME: 1748717407.676417
[05/31 14:50:07    142s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4696.6M, EPOCH TIME: 1748717407.676466
[05/31 14:50:07    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.318, MEM:4696.6M, EPOCH TIME: 1748717407.676542
[05/31 14:50:07    142s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:50:07    142s] 
[05/31 14:50:07    142s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=4696.6M) ***
[05/31 14:50:07    142s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 14:50:07    142s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.7
[05/31 14:50:07    142s] *** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:02:22.7/0:03:32.0 (0.7), mem = 4696.6M
[05/31 14:50:07    142s] 
[05/31 14:50:07    142s] =============================================================================================
[05/31 14:50:07    142s]  Step TAT Report : AreaOpt #4 / place_opt_design #1                             23.10-p003_1
[05/31 14:50:07    142s] =============================================================================================
[05/31 14:50:07    142s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:50:07    142s] ---------------------------------------------------------------------------------------------
[05/31 14:50:07    142s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ OptEval                ]     18   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ OptCommit              ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ RefinePlace            ]      1   0:00:00.3  (  43.4 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:50:07    142s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:07    142s] [ MISC                   ]          0:00:00.4  (  54.0 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 14:50:07    142s] ---------------------------------------------------------------------------------------------
[05/31 14:50:07    142s]  AreaOpt #4 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.4    0.5
[05/31 14:50:07    142s] ---------------------------------------------------------------------------------------------
[05/31 14:50:07    142s] 
[05/31 14:50:07    142s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:50:07    142s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4696.6M, EPOCH TIME: 1748717407.689384
[05/31 14:50:07    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:07    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:07    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:07    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:07    142s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4638.6M, EPOCH TIME: 1748717407.691935
[05/31 14:50:07    142s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=4638.60M, totSessionCpu=0:02:23).
[05/31 14:50:07    142s] Begin: Collecting metrics
[05/31 14:50:07    142s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4576 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |        4576 |      |     |
| area_reclaiming         |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4574 |      |     |
| global_opt              |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:08  |        4572 |      |     |
| area_reclaiming_2       |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4572 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4614 |      |     |
| area_reclaiming_3       |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4638 |      |     |
| area_reclaiming_4       |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:01  |        4639 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 14:50:08    142s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4056.6M, current mem=4056.6M)

[05/31 14:50:08    142s] End: Collecting metrics
[05/31 14:50:08    142s] *** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:22.8/0:03:32.4 (0.7), mem = 4638.6M
[05/31 14:50:08    142s] 
[05/31 14:50:08    142s] *** Start incrementalPlace ***
[05/31 14:50:08    142s] User Input Parameters:
[05/31 14:50:08    142s] - Congestion Driven    : On
[05/31 14:50:08    142s] - Timing Driven        : On
[05/31 14:50:08    142s] - Area-Violation Based : On
[05/31 14:50:08    142s] - Start Rollback Level : -5
[05/31 14:50:08    142s] - Legalized            : On
[05/31 14:50:08    142s] - Window Based         : Off
[05/31 14:50:08    142s] - eDen incr mode       : Off
[05/31 14:50:08    142s] - Small incr mode      : Off
[05/31 14:50:08    142s] 
[05/31 14:50:08    142s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4638.6M, EPOCH TIME: 1748717408.086237
[05/31 14:50:08    142s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4638.6M, EPOCH TIME: 1748717408.086299
[05/31 14:50:08    142s] no activity file in design. spp won't run.
[05/31 14:50:08    142s] No Views given, use default active views for adaptive view pruning
[05/31 14:50:08    142s] Active views:
[05/31 14:50:08    142s]   view_slow_mission
[05/31 14:50:08    142s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4640.6M, EPOCH TIME: 1748717408.179772
[05/31 14:50:08    142s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.022, MEM:4640.6M, EPOCH TIME: 1748717408.202253
[05/31 14:50:08    142s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4640.6M, EPOCH TIME: 1748717408.202315
[05/31 14:50:08    142s] Starting Early Global Route congestion estimation: mem = 4640.6M
[05/31 14:50:08    142s] (I)      Initializing eGR engine (regular)
[05/31 14:50:08    142s] Set min layer with default ( 2 )
[05/31 14:50:08    142s] Set max layer with default ( 127 )
[05/31 14:50:08    142s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:08    142s] Min route layer (adjusted) = 2
[05/31 14:50:08    142s] Max route layer (adjusted) = 11
[05/31 14:50:08    142s] (I)      clean place blk overflow:
[05/31 14:50:08    142s] (I)      H : enabled 1.00 0
[05/31 14:50:08    142s] (I)      V : enabled 1.00 0
[05/31 14:50:08    142s] (I)      Initializing eGR engine (regular)
[05/31 14:50:08    142s] Set min layer with default ( 2 )
[05/31 14:50:08    142s] Set max layer with default ( 127 )
[05/31 14:50:08    142s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:08    142s] Min route layer (adjusted) = 2
[05/31 14:50:08    142s] Max route layer (adjusted) = 11
[05/31 14:50:08    142s] (I)      clean place blk overflow:
[05/31 14:50:08    142s] (I)      H : enabled 1.00 0
[05/31 14:50:08    142s] (I)      V : enabled 1.00 0
[05/31 14:50:08    142s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.48 MB )
[05/31 14:50:08    142s] (I)      Running eGR Regular flow
[05/31 14:50:08    142s] (I)      # wire layers (front) : 12
[05/31 14:50:08    142s] (I)      # wire layers (back)  : 0
[05/31 14:50:08    142s] (I)      min wire layer : 1
[05/31 14:50:08    142s] (I)      max wire layer : 11
[05/31 14:50:08    142s] (I)      # cut layers (front) : 11
[05/31 14:50:08    142s] (I)      # cut layers (back)  : 0
[05/31 14:50:08    142s] (I)      min cut layer : 1
[05/31 14:50:08    142s] (I)      max cut layer : 10
[05/31 14:50:08    142s] (I)      ================================== Layers ===================================
[05/31 14:50:08    142s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:08    142s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 14:50:08    142s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:08    142s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 14:50:08    142s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 14:50:08    142s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:08    142s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:08    142s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:08    142s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:08    142s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:08    142s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 14:50:08    142s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:08    142s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:08    142s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 14:50:08    142s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:08    142s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 14:50:08    142s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 14:50:08    142s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:08    142s] (I)      Started Import and model ( Curr Mem: 4.48 MB )
[05/31 14:50:08    142s] (I)      == Non-default Options ==
[05/31 14:50:08    142s] (I)      Maximum routing layer                              : 11
[05/31 14:50:08    142s] (I)      Top routing layer                                  : 11
[05/31 14:50:08    142s] (I)      Number of threads                                  : 1
[05/31 14:50:08    142s] (I)      Route tie net to shape                             : auto
[05/31 14:50:08    142s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 14:50:08    142s] (I)      Method to set GCell size                           : row
[05/31 14:50:08    142s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 14:50:08    142s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 14:50:08    142s] (I)      ============== Pin Summary ==============
[05/31 14:50:08    142s] (I)      +-------+--------+---------+------------+
[05/31 14:50:08    142s] (I)      | Layer | # pins | % total |      Group |
[05/31 14:50:08    142s] (I)      +-------+--------+---------+------------+
[05/31 14:50:08    142s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 14:50:08    142s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 14:50:08    142s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 14:50:08    142s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 14:50:08    142s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 14:50:08    142s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 14:50:08    142s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 14:50:08    142s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 14:50:08    142s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 14:50:08    142s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 14:50:08    142s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 14:50:08    142s] (I)      +-------+--------+---------+------------+
[05/31 14:50:08    142s] (I)      Use row-based GCell size
[05/31 14:50:08    142s] (I)      Use row-based GCell align
[05/31 14:50:08    142s] (I)      layer 0 area = 6400
[05/31 14:50:08    142s] (I)      layer 1 area = 8800
[05/31 14:50:08    142s] (I)      layer 2 area = 11000
[05/31 14:50:08    142s] (I)      layer 3 area = 11000
[05/31 14:50:08    142s] (I)      layer 4 area = 11000
[05/31 14:50:08    142s] (I)      layer 5 area = 11000
[05/31 14:50:08    142s] (I)      layer 6 area = 11000
[05/31 14:50:08    142s] (I)      layer 7 area = 810000
[05/31 14:50:08    142s] (I)      layer 8 area = 2000000
[05/31 14:50:08    142s] (I)      layer 9 area = 2000000
[05/31 14:50:08    142s] (I)      layer 10 area = 0
[05/31 14:50:08    142s] (I)      GCell unit size   : 540
[05/31 14:50:08    142s] (I)      GCell multiplier  : 1
[05/31 14:50:08    142s] (I)      GCell row height  : 540
[05/31 14:50:08    142s] (I)      Actual row height : 540
[05/31 14:50:08    142s] (I)      GCell align ref   : 1044 960
[05/31 14:50:08    142s] [NR-eGR] Track table information for default rule: 
[05/31 14:50:08    142s] [NR-eGR] M1 has single uniform track structure
[05/31 14:50:08    142s] [NR-eGR] M2 has single uniform track structure
[05/31 14:50:08    142s] [NR-eGR] C1 has single uniform track structure
[05/31 14:50:08    142s] [NR-eGR] C2 has single uniform track structure
[05/31 14:50:08    142s] [NR-eGR] C3 has single uniform track structure
[05/31 14:50:08    142s] [NR-eGR] C4 has single uniform track structure
[05/31 14:50:08    142s] [NR-eGR] C5 has single uniform track structure
[05/31 14:50:08    142s] [NR-eGR] JA has single uniform track structure
[05/31 14:50:08    142s] [NR-eGR] QA has single uniform track structure
[05/31 14:50:08    142s] [NR-eGR] QB has single uniform track structure
[05/31 14:50:08    142s] [NR-eGR] LB has single uniform track structure
[05/31 14:50:08    142s] (I)      ========================= Default via ==========================
[05/31 14:50:08    142s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:08    142s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 14:50:08    142s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:08    142s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 14:50:08    142s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 14:50:08    142s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 14:50:08    142s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 14:50:08    142s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 14:50:08    142s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 14:50:08    142s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 14:50:08    142s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 14:50:08    142s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 14:50:08    142s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 14:50:08    142s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:08    142s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 14:50:08    142s] [NR-eGR] Read 4 PG shapes
[05/31 14:50:08    142s] [NR-eGR] Read 0 clock shapes
[05/31 14:50:08    142s] [NR-eGR] Read 0 other shapes
[05/31 14:50:08    142s] [NR-eGR] #Routing Blockages  : 0
[05/31 14:50:08    142s] [NR-eGR] #Instance Blockages : 243
[05/31 14:50:08    142s] [NR-eGR] #PG Blockages       : 4
[05/31 14:50:08    142s] [NR-eGR] #Halo Blockages     : 0
[05/31 14:50:08    142s] [NR-eGR] #Boundary Blockages : 0
[05/31 14:50:08    142s] [NR-eGR] #Clock Blockages    : 0
[05/31 14:50:08    142s] [NR-eGR] #Other Blockages    : 0
[05/31 14:50:08    142s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 14:50:08    142s] (I)      Custom ignore net properties:
[05/31 14:50:08    142s] (I)      1 : NotLegal
[05/31 14:50:08    142s] (I)      Default ignore net properties:
[05/31 14:50:08    142s] (I)      1 : Special
[05/31 14:50:08    142s] (I)      2 : Analog
[05/31 14:50:08    142s] (I)      3 : Fixed
[05/31 14:50:08    142s] (I)      4 : Skipped
[05/31 14:50:08    142s] (I)      5 : MixedSignal
[05/31 14:50:08    142s] (I)      Prerouted net properties:
[05/31 14:50:08    142s] (I)      1 : NotLegal
[05/31 14:50:08    142s] (I)      2 : Special
[05/31 14:50:08    142s] (I)      3 : Analog
[05/31 14:50:08    142s] (I)      4 : Fixed
[05/31 14:50:08    142s] (I)      5 : Skipped
[05/31 14:50:08    142s] (I)      6 : MixedSignal
[05/31 14:50:08    142s] [NR-eGR] Early global route reroute all routable nets
[05/31 14:50:08    142s] [NR-eGR] #prerouted nets         : 0
[05/31 14:50:08    142s] [NR-eGR] #prerouted special nets : 0
[05/31 14:50:08    142s] [NR-eGR] #prerouted wires        : 0
[05/31 14:50:08    142s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 14:50:08    142s] (I)        Front-side 36 ( ignored 0 )
[05/31 14:50:08    142s] (I)        Back-side  0 ( ignored 0 )
[05/31 14:50:08    142s] (I)        Both-side  0 ( ignored 0 )
[05/31 14:50:08    142s] (I)      Reading macro buffers
[05/31 14:50:08    142s] (I)      Number of macros with buffers: 0
[05/31 14:50:08    142s] (I)      early_global_route_priority property id does not exist.
[05/31 14:50:08    142s] (I)      Setting up GCell size
[05/31 14:50:08    142s] (I)      Base Grid  :    18 x    18
[05/31 14:50:08    142s] (I)      Final Grid :     9 x     9
[05/31 14:50:08    142s] (I)      Read Num Blocks=285  Num Prerouted Wires=0  Num CS=0
[05/31 14:50:08    142s] (I)      Layer 1 (H) : #blockages 277 : #preroutes 0
[05/31 14:50:08    142s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 14:50:08    142s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:08    142s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:08    142s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:08    142s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:08    142s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:08    142s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:08    142s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:08    142s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:08    142s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 14:50:08    142s] (I)      Track adjustment: Reducing 159 tracks (15.00%) for Layer2
[05/31 14:50:08    142s] (I)      Track adjustment: Reducing 115 tracks (12.00%) for Layer3
[05/31 14:50:08    142s] (I)      Number of ignored nets                =      0
[05/31 14:50:08    142s] (I)      Number of connected nets              =      0
[05/31 14:50:08    142s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 14:50:08    142s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 14:50:08    142s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 14:50:08    142s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 14:50:08    142s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 14:50:08    142s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 14:50:08    142s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 14:50:08    142s] (I)      Ndr track 0 does not exist
[05/31 14:50:08    142s] (I)      ---------------------Grid Graph Info--------------------
[05/31 14:50:08    142s] (I)      Routing area        : (0, 0) - (10092, 9920)
[05/31 14:50:08    142s] (I)      Core area           : (1044, 960) - (9048, 8960)
[05/31 14:50:08    142s] (I)      Site width          :   116  (dbu)
[05/31 14:50:08    142s] (I)      Row height          :   540  (dbu)
[05/31 14:50:08    142s] (I)      GCell row height    :   540  (dbu)
[05/31 14:50:08    142s] (I)      GCell width         :  1080  (dbu)
[05/31 14:50:08    142s] (I)      GCell height        :  1080  (dbu)
[05/31 14:50:08    142s] (I)      Grid                :     9     9    11
[05/31 14:50:08    142s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 14:50:08    142s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 14:50:08    142s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 14:50:08    142s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 14:50:08    142s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 14:50:08    142s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:50:08    142s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:50:08    142s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 14:50:08    142s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 14:50:08    142s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[05/31 14:50:08    142s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 14:50:08    142s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 14:50:08    142s] (I)      --------------------------------------------------------
[05/31 14:50:08    142s] 
[05/31 14:50:08    142s] [NR-eGR] ============ Routing rule table ============
[05/31 14:50:08    142s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 14:50:08    142s] [NR-eGR] ========================================
[05/31 14:50:08    142s] [NR-eGR] 
[05/31 14:50:08    142s] (I)      ======== NDR :  =========
[05/31 14:50:08    142s] (I)      +--------------+--------+
[05/31 14:50:08    142s] (I)      |           ID |      0 |
[05/31 14:50:08    142s] (I)      |         Name |        |
[05/31 14:50:08    142s] (I)      |      Default |    yes |
[05/31 14:50:08    142s] (I)      |  Clk Special |     no |
[05/31 14:50:08    142s] (I)      | Hard spacing |     no |
[05/31 14:50:08    142s] (I)      |    NDR track | (none) |
[05/31 14:50:08    142s] (I)      |      NDR via | (none) |
[05/31 14:50:08    142s] (I)      |  Extra space |      0 |
[05/31 14:50:08    142s] (I)      |      Shields |      0 |
[05/31 14:50:08    142s] (I)      |   Demand (H) |      1 |
[05/31 14:50:08    142s] (I)      |   Demand (V) |      1 |
[05/31 14:50:08    142s] (I)      |        #Nets |     36 |
[05/31 14:50:08    142s] (I)      +--------------+--------+
[05/31 14:50:08    142s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:08    142s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 14:50:08    142s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:08    142s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 14:50:08    142s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:08    142s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:08    142s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:08    142s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:08    142s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:08    142s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 14:50:08    142s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:50:08    142s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:50:08    142s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 14:50:08    142s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:08    142s] (I)      =============== Blocked Tracks ===============
[05/31 14:50:08    142s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:08    142s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 14:50:08    142s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:08    142s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 14:50:08    142s] (I)      |     2 |    1107 |      510 |        46.07% |
[05/31 14:50:08    142s] (I)      |     3 |    1008 |      171 |        16.96% |
[05/31 14:50:08    142s] (I)      |     4 |     990 |        0 |         0.00% |
[05/31 14:50:08    142s] (I)      |     5 |    1008 |        0 |         0.00% |
[05/31 14:50:08    142s] (I)      |     6 |     990 |        0 |         0.00% |
[05/31 14:50:08    142s] (I)      |     7 |    1008 |        0 |         0.00% |
[05/31 14:50:08    142s] (I)      |     8 |      90 |        0 |         0.00% |
[05/31 14:50:08    142s] (I)      |     9 |      27 |        0 |         0.00% |
[05/31 14:50:08    142s] (I)      |    10 |      27 |        0 |         0.00% |
[05/31 14:50:08    142s] (I)      |    11 |      18 |        0 |         0.00% |
[05/31 14:50:08    142s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:08    142s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 4.48 MB )
[05/31 14:50:08    142s] (I)      Reset routing kernel
[05/31 14:50:08    142s] (I)      Started Global Routing ( Curr Mem: 4.48 MB )
[05/31 14:50:08    142s] (I)      totalPins=75  totalGlobalPin=69 (92.00%)
[05/31 14:50:08    142s] (I)      ================= Net Group Info =================
[05/31 14:50:08    142s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:08    142s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 14:50:08    142s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:08    142s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 14:50:08    142s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:08    142s] (I)      total 2D Cap : 5603 = (2759 H, 2844 V)
[05/31 14:50:08    142s] (I)      total 2D Demand : 3 = (3 H, 0 V)
[05/31 14:50:08    142s] (I)      #blocked GCells = 0
[05/31 14:50:08    142s] (I)      #regions = 1
[05/31 14:50:08    142s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 14:50:08    142s] (I)      
[05/31 14:50:08    142s] (I)      ============  Phase 1a Route ============
[05/31 14:50:08    142s] (I)      Usage: 75 = (37 H, 38 V) = (1.34% H, 1.34% V) = (3.996e+01um H, 4.104e+01um V)
[05/31 14:50:08    142s] (I)      
[05/31 14:50:08    142s] (I)      ============  Phase 1b Route ============
[05/31 14:50:08    142s] (I)      Usage: 75 = (37 H, 38 V) = (1.34% H, 1.34% V) = (3.996e+01um H, 4.104e+01um V)
[05/31 14:50:08    142s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.100000e+01um
[05/31 14:50:08    142s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 14:50:08    142s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 14:50:08    142s] (I)      
[05/31 14:50:08    142s] (I)      ============  Phase 1c Route ============
[05/31 14:50:08    142s] (I)      Usage: 75 = (37 H, 38 V) = (1.34% H, 1.34% V) = (3.996e+01um H, 4.104e+01um V)
[05/31 14:50:08    142s] (I)      
[05/31 14:50:08    142s] (I)      ============  Phase 1d Route ============
[05/31 14:50:08    142s] (I)      Usage: 75 = (37 H, 38 V) = (1.34% H, 1.34% V) = (3.996e+01um H, 4.104e+01um V)
[05/31 14:50:08    142s] (I)      
[05/31 14:50:08    142s] (I)      ============  Phase 1e Route ============
[05/31 14:50:08    142s] (I)      Usage: 75 = (37 H, 38 V) = (1.34% H, 1.34% V) = (3.996e+01um H, 4.104e+01um V)
[05/31 14:50:08    142s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.100000e+01um
[05/31 14:50:08    142s] (I)      
[05/31 14:50:08    142s] (I)      ============  Phase 1l Route ============
[05/31 14:50:08    142s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 14:50:08    142s] (I)      Layer  2:        623        24         0           0         972    ( 0.00%) 
[05/31 14:50:08    142s] (I)      Layer  3:        693        24         1           0         864    ( 0.00%) 
[05/31 14:50:08    142s] (I)      Layer  4:        880         9         0           0         864    ( 0.00%) 
[05/31 14:50:08    142s] (I)      Layer  5:        896         9         0           0         864    ( 0.00%) 
[05/31 14:50:08    142s] (I)      Layer  6:        880         0         0           0         864    ( 0.00%) 
[05/31 14:50:08    142s] (I)      Layer  7:        896         0         0           0         864    ( 0.00%) 
[05/31 14:50:08    142s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[05/31 14:50:08    142s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[05/31 14:50:08    142s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[05/31 14:50:08    142s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[05/31 14:50:08    142s] (I)      Total:          5012        66         1          58        5402    ( 1.06%) 
[05/31 14:50:08    142s] (I)      
[05/31 14:50:08    142s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 14:50:08    142s] [NR-eGR]                        OverCon            
[05/31 14:50:08    142s] [NR-eGR]                         #Gcell     %Gcell
[05/31 14:50:08    142s] [NR-eGR]        Layer               (1)    OverCon
[05/31 14:50:08    142s] [NR-eGR] ----------------------------------------------
[05/31 14:50:08    142s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:08    142s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:08    142s] [NR-eGR]      C1 ( 3)         1( 1.37%)   ( 1.37%) 
[05/31 14:50:08    142s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:08    142s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:08    142s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:08    142s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:08    142s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:08    142s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:08    142s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:08    142s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:08    142s] [NR-eGR] ----------------------------------------------
[05/31 14:50:08    142s] [NR-eGR]        Total         1( 0.18%)   ( 0.18%) 
[05/31 14:50:08    142s] [NR-eGR] 
[05/31 14:50:08    142s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 4.48 MB )
[05/31 14:50:08    142s] (I)      Updating congestion map
[05/31 14:50:08    142s] (I)      total 2D Cap : 5632 = (2781 H, 2851 V)
[05/31 14:50:08    142s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 14:50:08    142s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 4.48 MB )
[05/31 14:50:08    142s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 4640.6M
[05/31 14:50:08    142s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.023, REAL:0.056, MEM:4640.6M, EPOCH TIME: 1748717408.258512
[05/31 14:50:08    142s] OPERPROF: Starting HotSpotCal at level 1, MEM:4640.6M, EPOCH TIME: 1748717408.258534
[05/31 14:50:08    142s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:08    142s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 14:50:08    142s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:08    142s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 14:50:08    142s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:08    142s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 14:50:08    142s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 14:50:08    142s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:4640.6M, EPOCH TIME: 1748717408.258810
[05/31 14:50:08    142s] 
[05/31 14:50:08    142s] === incrementalPlace Internal Loop 1 ===
[05/31 14:50:08    142s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 14:50:08    142s] UM:*                                                                   incrNP_iter_start
[05/31 14:50:08    142s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/31 14:50:08    142s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4640.6M, EPOCH TIME: 1748717408.362836
[05/31 14:50:08    142s] Processing tracks to init pin-track alignment.
[05/31 14:50:08    142s] z: 1, totalTracks: 1
[05/31 14:50:08    142s] z: 3, totalTracks: 1
[05/31 14:50:08    142s] z: 5, totalTracks: 1
[05/31 14:50:08    142s] z: 7, totalTracks: 1
[05/31 14:50:08    142s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 14:50:08    142s] #spOpts: rpCkHalo=4 
[05/31 14:50:08    142s] Initializing Route Infrastructure for color support ...
[05/31 14:50:08    142s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4640.6M, EPOCH TIME: 1748717408.362996
[05/31 14:50:08    142s] ### Add 31 auto generated vias to default rule
[05/31 14:50:08    142s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4640.6M, EPOCH TIME: 1748717408.365814
[05/31 14:50:08    142s] Route Infrastructure Initialized for color support successfully.
[05/31 14:50:08    142s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:50:08    142s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4640.6M, EPOCH TIME: 1748717408.385116
[05/31 14:50:08    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:08    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:08    142s] Processing tracks to init pin-track alignment.
[05/31 14:50:08    142s] z: 1, totalTracks: 1
[05/31 14:50:08    142s] z: 3, totalTracks: 1
[05/31 14:50:08    142s] z: 5, totalTracks: 1
[05/31 14:50:08    142s] z: 7, totalTracks: 1
[05/31 14:50:08    143s] 
[05/31 14:50:08    143s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:50:08    143s] 
[05/31 14:50:08    143s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:08    143s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.151, REAL:0.322, MEM:4640.6M, EPOCH TIME: 1748717408.707504
[05/31 14:50:08    143s] OPERPROF:   Starting post-place ADS at level 2, MEM:4640.6M, EPOCH TIME: 1748717408.707566
[05/31 14:50:08    143s] ADSU 0.160 -> 0.160. site 966.000 -> 966.000. GS 4.320
[05/31 14:50:08    143s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:4640.6M, EPOCH TIME: 1748717408.707714
[05/31 14:50:08    143s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4640.6M, EPOCH TIME: 1748717408.707822
[05/31 14:50:08    143s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4640.6M, EPOCH TIME: 1748717408.707845
[05/31 14:50:08    143s] spContextMPad 3 3.
[05/31 14:50:08    143s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4640.6M, EPOCH TIME: 1748717408.708016
[05/31 14:50:08    143s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:4640.6M, EPOCH TIME: 1748717408.708099
[05/31 14:50:08    143s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4640.6M, EPOCH TIME: 1748717408.708150
[05/31 14:50:08    143s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4640.6M, EPOCH TIME: 1748717408.708180
[05/31 14:50:08    143s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4640.6M, EPOCH TIME: 1748717408.708209
[05/31 14:50:08    143s] no activity file in design. spp won't run.
[05/31 14:50:08    143s] [spp] 0
[05/31 14:50:08    143s] [adp] 0:1:1:2
[05/31 14:50:08    143s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:4640.6M, EPOCH TIME: 1748717408.708248
[05/31 14:50:08    143s] SP #FI/SF FL/PI 0/0 10/0
[05/31 14:50:08    143s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.161, REAL:0.345, MEM:4640.6M, EPOCH TIME: 1748717408.708282
[05/31 14:50:08    143s] PP off. flexM 0
[05/31 14:50:08    143s] OPERPROF: Starting CDPad at level 1, MEM:4640.6M, EPOCH TIME: 1748717408.721379
[05/31 14:50:08    143s] 3DP is on.
[05/31 14:50:08    143s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[05/31 14:50:08    143s] design sh 0.261. rd 0.200
[05/31 14:50:08    143s] design sh 0.253. rd 0.200
[05/31 14:50:08    143s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/31 14:50:08    143s] design sh 0.253. rd 0.200
[05/31 14:50:08    143s] CDPadU 0.432 -> 0.192. R=0.155, N=10, GS=1.080
[05/31 14:50:08    143s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:4640.6M, EPOCH TIME: 1748717408.722100
[05/31 14:50:08    143s] OPERPROF: Starting InitSKP at level 1, MEM:4640.6M, EPOCH TIME: 1748717408.722139
[05/31 14:50:08    143s] no activity file in design. spp won't run.
[05/31 14:50:08    143s] no activity file in design. spp won't run.
[05/31 14:50:08    143s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[05/31 14:50:08    143s] OPERPROF: Finished InitSKP at level 1, CPU:0.031, REAL:0.115, MEM:4642.6M, EPOCH TIME: 1748717408.836865
[05/31 14:50:08    143s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 14:50:08    143s] no activity file in design. spp won't run.
[05/31 14:50:08    143s] OPERPROF: Starting NP-Place at level 1, MEM:4642.6M, EPOCH TIME: 1748717408.850511
[05/31 14:50:08    143s] Starting Early Global Route supply map. mem = 4642.6M
[05/31 14:50:08    143s] (I)      Initializing eGR engine (regular)
[05/31 14:50:08    143s] Set min layer with default ( 2 )
[05/31 14:50:08    143s] Set max layer with default ( 127 )
[05/31 14:50:08    143s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:08    143s] Min route layer (adjusted) = 2
[05/31 14:50:08    143s] Max route layer (adjusted) = 11
[05/31 14:50:08    143s] (I)      clean place blk overflow:
[05/31 14:50:08    143s] (I)      H : enabled 1.00 0
[05/31 14:50:08    143s] (I)      V : enabled 1.00 0
[05/31 14:50:08    143s] (I)      Initializing eGR engine (regular)
[05/31 14:50:08    143s] Set min layer with default ( 2 )
[05/31 14:50:08    143s] Set max layer with default ( 127 )
[05/31 14:50:08    143s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:08    143s] Min route layer (adjusted) = 2
[05/31 14:50:08    143s] Max route layer (adjusted) = 11
[05/31 14:50:08    143s] (I)      clean place blk overflow:
[05/31 14:50:08    143s] (I)      H : enabled 1.00 0
[05/31 14:50:08    143s] (I)      V : enabled 1.00 0
[05/31 14:50:08    143s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.48 MB )
[05/31 14:50:08    143s] (I)      Running eGR Regular flow
[05/31 14:50:08    143s] (I)      # wire layers (front) : 12
[05/31 14:50:08    143s] (I)      # wire layers (back)  : 0
[05/31 14:50:08    143s] (I)      min wire layer : 1
[05/31 14:50:08    143s] (I)      max wire layer : 11
[05/31 14:50:08    143s] (I)      # cut layers (front) : 11
[05/31 14:50:08    143s] (I)      # cut layers (back)  : 0
[05/31 14:50:08    143s] (I)      min cut layer : 1
[05/31 14:50:08    143s] (I)      max cut layer : 10
[05/31 14:50:08    143s] (I)      ================================== Layers ===================================
[05/31 14:50:08    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:08    143s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 14:50:08    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:08    143s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 14:50:08    143s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 14:50:08    143s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:08    143s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:08    143s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:08    143s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:08    143s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:08    143s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 14:50:08    143s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:08    143s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:08    143s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 14:50:08    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:08    143s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 14:50:08    143s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 14:50:08    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:08    143s] Finished Early Global Route supply map. mem = 4642.6M
[05/31 14:50:09    143s] SKP will use view:
[05/31 14:50:09    143s]   view_slow_mission
[05/31 14:50:09    143s] Iteration  4: Total net bbox = 9.951e+01 (5.04e+01 4.91e+01)
[05/31 14:50:09    143s]               Est.  stn bbox = 9.951e+01 (5.04e+01 4.91e+01)
[05/31 14:50:09    143s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 4647.1M
[05/31 14:50:09    143s] OPERPROF: Finished NP-Place at level 1, CPU:0.062, REAL:0.190, MEM:4647.1M, EPOCH TIME: 1748717409.040563
[05/31 14:50:09    143s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[05/31 14:50:09    143s] MH packer: No MH instances from GP
[05/31 14:50:09    143s] 0 (out of 0) MH cells were successfully legalized.
[05/31 14:50:09    143s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4647.1M, DRC: 0)
[05/31 14:50:09    143s] no activity file in design. spp won't run.
[05/31 14:50:09    143s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 14:50:09    143s] no activity file in design. spp won't run.
[05/31 14:50:09    143s] OPERPROF: Starting NP-Place at level 1, MEM:4647.1M, EPOCH TIME: 1748717409.067386
[05/31 14:50:09    143s] Iteration  5: Total net bbox = 1.009e+02 (4.91e+01 5.18e+01)
[05/31 14:50:09    143s]               Est.  stn bbox = 1.009e+02 (4.91e+01 5.18e+01)
[05/31 14:50:09    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4647.1M
[05/31 14:50:09    143s] OPERPROF: Finished NP-Place at level 1, CPU:0.010, REAL:0.069, MEM:4647.1M, EPOCH TIME: 1748717409.136680
[05/31 14:50:09    143s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[05/31 14:50:09    143s] MH packer: No MH instances from GP
[05/31 14:50:09    143s] 0 (out of 0) MH cells were successfully legalized.
[05/31 14:50:09    143s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4647.1M, DRC: 0)
[05/31 14:50:09    143s] no activity file in design. spp won't run.
[05/31 14:50:09    143s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 14:50:09    143s] no activity file in design. spp won't run.
[05/31 14:50:09    143s] OPERPROF: Starting NP-Place at level 1, MEM:4647.1M, EPOCH TIME: 1748717409.163382
[05/31 14:50:09    143s] Iteration  6: Total net bbox = 1.053e+02 (5.29e+01 5.25e+01)
[05/31 14:50:09    143s]               Est.  stn bbox = 1.053e+02 (5.29e+01 5.25e+01)
[05/31 14:50:09    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4663.1M
[05/31 14:50:09    143s] OPERPROF: Finished NP-Place at level 1, CPU:0.013, REAL:0.059, MEM:4663.1M, EPOCH TIME: 1748717409.222209
[05/31 14:50:09    143s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[05/31 14:50:09    143s] MH packer: No MH instances from GP
[05/31 14:50:09    143s] 0 (out of 0) MH cells were successfully legalized.
[05/31 14:50:09    143s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4663.1M, DRC: 0)
[05/31 14:50:09    143s] no activity file in design. spp won't run.
[05/31 14:50:09    143s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 14:50:09    143s] no activity file in design. spp won't run.
[05/31 14:50:09    143s] OPERPROF: Starting NP-Place at level 1, MEM:4663.1M, EPOCH TIME: 1748717409.248381
[05/31 14:50:09    143s] GP RA stats: MHOnly 0 nrInst 10 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/31 14:50:09    143s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4695.1M, EPOCH TIME: 1748717409.308048
[05/31 14:50:09    143s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4695.1M, EPOCH TIME: 1748717409.308086
[05/31 14:50:09    143s] Iteration  7: Total net bbox = 1.041e+02 (5.13e+01 5.28e+01)
[05/31 14:50:09    143s]               Est.  stn bbox = 1.041e+02 (5.13e+01 5.28e+01)
[05/31 14:50:09    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4695.1M
[05/31 14:50:09    143s] OPERPROF: Finished NP-Place at level 1, CPU:0.009, REAL:0.060, MEM:4695.1M, EPOCH TIME: 1748717409.308305
[05/31 14:50:09    143s] Legalizing MH Cells... 0 / 0 (level 5) on adder
[05/31 14:50:09    143s] MH packer: No MH instances from GP
[05/31 14:50:09    143s] 0 (out of 0) MH cells were successfully legalized.
[05/31 14:50:09    143s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4695.1M, DRC: 0)
[05/31 14:50:09    143s] Move report: Timing Driven Placement moves 10 insts, mean move: 0.23 um, max move: 0.77 um 
[05/31 14:50:09    143s] 	Max move on inst (intadd_0/U7): (6.15, 3.66) --> (6.54, 4.04)
[05/31 14:50:09    143s] no activity file in design. spp won't run.
[05/31 14:50:09    143s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4695.1M, EPOCH TIME: 1748717409.308662
[05/31 14:50:09    143s] Saved padding area to DB
[05/31 14:50:09    143s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4695.1M, EPOCH TIME: 1748717409.308703
[05/31 14:50:09    143s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:4695.1M, EPOCH TIME: 1748717409.308738
[05/31 14:50:09    143s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4695.1M, EPOCH TIME: 1748717409.308766
[05/31 14:50:09    143s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 14:50:09    143s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:4695.1M, EPOCH TIME: 1748717409.308804
[05/31 14:50:09    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.003, REAL:0.003, MEM:4695.1M, EPOCH TIME: 1748717409.311820
[05/31 14:50:09    143s] 
[05/31 14:50:09    143s] Finished Incremental Placement (cpu=0:00:00.4, real=0:00:01.0, mem=4695.1M)
[05/31 14:50:09    143s] CongRepair sets shifter mode to gplace
[05/31 14:50:09    143s] TDRefine: refinePlace mode is spiral
[05/31 14:50:09    143s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4695.1M, EPOCH TIME: 1748717409.311927
[05/31 14:50:09    143s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4695.1M, EPOCH TIME: 1748717409.311947
[05/31 14:50:09    143s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4695.1M, EPOCH TIME: 1748717409.311993
[05/31 14:50:09    143s] Processing tracks to init pin-track alignment.
[05/31 14:50:09    143s] z: 1, totalTracks: 1
[05/31 14:50:09    143s] z: 3, totalTracks: 1
[05/31 14:50:09    143s] z: 5, totalTracks: 1
[05/31 14:50:09    143s] z: 7, totalTracks: 1
[05/31 14:50:09    143s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 14:50:09    143s] #spOpts: rpCkHalo=4 
[05/31 14:50:09    143s] Initializing Route Infrastructure for color support ...
[05/31 14:50:09    143s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4695.1M, EPOCH TIME: 1748717409.312162
[05/31 14:50:09    143s] ### Add 31 auto generated vias to default rule
[05/31 14:50:09    143s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.003, REAL:0.003, MEM:4695.1M, EPOCH TIME: 1748717409.314936
[05/31 14:50:09    143s] Route Infrastructure Initialized for color support successfully.
[05/31 14:50:09    143s] Cell adder LLGs are deleted
[05/31 14:50:09    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] # Building adder llgBox search-tree.
[05/31 14:50:09    143s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:50:09    143s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4695.1M, EPOCH TIME: 1748717409.320797
[05/31 14:50:09    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4695.1M, EPOCH TIME: 1748717409.321047
[05/31 14:50:09    143s] Max number of tech site patterns supported in site array is 256.
[05/31 14:50:09    143s] Core basic site is GF22_DST
[05/31 14:50:09    143s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:50:09    143s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:50:09    143s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:50:09    143s] SiteArray: use 20,480 bytes
[05/31 14:50:09    143s] SiteArray: current memory after site array memory allocation 4695.1M
[05/31 14:50:09    143s] SiteArray: FP blocked sites are writable
[05/31 14:50:09    143s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:50:09    143s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:4695.1M, EPOCH TIME: 1748717409.623412
[05/31 14:50:09    143s] Process 254 wires and vias for routing blockage analysis
[05/31 14:50:09    143s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.000, MEM:4695.1M, EPOCH TIME: 1748717409.623532
[05/31 14:50:09    143s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:50:09    143s] Atter site array init, number of instance map data is 0.
[05/31 14:50:09    143s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.150, REAL:0.303, MEM:4695.1M, EPOCH TIME: 1748717409.623771
[05/31 14:50:09    143s] 
[05/31 14:50:09    143s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:50:09    143s] 
[05/31 14:50:09    143s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:09    143s] OPERPROF:         Starting CMU at level 5, MEM:4695.1M, EPOCH TIME: 1748717409.623953
[05/31 14:50:09    143s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:4695.1M, EPOCH TIME: 1748717409.624128
[05/31 14:50:09    143s] 
[05/31 14:50:09    143s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:50:09    143s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.151, REAL:0.303, MEM:4695.1M, EPOCH TIME: 1748717409.624184
[05/31 14:50:09    143s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4695.1M, EPOCH TIME: 1748717409.624206
[05/31 14:50:09    143s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4695.1M, EPOCH TIME: 1748717409.624246
[05/31 14:50:09    143s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4695.1MB).
[05/31 14:50:09    143s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.160, REAL:0.312, MEM:4695.1M, EPOCH TIME: 1748717409.624316
[05/31 14:50:09    143s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.160, REAL:0.312, MEM:4695.1M, EPOCH TIME: 1748717409.624335
[05/31 14:50:09    143s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1008304.3
[05/31 14:50:09    143s] OPERPROF:   Starting Refine-Place at level 2, MEM:4695.1M, EPOCH TIME: 1748717409.624386
[05/31 14:50:09    143s] *** Starting refinePlace (0:02:23 mem=4695.1M) ***
[05/31 14:50:09    143s] Total net bbox length = 9.670e+01 (4.388e+01 5.283e+01) (ext = 8.198e+01)
[05/31 14:50:09    143s] 
[05/31 14:50:09    143s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:50:09    143s] 
[05/31 14:50:09    143s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:09    143s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4695.1M, EPOCH TIME: 1748717409.624578
[05/31 14:50:09    143s] # Found 0 legal fixed insts to color.
[05/31 14:50:09    143s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4695.1M, EPOCH TIME: 1748717409.624610
[05/31 14:50:09    143s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4695.1M, EPOCH TIME: 1748717409.624640
[05/31 14:50:09    143s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 14:50:09    143s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4695.1M, EPOCH TIME: 1748717409.624697
[05/31 14:50:09    143s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:50:09    143s] Set min layer with default ( 2 )
[05/31 14:50:09    143s] Set max layer with default ( 127 )
[05/31 14:50:09    143s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:09    143s] Min route layer (adjusted) = 2
[05/31 14:50:09    143s] Max route layer (adjusted) = 11
[05/31 14:50:09    143s] Set min layer with default ( 2 )
[05/31 14:50:09    143s] Set max layer with default ( 127 )
[05/31 14:50:09    143s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:09    143s] Min route layer (adjusted) = 2
[05/31 14:50:09    143s] Max route layer (adjusted) = 11
[05/31 14:50:09    143s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4695.1M, EPOCH TIME: 1748717409.628343
[05/31 14:50:09    143s] Starting refinePlace ...
[05/31 14:50:09    143s] Set min layer with default ( 2 )
[05/31 14:50:09    143s] Set max layer with default ( 127 )
[05/31 14:50:09    143s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:09    143s] Min route layer (adjusted) = 2
[05/31 14:50:09    143s] Max route layer (adjusted) = 11
[05/31 14:50:09    143s] Set min layer with default ( 2 )
[05/31 14:50:09    143s] Set max layer with default ( 127 )
[05/31 14:50:09    143s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:09    143s] Min route layer (adjusted) = 2
[05/31 14:50:09    143s] Max route layer (adjusted) = 11
[05/31 14:50:09    143s] DDP initSite1 nrRow 14 nrJob 14
[05/31 14:50:09    143s] DDP markSite nrRow 14 nrJob 14
[05/31 14:50:09    143s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/31 14:50:09    143s] ** Cut row section cpu time 0:00:00.0.
[05/31 14:50:09    143s]  ** Cut row section real time 0:00:00.0.
[05/31 14:50:09    143s]    Spread Effort: high, pre-route mode, useDDP on.
[05/31 14:50:09    143s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4695.1MB) @(0:02:23 - 0:02:23).
[05/31 14:50:09    143s] Move report: preRPlace moves 10 insts, mean move: 0.05 um, max move: 0.20 um 
[05/31 14:50:09    143s] 	Max move on inst (intadd_0/U7): (6.54, 4.04) --> (6.50, 4.20)
[05/31 14:50:09    143s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 14:50:09    143s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4695.1M, EPOCH TIME: 1748717409.647041
[05/31 14:50:09    143s] Tweakage: fix icg 0, fix clk 0.
[05/31 14:50:09    143s] Tweakage: density cost 0, scale 0.4.
[05/31 14:50:09    143s] Tweakage: activity cost 0, scale 1.0.
[05/31 14:50:09    143s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4695.1M, EPOCH TIME: 1748717409.659297
[05/31 14:50:09    143s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4695.1M, EPOCH TIME: 1748717409.662799
[05/31 14:50:09    143s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:50:09    143s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:50:09    143s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:50:09    143s] Tweakage perm 0 insts, flip 0 insts.
[05/31 14:50:09    143s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.000, REAL:0.000, MEM:4695.1M, EPOCH TIME: 1748717409.662953
[05/31 14:50:09    143s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.004, REAL:0.004, MEM:4695.1M, EPOCH TIME: 1748717409.663070
[05/31 14:50:09    143s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.004, REAL:0.016, MEM:4695.1M, EPOCH TIME: 1748717409.663127
[05/31 14:50:09    143s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:50:09    143s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=4695.1mb) @(0:02:23 - 0:02:23).
[05/31 14:50:09    143s] 
[05/31 14:50:09    143s]  === Spiral for Logical I: (movable: 10) ===
[05/31 14:50:09    143s] 
[05/31 14:50:09    143s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/31 14:50:09    143s] 
[05/31 14:50:09    143s]  Info: 0 filler has been deleted!
[05/31 14:50:09    143s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 14:50:09    143s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 14:50:09    143s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 14:50:09    143s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4663.1MB) @(0:02:23 - 0:02:23).
[05/31 14:50:09    143s] Move report: Detail placement moves 10 insts, mean move: 0.05 um, max move: 0.20 um 
[05/31 14:50:09    143s] 	Max move on inst (intadd_0/U7): (6.54, 4.04) --> (6.50, 4.20)
[05/31 14:50:09    143s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4663.1MB
[05/31 14:50:09    143s] Statistics of distance of Instance movement in refine placement:
[05/31 14:50:09    143s]   maximum (X+Y) =         0.20 um
[05/31 14:50:09    143s]   inst (intadd_0/U7) with max move: (6.535, 4.042) -> (6.496, 4.2)
[05/31 14:50:09    143s]   mean    (X+Y) =         0.05 um
[05/31 14:50:09    143s] Summary Report:
[05/31 14:50:09    143s] Instances move: 10 (out of 10 movable)
[05/31 14:50:09    143s] Instances flipped: 0
[05/31 14:50:09    143s] Mean displacement: 0.05 um
[05/31 14:50:09    143s] Max displacement: 0.20 um (Instance: intadd_0/U7) (6.535, 4.042) -> (6.496, 4.2)
[05/31 14:50:09    143s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 14:50:09    143s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 14:50:09    143s] Total instances moved : 10
[05/31 14:50:09    143s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.019, REAL:0.064, MEM:4663.1M, EPOCH TIME: 1748717409.692117
[05/31 14:50:09    143s] Total net bbox length = 9.631e+01 (4.363e+01 5.268e+01) (ext = 8.189e+01)
[05/31 14:50:09    143s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4663.1MB
[05/31 14:50:09    143s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4663.1MB) @(0:02:23 - 0:02:23).
[05/31 14:50:09    143s] *** Finished refinePlace (0:02:23 mem=4663.1M) ***
[05/31 14:50:09    143s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1008304.3
[05/31 14:50:09    143s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.023, REAL:0.068, MEM:4663.1M, EPOCH TIME: 1748717409.692310
[05/31 14:50:09    143s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4663.1M, EPOCH TIME: 1748717409.692350
[05/31 14:50:09    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:50:09    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:4663.1M, EPOCH TIME: 1748717409.695244
[05/31 14:50:09    143s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.186, REAL:0.383, MEM:4663.1M, EPOCH TIME: 1748717409.695298
[05/31 14:50:09    143s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4663.1M, EPOCH TIME: 1748717409.695376
[05/31 14:50:09    143s] Starting Early Global Route congestion estimation: mem = 4663.1M
[05/31 14:50:09    143s] (I)      Initializing eGR engine (regular)
[05/31 14:50:09    143s] Set min layer with default ( 2 )
[05/31 14:50:09    143s] Set max layer with default ( 127 )
[05/31 14:50:09    143s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:09    143s] Min route layer (adjusted) = 2
[05/31 14:50:09    143s] Max route layer (adjusted) = 11
[05/31 14:50:09    143s] (I)      clean place blk overflow:
[05/31 14:50:09    143s] (I)      H : enabled 1.00 0
[05/31 14:50:09    143s] (I)      V : enabled 1.00 0
[05/31 14:50:09    143s] (I)      Initializing eGR engine (regular)
[05/31 14:50:09    143s] Set min layer with default ( 2 )
[05/31 14:50:09    143s] Set max layer with default ( 127 )
[05/31 14:50:09    143s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:09    143s] Min route layer (adjusted) = 2
[05/31 14:50:09    143s] Max route layer (adjusted) = 11
[05/31 14:50:09    143s] (I)      clean place blk overflow:
[05/31 14:50:09    143s] (I)      H : enabled 1.00 0
[05/31 14:50:09    143s] (I)      V : enabled 1.00 0
[05/31 14:50:09    143s] (I)      Started Early Global Route kernel ( Curr Mem: 4.49 MB )
[05/31 14:50:09    143s] (I)      Running eGR Regular flow
[05/31 14:50:09    143s] (I)      # wire layers (front) : 12
[05/31 14:50:09    143s] (I)      # wire layers (back)  : 0
[05/31 14:50:09    143s] (I)      min wire layer : 1
[05/31 14:50:09    143s] (I)      max wire layer : 11
[05/31 14:50:09    143s] (I)      # cut layers (front) : 11
[05/31 14:50:09    143s] (I)      # cut layers (back)  : 0
[05/31 14:50:09    143s] (I)      min cut layer : 1
[05/31 14:50:09    143s] (I)      max cut layer : 10
[05/31 14:50:09    143s] (I)      ================================== Layers ===================================
[05/31 14:50:09    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:09    143s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 14:50:09    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:09    143s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 14:50:09    143s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 14:50:09    143s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:09    143s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:09    143s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:09    143s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:09    143s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 14:50:09    143s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 14:50:09    143s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:09    143s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 14:50:09    143s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 14:50:09    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:09    143s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 14:50:09    143s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 14:50:09    143s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 14:50:09    143s] (I)      Started Import and model ( Curr Mem: 4.49 MB )
[05/31 14:50:09    143s] (I)      == Non-default Options ==
[05/31 14:50:09    143s] (I)      Maximum routing layer                              : 11
[05/31 14:50:09    143s] (I)      Top routing layer                                  : 11
[05/31 14:50:09    143s] (I)      Number of threads                                  : 1
[05/31 14:50:09    143s] (I)      Route tie net to shape                             : auto
[05/31 14:50:09    143s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 14:50:09    143s] (I)      Method to set GCell size                           : row
[05/31 14:50:09    143s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 14:50:09    143s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 14:50:09    143s] (I)      ============== Pin Summary ==============
[05/31 14:50:09    143s] (I)      +-------+--------+---------+------------+
[05/31 14:50:09    143s] (I)      | Layer | # pins | % total |      Group |
[05/31 14:50:09    143s] (I)      +-------+--------+---------+------------+
[05/31 14:50:09    143s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 14:50:09    143s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 14:50:09    143s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 14:50:09    143s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 14:50:09    143s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 14:50:09    143s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 14:50:09    143s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 14:50:09    143s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 14:50:09    143s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 14:50:09    143s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 14:50:09    143s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 14:50:09    143s] (I)      +-------+--------+---------+------------+
[05/31 14:50:09    143s] (I)      Use row-based GCell size
[05/31 14:50:09    143s] (I)      Use row-based GCell align
[05/31 14:50:09    143s] (I)      layer 0 area = 6400
[05/31 14:50:09    143s] (I)      layer 1 area = 8800
[05/31 14:50:09    143s] (I)      layer 2 area = 11000
[05/31 14:50:09    143s] (I)      layer 3 area = 11000
[05/31 14:50:09    143s] (I)      layer 4 area = 11000
[05/31 14:50:09    143s] (I)      layer 5 area = 11000
[05/31 14:50:09    143s] (I)      layer 6 area = 11000
[05/31 14:50:09    143s] (I)      layer 7 area = 810000
[05/31 14:50:09    143s] (I)      layer 8 area = 2000000
[05/31 14:50:09    143s] (I)      layer 9 area = 2000000
[05/31 14:50:09    143s] (I)      layer 10 area = 0
[05/31 14:50:09    143s] (I)      GCell unit size   : 540
[05/31 14:50:09    143s] (I)      GCell multiplier  : 1
[05/31 14:50:09    143s] (I)      GCell row height  : 540
[05/31 14:50:09    143s] (I)      Actual row height : 540
[05/31 14:50:09    143s] (I)      GCell align ref   : 1044 960
[05/31 14:50:09    143s] [NR-eGR] Track table information for default rule: 
[05/31 14:50:09    143s] [NR-eGR] M1 has single uniform track structure
[05/31 14:50:09    143s] [NR-eGR] M2 has single uniform track structure
[05/31 14:50:09    143s] [NR-eGR] C1 has single uniform track structure
[05/31 14:50:09    143s] [NR-eGR] C2 has single uniform track structure
[05/31 14:50:09    143s] [NR-eGR] C3 has single uniform track structure
[05/31 14:50:09    143s] [NR-eGR] C4 has single uniform track structure
[05/31 14:50:09    143s] [NR-eGR] C5 has single uniform track structure
[05/31 14:50:09    143s] [NR-eGR] JA has single uniform track structure
[05/31 14:50:09    143s] [NR-eGR] QA has single uniform track structure
[05/31 14:50:09    143s] [NR-eGR] QB has single uniform track structure
[05/31 14:50:09    143s] [NR-eGR] LB has single uniform track structure
[05/31 14:50:09    143s] (I)      ========================= Default via ==========================
[05/31 14:50:09    143s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:09    143s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 14:50:09    143s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:09    143s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 14:50:09    143s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 14:50:09    143s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 14:50:09    143s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 14:50:09    143s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 14:50:09    143s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 14:50:09    143s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 14:50:09    143s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 14:50:09    143s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 14:50:09    143s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 14:50:09    143s] (I)      +----+------------------+--------------------------------------+
[05/31 14:50:09    143s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 14:50:09    143s] [NR-eGR] Read 4 PG shapes
[05/31 14:50:09    143s] [NR-eGR] Read 0 clock shapes
[05/31 14:50:09    143s] [NR-eGR] Read 0 other shapes
[05/31 14:50:09    143s] [NR-eGR] #Routing Blockages  : 0
[05/31 14:50:09    143s] [NR-eGR] #Instance Blockages : 243
[05/31 14:50:09    143s] [NR-eGR] #PG Blockages       : 4
[05/31 14:50:09    143s] [NR-eGR] #Halo Blockages     : 0
[05/31 14:50:09    143s] [NR-eGR] #Boundary Blockages : 0
[05/31 14:50:09    143s] [NR-eGR] #Clock Blockages    : 0
[05/31 14:50:09    143s] [NR-eGR] #Other Blockages    : 0
[05/31 14:50:09    143s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 14:50:09    143s] (I)      Custom ignore net properties:
[05/31 14:50:09    143s] (I)      1 : NotLegal
[05/31 14:50:09    143s] (I)      Default ignore net properties:
[05/31 14:50:09    143s] (I)      1 : Special
[05/31 14:50:09    143s] (I)      2 : Analog
[05/31 14:50:09    143s] (I)      3 : Fixed
[05/31 14:50:09    143s] (I)      4 : Skipped
[05/31 14:50:09    143s] (I)      5 : MixedSignal
[05/31 14:50:09    143s] (I)      Prerouted net properties:
[05/31 14:50:09    143s] (I)      1 : NotLegal
[05/31 14:50:09    143s] (I)      2 : Special
[05/31 14:50:09    143s] (I)      3 : Analog
[05/31 14:50:09    143s] (I)      4 : Fixed
[05/31 14:50:09    143s] (I)      5 : Skipped
[05/31 14:50:09    143s] (I)      6 : MixedSignal
[05/31 14:50:09    143s] [NR-eGR] Early global route reroute all routable nets
[05/31 14:50:09    143s] [NR-eGR] #prerouted nets         : 0
[05/31 14:50:09    143s] [NR-eGR] #prerouted special nets : 0
[05/31 14:50:09    143s] [NR-eGR] #prerouted wires        : 0
[05/31 14:50:09    143s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 14:50:09    143s] (I)        Front-side 36 ( ignored 0 )
[05/31 14:50:09    143s] (I)        Back-side  0 ( ignored 0 )
[05/31 14:50:09    143s] (I)        Both-side  0 ( ignored 0 )
[05/31 14:50:09    143s] (I)      Reading macro buffers
[05/31 14:50:09    143s] (I)      Number of macros with buffers: 0
[05/31 14:50:09    143s] (I)      early_global_route_priority property id does not exist.
[05/31 14:50:09    143s] (I)      Setting up GCell size
[05/31 14:50:09    143s] (I)      Base Grid  :    18 x    18
[05/31 14:50:09    143s] (I)      Final Grid :     9 x     9
[05/31 14:50:09    143s] (I)      Read Num Blocks=285  Num Prerouted Wires=0  Num CS=0
[05/31 14:50:09    143s] (I)      Layer 1 (H) : #blockages 277 : #preroutes 0
[05/31 14:50:09    143s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 14:50:09    143s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:09    143s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:09    143s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:09    143s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:09    143s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:09    143s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:09    143s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 14:50:09    143s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 14:50:09    143s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 14:50:09    143s] (I)      Track adjustment: Reducing 160 tracks (15.00%) for Layer2
[05/31 14:50:09    143s] (I)      Track adjustment: Reducing 116 tracks (12.00%) for Layer3
[05/31 14:50:09    143s] (I)      Number of ignored nets                =      0
[05/31 14:50:09    143s] (I)      Number of connected nets              =      0
[05/31 14:50:09    143s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 14:50:09    143s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 14:50:09    143s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 14:50:09    143s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 14:50:09    143s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 14:50:09    143s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 14:50:09    143s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 14:50:09    143s] (I)      Ndr track 0 does not exist
[05/31 14:50:09    143s] (I)      ---------------------Grid Graph Info--------------------
[05/31 14:50:09    143s] (I)      Routing area        : (0, 0) - (10092, 9920)
[05/31 14:50:09    143s] (I)      Core area           : (1044, 960) - (9048, 8960)
[05/31 14:50:09    143s] (I)      Site width          :   116  (dbu)
[05/31 14:50:09    143s] (I)      Row height          :   540  (dbu)
[05/31 14:50:09    143s] (I)      GCell row height    :   540  (dbu)
[05/31 14:50:09    143s] (I)      GCell width         :  1080  (dbu)
[05/31 14:50:09    143s] (I)      GCell height        :  1080  (dbu)
[05/31 14:50:09    143s] (I)      Grid                :     9     9    11
[05/31 14:50:09    143s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 14:50:09    143s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 14:50:09    143s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 14:50:09    143s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 14:50:09    143s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 14:50:09    143s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:50:09    143s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 14:50:09    143s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 14:50:09    143s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 14:50:09    143s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[05/31 14:50:09    143s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 14:50:09    143s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 14:50:09    143s] (I)      --------------------------------------------------------
[05/31 14:50:09    143s] 
[05/31 14:50:09    143s] [NR-eGR] ============ Routing rule table ============
[05/31 14:50:09    143s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 14:50:09    143s] [NR-eGR] ========================================
[05/31 14:50:09    143s] [NR-eGR] 
[05/31 14:50:09    143s] (I)      ======== NDR :  =========
[05/31 14:50:09    143s] (I)      +--------------+--------+
[05/31 14:50:09    143s] (I)      |           ID |      0 |
[05/31 14:50:09    143s] (I)      |         Name |        |
[05/31 14:50:09    143s] (I)      |      Default |    yes |
[05/31 14:50:09    143s] (I)      |  Clk Special |     no |
[05/31 14:50:09    143s] (I)      | Hard spacing |     no |
[05/31 14:50:09    143s] (I)      |    NDR track | (none) |
[05/31 14:50:09    143s] (I)      |      NDR via | (none) |
[05/31 14:50:09    143s] (I)      |  Extra space |      0 |
[05/31 14:50:09    143s] (I)      |      Shields |      0 |
[05/31 14:50:09    143s] (I)      |   Demand (H) |      1 |
[05/31 14:50:09    143s] (I)      |   Demand (V) |      1 |
[05/31 14:50:09    143s] (I)      |        #Nets |     36 |
[05/31 14:50:09    143s] (I)      +--------------+--------+
[05/31 14:50:09    143s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:09    143s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 14:50:09    143s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:09    143s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 14:50:09    143s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:09    143s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:09    143s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:09    143s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:09    143s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 14:50:09    143s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 14:50:09    143s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:50:09    143s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 14:50:09    143s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 14:50:09    143s] (I)      +-------------------------------------------------------------------------------------+
[05/31 14:50:09    143s] (I)      =============== Blocked Tracks ===============
[05/31 14:50:09    143s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:09    143s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 14:50:09    143s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:09    143s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 14:50:09    143s] (I)      |     2 |    1107 |      500 |        45.17% |
[05/31 14:50:09    143s] (I)      |     3 |    1008 |      163 |        16.17% |
[05/31 14:50:09    143s] (I)      |     4 |     990 |        0 |         0.00% |
[05/31 14:50:09    143s] (I)      |     5 |    1008 |        0 |         0.00% |
[05/31 14:50:09    143s] (I)      |     6 |     990 |        0 |         0.00% |
[05/31 14:50:09    143s] (I)      |     7 |    1008 |        0 |         0.00% |
[05/31 14:50:09    143s] (I)      |     8 |      90 |        0 |         0.00% |
[05/31 14:50:09    143s] (I)      |     9 |      27 |        0 |         0.00% |
[05/31 14:50:09    143s] (I)      |    10 |      27 |        0 |         0.00% |
[05/31 14:50:09    143s] (I)      |    11 |      18 |        0 |         0.00% |
[05/31 14:50:09    143s] (I)      +-------+---------+----------+---------------+
[05/31 14:50:09    143s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 4.50 MB )
[05/31 14:50:09    143s] (I)      Reset routing kernel
[05/31 14:50:09    143s] (I)      Started Global Routing ( Curr Mem: 4.50 MB )
[05/31 14:50:09    143s] (I)      totalPins=75  totalGlobalPin=71 (94.67%)
[05/31 14:50:09    143s] (I)      ================= Net Group Info =================
[05/31 14:50:09    143s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:09    143s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 14:50:09    143s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:09    143s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 14:50:09    143s] (I)      +----+----------------+--------------+-----------+
[05/31 14:50:09    143s] (I)      total 2D Cap : 5600 = (2755 H, 2845 V)
[05/31 14:50:09    143s] (I)      total 2D Demand : 1 = (1 H, 0 V)
[05/31 14:50:09    143s] (I)      #blocked GCells = 0
[05/31 14:50:09    143s] (I)      #regions = 1
[05/31 14:50:09    143s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 14:50:09    143s] (I)      
[05/31 14:50:09    143s] (I)      ============  Phase 1a Route ============
[05/31 14:50:09    143s] (I)      Usage: 75 = (36 H, 39 V) = (1.31% H, 1.37% V) = (3.888e+01um H, 4.212e+01um V)
[05/31 14:50:09    143s] (I)      
[05/31 14:50:09    143s] (I)      ============  Phase 1b Route ============
[05/31 14:50:09    143s] (I)      Usage: 75 = (36 H, 39 V) = (1.31% H, 1.37% V) = (3.888e+01um H, 4.212e+01um V)
[05/31 14:50:09    143s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.100000e+01um
[05/31 14:50:09    143s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 14:50:09    143s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 14:50:09    143s] (I)      
[05/31 14:50:09    143s] (I)      ============  Phase 1c Route ============
[05/31 14:50:09    143s] (I)      Usage: 75 = (36 H, 39 V) = (1.31% H, 1.37% V) = (3.888e+01um H, 4.212e+01um V)
[05/31 14:50:09    143s] (I)      
[05/31 14:50:09    143s] (I)      ============  Phase 1d Route ============
[05/31 14:50:09    143s] (I)      Usage: 75 = (36 H, 39 V) = (1.31% H, 1.37% V) = (3.888e+01um H, 4.212e+01um V)
[05/31 14:50:09    143s] (I)      
[05/31 14:50:09    143s] (I)      ============  Phase 1e Route ============
[05/31 14:50:09    143s] (I)      Usage: 75 = (36 H, 39 V) = (1.31% H, 1.37% V) = (3.888e+01um H, 4.212e+01um V)
[05/31 14:50:09    143s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.100000e+01um
[05/31 14:50:09    143s] (I)      
[05/31 14:50:09    143s] (I)      ============  Phase 1l Route ============
[05/31 14:50:09    143s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 14:50:09    143s] (I)      Layer  2:        620        15         0           0         972    ( 0.00%) 
[05/31 14:50:09    143s] (I)      Layer  3:        693        28         0           0         864    ( 0.00%) 
[05/31 14:50:09    143s] (I)      Layer  4:        880        14         0           0         864    ( 0.00%) 
[05/31 14:50:09    143s] (I)      Layer  5:        896         8         0           0         864    ( 0.00%) 
[05/31 14:50:09    143s] (I)      Layer  6:        880         0         0           0         864    ( 0.00%) 
[05/31 14:50:09    143s] (I)      Layer  7:        896         0         0           0         864    ( 0.00%) 
[05/31 14:50:09    143s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[05/31 14:50:09    143s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[05/31 14:50:09    143s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[05/31 14:50:09    143s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[05/31 14:50:09    143s] (I)      Total:          5009        65         0          58        5402    ( 1.06%) 
[05/31 14:50:09    143s] (I)      
[05/31 14:50:09    143s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 14:50:09    143s] [NR-eGR]                        OverCon            
[05/31 14:50:09    143s] [NR-eGR]                         #Gcell     %Gcell
[05/31 14:50:09    143s] [NR-eGR]        Layer             (1-0)    OverCon
[05/31 14:50:09    143s] [NR-eGR] ----------------------------------------------
[05/31 14:50:09    143s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR] ----------------------------------------------
[05/31 14:50:09    143s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/31 14:50:09    143s] [NR-eGR] 
[05/31 14:50:09    143s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 4.50 MB )
[05/31 14:50:09    143s] (I)      Updating congestion map
[05/31 14:50:09    143s] (I)      total 2D Cap : 5629 = (2778 H, 2851 V)
[05/31 14:50:09    143s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 14:50:09    143s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 4.50 MB )
[05/31 14:50:09    143s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 4671.1M
[05/31 14:50:09    143s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.023, REAL:0.061, MEM:4671.1M, EPOCH TIME: 1748717409.756575
[05/31 14:50:09    143s] OPERPROF: Starting HotSpotCal at level 1, MEM:4671.1M, EPOCH TIME: 1748717409.756597
[05/31 14:50:09    143s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:09    143s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 14:50:09    143s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:09    143s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 14:50:09    143s] [hotspot] +------------+---------------+---------------+
[05/31 14:50:09    143s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 14:50:09    143s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 14:50:09    143s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.014, MEM:4687.1M, EPOCH TIME: 1748717409.770445
[05/31 14:50:09    143s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4687.1M, EPOCH TIME: 1748717409.770531
[05/31 14:50:09    143s] Starting Early Global Route wiring: mem = 4687.1M
[05/31 14:50:09    143s] (I)      Running track assignment and export wires
[05/31 14:50:09    143s] (I)      Delete wires for 36 nets 
[05/31 14:50:09    143s] (I)      ============= Track Assignment ============
[05/31 14:50:09    143s] (I)      Started Track Assignment (1T) ( Curr Mem: 4.52 MB )
[05/31 14:50:09    143s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 14:50:09    143s] (I)      Run Multi-thread track assignment
[05/31 14:50:09    143s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4.52 MB )
[05/31 14:50:09    143s] (I)      Started Export ( Curr Mem: 4.52 MB )
[05/31 14:50:09    143s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 14:50:09    143s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/31 14:50:09    143s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:50:09    143s] [NR-eGR]             Length (um)  Vias 
[05/31 14:50:09    143s] [NR-eGR] ------------------------------
[05/31 14:50:09    143s] [NR-eGR]  M1  (1V)             0     5 
[05/31 14:50:09    143s] [NR-eGR]  M2  (2H)            35    63 
[05/31 14:50:09    143s] [NR-eGR]  C1  (3V)            39    33 
[05/31 14:50:09    143s] [NR-eGR]  C2  (4H)            14     8 
[05/31 14:50:09    143s] [NR-eGR]  C3  (5V)            16     2 
[05/31 14:50:09    143s] [NR-eGR]  C4  (6H)             0     0 
[05/31 14:50:09    143s] [NR-eGR]  C5  (7V)             0     0 
[05/31 14:50:09    143s] [NR-eGR]  JA  (8H)             0     0 
[05/31 14:50:09    143s] [NR-eGR]  QA  (9V)             0     0 
[05/31 14:50:09    143s] [NR-eGR]  QB  (10H)            0     0 
[05/31 14:50:09    143s] [NR-eGR]  LB  (11V)            0     0 
[05/31 14:50:09    143s] [NR-eGR] ------------------------------
[05/31 14:50:09    143s] [NR-eGR]      Total          104   111 
[05/31 14:50:09    143s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:50:09    143s] [NR-eGR] Total half perimeter of net bounding box: 96um
[05/31 14:50:09    143s] [NR-eGR] Total length: 104um, number of vias: 111
[05/31 14:50:09    143s] [NR-eGR] --------------------------------------------------------------------------
[05/31 14:50:09    143s] (I)      == Layer wire length by net rule ==
[05/31 14:50:09    143s] (I)                  Default 
[05/31 14:50:09    143s] (I)      --------------------
[05/31 14:50:09    143s] (I)       M1  (1V)       0um 
[05/31 14:50:09    143s] (I)       M2  (2H)      35um 
[05/31 14:50:09    143s] (I)       C1  (3V)      39um 
[05/31 14:50:09    143s] (I)       C2  (4H)      14um 
[05/31 14:50:09    143s] (I)       C3  (5V)      16um 
[05/31 14:50:09    143s] (I)       C4  (6H)       0um 
[05/31 14:50:09    143s] (I)       C5  (7V)       0um 
[05/31 14:50:09    143s] (I)       JA  (8H)       0um 
[05/31 14:50:09    143s] (I)       QA  (9V)       0um 
[05/31 14:50:09    143s] (I)       QB  (10H)      0um 
[05/31 14:50:09    143s] (I)       LB  (11V)      0um 
[05/31 14:50:09    143s] (I)      --------------------
[05/31 14:50:09    143s] (I)           Total    104um 
[05/31 14:50:09    143s] (I)      == Layer via count by net rule ==
[05/31 14:50:09    143s] (I)                  Default 
[05/31 14:50:09    143s] (I)      --------------------
[05/31 14:50:09    143s] (I)       M1  (1V)         5 
[05/31 14:50:09    143s] (I)       M2  (2H)        63 
[05/31 14:50:09    143s] (I)       C1  (3V)        33 
[05/31 14:50:09    143s] (I)       C2  (4H)         8 
[05/31 14:50:09    143s] (I)       C3  (5V)         2 
[05/31 14:50:09    143s] (I)       C4  (6H)         0 
[05/31 14:50:09    143s] (I)       C5  (7V)         0 
[05/31 14:50:09    143s] (I)       JA  (8H)         0 
[05/31 14:50:09    143s] (I)       QA  (9V)         0 
[05/31 14:50:09    143s] (I)       QB  (10H)        0 
[05/31 14:50:09    143s] (I)       LB  (11V)        0 
[05/31 14:50:09    143s] (I)      --------------------
[05/31 14:50:09    143s] (I)           Total      111 
[05/31 14:50:09    143s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4.52 MB )
[05/31 14:50:09    143s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 14:50:09    143s] (I)      Global routing data unavailable, rerun eGR
[05/31 14:50:09    143s] (I)      Initializing eGR engine (regular)
[05/31 14:50:09    143s] Set min layer with default ( 2 )
[05/31 14:50:09    143s] Set max layer with default ( 127 )
[05/31 14:50:09    143s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:50:09    143s] Min route layer (adjusted) = 2
[05/31 14:50:09    143s] Max route layer (adjusted) = 11
[05/31 14:50:09    143s] (I)      clean place blk overflow:
[05/31 14:50:09    143s] (I)      H : enabled 1.00 0
[05/31 14:50:09    143s] (I)      V : enabled 1.00 0
[05/31 14:50:09    143s] Early Global Route wiring runtime: 0.01 seconds, mem = 4687.1M
[05/31 14:50:09    143s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.005, REAL:0.005, MEM:4687.1M, EPOCH TIME: 1748717409.775630
[05/31 14:50:09    143s] 0 delay mode for cte disabled.
[05/31 14:50:09    143s] SKP cleared!
[05/31 14:50:09    143s] 
[05/31 14:50:09    143s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
[05/31 14:50:09    143s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4687.1M, EPOCH TIME: 1748717409.809350
[05/31 14:50:09    143s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4687.1M, EPOCH TIME: 1748717409.809402
[05/31 14:50:09    143s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4687.1M, EPOCH TIME: 1748717409.827279
[05/31 14:50:09    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] Cell adder LLGs are deleted
[05/31 14:50:09    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:09    143s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4687.1M, EPOCH TIME: 1748717409.827519
[05/31 14:50:09    143s] Start to check current routing status for nets...
[05/31 14:50:09    143s] All nets are already routed correctly.
[05/31 14:50:09    143s] End to check current routing status for nets (mem=4687.1M)
[05/31 14:50:09    143s] Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
[05/31 14:50:09    143s] PreRoute RC Extraction called for design adder.
[05/31 14:50:09    143s] RC Extraction called in multi-corner(2) mode.
[05/31 14:50:09    143s] RCMode: PreRoute
[05/31 14:50:09    143s]       RC Corner Indexes            0       1   
[05/31 14:50:09    143s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 14:50:09    143s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 14:50:09    143s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 14:50:09    143s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 14:50:09    143s] Shrink Factor                : 1.00000
[05/31 14:50:09    143s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 14:50:09    143s] Using Quantus QRC technology file ...
[05/31 14:50:09    143s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 14:50:09    143s] Updating RC Grid density data for preRoute extraction ...
[05/31 14:50:09    143s] eee: pegSigSF=1.070000
[05/31 14:50:09    143s] Initializing multi-corner resistance tables ...
[05/31 14:50:09    143s] eee: Grid unit RC data computation started
[05/31 14:50:09    143s] eee: Grid unit RC data computation completed
[05/31 14:50:09    143s] eee: l=1 avDens=0.004376 usedTrk=0.814815 availTrk=186.206897 sigTrk=0.814815
[05/31 14:50:09    143s] eee: l=2 avDens=0.024283 usedTrk=6.556296 availTrk=270.000000 sigTrk=6.556296
[05/31 14:50:09    143s] eee: l=3 avDens=0.030441 usedTrk=7.305926 availTrk=240.000000 sigTrk=7.305926
[05/31 14:50:09    143s] eee: l=4 avDens=0.010653 usedTrk=2.556667 availTrk=240.000000 sigTrk=2.556667
[05/31 14:50:09    143s] eee: l=5 avDens=0.016204 usedTrk=2.916667 availTrk=180.000000 sigTrk=2.916667
[05/31 14:50:09    143s] eee: l=6 avDens=0.000278 usedTrk=0.016667 availTrk=60.000000 sigTrk=0.016667
[05/31 14:50:09    143s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:09    143s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:09    143s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:09    143s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:09    143s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:09    143s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:50:09    143s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:50:09    143s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.285900 aWlH=0.000000 lMod=0 pMax=0.835300 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:50:09    143s] eee: NetCapCache creation started. (Current Mem: 4687.098M) 
[05/31 14:50:09    143s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4687.098M) 
[05/31 14:50:09    143s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 14:50:09    143s] eee: Metal Layers Info:
[05/31 14:50:09    143s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:50:09    143s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:50:09    143s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:50:09    143s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:50:09    143s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:50:09    143s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:50:09    143s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:50:09    143s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:50:09    143s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:50:09    143s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:50:09    143s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:50:09    143s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:50:09    143s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:50:09    143s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:50:09    143s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:50:09    143s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:50:09    143s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4687.098M)
[05/31 14:50:09    143s] **optDesign ... cpu = 0:00:25, real = 0:01:08, mem = 4038.6M, totSessionCpu=0:02:24 **
[05/31 14:50:09    143s] Starting delay calculation for Setup views
[05/31 14:50:10    143s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 14:50:10    143s] #################################################################################
[05/31 14:50:10    143s] # Design Stage: PreRoute
[05/31 14:50:10    143s] # Design Name: adder
[05/31 14:50:10    143s] # Design Mode: 22nm
[05/31 14:50:10    143s] # Analysis Mode: MMMC Non-OCV 
[05/31 14:50:10    143s] # Parasitics Mode: No SPEF/RCDB 
[05/31 14:50:10    143s] # Signoff Settings: SI Off 
[05/31 14:50:10    143s] #################################################################################
[05/31 14:50:10    143s] Calculate delays in BcWc mode...
[05/31 14:50:10    143s] Topological Sorting (REAL = 0:00:00.0, MEM = 4703.6M, InitMEM = 4703.6M)
[05/31 14:50:10    143s] Start delay calculation (fullDC) (1 T). (MEM=4066.87)
[05/31 14:50:10    143s] End AAE Lib Interpolated Model. (MEM=4703.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:50:10    143s] Total number of fetched objects 36
[05/31 14:50:10    143s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:50:10    143s] End delay calculation. (MEM=4067.31 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:50:10    143s] End delay calculation (fullDC). (MEM=4067.31 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:50:10    143s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4737.3M) ***
[05/31 14:50:10    143s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:24 mem=4737.3M)
[05/31 14:50:10    143s] Begin: Collecting metrics
[05/31 14:50:10    143s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 14:50:10    143s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 14:50:10      0s] *** QThread MetricCollect [begin] (IncrReplace #2 / place_opt_design #1) : mem = 0.3M
[05/31 14:50:10      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4056.2M, current mem=3415.1M)
[05/31 14:50:10      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4056.2M, current mem=3416.0M)
[05/31 14:50:10      0s] *** QThread MetricCollect [finish] (IncrReplace #2 / place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.3 (0.4), mem = 0.3M
[05/31 14:50:10      0s] 
[05/31 14:50:10      0s] =============================================================================================
[05/31 14:50:10      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #2 / place_opt_design #1
[05/31 14:50:10      0s]                                                                                 23.10-p003_1
[05/31 14:50:10      0s] =============================================================================================
[05/31 14:50:10      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:50:10      0s] ---------------------------------------------------------------------------------------------
[05/31 14:50:10      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.4
[05/31 14:50:10      0s] ---------------------------------------------------------------------------------------------
[05/31 14:50:10      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.4
[05/31 14:50:10      0s] ---------------------------------------------------------------------------------------------
[05/31 14:50:10      0s] 

[05/31 14:50:11    143s]  
_______________________________________________________________________
[05/31 14:50:11    143s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:07  |        4576 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |        4576 |      |     |
| area_reclaiming           |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4574 |      |     |
| global_opt                |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:08  |        4572 |      |     |
| area_reclaiming_2         |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4572 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4614 |      |     |
| area_reclaiming_3         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4638 |      |     |
| area_reclaiming_4         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:01  |        4639 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        4682 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 14:50:11    143s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4069.6M, current mem=4061.3M)

[05/31 14:50:11    143s] End: Collecting metrics
[05/31 14:50:11    143s] *** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:03.5 (0.3), totSession cpu/real = 0:02:24.0/0:03:35.8 (0.7), mem = 4682.3M
[05/31 14:50:11    143s] 
[05/31 14:50:11    143s] =============================================================================================
[05/31 14:50:11    143s]  Step TAT Report : IncrReplace #2 / place_opt_design #1                         23.10-p003_1
[05/31 14:50:11    143s] =============================================================================================
[05/31 14:50:11    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:50:11    143s] ---------------------------------------------------------------------------------------------
[05/31 14:50:11    143s] [ MetricReport           ]      1   0:00:01.1  (  31.7 % )     0:00:01.1 /  0:00:00.2    0.2
[05/31 14:50:11    143s] [ RefinePlace            ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0    0.3
[05/31 14:50:11    143s] [ DetailPlaceInit        ]      1   0:00:00.3  (   9.0 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:50:11    143s] [ ExtractRC              ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.0    0.5
[05/31 14:50:11    143s] [ UpdateTimingGraph      ]      1   0:00:00.4  (  10.5 % )     0:00:00.5 /  0:00:00.3    0.5
[05/31 14:50:11    143s] [ FullDelayCalc          ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.1    0.3
[05/31 14:50:11    143s] [ TimingUpdate           ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.2
[05/31 14:50:11    143s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:11    143s] [ MISC                   ]          0:00:01.3  (  39.0 % )     0:00:01.3 /  0:00:00.5    0.3
[05/31 14:50:11    143s] ---------------------------------------------------------------------------------------------
[05/31 14:50:11    143s]  IncrReplace #2 TOTAL               0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:01.1    0.3
[05/31 14:50:11    143s] ---------------------------------------------------------------------------------------------
[05/31 14:50:11    143s] 
[05/31 14:50:11    143s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/31 14:50:11    143s] *** Timing Is met
[05/31 14:50:11    143s] *** Check timing (0:00:00.0)
[05/31 14:50:11    143s] *** Timing Is met
[05/31 14:50:11    143s] *** Check timing (0:00:00.0)
[05/31 14:50:11    144s] *** Timing Is met
[05/31 14:50:11    144s] *** Check timing (0:00:00.0)
[05/31 14:50:11    144s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[05/31 14:50:11    144s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=4698.3M
[05/31 14:50:11    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=4698.3M
[05/31 14:50:11    144s] Cell adder LLGs are deleted
[05/31 14:50:11    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:11    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:11    144s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4756.5M, EPOCH TIME: 1748717411.624950
[05/31 14:50:11    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:11    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:11    144s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4756.5M, EPOCH TIME: 1748717411.625231
[05/31 14:50:11    144s] Max number of tech site patterns supported in site array is 256.
[05/31 14:50:11    144s] Core basic site is GF22_DST
[05/31 14:50:11    144s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:50:11    144s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:50:11    144s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:50:11    144s] SiteArray: use 20,480 bytes
[05/31 14:50:11    144s] SiteArray: current memory after site array memory allocation 4756.5M
[05/31 14:50:11    144s] SiteArray: FP blocked sites are writable
[05/31 14:50:11    144s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4756.5M, EPOCH TIME: 1748717411.926793
[05/31 14:50:11    144s] Process 45 wires and vias for routing blockage analysis
[05/31 14:50:11    144s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4756.5M, EPOCH TIME: 1748717411.926846
[05/31 14:50:11    144s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:50:11    144s] Atter site array init, number of instance map data is 0.
[05/31 14:50:11    144s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.153, REAL:0.302, MEM:4756.5M, EPOCH TIME: 1748717411.927107
[05/31 14:50:11    144s] 
[05/31 14:50:11    144s] 
[05/31 14:50:11    144s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:11    144s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.154, REAL:0.302, MEM:4756.5M, EPOCH TIME: 1748717411.927335
[05/31 14:50:11    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:11    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:11    144s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:50:11    144s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:50:11    144s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 14:50:11    144s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:24 mem=4756.5M
[05/31 14:50:11    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:4756.5M, EPOCH TIME: 1748717411.929965
[05/31 14:50:11    144s] Processing tracks to init pin-track alignment.
[05/31 14:50:11    144s] z: 1, totalTracks: 1
[05/31 14:50:11    144s] z: 3, totalTracks: 1
[05/31 14:50:11    144s] z: 5, totalTracks: 1
[05/31 14:50:11    144s] z: 7, totalTracks: 1
[05/31 14:50:11    144s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:50:11    144s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:50:11    144s] Initializing Route Infrastructure for color support ...
[05/31 14:50:11    144s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4756.5M, EPOCH TIME: 1748717411.930127
[05/31 14:50:11    144s] ### Add 31 auto generated vias to default rule
[05/31 14:50:11    144s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4756.5M, EPOCH TIME: 1748717411.932840
[05/31 14:50:11    144s] Route Infrastructure Initialized for color support successfully.
[05/31 14:50:11    144s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:50:11    144s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4756.5M, EPOCH TIME: 1748717411.955545
[05/31 14:50:11    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:11    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:12    144s] 
[05/31 14:50:12    144s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:50:12    144s] 
[05/31 14:50:12    144s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:12    144s] OPERPROF:     Starting CMU at level 3, MEM:4756.5M, EPOCH TIME: 1748717412.269993
[05/31 14:50:12    144s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4756.5M, EPOCH TIME: 1748717412.270285
[05/31 14:50:12    144s] 
[05/31 14:50:12    144s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:50:12    144s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.151, REAL:0.315, MEM:4756.5M, EPOCH TIME: 1748717412.270355
[05/31 14:50:12    144s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4756.5M, EPOCH TIME: 1748717412.270386
[05/31 14:50:12    144s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4756.5M, EPOCH TIME: 1748717412.270446
[05/31 14:50:12    144s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4756.5MB).
[05/31 14:50:12    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.341, MEM:4756.5M, EPOCH TIME: 1748717412.270512
[05/31 14:50:12    144s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:50:12    144s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:50:12    144s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:24 mem=4756.5M
[05/31 14:50:12    144s] Begin: Area Reclaim Optimization
[05/31 14:50:12    144s] *** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:24.3/0:03:36.6 (0.7), mem = 4756.5M
[05/31 14:50:12    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.8
[05/31 14:50:12    144s] 
[05/31 14:50:12    144s] Active Setup views: view_slow_mission 
[05/31 14:50:12    144s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 14:50:12    144s] ### Creating RouteCongInterface, started
[05/31 14:50:12    144s] 
[05/31 14:50:12    144s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.9500} {7, 0.032, 0.9500} {8, 0.016, 0.9500} {9, 0.016, 0.9500} {10, 0.004, 0.9500} {11, 0.004, 0.9500} 
[05/31 14:50:12    144s] 
[05/31 14:50:12    144s] #optDebug: {0, 1.000}
[05/31 14:50:12    144s] ### Creating RouteCongInterface, finished
[05/31 14:50:12    144s] {MG  {8 0 2 0.338158} }
[05/31 14:50:12    144s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:50:12    144s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:12    144s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 14:50:12    144s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:12    144s] |   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4772.5M|
[05/31 14:50:12    144s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:50:12    144s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4772.5M|
[05/31 14:50:12    144s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:50:12    144s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:12    144s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:50:12    144s] 
[05/31 14:50:12    144s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 14:50:12    144s] --------------------------------------------------------------
[05/31 14:50:12    144s] |                                   | Total     | Sequential |
[05/31 14:50:12    144s] --------------------------------------------------------------
[05/31 14:50:12    144s] | Num insts resized                 |       0  |       0    |
[05/31 14:50:12    144s] | Num insts undone                  |       0  |       0    |
[05/31 14:50:12    144s] | Num insts Downsized               |       0  |       0    |
[05/31 14:50:12    144s] | Num insts Samesized               |       0  |       0    |
[05/31 14:50:12    144s] | Num insts Upsized                 |       0  |       0    |
[05/31 14:50:12    144s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 14:50:12    144s] --------------------------------------------------------------
[05/31 14:50:12    144s] Bottom Preferred Layer:
[05/31 14:50:12    144s]     None
[05/31 14:50:12    144s] Via Pillar Rule:
[05/31 14:50:12    144s]     None
[05/31 14:50:12    144s] Finished writing unified metrics of routing constraints.
[05/31 14:50:12    144s] 
[05/31 14:50:12    144s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 14:50:12    144s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[05/31 14:50:12    144s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 14:50:12    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.8
[05/31 14:50:12    144s] *** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.6 (0.5), totSession cpu/real = 0:02:24.6/0:03:37.2 (0.7), mem = 4772.5M
[05/31 14:50:12    144s] 
[05/31 14:50:12    144s] =============================================================================================
[05/31 14:50:12    144s]  Step TAT Report : AreaOpt #5 / place_opt_design #1                             23.10-p003_1
[05/31 14:50:12    144s] =============================================================================================
[05/31 14:50:12    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:50:12    144s] ---------------------------------------------------------------------------------------------
[05/31 14:50:12    144s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:12    144s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:12    144s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:12    144s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:12    144s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:12    144s] [ OptimizationStep       ]      1   0:00:00.1  (  25.0 % )     0:00:00.2 /  0:00:00.1    0.5
[05/31 14:50:12    144s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:12    144s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:12    144s] [ OptEval                ]      9   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:12    144s] [ OptCommit              ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:12    144s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:12    144s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:12    144s] [ MISC                   ]          0:00:00.4  (  70.2 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 14:50:12    144s] ---------------------------------------------------------------------------------------------
[05/31 14:50:12    144s]  AreaOpt #5 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.3    0.5
[05/31 14:50:12    144s] ---------------------------------------------------------------------------------------------
[05/31 14:50:12    144s] 
[05/31 14:50:12    144s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:50:12    144s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4764.5M, EPOCH TIME: 1748717412.865950
[05/31 14:50:12    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:50:12    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:12    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:12    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:12    144s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4706.5M, EPOCH TIME: 1748717412.868722
[05/31 14:50:12    144s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=4706.49M, totSessionCpu=0:02:25).
[05/31 14:50:12    144s] Begin: Collecting metrics
[05/31 14:50:13    144s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:07  |        4576 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |        4576 |      |     |
| area_reclaiming           |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4574 |      |     |
| global_opt                |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:08  |        4572 |      |     |
| area_reclaiming_2         |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4572 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4614 |      |     |
| area_reclaiming_3         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4638 |      |     |
| area_reclaiming_4         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:01  |        4639 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        4682 |      |     |
| area_reclaiming_5         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4706 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 14:50:13    144s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4062.2M, current mem=4062.2M)

[05/31 14:50:13    144s] End: Collecting metrics
[05/31 14:50:13    144s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/31 14:50:13    144s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=4706.5M
[05/31 14:50:13    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=4706.5M
[05/31 14:50:13    144s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4764.6M, EPOCH TIME: 1748717413.253931
[05/31 14:50:13    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:13    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:13    144s] 
[05/31 14:50:13    144s] 
[05/31 14:50:13    144s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:13    144s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.151, REAL:0.293, MEM:4764.6M, EPOCH TIME: 1748717413.546499
[05/31 14:50:13    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:13    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:13    144s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:50:13    144s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:50:13    144s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 14:50:13    144s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:25 mem=4764.6M
[05/31 14:50:13    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:4764.6M, EPOCH TIME: 1748717413.549079
[05/31 14:50:13    144s] Processing tracks to init pin-track alignment.
[05/31 14:50:13    144s] z: 1, totalTracks: 1
[05/31 14:50:13    144s] z: 3, totalTracks: 1
[05/31 14:50:13    144s] z: 5, totalTracks: 1
[05/31 14:50:13    144s] z: 7, totalTracks: 1
[05/31 14:50:13    144s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:50:13    144s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:50:13    144s] Initializing Route Infrastructure for color support ...
[05/31 14:50:13    144s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4764.6M, EPOCH TIME: 1748717413.549241
[05/31 14:50:13    144s] ### Add 31 auto generated vias to default rule
[05/31 14:50:13    144s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4764.6M, EPOCH TIME: 1748717413.551936
[05/31 14:50:13    144s] Route Infrastructure Initialized for color support successfully.
[05/31 14:50:13    144s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:50:13    144s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4764.6M, EPOCH TIME: 1748717413.584588
[05/31 14:50:13    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:13    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:13    145s] 
[05/31 14:50:13    145s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:50:13    145s] 
[05/31 14:50:13    145s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:13    145s] OPERPROF:     Starting CMU at level 3, MEM:4764.6M, EPOCH TIME: 1748717413.885126
[05/31 14:50:13    145s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4764.6M, EPOCH TIME: 1748717413.885411
[05/31 14:50:13    145s] 
[05/31 14:50:13    145s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:50:13    145s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.151, REAL:0.301, MEM:4764.6M, EPOCH TIME: 1748717413.885496
[05/31 14:50:13    145s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4764.6M, EPOCH TIME: 1748717413.885519
[05/31 14:50:13    145s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4764.6M, EPOCH TIME: 1748717413.885572
[05/31 14:50:13    145s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4764.6MB).
[05/31 14:50:13    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.337, MEM:4764.6M, EPOCH TIME: 1748717413.885639
[05/31 14:50:13    145s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:50:13    145s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:50:13    145s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=4764.6M
[05/31 14:50:13    145s] Begin: Area Reclaim Optimization
[05/31 14:50:13    145s] *** AreaOpt #6 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:25.1/0:03:38.2 (0.7), mem = 4764.6M
[05/31 14:50:13    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.9
[05/31 14:50:14    145s] 
[05/31 14:50:14    145s] Active Setup views: view_slow_mission 
[05/31 14:50:14    145s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 14:50:14    145s] ### Creating RouteCongInterface, started
[05/31 14:50:14    145s] 
[05/31 14:50:14    145s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 14:50:14    145s] 
[05/31 14:50:14    145s] #optDebug: {0, 1.000}
[05/31 14:50:14    145s] ### Creating RouteCongInterface, finished
[05/31 14:50:14    145s] {MG  {8 0 2 0.338158} }
[05/31 14:50:14    145s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:50:14    145s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:14    145s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 14:50:14    145s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:14    145s] |   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4764.6M|
[05/31 14:50:14    145s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:50:14    145s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4764.6M|
[05/31 14:50:14    145s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4764.6M|
[05/31 14:50:14    145s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4764.6M|
[05/31 14:50:14    145s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 14:50:14    145s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[05/31 14:50:14    145s] |   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4764.6M|
[05/31 14:50:14    145s] +---------+---------+--------+--------+------------+--------+
[05/31 14:50:14    145s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
[05/31 14:50:14    145s] 
[05/31 14:50:14    145s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 14:50:14    145s] --------------------------------------------------------------
[05/31 14:50:14    145s] |                                   | Total     | Sequential |
[05/31 14:50:14    145s] --------------------------------------------------------------
[05/31 14:50:14    145s] | Num insts resized                 |       0  |       0    |
[05/31 14:50:14    145s] | Num insts undone                  |       0  |       0    |
[05/31 14:50:14    145s] | Num insts Downsized               |       0  |       0    |
[05/31 14:50:14    145s] | Num insts Samesized               |       0  |       0    |
[05/31 14:50:14    145s] | Num insts Upsized                 |       0  |       0    |
[05/31 14:50:14    145s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 14:50:14    145s] --------------------------------------------------------------
[05/31 14:50:14    145s] Bottom Preferred Layer:
[05/31 14:50:14    145s]     None
[05/31 14:50:14    145s] Via Pillar Rule:
[05/31 14:50:14    145s]     None
[05/31 14:50:14    145s] Finished writing unified metrics of routing constraints.
[05/31 14:50:14    145s] 
[05/31 14:50:14    145s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 14:50:14    145s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
[05/31 14:50:14    145s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4764.6M, EPOCH TIME: 1748717414.320341
[05/31 14:50:14    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:50:14    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:14    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:14    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:14    145s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4764.6M, EPOCH TIME: 1748717414.323065
[05/31 14:50:14    145s] *** Finished re-routing un-routed nets (4764.6M) ***
[05/31 14:50:14    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:4764.6M, EPOCH TIME: 1748717414.323424
[05/31 14:50:14    145s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4764.6M, EPOCH TIME: 1748717414.323565
[05/31 14:50:14    145s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4764.6M, EPOCH TIME: 1748717414.326377
[05/31 14:50:14    145s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4764.6M, EPOCH TIME: 1748717414.331995
[05/31 14:50:14    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:14    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:14    145s] 
[05/31 14:50:14    145s] 
[05/31 14:50:14    145s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:14    145s] OPERPROF:     Starting CMU at level 3, MEM:4764.6M, EPOCH TIME: 1748717414.638556
[05/31 14:50:14    145s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4764.6M, EPOCH TIME: 1748717414.638793
[05/31 14:50:14    145s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.307, MEM:4764.6M, EPOCH TIME: 1748717414.638874
[05/31 14:50:14    145s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4764.6M, EPOCH TIME: 1748717414.638900
[05/31 14:50:14    145s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4764.6M, EPOCH TIME: 1748717414.638953
[05/31 14:50:14    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.159, REAL:0.316, MEM:4764.6M, EPOCH TIME: 1748717414.639013
[05/31 14:50:14    145s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:50:14    145s] 
[05/31 14:50:14    145s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=4764.6M) ***
[05/31 14:50:14    145s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 14:50:14    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.9
[05/31 14:50:14    145s] *** AreaOpt #6 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:02:25.5/0:03:39.0 (0.7), mem = 4764.6M
[05/31 14:50:14    145s] 
[05/31 14:50:14    145s] =============================================================================================
[05/31 14:50:14    145s]  Step TAT Report : AreaOpt #6 / place_opt_design #1                             23.10-p003_1
[05/31 14:50:14    145s] =============================================================================================
[05/31 14:50:14    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:50:14    145s] ---------------------------------------------------------------------------------------------
[05/31 14:50:14    145s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ OptEval                ]     18   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ OptCommit              ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ RefinePlace            ]      1   0:00:00.3  (  43.2 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:50:14    145s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:14    145s] [ MISC                   ]          0:00:00.4  (  54.2 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 14:50:14    145s] ---------------------------------------------------------------------------------------------
[05/31 14:50:14    145s]  AreaOpt #6 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.4    0.5
[05/31 14:50:14    145s] ---------------------------------------------------------------------------------------------
[05/31 14:50:14    145s] 
[05/31 14:50:14    145s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:50:14    145s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4764.6M, EPOCH TIME: 1748717414.641726
[05/31 14:50:14    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:14    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:14    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:14    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:14    145s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:4706.6M, EPOCH TIME: 1748717414.644223
[05/31 14:50:14    145s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=4706.64M, totSessionCpu=0:02:25).
[05/31 14:50:14    145s] Begin: Collecting metrics
[05/31 14:50:14    145s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:07  |        4576 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |        4576 |      |     |
| area_reclaiming           |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4574 |      |     |
| global_opt                |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:08  |        4572 |      |     |
| area_reclaiming_2         |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4572 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4614 |      |     |
| area_reclaiming_3         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4638 |      |     |
| area_reclaiming_4         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:01  |        4639 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        4682 |      |     |
| area_reclaiming_5         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4706 |      |     |
| area_reclaiming_6         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:01  |        4707 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 14:50:14    145s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4062.2M, current mem=4062.1M)

[05/31 14:50:14    145s] End: Collecting metrics
[05/31 14:50:14    145s] **INFO: Flow update: Design timing is met.
[05/31 14:50:14    145s] Begin: GigaOpt postEco DRV Optimization
[05/31 14:50:15    145s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[05/31 14:50:15    145s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:25.6/0:03:39.3 (0.7), mem = 4706.6M
[05/31 14:50:15    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.10
[05/31 14:50:15    145s] 
[05/31 14:50:15    145s] Active Setup views: view_slow_mission 
[05/31 14:50:15    145s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4706.6M, EPOCH TIME: 1748717415.402219
[05/31 14:50:15    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:15    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:15    145s] 
[05/31 14:50:15    145s] 
[05/31 14:50:15    145s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:15    145s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.304, MEM:4706.6M, EPOCH TIME: 1748717415.705911
[05/31 14:50:15    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:15    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:15    145s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:50:15    145s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:50:15    145s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 14:50:15    145s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:26 mem=4706.6M
[05/31 14:50:15    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:4706.6M, EPOCH TIME: 1748717415.708307
[05/31 14:50:15    145s] Processing tracks to init pin-track alignment.
[05/31 14:50:15    145s] z: 1, totalTracks: 1
[05/31 14:50:15    145s] z: 3, totalTracks: 1
[05/31 14:50:15    145s] z: 5, totalTracks: 1
[05/31 14:50:15    145s] z: 7, totalTracks: 1
[05/31 14:50:15    145s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 14:50:15    145s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:50:15    145s] Initializing Route Infrastructure for color support ...
[05/31 14:50:15    145s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4706.6M, EPOCH TIME: 1748717415.708465
[05/31 14:50:15    145s] ### Add 31 auto generated vias to default rule
[05/31 14:50:15    145s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4706.6M, EPOCH TIME: 1748717415.711142
[05/31 14:50:15    145s] Route Infrastructure Initialized for color support successfully.
[05/31 14:50:15    145s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:50:15    145s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4706.6M, EPOCH TIME: 1748717415.716666
[05/31 14:50:15    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:15    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:16    146s] 
[05/31 14:50:16    146s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:50:16    146s] 
[05/31 14:50:16    146s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:16    146s] OPERPROF:     Starting CMU at level 3, MEM:4706.6M, EPOCH TIME: 1748717416.032062
[05/31 14:50:16    146s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4706.6M, EPOCH TIME: 1748717416.032296
[05/31 14:50:16    146s] 
[05/31 14:50:16    146s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:50:16    146s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.316, MEM:4706.6M, EPOCH TIME: 1748717416.032366
[05/31 14:50:16    146s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4706.6M, EPOCH TIME: 1748717416.032391
[05/31 14:50:16    146s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4706.6M, EPOCH TIME: 1748717416.032445
[05/31 14:50:16    146s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4706.6MB).
[05/31 14:50:16    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.159, REAL:0.324, MEM:4706.6M, EPOCH TIME: 1748717416.032508
[05/31 14:50:16    146s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 14:50:16    146s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:50:16    146s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=4706.6M
[05/31 14:50:16    146s] ### Creating RouteCongInterface, started
[05/31 14:50:16    146s] 
[05/31 14:50:16    146s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/31 14:50:16    146s] 
[05/31 14:50:16    146s] #optDebug: {0, 1.000}
[05/31 14:50:16    146s] ### Creating RouteCongInterface, finished
[05/31 14:50:16    146s] {MG  {8 0 2 0.338158} }
[05/31 14:50:16    146s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:50:16    146s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:50:16    146s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:50:16    146s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:50:16    146s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:50:16    146s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:50:16    146s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:50:17    146s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:50:17    146s] AoF 551.2950um
[05/31 14:50:17    146s] [GPS-DRV] Optimizer inputs ============================= 
[05/31 14:50:17    146s] [GPS-DRV] drvFixingStage: Small Scale
[05/31 14:50:17    146s] [GPS-DRV] costLowerBound: 0.1
[05/31 14:50:17    146s] [GPS-DRV] setupTNSCost  : 1
[05/31 14:50:17    146s] [GPS-DRV] maxIter       : 3
[05/31 14:50:17    146s] [GPS-DRV] numExtraItersOnHighCongestion: 1
[05/31 14:50:17    146s] [GPS-DRV] Optimizer parameters ============================= 
[05/31 14:50:17    146s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/31 14:50:17    146s] [GPS-DRV] maxDensity (design): 0.95
[05/31 14:50:17    146s] [GPS-DRV] maxLocalDensity: 0.98
[05/31 14:50:17    146s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/31 14:50:17    146s] [GPS-DRV] Dflt RT Characteristic Length 98.267um AoF 551.295um x 1
[05/31 14:50:17    146s] [GPS-DRV] isCPECostingOn: false
[05/31 14:50:17    146s] [GPS-DRV] All active and enabled setup views
[05/31 14:50:17    146s] [GPS-DRV]     view_slow_mission
[05/31 14:50:17    146s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/31 14:50:17    146s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/31 14:50:17    146s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/31 14:50:17    146s] [GPS-DRV] -congEffort: high
[05/31 14:50:17    146s] [GPS-DRV] 2DC {5 0 1 0 0 1}
[05/31 14:50:17    146s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/31 14:50:17    146s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[05/31 14:50:17    146s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/31 14:50:17    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:50:17    146s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/31 14:50:17    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:50:17    146s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/31 14:50:17    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:50:17    146s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 14:50:17    146s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 16.05%|          |         |
[05/31 14:50:17    146s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 14:50:17    146s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 16.05%| 0:00:00.0|  4764.8M|
[05/31 14:50:17    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:50:17    146s] Bottom Preferred Layer:
[05/31 14:50:17    146s]     None
[05/31 14:50:17    146s] Via Pillar Rule:
[05/31 14:50:17    146s]     None
[05/31 14:50:17    146s] Finished writing unified metrics of routing constraints.
[05/31 14:50:17    146s] 
[05/31 14:50:17    146s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4764.8M) ***
[05/31 14:50:17    146s] 
[05/31 14:50:17    146s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 103.702, Stn-len 0
[05/31 14:50:17    146s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:50:17    146s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4764.8M, EPOCH TIME: 1748717417.058712
[05/31 14:50:17    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:50:17    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:17    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:17    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:17    146s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4706.8M, EPOCH TIME: 1748717417.061849
[05/31 14:50:17    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.10
[05/31 14:50:17    146s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:02.0 (0.5), totSession cpu/real = 0:02:26.6/0:03:41.4 (0.7), mem = 4706.8M
[05/31 14:50:17    146s] 
[05/31 14:50:17    146s] =============================================================================================
[05/31 14:50:17    146s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.10-p003_1
[05/31 14:50:17    146s] =============================================================================================
[05/31 14:50:17    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:50:17    146s] ---------------------------------------------------------------------------------------------
[05/31 14:50:17    146s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:17    146s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:17    146s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:50:17    146s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:17    146s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:17    146s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:17    146s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:17    146s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:17    146s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:17    146s] [ DetailPlaceInit        ]      1   0:00:00.3  (  15.9 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:50:17    146s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:50:17    146s] [ MISC                   ]          0:00:01.7  (  83.3 % )     0:00:01.7 /  0:00:00.8    0.5
[05/31 14:50:17    146s] ---------------------------------------------------------------------------------------------
[05/31 14:50:17    146s]  DrvOpt #2 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.0    0.5
[05/31 14:50:17    146s] ---------------------------------------------------------------------------------------------
[05/31 14:50:17    146s] 
[05/31 14:50:17    146s] Begin: Collecting metrics
[05/31 14:50:17    146s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:07  |        4576 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |        4576 |      |     |
| area_reclaiming           |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4574 |      |     |
| global_opt                |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:08  |        4572 |      |     |
| area_reclaiming_2         |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4572 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4614 |      |     |
| area_reclaiming_3         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4638 |      |     |
| area_reclaiming_4         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:01  |        4639 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        4682 |      |     |
| area_reclaiming_5         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4706 |      |     |
| area_reclaiming_6         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:01  |        4707 |      |     |
| drv_eco_fixing            |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:03  |        4707 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 14:50:17    146s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4062.1M, current mem=4061.2M)

[05/31 14:50:17    146s] End: Collecting metrics
[05/31 14:50:17    146s] End: GigaOpt postEco DRV Optimization
[05/31 14:50:17    146s] **INFO: Flow update: Design timing is met.
[05/31 14:50:17    146s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[05/31 14:50:17    146s] **INFO: Flow update: Design timing is met.
[05/31 14:50:17    146s] **INFO: Flow update: Design timing is met.
[05/31 14:50:17    146s] Register exp ratio and priority group on 0 nets on 36 nets : 
[05/31 14:50:17    146s] 
[05/31 14:50:17    146s] Active setup views:
[05/31 14:50:17    146s]  view_slow_mission
[05/31 14:50:17    146s]   Dominating endpoints: 0
[05/31 14:50:17    146s]   Dominating TNS: -0.000
[05/31 14:50:17    146s] 
[05/31 14:50:17    146s] Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
[05/31 14:50:17    146s] PreRoute RC Extraction called for design adder.
[05/31 14:50:17    146s] RC Extraction called in multi-corner(2) mode.
[05/31 14:50:17    146s] RCMode: PreRoute
[05/31 14:50:17    146s]       RC Corner Indexes            0       1   
[05/31 14:50:17    146s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 14:50:17    146s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 14:50:17    146s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 14:50:17    146s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 14:50:17    146s] Shrink Factor                : 1.00000
[05/31 14:50:17    146s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 14:50:17    146s] Using Quantus QRC technology file ...
[05/31 14:50:17    146s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[05/31 14:50:17    146s] Grid density data update skipped
[05/31 14:50:17    146s] eee: pegSigSF=1.070000
[05/31 14:50:17    146s] Initializing multi-corner resistance tables ...
[05/31 14:50:17    146s] eee: Grid unit RC data computation started
[05/31 14:50:17    146s] eee: Grid unit RC data computation completed
[05/31 14:50:17    146s] eee: l=1 avDens=0.004376 usedTrk=0.814815 availTrk=186.206897 sigTrk=0.814815
[05/31 14:50:17    146s] eee: l=2 avDens=0.024283 usedTrk=6.556296 availTrk=270.000000 sigTrk=6.556296
[05/31 14:50:17    146s] eee: l=3 avDens=0.030441 usedTrk=7.305926 availTrk=240.000000 sigTrk=7.305926
[05/31 14:50:17    146s] eee: l=4 avDens=0.010653 usedTrk=2.556667 availTrk=240.000000 sigTrk=2.556667
[05/31 14:50:17    146s] eee: l=5 avDens=0.016204 usedTrk=2.916667 availTrk=180.000000 sigTrk=2.916667
[05/31 14:50:17    146s] eee: l=6 avDens=0.000278 usedTrk=0.016667 availTrk=60.000000 sigTrk=0.016667
[05/31 14:50:17    146s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:17    146s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:17    146s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:17    146s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:17    146s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:50:17    146s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:50:17    146s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:50:17    146s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.285900 aWlH=0.000000 lMod=0 pMax=0.835300 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:50:17    146s] eee: NetCapCache creation started. (Current Mem: 4694.441M) 
[05/31 14:50:17    146s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4694.441M) 
[05/31 14:50:17    146s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 14:50:17    146s] eee: Metal Layers Info:
[05/31 14:50:17    146s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:50:17    146s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:50:17    146s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:50:17    146s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:50:17    146s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:50:17    146s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:50:17    146s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:50:17    146s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:50:17    146s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:50:17    146s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:50:17    146s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:50:17    146s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:50:17    146s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:50:17    146s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:50:17    146s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:50:17    146s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:50:17    146s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4694.441M)
[05/31 14:50:17    146s] Skewing Data Summary (End_of_FINAL)
[05/31 14:50:17    146s] 
[05/31 14:50:17    146s] Skew summary for view view_slow_mission:
[05/31 14:50:17    146s] * Accumulated skew : count = 0
[05/31 14:50:17    146s] *     Internal use : count = 0
[05/31 14:50:17    146s] 
[05/31 14:50:17    146s] Starting delay calculation for Setup views
[05/31 14:50:18    147s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 14:50:18    147s] #################################################################################
[05/31 14:50:18    147s] # Design Stage: PreRoute
[05/31 14:50:18    147s] # Design Name: adder
[05/31 14:50:18    147s] # Design Mode: 22nm
[05/31 14:50:18    147s] # Analysis Mode: MMMC Non-OCV 
[05/31 14:50:18    147s] # Parasitics Mode: No SPEF/RCDB 
[05/31 14:50:18    147s] # Signoff Settings: SI Off 
[05/31 14:50:18    147s] #################################################################################
[05/31 14:50:18    147s] Calculate delays in BcWc mode...
[05/31 14:50:18    147s] Topological Sorting (REAL = 0:00:00.0, MEM = 4711.0M, InitMEM = 4711.0M)
[05/31 14:50:18    147s] Start delay calculation (fullDC) (1 T). (MEM=4066.16)
[05/31 14:50:18    147s] End AAE Lib Interpolated Model. (MEM=4710.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:50:18    147s] Total number of fetched objects 36
[05/31 14:50:18    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:50:18    147s] End delay calculation. (MEM=4068.41 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:50:18    147s] End delay calculation (fullDC). (MEM=4068.41 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:50:18    147s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4736.7M) ***
[05/31 14:50:18    147s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:27 mem=4736.7M)
[05/31 14:50:18    147s] OPTC: user 20.0
[05/31 14:50:18    147s] Reported timing to dir ./timingReports
[05/31 14:50:18    147s] **optDesign ... cpu = 0:00:28, real = 0:01:17, mem = 4059.5M, totSessionCpu=0:02:27 **
[05/31 14:50:18    147s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4673.7M, EPOCH TIME: 1748717418.441894
[05/31 14:50:18    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:18    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:18    147s] 
[05/31 14:50:18    147s] 
[05/31 14:50:18    147s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:50:18    147s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.296, MEM:4673.7M, EPOCH TIME: 1748717418.737629
[05/31 14:50:18    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:18    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:50:25    147s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.468  | 99.468  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/31 14:50:26    147s] Begin: Collecting metrics
[05/31 14:50:26    147s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 14:50:26    147s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 14:50:26      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.8M
[05/31 14:50:26      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4061.2M, current mem=3404.3M)
[05/31 14:50:26      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3415.5M, current mem=3410.0M)
[05/31 14:50:26      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.4 (0.4), mem = 0.8M
[05/31 14:50:26      0s] 
[05/31 14:50:26      0s] =============================================================================================
[05/31 14:50:26      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.10-p003_1
[05/31 14:50:26      0s] =============================================================================================
[05/31 14:50:26      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:50:26      0s] ---------------------------------------------------------------------------------------------
[05/31 14:50:26      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.4
[05/31 14:50:26      0s] ---------------------------------------------------------------------------------------------
[05/31 14:50:26      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.4
[05/31 14:50:26      0s] ---------------------------------------------------------------------------------------------
[05/31 14:50:26      0s] 

[05/31 14:50:26    147s]  
_______________________________________________________________________
[05/31 14:50:27    147s]  --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 14:50:27    147s] | Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[05/31 14:50:27    147s] |                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[05/31 14:50:27    147s] |---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[05/31 14:50:27    147s] | initial_summary           |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:01  |        4569 |    0 |   0 |
[05/31 14:50:27    147s] | simplify_netlist          |           |          |           |          |             |            |              | 0:00:07  |        4576 |      |     |
[05/31 14:50:27    147s] | drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |        4576 |      |     |
[05/31 14:50:27    147s] | area_reclaiming           |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4574 |      |     |
[05/31 14:50:27    147s] | global_opt                |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:08  |        4572 |      |     |
[05/31 14:50:27    147s] | area_reclaiming_2         |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4572 |      |     |
[05/31 14:50:27    147s] | incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4614 |      |     |
[05/31 14:50:27    147s] | area_reclaiming_3         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4638 |      |     |
[05/31 14:50:27    147s] | area_reclaiming_4         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:01  |        4639 |      |     |
[05/31 14:50:27    147s] | incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        4682 |      |     |
[05/31 14:50:27    147s] | area_reclaiming_5         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4706 |      |     |
[05/31 14:50:27    147s] | area_reclaiming_6         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:01  |        4707 |      |     |
[05/31 14:50:27    147s] | drv_eco_fixing            |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:03  |        4707 |    0 |   0 |
[05/31 14:50:27    147s] | final_summary             |           |   99.468 |           |        0 |       16.05 |            |              | 0:00:09  |        4691 |    0 |   0 |
[05/31 14:50:27    147s]  --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 14:50:27    147s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4070.4M, current mem=4060.3M)

[05/31 14:50:27    147s] End: Collecting metrics
[05/31 14:50:27    147s] **optDesign ... cpu = 0:00:29, real = 0:01:26, mem = 4060.3M, totSessionCpu=0:02:28 **
[05/31 14:50:27    147s] 
[05/31 14:50:27    147s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:50:27    147s] Deleting Lib Analyzer.
[05/31 14:50:27    147s] 
[05/31 14:50:27    147s] TimeStamp Deleting Cell Server End ...
[05/31 14:50:27    147s] *** Finished optDesign ***
[05/31 14:50:27    147s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 14:50:27    147s] UM:*                                                                   final
[05/31 14:50:27    147s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 14:50:27    147s] UM:*                                                                   opt_design_prects
[05/31 14:50:27    147s] 
[05/31 14:50:27    147s] Creating Lib Analyzer ...
[05/31 14:50:27    147s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 14:50:27    147s] 
[05/31 14:50:27    147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:50:27    147s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:50:27    147s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:50:27    147s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:50:27    147s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:50:27    147s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:50:27    147s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:50:27    147s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:50:27    147s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:50:27    147s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:50:27    147s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:50:27    147s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:50:27    147s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:50:27    147s] Summary for sequential cells identification: 
[05/31 14:50:27    147s]   Identified SBFF number: 299
[05/31 14:50:27    147s]   Identified MBFF number: 75
[05/31 14:50:27    147s]   Identified SB Latch number: 22
[05/31 14:50:27    147s]   Identified MB Latch number: 0
[05/31 14:50:27    147s]   Not identified SBFF number: 15
[05/31 14:50:27    147s]   Not identified MBFF number: 0
[05/31 14:50:27    147s]   Not identified SB Latch number: 0
[05/31 14:50:27    147s]   Not identified MB Latch number: 0
[05/31 14:50:27    147s]   Number of sequential cells which are not FFs: 45
[05/31 14:50:27    147s]  Visiting view : view_slow_mission
[05/31 14:50:27    147s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:50:27    147s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:50:27    147s]  Visiting view : view_fast_mission
[05/31 14:50:27    147s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:50:27    147s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:50:27    147s] TLC MultiMap info (StdDelay):
[05/31 14:50:27    147s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:50:27    147s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:50:27    147s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:50:27    147s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:50:27    147s]  Setting StdDelay to: 6.1ps
[05/31 14:50:27    147s] 
[05/31 14:50:27    147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:50:28    148s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 14:50:28    148s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 14:50:28    148s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:50:28    148s] 
[05/31 14:50:28    148s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:50:30    149s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:30 mem=4690.8M
[05/31 14:50:30    149s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:30 mem=4690.8M
[05/31 14:50:30    149s] Creating Lib Analyzer, finished. 
[05/31 14:51:02    149s] Info: final physical memory for 2 CRR processes is 1821.40MB.
[05/31 14:51:05    149s] Info: Summary of CRR changes:
[05/31 14:51:05    149s]       - Timing transform commits:       0
[05/31 14:51:05    149s] 
[05/31 14:51:05    149s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:35.6 real=  0:02:31)
[05/31 14:51:05    149s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.5 real=0:00:07.2)
[05/31 14:51:05    149s] 	OPT_RUNTIME:            reclaim (count =  4): (cpu=0:00:05.9 real=0:00:12.0)
[05/31 14:51:05    149s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.0 real=0:00:08.1)
[05/31 14:51:05    149s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:01.4 real=0:00:04.8)
[05/31 14:51:05    149s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.1 real=0:00:02.4)
[05/31 14:51:05    149s] Deleting Lib Analyzer.
[05/31 14:51:05    149s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 14:51:05    149s] clean pInstBBox. size 0
[05/31 14:51:05    149s] Cell adder LLGs are deleted
[05/31 14:51:05    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:05    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:05    149s] 
[05/31 14:51:05    149s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:51:05    149s] 
[05/31 14:51:05    149s] TimeStamp Deleting Cell Server End ...
[05/31 14:51:05    149s] Disable CTE adjustment.
[05/31 14:51:05    149s] Disable Layer aware incrSKP.
[05/31 14:51:05    149s] Info: pop threads available for lower-level modules during optimization.
[05/31 14:51:05    149s] #optDebug: fT-D <X 1 0 0 0>
[05/31 14:51:05    149s] VSMManager cleared!
[05/31 14:51:05    149s] **place_opt_design ... cpu = 0:00:40, real = 0:02:14, mem = 4589.8M **
[05/31 14:51:05    149s] *** Finished GigaPlace ***
[05/31 14:51:05    149s] 
[05/31 14:51:05    149s] *** Summary of all messages that are not suppressed in this session:
[05/31 14:51:05    149s] Severity  ID               Count  Summary                                  
[05/31 14:51:05    149s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/31 14:51:05    149s] WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
[05/31 14:51:05    149s] *** Message Summary: 7 warning(s), 0 error(s)
[05/31 14:51:05    149s] 
[05/31 14:51:05    149s] *** place_opt_design #1 [finish] () : cpu/real = 0:00:40.0/0:02:13.8 (0.3), totSession cpu/real = 0:02:30.0/0:04:29.9 (0.6), mem = 4589.8M
[05/31 14:51:05    149s] 
[05/31 14:51:05    149s] =============================================================================================
[05/31 14:51:05    149s]  Final TAT Report : place_opt_design #1                                         23.10-p003_1
[05/31 14:51:05    149s] =============================================================================================
[05/31 14:51:05    149s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:51:05    149s] ---------------------------------------------------------------------------------------------
[05/31 14:51:05    149s] [ InitOpt                ]      1   0:00:27.5  (  20.5 % )     0:00:28.9 /  0:00:06.9    0.2
[05/31 14:51:05    149s] [ GlobalOpt              ]      1   0:00:07.5  (   5.6 % )     0:00:07.5 /  0:00:03.7    0.5
[05/31 14:51:05    149s] [ DrvOpt                 ]      2   0:00:04.0  (   3.0 % )     0:00:04.0 /  0:00:02.0    0.5
[05/31 14:51:05    149s] [ SimplifyNetlist        ]      1   0:00:06.4  (   4.8 % )     0:00:06.4 /  0:00:03.2    0.5
[05/31 14:51:05    149s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:51:05    149s] [ AreaOpt                ]      6   0:00:09.7  (   7.2 % )     0:00:10.3 /  0:00:05.1    0.5
[05/31 14:51:05    149s] [ ViewPruning            ]     10   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.2
[05/31 14:51:05    149s] [ OptSummaryReport       ]      2   0:00:00.6  (   0.5 % )     0:00:08.4 /  0:00:00.6    0.1
[05/31 14:51:05    149s] [ MetricReport           ]     14   0:00:07.1  (   5.3 % )     0:00:07.1 /  0:00:01.9    0.3
[05/31 14:51:05    149s] [ DrvReport              ]      2   0:00:07.1  (   5.3 % )     0:00:07.1 /  0:00:00.0    0.0
[05/31 14:51:05    149s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:51:05    149s] [ CellServerInit         ]      7   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.3    0.6
[05/31 14:51:05    149s] [ LibAnalyzerInit        ]      1   0:00:03.3  (   2.5 % )     0:00:03.3 /  0:00:02.0    0.6
[05/31 14:51:05    149s] [ PowerInterfaceInit     ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:51:05    149s] [ PlacerInterfaceInit    ]      6   0:00:00.0  (   0.0 % )     0:00:01.9 /  0:00:01.0    0.5
[05/31 14:51:05    149s] [ ReportTranViolation    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:51:05    149s] [ ReportCapViolation     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:51:05    149s] [ GlobalPlace            ]      1   0:00:09.8  (   7.3 % )     0:00:09.8 /  0:00:08.8    0.9
[05/31 14:51:05    149s] [ IncrReplace            ]      2   0:00:04.5  (   3.3 % )     0:00:08.3 /  0:00:02.4    0.3
[05/31 14:51:05    149s] [ RefinePlace            ]      5   0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:00.4    0.5
[05/31 14:51:05    149s] [ DetailPlaceInit        ]      9   0:00:02.8  (   2.1 % )     0:00:02.8 /  0:00:01.5    0.5
[05/31 14:51:05    149s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.4
[05/31 14:51:05    149s] [ ExtractRC              ]      4   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.1    0.4
[05/31 14:51:05    149s] [ UpdateTimingGraph      ]      8   0:00:01.8  (   1.4 % )     0:00:02.5 /  0:00:01.2    0.5
[05/31 14:51:05    149s] [ FullDelayCalc          ]      4   0:00:00.6  (   0.5 % )     0:00:00.6 /  0:00:00.2    0.3
[05/31 14:51:05    149s] [ TimingUpdate           ]     47   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    0.2
[05/31 14:51:05    149s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:51:05    149s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.1
[05/31 14:51:05    149s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:51:05    149s] [ MISC                   ]          0:00:38.9  (  29.1 % )     0:00:38.9 /  0:00:02.2    0.1
[05/31 14:51:05    149s] ---------------------------------------------------------------------------------------------
[05/31 14:51:05    149s]  place_opt_design #1 TOTAL          0:02:13.8  ( 100.0 % )     0:02:13.8 /  0:00:40.0    0.3
[05/31 14:51:05    149s] ---------------------------------------------------------------------------------------------
[05/31 14:51:05    149s] 
[05/31 14:51:05    150s] #% End place_opt_design (date=05/31 14:51:05, total cpu=0:00:40.0, real=0:02:14, peak res=4070.4M, current mem=3952.3M)
[05/31 14:51:05    150s] <CMD> setNanoRouteMode -routeWithTimingDriven true
[05/31 14:51:05    150s] <CMD> setNanoRouteMode -routeWithSiDriven true
[05/31 14:51:05    150s] <CMD> setNanoRouteMode -drouteFixAntenna true
[05/31 14:51:05    150s] <CMD> setNanoRouteMode -routeInsertAntennaDiode false
[05/31 14:51:05    150s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
[05/31 14:51:05    150s] <CMD> setNanoRouteMode -route_detail_end_iteration 30
[05/31 14:51:05    150s] <CMD> setNanoRouteMode -route_detail_search_and_repair true
[05/31 14:51:05    150s] <CMD> setNanoRouteMode -route_detail_post_route_spread_wire true
[05/31 14:51:05    150s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[05/31 14:51:05    150s] <CMD> routeDesign
[05/31 14:51:05    150s] #% Begin routeDesign (date=05/31 14:51:05, mem=3906.6M)
[05/31 14:51:05    150s] ### Time Record (routeDesign) is installed.
[05/31 14:51:05    150s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3906.56 (MB), peak = 4070.41 (MB)
[05/31 14:51:05    150s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/31 14:51:05    150s] #**INFO: setDesignMode -flowEffort extreme
[05/31 14:51:05    150s] #**INFO: setDesignMode -powerEffort none
[05/31 14:51:05    150s] **INFO: User settings:
[05/31 14:51:05    150s] setNanoRouteMode -route_detail_end_iteration                   30
[05/31 14:51:05    150s] setNanoRouteMode -route_detail_fix_antenna                     true
[05/31 14:51:05    150s] setNanoRouteMode -route_detail_post_route_spread_wire          true
[05/31 14:51:05    150s] setNanoRouteMode -route_detail_search_and_repair               true
[05/31 14:51:05    150s] setNanoRouteMode -route_detail_use_multi_cut_via_effort        medium
[05/31 14:51:05    150s] setNanoRouteMode -route_route_side                             front
[05/31 14:51:05    150s] setNanoRouteMode -route_extract_third_party_compatible         false
[05/31 14:51:05    150s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     6.1
[05/31 14:51:05    150s] setNanoRouteMode -route_antenna_diode_insertion                false
[05/31 14:51:05    150s] setNanoRouteMode -route_with_si_driven                         true
[05/31 14:51:05    150s] setNanoRouteMode -route_with_timing_driven                     true
[05/31 14:51:05    150s] setDesignMode -congEffort                                      high
[05/31 14:51:05    150s] setDesignMode -flowEffort                                      extreme
[05/31 14:51:05    150s] setDesignMode -process                                         22
[05/31 14:51:05    150s] setExtractRCMode -coupling_c_th                                0.1
[05/31 14:51:05    150s] setExtractRCMode -engine                                       preRoute
[05/31 14:51:05    150s] setExtractRCMode -relative_c_th                                1
[05/31 14:51:05    150s] setExtractRCMode -total_c_th                                   0
[05/31 14:51:05    150s] setDelayCalMode -enable_high_fanout                            true
[05/31 14:51:05    150s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[05/31 14:51:05    150s] setDelayCalMode -engine                                        aae
[05/31 14:51:05    150s] setDelayCalMode -ignoreNetLoad                                 false
[05/31 14:51:05    150s] setDelayCalMode -socv_accuracy_mode                            low
[05/31 14:51:05    150s] setOptMode -opt_view_pruning_hold_views_active_list            { view_fast_mission }
[05/31 14:51:05    150s] setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
[05/31 14:51:05    150s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
[05/31 14:51:05    150s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
[05/31 14:51:05    150s] setOptMode -opt_drv_margin                                     0
[05/31 14:51:05    150s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware            true
[05/31 14:51:05    150s] setOptMode -opt_exp_buffer_congestion_aware_extreme            true
[05/31 14:51:05    150s] setOptMode -opt_exp_flow_effort_extreme                        true
[05/31 14:51:05    150s] setOptMode -opt_drv                                            true
[05/31 14:51:05    150s] setOptMode -opt_resize_flip_flops                              true
[05/31 14:51:05    150s] setOptMode -opt_area_recovery                                  true
[05/31 14:51:05    150s] setOptMode -opt_setup_target_slack                             0
[05/31 14:51:05    150s] setSIMode -separate_delta_delay_on_data                        true
[05/31 14:51:05    150s] setPlaceMode -place_detail_check_route                         true
[05/31 14:51:05    150s] setPlaceMode -place_detail_dpt_flow                            true
[05/31 14:51:05    150s] setPlaceMode -place_global_clock_power_driven                  true
[05/31 14:51:05    150s] setPlaceMode -place_global_clock_power_driven_effort           high
[05/31 14:51:05    150s] setPlaceMode -place_global_cong_effort                         high
[05/31 14:51:05    150s] setPlaceMode -place_global_place_io_pins                       true
[05/31 14:51:05    150s] 
[05/31 14:51:05    150s] #**INFO: auto set of routeWithOpt (trackOpt) to true
[05/31 14:51:05    150s] #**INFO: auto set of timing-driven effort to medium
[05/31 14:51:05    150s] #**INFO: multi-cut via swapping will be performed after routing.
[05/31 14:51:05    150s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/31 14:51:05    150s] OPERPROF: Starting checkPlace at level 1, MEM:4244.3M, EPOCH TIME: 1748717465.757943
[05/31 14:51:05    150s] Processing tracks to init pin-track alignment.
[05/31 14:51:05    150s] z: 1, totalTracks: 1
[05/31 14:51:05    150s] z: 3, totalTracks: 1
[05/31 14:51:05    150s] z: 5, totalTracks: 1
[05/31 14:51:05    150s] z: 7, totalTracks: 1
[05/31 14:51:05    150s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 14:51:05    150s] #spOpts: rpCkHalo=4 
[05/31 14:51:05    150s] Cell adder LLGs are deleted
[05/31 14:51:05    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:05    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:05    150s] # Building adder llgBox search-tree.
[05/31 14:51:05    150s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4244.3M, EPOCH TIME: 1748717465.764509
[05/31 14:51:05    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:05    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:05    150s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4244.3M, EPOCH TIME: 1748717465.764813
[05/31 14:51:05    150s] Max number of tech site patterns supported in site array is 256.
[05/31 14:51:05    150s] Core basic site is GF22_DST
[05/31 14:51:05    150s] Processing tracks to init pin-track alignment.
[05/31 14:51:05    150s] z: 1, totalTracks: 1
[05/31 14:51:05    150s] z: 3, totalTracks: 1
[05/31 14:51:05    150s] z: 5, totalTracks: 1
[05/31 14:51:05    150s] z: 7, totalTracks: 1
[05/31 14:51:05    150s] # From Library, align V-Layer z-1 pins to tracks.
[05/31 14:51:05    150s] #   V-Align Layer name: <M1>.
[05/31 14:51:05    150s] # From Library, align H-Layer z-2 pins to tracks.
[05/31 14:51:05    150s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/31 14:51:05    150s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:51:05    150s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:51:05    150s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:51:05    150s] SiteArray: use 20,480 bytes
[05/31 14:51:05    150s] SiteArray: current memory after site array memory allocation 4244.3M
[05/31 14:51:05    150s] SiteArray: FP blocked sites are writable
[05/31 14:51:05    150s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:51:05    150s] Atter site array init, number of instance map data is 0.
[05/31 14:51:05    150s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.001, REAL:0.001, MEM:4244.3M, EPOCH TIME: 1748717465.766025
[05/31 14:51:05    150s] 
[05/31 14:51:05    150s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:51:05    150s] 
[05/31 14:51:05    150s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:51:05    150s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.002, MEM:4244.3M, EPOCH TIME: 1748717465.766180
[05/31 14:51:05    150s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4244.3M, EPOCH TIME: 1748717465.766214
[05/31 14:51:05    150s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 14:51:05    150s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4244.3M, EPOCH TIME: 1748717465.766286
[05/31 14:51:05    150s] Begin checking placement ... (start mem=4244.3M, init mem=4244.3M)
[05/31 14:51:05    150s] Begin checking exclusive groups violation ...
[05/31 14:51:05    150s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 14:51:05    150s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 14:51:05    150s] 
[05/31 14:51:05    150s] Running CheckPlace using 1 thread in normal mode...
[05/31 14:51:05    150s] 
[05/31 14:51:05    150s] ...checkPlace normal is done!
[05/31 14:51:05    150s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4244.3M, EPOCH TIME: 1748717465.767012
[05/31 14:51:05    150s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:4244.3M, EPOCH TIME: 1748717465.767067
[05/31 14:51:05    150s] *info: Placed = 10            
[05/31 14:51:05    150s] *info: Unplaced = 0           
[05/31 14:51:05    150s] Placement Density:16.04%(9/60)
[05/31 14:51:05    150s] Placement Density (including fixed std cells):16.04%(9/60)
[05/31 14:51:05    150s] Cell adder LLGs are deleted
[05/31 14:51:05    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:51:05    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:05    150s] # Resetting pin-track-align track data.
[05/31 14:51:05    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:05    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:05    150s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4244.3M)
[05/31 14:51:05    150s] OPERPROF: Finished checkPlace at level 1, CPU:0.012, REAL:0.012, MEM:4244.3M, EPOCH TIME: 1748717465.769522
[05/31 14:51:05    150s] Turning off fast DC mode.
[05/31 14:51:05    150s] 
[05/31 14:51:05    150s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/31 14:51:05    150s] *** Changed status on (0) nets in Clock.
[05/31 14:51:05    150s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4244.3M) ***
[05/31 14:51:05    150s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/31 14:51:05    150s] Type 'man IMPEXT-3493' for more detail.
[05/31 14:51:05    150s] % Begin globalRoute (date=05/31 14:51:05, mem=3907.4M)
[05/31 14:51:05    150s] 
[05/31 14:51:05    150s] globalRoute
[05/31 14:51:05    150s] 
[05/31 14:51:05    150s] #Start globalRoute on Sat May 31 14:51:05 2025
[05/31 14:51:05    150s] #
[05/31 14:51:05    150s] ### Time Record (globalRoute) is installed.
[05/31 14:51:05    150s] ### Time Record (Pre Callback) is installed.
[05/31 14:51:05    150s] ### Time Record (Pre Callback) is uninstalled.
[05/31 14:51:05    150s] ### Time Record (DB Import) is installed.
[05/31 14:51:05    150s] ### Time Record (Timing Data Generation) is installed.
[05/31 14:51:05    150s] #Generating timing data, please wait...
[05/31 14:51:05    150s] #36 total nets, 36 already routed, 36 will ignore in trialRoute
[05/31 14:51:05    150s] ### run_trial_route starts on Sat May 31 14:51:05 2025 with memory = 3908.15 (MB), peak = 4070.41 (MB)
[05/31 14:51:05    150s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:05    150s] ### dump_timing_file starts on Sat May 31 14:51:05 2025 with memory = 3907.96 (MB), peak = 4070.41 (MB)
[05/31 14:51:05    150s] ### extractRC starts on Sat May 31 14:51:05 2025 with memory = 3907.96 (MB), peak = 4070.41 (MB)
[05/31 14:51:05    150s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:51:05    150s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:05    150s] ### List of enabled active setup view(s) before pruning:
[05/31 14:51:05    150s] ###     view_slow_mission (ID=0)
[05/31 14:51:05    150s] ### Total 1 view(s).
[05/31 14:51:05    150s] ### Only one setup view is available. No pruning.
[05/31 14:51:05    150s] ### 0 out of 1 active view(s) are pruned
[05/31 14:51:05    150s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3908.16 (MB), peak = 4070.41 (MB)
[05/31 14:51:05    150s] ### generate_preroute_timing_data starts on Sat May 31 14:51:05 2025 with memory = 3908.16 (MB), peak = 4070.41 (MB)
[05/31 14:51:05    150s] #Reporting timing...
[05/31 14:51:05    150s] ### report_timing starts on Sat May 31 14:51:05 2025 with memory = 3908.16 (MB), peak = 4070.41 (MB)
[05/31 14:51:06    151s] ### report_timing cpu:00:00:01, real:00:00:01, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:06    151s] 
[05/31 14:51:06    151s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:51:06    151s] TLC MultiMap info (StdDelay):
[05/31 14:51:06    151s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:51:06    151s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:51:06    151s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:51:06    151s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:51:06    151s]  Setting StdDelay to: 6.1ps
[05/31 14:51:06    151s] 
[05/31 14:51:06    151s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:51:06    151s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/31 14:51:06    151s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3945.94 (MB), peak = 4093.63 (MB)
[05/31 14:51:06    151s] #Library Standard Delay: 6.10ps
[05/31 14:51:06    151s] #Slack threshold: 12.20ps
[05/31 14:51:06    151s] ### generate_net_cdm_timing starts on Sat May 31 14:51:06 2025 with memory = 3945.94 (MB), peak = 4093.63 (MB)
[05/31 14:51:06    151s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:06    151s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/31 14:51:06    151s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3946.06 (MB), peak = 4093.63 (MB)
[05/31 14:51:07    151s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:51:08    153s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3951.74 (MB), peak = 4093.63 (MB)
[05/31 14:51:08    153s] #Default setup view is reset to view_slow_mission.
[05/31 14:51:08    153s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3951.74 (MB), peak = 4093.63 (MB)
[05/31 14:51:08    153s] ### generate_preroute_timing_data cpu:00:00:03, real:00:00:03, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:08    153s] #Current view: view_slow_mission 
[05/31 14:51:08    153s] #Current enabled view: view_slow_mission 
[05/31 14:51:08    153s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3951.74 (MB), peak = 4093.63 (MB)
[05/31 14:51:08    153s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:08    153s] #Done generating timing data.
[05/31 14:51:08    153s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 14:51:08    153s] ### Add 31 auto generated vias to default rule
[05/31 14:51:08    153s] ### info: trigger full reload of library data.
[05/31 14:51:08    153s] ### Add 137 auto generated vias to default rule
[05/31 14:51:09    154s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:09    154s] ### Net info: total nets: 40
[05/31 14:51:09    154s] ### Net info: dirty nets: 0
[05/31 14:51:09    154s] ### Net info: marked as disconnected nets: 0
[05/31 14:51:09    154s] ### Net info: fully routed nets: 0
[05/31 14:51:09    154s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 14:51:09    154s] ### Net info: unrouted nets: 36
[05/31 14:51:09    154s] ### Net info: re-extraction nets: 0
[05/31 14:51:09    154s] ### Net info: ignored nets: 0
[05/31 14:51:09    154s] ### Net info: skip routing nets: 0
[05/31 14:51:09    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:09    154s] ### import design signature (4): route=1224426920 fixed_route=1224426920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=578769667 dirty_area=0 del_dirty_area=0 cell=825922003 placement=1106680681 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1 timing=1224426920 sns=1224426920
[05/31 14:51:09    154s] ### Time Record (DB Import) is uninstalled.
[05/31 14:51:09    154s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 14:51:09    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:09    154s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:09    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:09    154s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:09    154s] ### Time Record (Global Routing) is installed.
[05/31 14:51:09    154s] ### Time Record (Global Routing) is uninstalled.
[05/31 14:51:09    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:09    154s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:09    154s] #Start routing data preparation on Sat May 31 14:51:09 2025
[05/31 14:51:09    154s] #
[05/31 14:51:09    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:09    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:10    155s] ### Time Record (Cell Pin Access) is installed.
[05/31 14:51:10    155s] #Rebuild pin access data for design.
[05/31 14:51:10    155s] #Initial pin access analysis.
[05/31 14:51:12    157s] #Detail pin access analysis.
[05/31 14:51:13    158s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 14:51:13    158s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 14:51:13    158s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 14:51:13    158s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:51:13    158s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:51:13    158s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:51:13    158s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:51:13    158s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:51:13    158s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 14:51:13    158s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:51:13    158s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:51:13    158s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 14:51:13    158s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 14:51:13    158s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:51:13    158s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:51:13    158s] #pin_access_rlayer=3(C1)
[05/31 14:51:13    158s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:51:13    158s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:51:13    158s] #enable_dpt_layer_shield=F
[05/31 14:51:13    158s] #has_line_end_grid=F
[05/31 14:51:13    158s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3934.71 (MB), peak = 4093.63 (MB)
[05/31 14:51:13    158s] #Regenerating Ggrids automatically.
[05/31 14:51:13    158s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 14:51:13    158s] #Using automatically generated G-grids.
[05/31 14:51:14    159s] #Done routing data preparation.
[05/31 14:51:14    159s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3939.65 (MB), peak = 4093.63 (MB)
[05/31 14:51:14    159s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:14    159s] #Start instance access analysis using 1 thread...
[05/31 14:51:14    159s] #Set layer M1 to be advanced pin access layer.
[05/31 14:51:14    159s] ### Time Record (Instance Pin Access) is installed.
[05/31 14:51:14    159s] #0 instance pins are hard to access
[05/31 14:51:14    159s] #Instance access analysis statistics:
[05/31 14:51:14    159s] #Cpu time = 00:00:00
[05/31 14:51:14    159s] #Elapsed time = 00:00:00
[05/31 14:51:14    159s] #Increased memory = 0.06 (MB)
[05/31 14:51:14    159s] #Total memory = 3939.71 (MB)
[05/31 14:51:14    159s] #Peak memory = 4143.37 (MB)
[05/31 14:51:14    159s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Summary of active signal nets routing constraints set by OPT:
[05/31 14:51:14    159s] #	preferred routing layers      : 0
[05/31 14:51:14    159s] #	preferred routing layer effort: 0
[05/31 14:51:14    159s] #	preferred extra space         : 0
[05/31 14:51:14    159s] #	preferred multi-cut via       : 0
[05/31 14:51:14    159s] #	avoid detour                  : 0
[05/31 14:51:14    159s] #	expansion ratio               : 0
[05/31 14:51:14    159s] #	net priority                  : 0
[05/31 14:51:14    159s] #	s2s control                   : 0
[05/31 14:51:14    159s] #	avoid chaining                : 0
[05/31 14:51:14    159s] #	inst-based stacking via       : 0
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Summary of active signal nets routing constraints set by USER:
[05/31 14:51:14    159s] #	preferred routing layers      : 0
[05/31 14:51:14    159s] #	preferred routing layer effort     : 0
[05/31 14:51:14    159s] #	preferred extra space              : 0
[05/31 14:51:14    159s] #	preferred multi-cut via            : 0
[05/31 14:51:14    159s] #	avoid detour                       : 0
[05/31 14:51:14    159s] #	net weight                         : 0
[05/31 14:51:14    159s] #	avoid chaining                     : 0
[05/31 14:51:14    159s] #	cell-based stacking via (required) : 0
[05/31 14:51:14    159s] #	cell-based stacking via (optional) : 0
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Start timing driven prevention iteration...
[05/31 14:51:14    159s] ### td_prevention_read_timing_data starts on Sat May 31 14:51:14 2025 with memory = 3939.71 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] #Setup timing driven global route constraints on 0 nets
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #----------------------------------------------------
[05/31 14:51:14    159s] # Summary of active signal nets routing constraints
[05/31 14:51:14    159s] #+--------------------------+-----------+
[05/31 14:51:14    159s] #+--------------------------+-----------+
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #----------------------------------------------------
[05/31 14:51:14    159s] #Skipped timing-driven prevention.
[05/31 14:51:14    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.71 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 14:51:14    159s] #Total number of routable nets = 36.
[05/31 14:51:14    159s] #Total number of nets in the design = 40.
[05/31 14:51:14    159s] #36 routable nets do not have any wires.
[05/31 14:51:14    159s] #36 nets will be global routed.
[05/31 14:51:14    159s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:14    159s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:14    159s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Finished routing data preparation on Sat May 31 14:51:14 2025
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Cpu time = 00:00:00
[05/31 14:51:14    159s] #Elapsed time = 00:00:00
[05/31 14:51:14    159s] #Increased memory = 0.19 (MB)
[05/31 14:51:14    159s] #Total memory = 3939.90 (MB)
[05/31 14:51:14    159s] #Peak memory = 4143.37 (MB)
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:14    159s] ### Time Record (Global Routing) is installed.
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Start global routing on Sat May 31 14:51:14 2025
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Start global routing initialization on Sat May 31 14:51:14 2025
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Number of eco nets is 0
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Start global routing data preparation on Sat May 31 14:51:14 2025
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] #Start routing resource analysis on Sat May 31 14:51:14 2025
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### init_is_bin_blocked starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### adjust_flow_cap starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### set_via_blocked starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### copy_flow starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] #Routing resource analysis is done on Sat May 31 14:51:14 2025
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### report_flow_cap starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #  Resource Analysis:
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 14:51:14    159s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 14:51:14    159s] #  --------------------------------------------------------------
[05/31 14:51:14    159s] #  M1             V          10          77          49    71.43%
[05/31 14:51:14    159s] #  M2             H          72          51          49    16.33%
[05/31 14:51:14    159s] #  C1             V          92          20          49     8.16%
[05/31 14:51:14    159s] #  C2             H         109           1          49     0.00%
[05/31 14:51:14    159s] #  C3             V         111           1          49     0.00%
[05/31 14:51:14    159s] #  C4             H         110           0          49     0.00%
[05/31 14:51:14    159s] #  C5             V         112           0          49     0.00%
[05/31 14:51:14    159s] #  JA             H          10           0          49     0.00%
[05/31 14:51:14    159s] #  QA             V           3           0          49    57.14%
[05/31 14:51:14    159s] #  QB             H           3           0          49    57.14%
[05/31 14:51:14    159s] #  LB             V           2           0          49    71.43%
[05/31 14:51:14    159s] #  --------------------------------------------------------------
[05/31 14:51:14    159s] #  Total                    634      13.56%         539    25.60%
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### analyze_m2_tracks starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### report_initial_resource starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### mark_pg_pins_accessibility starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### set_net_region starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Global routing data preparation is done on Sat May 31 14:51:14 2025
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### prepare_level starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### init level 1 starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### Level 1 hgrid = 7 X 7
[05/31 14:51:14    159s] ### prepare_level_flow starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Global routing initialization is done on Sat May 31 14:51:14 2025
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Skip 1/2 round for no nets in the round...
[05/31 14:51:14    159s] #Route nets in 2/2 round...
[05/31 14:51:14    159s] #start global routing iteration 1...
[05/31 14:51:14    159s] ### init_flow_edge starts on Sat May 31 14:51:14 2025 with memory = 3939.90 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### cal_flow starts on Sat May 31 14:51:14 2025 with memory = 3940.40 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### routing at level 1 (topmost level) iter 0
[05/31 14:51:14    159s] ### measure_qor starts on Sat May 31 14:51:14 2025 with memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### measure_congestion starts on Sat May 31 14:51:14 2025 with memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #start global routing iteration 2...
[05/31 14:51:14    159s] ### routing at level 1 (topmost level) iter 1
[05/31 14:51:14    159s] ### measure_qor starts on Sat May 31 14:51:14 2025 with memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### measure_congestion starts on Sat May 31 14:51:14 2025 with memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### route_end starts on Sat May 31 14:51:14 2025 with memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 14:51:14    159s] #Total number of routable nets = 36.
[05/31 14:51:14    159s] #Total number of nets in the design = 40.
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #36 routable nets have routed wires.
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Routed nets constraints summary:
[05/31 14:51:14    159s] #-----------------------------
[05/31 14:51:14    159s] #        Rules   Unconstrained  
[05/31 14:51:14    159s] #-----------------------------
[05/31 14:51:14    159s] #      Default              36  
[05/31 14:51:14    159s] #-----------------------------
[05/31 14:51:14    159s] #        Total              36  
[05/31 14:51:14    159s] #-----------------------------
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Routing constraints summary of the whole design:
[05/31 14:51:14    159s] #-----------------------------
[05/31 14:51:14    159s] #        Rules   Unconstrained  
[05/31 14:51:14    159s] #-----------------------------
[05/31 14:51:14    159s] #      Default              36  
[05/31 14:51:14    159s] #-----------------------------
[05/31 14:51:14    159s] #        Total              36  
[05/31 14:51:14    159s] #-----------------------------
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 14:51:14 2025 with memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### cal_base_flow starts on Sat May 31 14:51:14 2025 with memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### init_flow_edge starts on Sat May 31 14:51:14 2025 with memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### cal_flow starts on Sat May 31 14:51:14 2025 with memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### report_overcon starts on Sat May 31 14:51:14 2025 with memory = 3941.08 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #                 OverCon          
[05/31 14:51:14    159s] #                  #Gcell    %Gcell
[05/31 14:51:14    159s] #     Layer           (1)   OverCon  Flow/Cap
[05/31 14:51:14    159s] #  ----------------------------------------------
[05/31 14:51:14    159s] #  M1            0(0.00%)   (0.00%)     0.73  
[05/31 14:51:14    159s] #  M2            0(0.00%)   (0.00%)     0.44  
[05/31 14:51:14    159s] #  C1            0(0.00%)   (0.00%)     0.21  
[05/31 14:51:14    159s] #  C2            0(0.00%)   (0.00%)     0.02  
[05/31 14:51:14    159s] #  C3            0(0.00%)   (0.00%)     0.01  
[05/31 14:51:14    159s] #  C4            0(0.00%)   (0.00%)     0.00  
[05/31 14:51:14    159s] #  C5            0(0.00%)   (0.00%)     0.00  
[05/31 14:51:14    159s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/31 14:51:14    159s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/31 14:51:14    159s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/31 14:51:14    159s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/31 14:51:14    159s] #  ----------------------------------------------
[05/31 14:51:14    159s] #     Total      0(0.00%)   (0.00%)
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/31 14:51:14    159s] #  Overflow after GR: 0.00% H + 0.00% V
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### cal_base_flow starts on Sat May 31 14:51:14 2025 with memory = 3941.34 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### init_flow_edge starts on Sat May 31 14:51:14 2025 with memory = 3941.34 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### cal_flow starts on Sat May 31 14:51:14 2025 with memory = 3941.34 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### generate_cong_map_content starts on Sat May 31 14:51:14 2025 with memory = 3941.34 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### Sync with Inovus CongMap starts on Sat May 31 14:51:14 2025 with memory = 3941.34 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #Hotspot report including placement blocked areas
[05/31 14:51:14    159s] OPERPROF: Starting HotSpotCal at level 1, MEM:4630.3M, EPOCH TIME: 1748717474.977628
[05/31 14:51:14    159s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:51:14    159s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[05/31 14:51:14    159s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:51:14    159s] [hotspot] |   M1(V)    |          2.00 |          2.00 |     2.16     8.64     6.48     9.92 |
[05/31 14:51:14    159s] [hotspot] |   M2(H)    |          2.00 |          2.00 |     8.64     2.16    10.09     6.48 |
[05/31 14:51:14    159s] [hotspot] |   C1(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:51:14    159s] [hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:51:14    159s] [hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:51:14    159s] [hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:51:14    159s] [hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:51:14    159s] [hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:51:14    159s] [hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:51:14    159s] [hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:51:14    159s] [hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:51:14    159s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:51:14    159s] [hotspot] |   worst    | (M1)     2.00 | (M1)     2.00 |                                     |
[05/31 14:51:14    159s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:51:14    159s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[05/31 14:51:14    159s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:51:14    159s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 14:51:14    159s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/31 14:51:14    159s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 14:51:14    159s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.002, MEM:4630.3M, EPOCH TIME: 1748717474.979161
[05/31 14:51:14    159s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### update starts on Sat May 31 14:51:14 2025 with memory = 3941.39 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #Complete Global Routing.
[05/31 14:51:14    159s] #Total wire length = 94 um.
[05/31 14:51:14    159s] #Total half perimeter of net bounding box = 126 um.
[05/31 14:51:14    159s] #Total wire length on LAYER M1 = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER M2 = 43 um.
[05/31 14:51:14    159s] #Total wire length on LAYER C1 = 31 um.
[05/31 14:51:14    159s] #Total wire length on LAYER C2 = 11 um.
[05/31 14:51:14    159s] #Total wire length on LAYER C3 = 9 um.
[05/31 14:51:14    159s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER JA = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER QA = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER QB = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER LB = 0 um.
[05/31 14:51:14    159s] #Total number of vias = 53
[05/31 14:51:14    159s] #Up-Via Summary (total 53):
[05/31 14:51:14    159s] #           
[05/31 14:51:14    159s] #-----------------------
[05/31 14:51:14    159s] # M1                  5
[05/31 14:51:14    159s] # M2                 34
[05/31 14:51:14    159s] # C1                 10
[05/31 14:51:14    159s] # C2                  4
[05/31 14:51:14    159s] #-----------------------
[05/31 14:51:14    159s] #                    53 
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### update cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### report_overcon starts on Sat May 31 14:51:14 2025 with memory = 3941.39 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### report_overcon starts on Sat May 31 14:51:14 2025 with memory = 3941.39 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:14    159s] #Max overcon = 0 track.
[05/31 14:51:14    159s] #Total overcon = 0.00%.
[05/31 14:51:14    159s] #Worst layer Gcell overcon rate = 0.00%.
[05/31 14:51:14    159s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### global_route design signature (7): route=2026813146 net_attr=1766610555
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Global routing statistics:
[05/31 14:51:14    159s] #Cpu time = 00:00:00
[05/31 14:51:14    159s] #Elapsed time = 00:00:00
[05/31 14:51:14    159s] #Increased memory = 1.49 (MB)
[05/31 14:51:14    159s] #Total memory = 3941.39 (MB)
[05/31 14:51:14    159s] #Peak memory = 4143.37 (MB)
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Finished global routing on Sat May 31 14:51:14 2025
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### Time Record (Global Routing) is uninstalled.
[05/31 14:51:14    159s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:14    159s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:14    159s] ### track-assign external-init starts on Sat May 31 14:51:14 2025 with memory = 3941.39 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:14    159s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:14    159s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:14    159s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:14    159s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:14    159s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:14    159s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.39 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### track-assign engine-init starts on Sat May 31 14:51:14 2025 with memory = 3941.39 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:14    159s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:14    159s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### track-assign core-engine starts on Sat May 31 14:51:14 2025 with memory = 3941.39 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #Start Track Assignment.
[05/31 14:51:14    159s] #Done with 31 horizontal wires in 1 hboxes and 22 vertical wires in 1 hboxes.
[05/31 14:51:14    159s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[05/31 14:51:14    159s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Track assignment summary:
[05/31 14:51:14    159s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/31 14:51:14    159s] #------------------------------------------------------------------------
[05/31 14:51:14    159s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:14    159s] # M2            39.27 	  0.31%  	  0.00% 	  0.20%
[05/31 14:51:14    159s] # C1            30.03 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:14    159s] # C2             9.49 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:14    159s] # C3             6.86 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:14    159s] # C4             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:14    159s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:14    159s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:14    159s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:14    159s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:14    159s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:14    159s] #------------------------------------------------------------------------
[05/31 14:51:14    159s] # All          85.65  	  0.14% 	  0.00% 	  0.00%
[05/31 14:51:14    159s] #Complete Track Assignment.
[05/31 14:51:14    159s] #Total wire length = 84 um.
[05/31 14:51:14    159s] #Total half perimeter of net bounding box = 126 um.
[05/31 14:51:14    159s] #Total wire length on LAYER M1 = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER M2 = 38 um.
[05/31 14:51:14    159s] #Total wire length on LAYER C1 = 29 um.
[05/31 14:51:14    159s] #Total wire length on LAYER C2 = 9 um.
[05/31 14:51:14    159s] #Total wire length on LAYER C3 = 7 um.
[05/31 14:51:14    159s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER JA = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER QA = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER QB = 0 um.
[05/31 14:51:14    159s] #Total wire length on LAYER LB = 0 um.
[05/31 14:51:14    159s] #Total number of vias = 53
[05/31 14:51:14    159s] #Up-Via Summary (total 53):
[05/31 14:51:14    159s] #           
[05/31 14:51:14    159s] #-----------------------
[05/31 14:51:14    159s] # M1                  5
[05/31 14:51:14    159s] # M2                 34
[05/31 14:51:14    159s] # C1                 10
[05/31 14:51:14    159s] # C2                  4
[05/31 14:51:14    159s] #-----------------------
[05/31 14:51:14    159s] #                    53 
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### track_assign design signature (10): route=574234961
[05/31 14:51:14    159s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:14    159s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:14    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.62 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Start post global route fixing for timing critical nets ...
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] ### update_timing_after_routing starts on Sat May 31 14:51:14 2025 with memory = 3941.62 (MB), peak = 4143.37 (MB)
[05/31 14:51:14    159s] ### Time Record (Timing Data Generation) is installed.
[05/31 14:51:14    159s] #* Updating design timing data...
[05/31 14:51:14    159s] #Extracting RC...
[05/31 14:51:14    159s] Un-suppress "**WARN ..." messages.
[05/31 14:51:14    159s] #
[05/31 14:51:14    159s] #Start tQuantus RC extraction...
[05/31 14:51:14    159s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[05/31 14:51:14    159s] #Extract in track assign mode
[05/31 14:51:14    159s] #Start extraction data preparation
[05/31 14:51:14    159s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:14    159s] #Start building rc corner(s)...
[05/31 14:51:14    159s] #Number of RC Corner = 2
[05/31 14:51:14    159s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 14:51:14    159s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 14:51:15    159s] #(i=11, n=11 2000)
[05/31 14:51:15    159s] #M1 -> M1 (1)
[05/31 14:51:15    159s] #M2 -> M2 (2)
[05/31 14:51:15    159s] #C1 -> C1 (3)
[05/31 14:51:15    159s] #C2 -> C2 (4)
[05/31 14:51:15    159s] #C3 -> C3 (5)
[05/31 14:51:15    159s] #C4 -> C4 (6)
[05/31 14:51:15    159s] #C5 -> C5 (7)
[05/31 14:51:15    159s] #JA -> JA (8)
[05/31 14:51:15    159s] #QA -> QA (9)
[05/31 14:51:15    159s] #QB -> QB (10)
[05/31 14:51:15    159s] #LB -> LB (11)
[05/31 14:51:15    159s] #SADV_On
[05/31 14:51:15    159s] # Corner(s) : 
[05/31 14:51:15    159s] #rc_fast [25.00] 
[05/31 14:51:15    159s] #rc_slow [25.00]
[05/31 14:51:16    161s] # Corner id: 0
[05/31 14:51:16    161s] # Layout Scale: 1.000000
[05/31 14:51:16    161s] # Has Metal Fill model: yes
[05/31 14:51:16    161s] # Temperature was set
[05/31 14:51:16    161s] # Temperature : 25.000000
[05/31 14:51:16    161s] # Ref. Temp   : 25.000000
[05/31 14:51:16    161s] # Corner id: 1
[05/31 14:51:16    161s] # Layout Scale: 1.000000
[05/31 14:51:16    161s] # Has Metal Fill model: yes
[05/31 14:51:16    161s] # Temperature was set
[05/31 14:51:16    161s] # Temperature : 25.000000
[05/31 14:51:16    161s] # Ref. Temp   : 25.000000
[05/31 14:51:16    161s] #total pattern=286 [22, 2124]
[05/31 14:51:16    161s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/31 14:51:16    161s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 14:51:16    161s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 14:51:16    161s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/31 14:51:16    161s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/31 14:51:16    161s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/31 14:51:16    161s] #number model r/c [2,2] [22,2124] read
[05/31 14:51:16    161s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3952.82 (MB), peak = 4143.37 (MB)
[05/31 14:51:19    163s] #Finish check_net_pin_list step Enter extract
[05/31 14:51:19    163s] #Start init net ripin tree building
[05/31 14:51:19    163s] #Finish init net ripin tree building
[05/31 14:51:19    163s] #Cpu time = 00:00:00
[05/31 14:51:19    163s] #Elapsed time = 00:00:00
[05/31 14:51:19    163s] #Increased memory = 0.00 (MB)
[05/31 14:51:19    163s] #Total memory = 3961.26 (MB)
[05/31 14:51:19    163s] #Peak memory = 4143.37 (MB)
[05/31 14:51:19    163s] #begin processing metal fill model file
[05/31 14:51:19    163s] #end processing metal fill model file
[05/31 14:51:19    163s] ### track-assign external-init starts on Sat May 31 14:51:19 2025 with memory = 3961.26 (MB), peak = 4143.37 (MB)
[05/31 14:51:19    163s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:19    163s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:19    163s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:19    163s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:19    163s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:19    163s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:19    163s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:19    163s] ### track-assign engine-init starts on Sat May 31 14:51:19 2025 with memory = 3961.26 (MB), peak = 4143.37 (MB)
[05/31 14:51:19    163s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:19    163s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:19    163s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:19    163s] #
[05/31 14:51:19    163s] #Start Post Track Assignment Wire Spread.
[05/31 14:51:19    163s] #Done with 9 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
[05/31 14:51:19    163s] #Complete Post Track Assignment Wire Spread.
[05/31 14:51:19    163s] #
[05/31 14:51:19    163s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:19    163s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:19    163s] #Length limit = 200 pitches
[05/31 14:51:19    163s] #opt mode = 2
[05/31 14:51:19    163s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:19    163s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:19    163s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:19    163s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:19    163s] #Finish check_net_pin_list step Fix net pin list
[05/31 14:51:19    163s] #Start generate extraction boxes.
[05/31 14:51:19    163s] #
[05/31 14:51:19    163s] #Extract using 30 x 30 Hboxes
[05/31 14:51:19    163s] #2x2 initial hboxes
[05/31 14:51:19    163s] #Use area based hbox pruning.
[05/31 14:51:19    163s] #0/0 hboxes pruned.
[05/31 14:51:19    163s] #Complete generating extraction boxes.
[05/31 14:51:19    163s] #Start step Extraction
[05/31 14:51:19    163s] #Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
[05/31 14:51:19    163s] #Process 0 special clock nets for rc extraction
[05/31 14:51:19    163s] #Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 14:51:19    163s] #Run Statistics for Extraction:
[05/31 14:51:19    163s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:51:19    163s] #   Increased memory =     0.93 (MB), total memory =  3962.24 (MB), peak memory =  4143.37 (MB)
[05/31 14:51:19    163s] #
[05/31 14:51:19    163s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/31 14:51:19    163s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3962.24 (MB), peak = 4143.37 (MB)
[05/31 14:51:19    163s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 14:51:19    163s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:51:19    163s] #RC Statistics: 0 Res, 25 Ground Cap, 3 XCap (Edge to Edge)
[05/31 14:51:19    163s] #Register nets and terms for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d
[05/31 14:51:19    163s] #Finish registering nets and terms for rcdb.
[05/31 14:51:19    163s] #Start writing RC data.
[05/31 14:51:19    163s] #Finish writing RC data
[05/31 14:51:19    163s] #Finish writing rcdb with 100 nodes, 64 edges, and 6 xcaps
[05/31 14:51:19    163s] #0 inserted nodes are removed
[05/31 14:51:19    163s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 14:51:19    163s] ### track-assign external-init starts on Sat May 31 14:51:19 2025 with memory = 3965.39 (MB), peak = 4143.37 (MB)
[05/31 14:51:19    163s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:19    163s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:19    163s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:19    163s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:19    163s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:19    163s] ### track-assign engine-init starts on Sat May 31 14:51:19 2025 with memory = 3964.54 (MB), peak = 4143.37 (MB)
[05/31 14:51:19    163s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:19    163s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:19    163s] #Remove Post Track Assignment Wire Spread
[05/31 14:51:19    163s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:19    163s] Restoring parasitic data from file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d' ...
[05/31 14:51:19    163s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d' for reading (mem: 4634.621M)
[05/31 14:51:19    163s] Reading RCDB with compressed RC data.
[05/31 14:51:19    163s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d' for content verification (mem: 4634.621M)
[05/31 14:51:19    163s] Reading RCDB with compressed RC data.
[05/31 14:51:19    163s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d': 0 access done (mem: 4634.621M)
[05/31 14:51:19    163s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d': 0 access done (mem: 4634.621M)
[05/31 14:51:19    163s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4634.621M)
[05/31 14:51:19    163s] Following multi-corner parasitics specified:
[05/31 14:51:19    163s] 	/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d (rcdb)
[05/31 14:51:19    163s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d' for reading (mem: 4634.621M)
[05/31 14:51:19    163s] Reading RCDB with compressed RC data.
[05/31 14:51:19    163s] 		Cell adder has rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d specified
[05/31 14:51:19    163s] Cell adder, hinst 
[05/31 14:51:19    163s] processing rcdb (/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d) for hinst (top) of cell (adder);
[05/31 14:51:19    163s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d': 0 access done (mem: 4634.621M)
[05/31 14:51:19    163s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4634.621M)
[05/31 14:51:19    163s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_0faeLZ.rcdb.d/adder.rcdb.d' for reading (mem: 4634.621M)
[05/31 14:51:19    163s] Reading RCDB with compressed RC data.
[05/31 14:51:22    165s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_0faeLZ.rcdb.d/adder.rcdb.d': 0 access done (mem: 4634.621M)
[05/31 14:51:22    165s] Lumped Parasitic Loading Completed (total cpu=0:00:02.4, real=0:00:03.0, current mem=4634.621M)
[05/31 14:51:22    165s] Done read_parasitics... (cpu: 0:00:02.4 real: 0:00:03.0 mem: 4634.621M)
[05/31 14:51:22    165s] #
[05/31 14:51:22    165s] #Restore RCDB.
[05/31 14:51:22    165s] ### track-assign external-init starts on Sat May 31 14:51:22 2025 with memory = 3965.21 (MB), peak = 4143.37 (MB)
[05/31 14:51:22    165s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:22    165s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:22    165s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:22    165s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:22    165s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:22    165s] ### track-assign engine-init starts on Sat May 31 14:51:22 2025 with memory = 3965.21 (MB), peak = 4143.37 (MB)
[05/31 14:51:22    165s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:22    165s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:22    165s] #Remove Post Track Assignment Wire Spread
[05/31 14:51:22    165s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:22    165s] #
[05/31 14:51:22    165s] #Complete tQuantus RC extraction.
[05/31 14:51:22    165s] #Cpu time = 00:00:07
[05/31 14:51:22    165s] #Elapsed time = 00:00:07
[05/31 14:51:22    165s] #Increased memory = 22.45 (MB)
[05/31 14:51:22    165s] #Total memory = 3964.07 (MB)
[05/31 14:51:22    165s] #Peak memory = 4143.37 (MB)
[05/31 14:51:22    165s] #
[05/31 14:51:22    165s] Un-suppress "**WARN ..." messages.
[05/31 14:51:22    165s] #RC Extraction Completed...
[05/31 14:51:22    165s] ### update_timing starts on Sat May 31 14:51:22 2025 with memory = 3964.07 (MB), peak = 4143.37 (MB)
[05/31 14:51:22    165s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/31 14:51:22    165s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/31 14:51:22    165s] ### generate_postroute_timing_data starts on Sat May 31 14:51:22 2025 with memory = 3946.34 (MB), peak = 4143.37 (MB)
[05/31 14:51:22    165s] #Reporting timing...
[05/31 14:51:22    165s] ### report_timing starts on Sat May 31 14:51:22 2025 with memory = 3946.34 (MB), peak = 4143.37 (MB)
[05/31 14:51:23    167s] ### report_timing cpu:00:00:02, real:00:00:02, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:23    167s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/31 14:51:23    167s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3992.06 (MB), peak = 4143.37 (MB)
[05/31 14:51:23    167s] #Library Standard Delay: 6.10ps
[05/31 14:51:23    167s] #Slack threshold: 0.00ps
[05/31 14:51:23    167s] ### generate_net_cdm_timing starts on Sat May 31 14:51:23 2025 with memory = 3992.06 (MB), peak = 4143.37 (MB)
[05/31 14:51:23    167s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:23    167s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/31 14:51:23    167s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3992.06 (MB), peak = 4143.37 (MB)
[05/31 14:51:23    167s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3992.82 (MB), peak = 4143.37 (MB)
[05/31 14:51:23    167s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/31 14:51:23    167s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3992.88 (MB), peak = 4143.37 (MB)
[05/31 14:51:23    167s] Un-suppress "**WARN ..." messages.
[05/31 14:51:23    167s] ### generate_postroute_timing_data cpu:00:00:02, real:00:00:02, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:23    167s] #Number of victim nets: 0
[05/31 14:51:23    167s] #Number of aggressor nets: 0
[05/31 14:51:23    167s] #Number of weak nets: 0
[05/31 14:51:23    167s] #Number of critical nets: 0
[05/31 14:51:23    167s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/31 14:51:23    167s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/31 14:51:23    167s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/31 14:51:23    167s] #Total number of nets: 36
[05/31 14:51:23    167s] ### update_timing cpu:00:00:02, real:00:00:02, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:23    167s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 14:51:23    167s] ### update_timing_after_routing cpu:00:00:08, real:00:00:09, mem:3.9 GB, peak:4.0 GB
[05/31 14:51:23    167s] #Total number of significant detoured timing critical nets is 0
[05/31 14:51:23    167s] #Total number of selected detoured timing critical nets is 0
[05/31 14:51:23    167s] #
[05/31 14:51:23    167s] #----------------------------------------------------
[05/31 14:51:23    167s] # Summary of active signal nets routing constraints
[05/31 14:51:23    167s] #+--------------------------+-----------+
[05/31 14:51:23    167s] #+--------------------------+-----------+
[05/31 14:51:23    167s] #
[05/31 14:51:23    167s] #----------------------------------------------------
[05/31 14:51:23    167s] ### run_free_timing_graph starts on Sat May 31 14:51:23 2025 with memory = 3992.88 (MB), peak = 4143.37 (MB)
[05/31 14:51:23    167s] ### Time Record (Timing Data Generation) is installed.
[05/31 14:51:24    167s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 14:51:24    167s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
[05/31 14:51:24    167s] ### run_build_timing_graph starts on Sat May 31 14:51:24 2025 with memory = 3620.78 (MB), peak = 4143.37 (MB)
[05/31 14:51:24    167s] ### Time Record (Timing Data Generation) is installed.
[05/31 14:51:24    168s] Current (total cpu=0:02:48, real=0:04:51, peak res=4143.4M, current mem=3928.4M)
[05/31 14:51:24    168s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3939.5M, current mem=3939.5M)
[05/31 14:51:24    168s] Current (total cpu=0:02:48, real=0:04:51, peak res=4143.4M, current mem=3939.5M)
[05/31 14:51:24    168s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 14:51:24    168s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:24    168s] ### track-assign external-init starts on Sat May 31 14:51:24 2025 with memory = 3939.48 (MB), peak = 4143.37 (MB)
[05/31 14:51:24    168s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:24    168s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:24    168s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:24    168s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:24    168s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:24    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.48 (MB), peak = 4143.37 (MB)
[05/31 14:51:24    168s] #* Importing design timing data...
[05/31 14:51:24    168s] #Number of victim nets: 0
[05/31 14:51:24    168s] #Number of aggressor nets: 0
[05/31 14:51:24    168s] #Number of weak nets: 0
[05/31 14:51:24    168s] #Number of critical nets: 0
[05/31 14:51:24    168s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/31 14:51:24    168s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/31 14:51:24    168s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/31 14:51:24    168s] #Total number of nets: 36
[05/31 14:51:24    168s] ### track-assign engine-init starts on Sat May 31 14:51:24 2025 with memory = 3939.48 (MB), peak = 4143.37 (MB)
[05/31 14:51:24    168s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:24    168s] #
[05/31 14:51:24    168s] #timing driven effort level: 3
[05/31 14:51:24    168s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:24    168s] ### track-assign core-engine starts on Sat May 31 14:51:24 2025 with memory = 3939.48 (MB), peak = 4143.37 (MB)
[05/31 14:51:24    168s] #Start Track Assignment With Timing Driven.
[05/31 14:51:24    168s] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/31 14:51:24    168s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/31 14:51:24    168s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/31 14:51:24    168s] #
[05/31 14:51:24    168s] #Track assignment summary:
[05/31 14:51:24    168s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/31 14:51:24    168s] #------------------------------------------------------------------------
[05/31 14:51:24    168s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:24    168s] # M2            39.36 	  0.30%  	  0.00% 	  0.20%
[05/31 14:51:24    168s] # C1            30.03 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:24    168s] # C2             9.49 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:24    168s] # C3             6.86 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:24    168s] # C4             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:24    168s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:24    168s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:24    168s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:24    168s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:24    168s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:51:24    168s] #------------------------------------------------------------------------
[05/31 14:51:24    168s] # All          85.74  	  0.14% 	  0.00% 	  0.00%
[05/31 14:51:24    168s] #Complete Track Assignment With Timing Driven.
[05/31 14:51:24    168s] #Total wire length = 84 um.
[05/31 14:51:24    168s] #Total half perimeter of net bounding box = 126 um.
[05/31 14:51:24    168s] #Total wire length on LAYER M1 = 0 um.
[05/31 14:51:24    168s] #Total wire length on LAYER M2 = 38 um.
[05/31 14:51:24    168s] #Total wire length on LAYER C1 = 29 um.
[05/31 14:51:24    168s] #Total wire length on LAYER C2 = 9 um.
[05/31 14:51:24    168s] #Total wire length on LAYER C3 = 7 um.
[05/31 14:51:24    168s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:51:24    168s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:51:24    168s] #Total wire length on LAYER JA = 0 um.
[05/31 14:51:24    168s] #Total wire length on LAYER QA = 0 um.
[05/31 14:51:24    168s] #Total wire length on LAYER QB = 0 um.
[05/31 14:51:24    168s] #Total wire length on LAYER LB = 0 um.
[05/31 14:51:24    168s] #Total number of vias = 53
[05/31 14:51:24    168s] #Up-Via Summary (total 53):
[05/31 14:51:24    168s] #           
[05/31 14:51:24    168s] #-----------------------
[05/31 14:51:24    168s] # M1                  5
[05/31 14:51:24    168s] # M2                 34
[05/31 14:51:24    168s] # C1                 10
[05/31 14:51:24    168s] # C2                  4
[05/31 14:51:24    168s] #-----------------------
[05/31 14:51:24    168s] #                    53 
[05/31 14:51:24    168s] #
[05/31 14:51:24    168s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:24    168s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:24    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.51 (MB), peak = 4143.37 (MB)
[05/31 14:51:24    168s] #
[05/31 14:51:24    168s] ### Time Record (DB Export) is installed.
[05/31 14:51:24    168s] Extracting standard cell pins and blockage ...... 
[05/31 14:51:24    168s] Pin and blockage extraction finished
[05/31 14:51:24    168s] ### export design design signature (21): route=200456534 fixed_route=1224426920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1639764838 dirty_area=0 del_dirty_area=0 cell=825922003 placement=1106683241 pin_access=1782479719 inst_pattern=1081779271 inst_orient=456846982 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 14:51:24    168s] ### Time Record (DB Export) is uninstalled.
[05/31 14:51:24    168s] ### Time Record (Post Callback) is installed.
[05/31 14:51:24    168s] ### Time Record (Post Callback) is uninstalled.
[05/31 14:51:24    168s] #
[05/31 14:51:24    168s] #globalRoute statistics:
[05/31 14:51:24    168s] #Cpu time = 00:00:18
[05/31 14:51:24    168s] #Elapsed time = 00:00:19
[05/31 14:51:24    168s] #Increased memory = 27.64 (MB)
[05/31 14:51:24    168s] #Total memory = 3935.04 (MB)
[05/31 14:51:24    168s] #Peak memory = 4143.37 (MB)
[05/31 14:51:24    168s] #Number of warnings = 44
[05/31 14:51:24    168s] #Total number of warnings = 77
[05/31 14:51:24    168s] #Number of fails = 0
[05/31 14:51:24    168s] #Total number of fails = 0
[05/31 14:51:24    168s] #Complete globalRoute on Sat May 31 14:51:24 2025
[05/31 14:51:24    168s] #
[05/31 14:51:24    168s] ### import design signature (22): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1782479719 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:51:24    168s] ### Time Record (globalRoute) is uninstalled.
[05/31 14:51:24    168s] % End globalRoute (date=05/31 14:51:24, total cpu=0:00:18.3, real=0:00:19.0, peak res=4143.4M, current mem=3934.3M)
[05/31 14:51:24    168s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/31 14:51:24    168s] #Default setup view is reset to view_slow_mission.
[05/31 14:51:24    168s] ### Time Record (Optimization) is installed.
[05/31 14:51:24    168s] #Start trackOpt...
[05/31 14:51:24    168s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/31 14:51:24    168s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/31 14:51:24    168s] optDesign setup targetSlack = 0, stdDelay = 0.0061 ns
[05/31 14:51:24    168s] trackOpt setup targetSlack = -0.0183, stdDelay = 0.0061 ns
[05/31 14:51:24    168s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3901.8M, totSessionCpu=0:02:49 **
[05/31 14:51:24    168s] 
[05/31 14:51:24    168s] Active Setup views: view_slow_mission 
[05/31 14:51:24    168s] *** optDesign #1 [begin] () : totSession cpu/real = 0:02:48.6/0:04:49.0 (0.6), mem = 4280.1M
[05/31 14:51:24    168s] Info: 1 threads available for lower-level modules during optimization.
[05/31 14:51:24    168s] GigaOpt running with 1 threads.
[05/31 14:51:24    168s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:48.6/0:04:49.0 (0.6), mem = 4280.1M
[05/31 14:51:24    168s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
[05/31 14:51:24    168s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/31 14:51:24    168s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/31 14:51:24    168s] **INFO: Enabling trackOpt flow.
[05/31 14:51:24    168s] Need call spDPlaceInit before registerPrioInstLoc.
[05/31 14:51:24    168s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 14:51:24    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:4280.1M, EPOCH TIME: 1748717484.700221
[05/31 14:51:24    168s] Processing tracks to init pin-track alignment.
[05/31 14:51:24    168s] z: 1, totalTracks: 1
[05/31 14:51:24    168s] z: 3, totalTracks: 1
[05/31 14:51:24    168s] z: 5, totalTracks: 1
[05/31 14:51:24    168s] z: 7, totalTracks: 1
[05/31 14:51:24    168s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 14:51:24    168s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:51:24    168s] Initializing Route Infrastructure for color support ...
[05/31 14:51:24    168s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4280.1M, EPOCH TIME: 1748717484.700399
[05/31 14:51:24    168s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4280.1M, EPOCH TIME: 1748717484.703061
[05/31 14:51:24    168s] Route Infrastructure Initialized for color support successfully.
[05/31 14:51:24    168s] Cell adder LLGs are deleted
[05/31 14:51:24    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:24    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:24    168s] # Building adder llgBox search-tree.
[05/31 14:51:24    168s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:51:24    168s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4280.1M, EPOCH TIME: 1748717484.709630
[05/31 14:51:24    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:24    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:24    168s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4280.1M, EPOCH TIME: 1748717484.710061
[05/31 14:51:24    168s] Max number of tech site patterns supported in site array is 256.
[05/31 14:51:24    168s] Core basic site is GF22_DST
[05/31 14:51:24    168s] Processing tracks to init pin-track alignment.
[05/31 14:51:24    168s] z: 1, totalTracks: 1
[05/31 14:51:24    168s] z: 3, totalTracks: 1
[05/31 14:51:24    168s] z: 5, totalTracks: 1
[05/31 14:51:24    168s] z: 7, totalTracks: 1
[05/31 14:51:24    168s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:51:24    168s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:51:24    168s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:51:24    168s] SiteArray: use 20,480 bytes
[05/31 14:51:24    168s] SiteArray: current memory after site array memory allocation 4280.1M
[05/31 14:51:24    168s] SiteArray: FP blocked sites are writable
[05/31 14:51:24    168s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:51:24    168s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4280.1M, EPOCH TIME: 1748717484.863573
[05/31 14:51:24    168s] Process 90 wires and vias for routing blockage analysis
[05/31 14:51:24    168s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4280.1M, EPOCH TIME: 1748717484.863640
[05/31 14:51:24    168s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:51:24    168s] Atter site array init, number of instance map data is 0.
[05/31 14:51:24    168s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.212, REAL:0.212, MEM:4280.1M, EPOCH TIME: 1748717484.922556
[05/31 14:51:24    168s] 
[05/31 14:51:24    168s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:51:24    168s] 
[05/31 14:51:24    168s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:51:24    168s] OPERPROF:     Starting CMU at level 3, MEM:4280.1M, EPOCH TIME: 1748717484.922757
[05/31 14:51:24    168s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4280.1M, EPOCH TIME: 1748717484.924174
[05/31 14:51:24    168s] 
[05/31 14:51:24    168s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:51:24    168s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.214, REAL:0.215, MEM:4280.1M, EPOCH TIME: 1748717484.924246
[05/31 14:51:24    168s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4280.1M, EPOCH TIME: 1748717484.924270
[05/31 14:51:24    168s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4280.1M, EPOCH TIME: 1748717484.924320
[05/31 14:51:24    168s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4280.1MB).
[05/31 14:51:24    168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.224, REAL:0.224, MEM:4280.1M, EPOCH TIME: 1748717484.924397
[05/31 14:51:24    168s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4280.1M, EPOCH TIME: 1748717484.924557
[05/31 14:51:24    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:24    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:24    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:24    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:24    168s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:4280.1M, EPOCH TIME: 1748717484.939011
[05/31 14:51:24    168s] Info: IPO magic value 0x80A9BEEF.
[05/31 14:51:24    168s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[05/31 14:51:24    168s]       SynthesisEngine workers will not check out additional licenses.
[05/31 14:51:41    168s] **INFO: Using Advanced Metric Collection system.
[05/31 14:51:41    168s] **optDesign ... cpu = 0:00:00, real = 0:00:17, mem = 3902.8M, totSessionCpu=0:02:49 **
[05/31 14:51:41    168s] OPERPROF: Starting checkPlace at level 1, MEM:4282.1M, EPOCH TIME: 1748717501.232564
[05/31 14:51:41    168s] Processing tracks to init pin-track alignment.
[05/31 14:51:41    168s] z: 1, totalTracks: 1
[05/31 14:51:41    168s] z: 3, totalTracks: 1
[05/31 14:51:41    168s] z: 5, totalTracks: 1
[05/31 14:51:41    168s] z: 7, totalTracks: 1
[05/31 14:51:41    168s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 14:51:41    168s] #spOpts: rpCkHalo=4 
[05/31 14:51:41    168s] Initializing Route Infrastructure for color support ...
[05/31 14:51:41    168s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4282.1M, EPOCH TIME: 1748717501.232823
[05/31 14:51:41    168s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4282.1M, EPOCH TIME: 1748717501.235525
[05/31 14:51:41    168s] Route Infrastructure Initialized for color support successfully.
[05/31 14:51:41    168s] Cell adder LLGs are deleted
[05/31 14:51:41    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:41    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:41    168s] # Building adder llgBox search-tree.
[05/31 14:51:41    168s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:51:41    168s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4282.1M, EPOCH TIME: 1748717501.244916
[05/31 14:51:41    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:41    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:41    168s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4282.1M, EPOCH TIME: 1748717501.245193
[05/31 14:51:41    168s] Max number of tech site patterns supported in site array is 256.
[05/31 14:51:41    168s] Core basic site is GF22_DST
[05/31 14:51:41    168s] Processing tracks to init pin-track alignment.
[05/31 14:51:41    168s] z: 1, totalTracks: 1
[05/31 14:51:41    168s] z: 3, totalTracks: 1
[05/31 14:51:41    168s] z: 5, totalTracks: 1
[05/31 14:51:41    168s] z: 7, totalTracks: 1
[05/31 14:51:41    168s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/31 14:51:41    169s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:51:41    169s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:51:41    169s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:51:41    169s] SiteArray: use 20,480 bytes
[05/31 14:51:41    169s] SiteArray: current memory after site array memory allocation 4282.1M
[05/31 14:51:41    169s] SiteArray: FP blocked sites are writable
[05/31 14:51:41    169s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:51:41    169s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4282.1M, EPOCH TIME: 1748717501.515762
[05/31 14:51:41    169s] Process 90 wires and vias for routing blockage analysis
[05/31 14:51:41    169s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4282.1M, EPOCH TIME: 1748717501.515829
[05/31 14:51:41    169s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:51:41    169s] Atter site array init, number of instance map data is 0.
[05/31 14:51:41    169s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.141, REAL:0.271, MEM:4282.1M, EPOCH TIME: 1748717501.515878
[05/31 14:51:41    169s] 
[05/31 14:51:41    169s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:51:41    169s] 
[05/31 14:51:41    169s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:51:41    169s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.142, REAL:0.271, MEM:4282.1M, EPOCH TIME: 1748717501.516078
[05/31 14:51:41    169s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4282.1M, EPOCH TIME: 1748717501.516112
[05/31 14:51:41    169s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 14:51:41    169s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4282.1M, EPOCH TIME: 1748717501.516175
[05/31 14:51:41    169s] Begin checking placement ... (start mem=4282.1M, init mem=4282.1M)
[05/31 14:51:41    169s] Begin checking exclusive groups violation ...
[05/31 14:51:41    169s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 14:51:41    169s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 14:51:41    169s] 
[05/31 14:51:41    169s] Running CheckPlace using 1 thread in normal mode...
[05/31 14:51:41    169s] 
[05/31 14:51:41    169s] ...checkPlace normal is done!
[05/31 14:51:41    169s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4282.1M, EPOCH TIME: 1748717501.516844
[05/31 14:51:41    169s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:4282.1M, EPOCH TIME: 1748717501.516895
[05/31 14:51:41    169s] *info: Placed = 10            
[05/31 14:51:41    169s] *info: Unplaced = 0           
[05/31 14:51:41    169s] Placement Density:16.04%(9/60)
[05/31 14:51:41    169s] Placement Density (including fixed std cells):16.04%(9/60)
[05/31 14:51:41    169s] Cell adder LLGs are deleted
[05/31 14:51:41    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:51:41    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:41    169s] # Resetting pin-track-align track data.
[05/31 14:51:41    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:41    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:41    169s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4282.1M)
[05/31 14:51:41    169s] OPERPROF: Finished checkPlace at level 1, CPU:0.157, REAL:0.287, MEM:4282.1M, EPOCH TIME: 1748717501.519580
[05/31 14:51:41    169s] #optDebug: { P: 22 W: 9195 FE: extreme PE: none LDR: 1}
[05/31 14:51:41    169s]  Initial DC engine is -> aae
[05/31 14:51:41    169s]  
[05/31 14:51:41    169s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/31 14:51:41    169s]  
[05/31 14:51:41    169s]  
[05/31 14:51:41    169s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/31 14:51:41    169s]  
[05/31 14:51:41    169s] Reset EOS DB
[05/31 14:51:41    169s] Ignoring AAE DB Resetting ...
[05/31 14:51:41    169s]  Set Options for AAE Based Opt flow 
[05/31 14:51:41    169s] *** optDesign -postRoute ***
[05/31 14:51:41    169s] DRC Margin: user margin 0.0; extra margin 0
[05/31 14:51:41    169s] Setup Target Slack: user slack 0
[05/31 14:51:41    169s] Hold Target Slack: user slack 0
[05/31 14:51:41    169s] **INFO: setOptMode -opt_post_route_fix_glitch false -> SI Glitch Optimization will be not be called during PostRoute Optimization.
[05/31 14:51:41    169s] **INFO: setOptMode -opt_post_route_setup_recovery false -> Setup Recovery will be forced off during PostRoute Optimization.
[05/31 14:51:41    169s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/31 14:51:41    169s] Type 'man IMPOPT-3195' for more detail.
[05/31 14:51:41    169s] Cell adder LLGs are deleted
[05/31 14:51:41    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:41    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:41    169s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4282.1M, EPOCH TIME: 1748717501.856332
[05/31 14:51:41    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:41    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:41    169s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4282.1M, EPOCH TIME: 1748717501.856622
[05/31 14:51:41    169s] Max number of tech site patterns supported in site array is 256.
[05/31 14:51:41    169s] Core basic site is GF22_DST
[05/31 14:51:42    169s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:51:42    169s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:51:42    169s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:51:42    169s] SiteArray: use 20,480 bytes
[05/31 14:51:42    169s] SiteArray: current memory after site array memory allocation 4282.1M
[05/31 14:51:42    169s] SiteArray: FP blocked sites are writable
[05/31 14:51:42    169s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4282.1M, EPOCH TIME: 1748717502.167597
[05/31 14:51:42    169s] Process 45 wires and vias for routing blockage analysis
[05/31 14:51:42    169s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4282.1M, EPOCH TIME: 1748717502.167646
[05/31 14:51:42    169s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:51:42    169s] Atter site array init, number of instance map data is 0.
[05/31 14:51:42    169s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.213, REAL:0.446, MEM:4282.1M, EPOCH TIME: 1748717502.302433
[05/31 14:51:42    169s] 
[05/31 14:51:42    169s] 
[05/31 14:51:42    169s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:51:42    169s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.214, REAL:0.446, MEM:4282.1M, EPOCH TIME: 1748717502.302726
[05/31 14:51:42    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:42    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:51:42    169s] 
[05/31 14:51:42    169s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:51:42    169s] Deleting Lib Analyzer.
[05/31 14:51:42    169s] 
[05/31 14:51:42    169s] TimeStamp Deleting Cell Server End ...
[05/31 14:51:42    169s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[05/31 14:51:42    169s] Type 'man IMPOPT-7077' for more detail.
[05/31 14:51:42    169s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:51:42    169s] 
[05/31 14:51:42    169s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:51:42    169s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:51:42    169s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:51:42    169s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:51:42    169s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:51:42    169s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:51:42    169s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:51:42    169s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:51:42    169s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:51:42    169s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:51:42    169s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:51:42    169s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:51:42    169s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:51:42    169s] Summary for sequential cells identification: 
[05/31 14:51:42    169s]   Identified SBFF number: 299
[05/31 14:51:42    169s]   Identified MBFF number: 75
[05/31 14:51:42    169s]   Identified SB Latch number: 22
[05/31 14:51:42    169s]   Identified MB Latch number: 0
[05/31 14:51:42    169s]   Not identified SBFF number: 15
[05/31 14:51:42    169s]   Not identified MBFF number: 0
[05/31 14:51:42    169s]   Not identified SB Latch number: 0
[05/31 14:51:42    169s]   Not identified MB Latch number: 0
[05/31 14:51:42    169s]   Number of sequential cells which are not FFs: 45
[05/31 14:51:42    169s]  Visiting view : view_slow_mission
[05/31 14:51:42    169s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:51:42    169s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:51:42    169s]  Visiting view : view_fast_mission
[05/31 14:51:42    169s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:51:42    169s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:51:42    169s] TLC MultiMap info (StdDelay):
[05/31 14:51:42    169s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:51:42    169s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:51:42    169s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:51:42    169s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:51:42    169s]  Setting StdDelay to: 6.1ps
[05/31 14:51:42    169s] 
[05/31 14:51:42    169s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:51:42    169s] 
[05/31 14:51:42    169s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:51:42    169s] 
[05/31 14:51:42    169s] TimeStamp Deleting Cell Server End ...
[05/31 14:51:42    169s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.1/0:00:18.0 (0.1), totSession cpu/real = 0:02:49.7/0:05:07.0 (0.6), mem = 4282.1M
[05/31 14:51:42    169s] 
[05/31 14:51:42    169s] =============================================================================================
[05/31 14:51:42    169s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.10-p003_1
[05/31 14:51:42    169s] =============================================================================================
[05/31 14:51:42    169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:51:42    169s] ---------------------------------------------------------------------------------------------
[05/31 14:51:42    169s] [ CellServerInit         ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.5
[05/31 14:51:42    169s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:51:42    169s] [ MetricInit             ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.0
[05/31 14:51:42    169s] [ CheckPlace             ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:51:42    169s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:51:42    169s] [ MISC                   ]          0:00:17.3  (  96.0 % )     0:00:17.3 /  0:00:00.7    0.0
[05/31 14:51:42    169s] ---------------------------------------------------------------------------------------------
[05/31 14:51:42    169s]  InitOpt #1 TOTAL                   0:00:18.0  ( 100.0 % )     0:00:18.0 /  0:00:01.1    0.1
[05/31 14:51:42    169s] ---------------------------------------------------------------------------------------------
[05/31 14:51:42    169s] 
[05/31 14:51:42    169s] ** INFO : this run is activating 'postRoute' automaton
[05/31 14:51:42    169s] **INFO: flowCheckPoint #1 InitialSummary
[05/31 14:51:42    169s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/31 14:51:42    169s] ### Time Record (Pre Callback) is installed.
[05/31 14:51:42    169s] ### Time Record (Pre Callback) is uninstalled.
[05/31 14:51:42    169s] ### Time Record (DB Import) is installed.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:51:42    169s] ### Net info: total nets: 40
[05/31 14:51:42    169s] ### Net info: dirty nets: 0
[05/31 14:51:42    169s] ### Net info: marked as disconnected nets: 0
[05/31 14:51:42    169s] ### Net info: fully routed nets: 36
[05/31 14:51:42    169s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 14:51:42    169s] ### Net info: unrouted nets: 0
[05/31 14:51:42    169s] ### Net info: re-extraction nets: 0
[05/31 14:51:42    169s] ### Net info: ignored nets: 0
[05/31 14:51:42    169s] ### Net info: skip routing nets: 0
[05/31 14:51:42    169s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:42    169s] ### import design signature (23): route=339851819 fixed_route=339851819 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2046784037 dirty_area=0 del_dirty_area=0 cell=825922003 placement=1106683241 pin_access=1782479719 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 14:51:42    169s] ### Time Record (DB Import) is uninstalled.
[05/31 14:51:42    169s] #Extract in track assign mode
[05/31 14:51:42    169s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/31 14:51:42    169s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/31 14:51:42    169s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:42    169s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:42    169s] #Start routing data preparation on Sat May 31 14:51:42 2025
[05/31 14:51:42    169s] #
[05/31 14:51:42    169s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:42    169s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:43    169s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 14:51:43    169s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 14:51:43    169s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:51:43    169s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:51:43    169s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:51:43    169s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:51:43    169s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:51:43    169s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 14:51:43    169s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:51:43    169s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:51:43    169s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 14:51:43    169s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 14:51:43    169s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:51:43    169s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:51:43    169s] #pin_access_rlayer=3(C1)
[05/31 14:51:43    169s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:51:43    169s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:51:43    169s] #enable_dpt_layer_shield=F
[05/31 14:51:43    169s] #has_line_end_grid=F
[05/31 14:51:43    169s] #Using user defined Ggrids in DB.
[05/31 14:51:45    170s] #Done routing data preparation.
[05/31 14:51:45    170s] #cpu time = 00:00:01, elapsed time = 00:00:03, memory = 3909.16 (MB), peak = 4143.37 (MB)
[05/31 14:51:45    170s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:45    170s] #Extract in track assign mode
[05/31 14:51:45    170s] #
[05/31 14:51:45    170s] #Start tQuantus RC extraction...
[05/31 14:51:45    170s] #Start building rc corner(s)...
[05/31 14:51:45    170s] #Number of RC Corner = 2
[05/31 14:51:45    170s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 14:51:45    170s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 14:51:45    171s] #(i=11, n=11 2000)
[05/31 14:51:45    171s] #M1 -> M1 (1)
[05/31 14:51:45    171s] #M2 -> M2 (2)
[05/31 14:51:45    171s] #C1 -> C1 (3)
[05/31 14:51:45    171s] #C2 -> C2 (4)
[05/31 14:51:45    171s] #C3 -> C3 (5)
[05/31 14:51:45    171s] #C4 -> C4 (6)
[05/31 14:51:45    171s] #C5 -> C5 (7)
[05/31 14:51:45    171s] #JA -> JA (8)
[05/31 14:51:45    171s] #QA -> QA (9)
[05/31 14:51:45    171s] #QB -> QB (10)
[05/31 14:51:45    171s] #LB -> LB (11)
[05/31 14:51:46    171s] #SADV_On
[05/31 14:51:46    171s] # Corner(s) : 
[05/31 14:51:46    171s] #rc_fast [25.00] 
[05/31 14:51:46    171s] #rc_slow [25.00]
[05/31 14:51:50    172s] # Corner id: 0
[05/31 14:51:50    172s] # Layout Scale: 1.000000
[05/31 14:51:50    172s] # Has Metal Fill model: yes
[05/31 14:51:50    172s] # Temperature was set
[05/31 14:51:50    172s] # Temperature : 25.000000
[05/31 14:51:50    172s] # Ref. Temp   : 25.000000
[05/31 14:51:50    172s] # Corner id: 1
[05/31 14:51:50    172s] # Layout Scale: 1.000000
[05/31 14:51:50    172s] # Has Metal Fill model: yes
[05/31 14:51:50    172s] # Temperature was set
[05/31 14:51:50    172s] # Temperature : 25.000000
[05/31 14:51:50    172s] # Ref. Temp   : 25.000000
[05/31 14:51:50    172s] #total pattern=286 [22, 2124]
[05/31 14:51:50    172s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/31 14:51:50    172s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 14:51:50    172s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 14:51:50    172s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/31 14:51:50    172s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/31 14:51:50    172s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/31 14:51:50    172s] #number model r/c [2,2] [22,2124] read
[05/31 14:51:50    172s] #0 rcmodel(s) requires rebuild
[05/31 14:51:50    172s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:05, memory = 3916.91 (MB), peak = 4143.37 (MB)
[05/31 14:51:55    175s] #Finish check_net_pin_list step Enter extract
[05/31 14:51:55    175s] #Start init net ripin tree building
[05/31 14:51:55    175s] #Finish init net ripin tree building
[05/31 14:51:55    175s] #Cpu time = 00:00:00
[05/31 14:51:55    175s] #Elapsed time = 00:00:00
[05/31 14:51:55    175s] #Increased memory = 0.00 (MB)
[05/31 14:51:55    175s] #Total memory = 3925.10 (MB)
[05/31 14:51:55    175s] #Peak memory = 4143.37 (MB)
[05/31 14:51:55    175s] #begin processing metal fill model file
[05/31 14:51:55    175s] #end processing metal fill model file
[05/31 14:51:55    175s] ### track-assign external-init starts on Sat May 31 14:51:55 2025 with memory = 3925.34 (MB), peak = 4143.37 (MB)
[05/31 14:51:55    175s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:55    175s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:55    175s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:55    175s] #Start routing data preparation on Sat May 31 14:51:55 2025
[05/31 14:51:55    175s] #
[05/31 14:51:55    175s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:55    175s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:55    175s] ### Time Record (Cell Pin Access) is installed.
[05/31 14:51:55    175s] #Initial pin access analysis.
[05/31 14:51:55    175s] #Detail pin access analysis.
[05/31 14:51:55    175s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 14:51:55    175s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:51:55    175s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:51:55    175s] #pin_access_rlayer=3(C1)
[05/31 14:51:55    175s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:51:55    175s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:51:55    175s] #enable_dpt_layer_shield=F
[05/31 14:51:55    175s] #has_line_end_grid=F
[05/31 14:51:55    175s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3925.42 (MB), peak = 4143.37 (MB)
[05/31 14:51:55    175s] #Using user defined Ggrids in DB.
[05/31 14:51:55    175s] #Done routing data preparation.
[05/31 14:51:55    175s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3925.42 (MB), peak = 4143.37 (MB)
[05/31 14:51:55    175s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:55    175s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:55    175s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:55    175s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:55    175s] #Start instance access analysis using 1 thread...
[05/31 14:51:55    175s] #Set layer M1 to be advanced pin access layer.
[05/31 14:51:55    175s] ### Time Record (Instance Pin Access) is installed.
[05/31 14:51:55    175s] #0 instance pins are hard to access
[05/31 14:51:55    175s] #Instance access analysis statistics:
[05/31 14:51:55    175s] #Cpu time = 00:00:00
[05/31 14:51:55    175s] #Elapsed time = 00:00:00
[05/31 14:51:55    175s] #Increased memory = 0.00 (MB)
[05/31 14:51:55    175s] #Total memory = 3925.42 (MB)
[05/31 14:51:55    175s] #Peak memory = 4143.37 (MB)
[05/31 14:51:55    175s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 14:51:55    175s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:55    175s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:55    175s] ### track-assign engine-init starts on Sat May 31 14:51:55 2025 with memory = 3925.42 (MB), peak = 4143.37 (MB)
[05/31 14:51:55    175s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:55    175s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:55    175s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:55    175s] #
[05/31 14:51:55    175s] #Start Post Track Assignment Wire Spread.
[05/31 14:51:55    175s] #Done with 9 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[05/31 14:51:55    175s] #Complete Post Track Assignment Wire Spread.
[05/31 14:51:55    175s] #
[05/31 14:51:55    175s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:55    175s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:55    175s] #Length limit = 200 pitches
[05/31 14:51:55    175s] #opt mode = 2
[05/31 14:51:55    175s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:55    175s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:55    175s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:55    175s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:55    175s] #Finish check_net_pin_list step Fix net pin list
[05/31 14:51:55    175s] #Start generate extraction boxes.
[05/31 14:51:55    175s] #
[05/31 14:51:55    175s] #Extract using 30 x 30 Hboxes
[05/31 14:51:55    175s] #2x2 initial hboxes
[05/31 14:51:55    175s] #Use area based hbox pruning.
[05/31 14:51:55    175s] #0/0 hboxes pruned.
[05/31 14:51:55    175s] #Complete generating extraction boxes.
[05/31 14:51:55    175s] #Start step Extraction
[05/31 14:51:55    175s] #Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
[05/31 14:51:55    175s] #Process 0 special clock nets for rc extraction
[05/31 14:51:55    175s] #Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 14:51:55    175s] #Run Statistics for Extraction:
[05/31 14:51:55    175s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:51:55    175s] #   Increased memory =     0.73 (MB), total memory =  3926.18 (MB), peak memory =  4143.37 (MB)
[05/31 14:51:55    175s] #Register nets and terms for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d
[05/31 14:51:55    175s] #
[05/31 14:51:55    175s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/31 14:51:55    175s] #Finish registering nets and terms for rcdb.
[05/31 14:51:55    175s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.40 (MB), peak = 4143.37 (MB)
[05/31 14:51:55    175s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:55    175s] #RC Statistics: 54 Res, 25 Ground Cap, 0 XCap (Edge to Edge)
[05/31 14:51:55    175s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 1647.27 (33), Avg L-Edge Length: 5552.00 (12)
[05/31 14:51:55    175s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d.
[05/31 14:51:55    175s] #Start writing RC data.
[05/31 14:51:55    175s] #Finish writing RC data
[05/31 14:51:56    175s] #Finish writing rcdb with 100 nodes, 64 edges, and 0 xcaps
[05/31 14:51:56    175s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3929.07 (MB), peak = 4143.37 (MB)
[05/31 14:51:56    175s] Restoring parasitic data from file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d' ...
[05/31 14:51:56    175s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d' for reading (mem: 4324.652M)
[05/31 14:51:56    175s] Reading RCDB with compressed RC data.
[05/31 14:51:56    175s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d' for content verification (mem: 4324.652M)
[05/31 14:51:56    175s] Reading RCDB with compressed RC data.
[05/31 14:51:56    175s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d': 0 access done (mem: 4324.652M)
[05/31 14:51:56    175s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d': 0 access done (mem: 4324.652M)
[05/31 14:51:56    175s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4324.652M)
[05/31 14:51:56    175s] Following multi-corner parasitics specified:
[05/31 14:51:56    175s] 	/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d (rcdb)
[05/31 14:51:56    175s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d' for reading (mem: 4324.652M)
[05/31 14:51:56    175s] Reading RCDB with compressed RC data.
[05/31 14:51:56    175s] 		Cell adder has rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d specified
[05/31 14:51:56    175s] Cell adder, hinst 
[05/31 14:51:56    175s] processing rcdb (/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d) for hinst (top) of cell (adder);
[05/31 14:51:56    175s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d': 0 access done (mem: 4324.652M)
[05/31 14:51:56    175s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4324.652M)
[05/31 14:51:56    175s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_uNhRCf.rcdb.d/adder.rcdb.d' for reading (mem: 4324.652M)
[05/31 14:51:56    175s] Reading RCDB with compressed RC data.
[05/31 14:51:58    176s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_uNhRCf.rcdb.d/adder.rcdb.d': 0 access done (mem: 4324.652M)
[05/31 14:51:58    176s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:02.0, current mem=4324.652M)
[05/31 14:51:58    176s] Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:02.0 mem: 4324.652M)
[05/31 14:51:58    176s] #
[05/31 14:51:58    176s] #Restore RCDB.
[05/31 14:51:58    176s] #
[05/31 14:51:58    176s] #Complete tQuantus RC extraction.
[05/31 14:51:58    176s] #Cpu time = 00:00:05
[05/31 14:51:58    176s] #Elapsed time = 00:00:13
[05/31 14:51:58    176s] #Increased memory = 19.89 (MB)
[05/31 14:51:58    176s] #Total memory = 3929.05 (MB)
[05/31 14:51:58    176s] #Peak memory = 4143.37 (MB)
[05/31 14:51:58    176s] #
[05/31 14:51:58    176s] ### Time Record (DB Export) is installed.
[05/31 14:51:58    176s] #0 inserted nodes are removed
[05/31 14:51:58    176s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 14:51:58    176s] ### track-assign external-init starts on Sat May 31 14:51:58 2025 with memory = 3929.05 (MB), peak = 4143.37 (MB)
[05/31 14:51:58    176s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:58    176s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:58    176s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:58    176s] #Start routing data preparation on Sat May 31 14:51:58 2025
[05/31 14:51:58    176s] #
[05/31 14:51:58    176s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:58    176s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:58    176s] ### Time Record (Cell Pin Access) is installed.
[05/31 14:51:58    176s] #Initial pin access analysis.
[05/31 14:51:58    176s] #Detail pin access analysis.
[05/31 14:51:58    176s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 14:51:58    176s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:51:58    176s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:51:58    176s] #pin_access_rlayer=3(C1)
[05/31 14:51:58    176s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:51:58    176s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:51:58    176s] #enable_dpt_layer_shield=F
[05/31 14:51:58    176s] #has_line_end_grid=F
[05/31 14:51:58    176s] #Using user defined Ggrids in DB.
[05/31 14:51:58    176s] #Done routing data preparation.
[05/31 14:51:58    176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.05 (MB), peak = 4143.37 (MB)
[05/31 14:51:58    176s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:58    176s] ### Time Record (Data Preparation) is installed.
[05/31 14:51:58    176s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:58    176s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:51:58    176s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:58    176s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:58    176s] ### track-assign engine-init starts on Sat May 31 14:51:58 2025 with memory = 3929.05 (MB), peak = 4143.37 (MB)
[05/31 14:51:58    176s] ### Time Record (Track Assignment) is installed.
[05/31 14:51:58    176s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:58    176s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:51:58    176s] #Remove Post Track Assignment Wire Spread
[05/31 14:51:58    176s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:51:58    176s] ### export design design signature (29): route=955071682 fixed_route=955071682 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1323798239 dirty_area=0 del_dirty_area=0 cell=825922003 placement=1106683241 pin_access=1782479719 inst_pattern=1081779271 inst_orient=456846982 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 14:51:58    176s] ### Time Record (DB Export) is uninstalled.
[05/31 14:51:58    176s] ### Time Record (Post Callback) is installed.
[05/31 14:51:58    176s] ### Time Record (Post Callback) is uninstalled.
[05/31 14:51:58    176s] ### import design signature (30): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1782479719 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:51:58    176s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:58    176s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:51:58    176s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 14:51:58    176s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:51:58    176s] #Start Design Signature (0)
[05/31 14:51:58    176s] #Finish Inst Signature in MT(25605043)
[05/31 14:51:58    176s] #Finish Net Signature in MT(58960009)
[05/31 14:51:58    176s] #Finish SNet Signature in MT (61944769)
[05/31 14:51:58    176s] #Run time and memory report for RC extraction:
[05/31 14:51:58    176s] #RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
[05/31 14:51:58    176s] #Run Statistics for snet signature:
[05/31 14:51:58    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:51:58    176s] #   Increased memory =     0.00 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
[05/31 14:51:58    176s] #Run Statistics for Net Final Signature:
[05/31 14:51:58    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:51:58    176s] #   Increased memory =     0.00 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
[05/31 14:51:58    176s] #Run Statistics for Net launch:
[05/31 14:51:58    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:51:58    176s] #   Increased memory =     0.00 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
[05/31 14:51:58    176s] #Run Statistics for Net init_dbsNet_slist:
[05/31 14:51:58    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:51:58    176s] #   Increased memory =     0.00 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
[05/31 14:51:58    176s] #Run Statistics for net signature:
[05/31 14:51:58    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:51:58    176s] #   Increased memory =     0.00 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
[05/31 14:51:58    176s] #Run Statistics for inst signature:
[05/31 14:51:58    176s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:51:58    176s] #   Increased memory =    -0.73 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
[05/31 14:51:58    176s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_uNhRCf.rcdb.d/adder.rcdb.d' for reading (mem: 4304.660M)
[05/31 14:51:58    176s] Reading RCDB with compressed RC data.
[05/31 14:51:58    176s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4306.7M)
[05/31 14:51:58    176s] Starting delay calculation for Setup views
[05/31 14:51:59    176s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 14:51:59    176s] AAE DB initialization (MEM=4313.71 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/31 14:51:59    176s] AAE_INFO: resetNetProps viewIdx 0 
[05/31 14:51:59    176s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 14:52:00    177s] #################################################################################
[05/31 14:52:00    177s] # Design Stage: PostRoute
[05/31 14:52:00    177s] # Design Name: adder
[05/31 14:52:00    177s] # Design Mode: 22nm
[05/31 14:52:00    177s] # Analysis Mode: MMMC OCV 
[05/31 14:52:00    177s] # Parasitics Mode: SPEF/RCDB 
[05/31 14:52:00    177s] # Signoff Settings: SI On 
[05/31 14:52:00    177s] #################################################################################
[05/31 14:52:00    177s] AAE_INFO: 1 threads acquired from CTE.
[05/31 14:52:00    177s] Setting infinite Tws ...
[05/31 14:52:00    177s] First Iteration Infinite Tw... 
[05/31 14:52:00    177s] Calculate early delays in OCV mode...
[05/31 14:52:00    177s] Calculate late delays in OCV mode...
[05/31 14:52:00    177s] Topological Sorting (REAL = 0:00:00.0, MEM = 4330.8M, InitMEM = 4330.8M)
[05/31 14:52:00    177s] Start delay calculation (fullDC) (1 T). (MEM=3499.76)
[05/31 14:52:00    177s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/31 14:52:00    177s] Start AAE Lib Loading. (MEM=4330.83)
[05/31 14:52:00    177s] End AAE Lib Loading. (MEM=4531.83 CPU=0:00:00.1 Real=0:00:00.0)
[05/31 14:52:00    177s] End AAE Lib Interpolated Model. (MEM=4531.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:52:00    177s] Total number of fetched objects 36
[05/31 14:52:00    177s] AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
[05/31 14:52:00    177s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:52:00    177s] End delay calculation. (MEM=3903.86 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:52:01    177s] End delay calculation (fullDC). (MEM=3373.31 CPU=0:00:00.5 REAL=0:00:01.0)
[05/31 14:52:01    177s] Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_8xruqB/.AAE_1008304/waveform.data...
[05/31 14:52:01    177s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 4646.0M) ***
[05/31 14:52:01    177s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4638.0M)
[05/31 14:52:01    177s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 14:52:01    177s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4638.0M)
[05/31 14:52:01    177s] 
[05/31 14:52:01    177s] Executing IPO callback for view pruning ..
[05/31 14:52:01    177s] Starting SI iteration 2
[05/31 14:52:01    177s] Calculate early delays in OCV mode...
[05/31 14:52:01    177s] Calculate late delays in OCV mode...
[05/31 14:52:01    177s] Start delay calculation (fullDC) (1 T). (MEM=3932.5)
[05/31 14:52:01    177s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/31 14:52:01    177s] End AAE Lib Interpolated Model. (MEM=4586.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:52:01    177s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/31 14:52:01    177s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 36. 
[05/31 14:52:01    177s] Total number of fetched objects 36
[05/31 14:52:01    177s] AAE_INFO-618: Total number of nets in the design is 40,  0.0 percent of the nets selected for SI analysis
[05/31 14:52:01    177s] End delay calculation. (MEM=3953.48 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:52:01    177s] End delay calculation (fullDC). (MEM=3953.48 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:52:01    177s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4636.3M) ***
[05/31 14:52:02    178s] 
[05/31 14:52:02    178s] Creating Lib Analyzer ...
[05/31 14:52:02    178s] 
[05/31 14:52:02    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:52:02    178s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:52:02    178s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:52:02    178s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:52:02    178s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:52:02    178s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:52:02    178s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:52:02    178s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:52:02    178s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:52:02    178s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:52:02    178s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:52:02    178s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:52:02    178s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:52:02    178s] Summary for sequential cells identification: 
[05/31 14:52:02    178s]   Identified SBFF number: 299
[05/31 14:52:02    178s]   Identified MBFF number: 75
[05/31 14:52:02    178s]   Identified SB Latch number: 22
[05/31 14:52:02    178s]   Identified MB Latch number: 0
[05/31 14:52:02    178s]   Not identified SBFF number: 15
[05/31 14:52:02    178s]   Not identified MBFF number: 0
[05/31 14:52:02    178s]   Not identified SB Latch number: 0
[05/31 14:52:02    178s]   Not identified MB Latch number: 0
[05/31 14:52:02    178s]   Number of sequential cells which are not FFs: 45
[05/31 14:52:02    178s]  Visiting view : view_slow_mission
[05/31 14:52:02    178s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:52:02    178s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:52:02    178s]  Visiting view : view_fast_mission
[05/31 14:52:02    178s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:52:02    178s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:52:02    178s] TLC MultiMap info (StdDelay):
[05/31 14:52:02    178s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:52:02    178s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:52:02    178s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:52:02    178s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:52:02    178s]  Setting StdDelay to: 6.1ps
[05/31 14:52:02    178s] 
[05/31 14:52:02    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:52:03    178s] Total number of usable buffers from Lib Analyzer: 30 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 14:52:03    178s] Total number of usable inverters from Lib Analyzer: 27 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 14:52:03    178s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:52:03    178s] 
[05/31 14:52:03    178s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:52:05    179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:00 mem=4652.3M
[05/31 14:52:05    179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:00 mem=4652.3M
[05/31 14:52:05    179s] Creating Lib Analyzer, finished. 
[05/31 14:52:05    179s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:07.0 totSessionCpu=0:03:00 mem=4652.3M)
[05/31 14:52:05    179s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4652.3M, EPOCH TIME: 1748717525.940658
[05/31 14:52:05    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:05    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:06    180s] 
[05/31 14:52:06    180s] 
[05/31 14:52:06    180s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:52:06    180s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.210, REAL:0.406, MEM:4652.3M, EPOCH TIME: 1748717526.346854
[05/31 14:52:06    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:06    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:06    180s] 
------------------------------------------------------------------
     Track Opt Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.458  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------

[05/31 14:52:06    180s] **optDesign ... cpu = 0:00:12, real = 0:00:42, mem = 3958.6M, totSessionCpu=0:03:00 **
[05/31 14:52:06    180s] Begin: Collecting metrics
[05/31 14:52:06    180s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 99.458 |   0 |       16.05 | 0:00:01  |        4609 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[05/31 14:52:06    180s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3960.8M, current mem=3958.6M)

[05/31 14:52:06    180s] End: Collecting metrics
[05/31 14:52:06    180s] OPTC: m4 20.0 50.0
[05/31 14:52:06    180s] OPTC: view 50.0
[05/31 14:52:06    180s] Setting latch borrow mode to budget during optimization.
[05/31 14:52:07    180s] **INFO: flowCheckPoint #2 OptimizationPass1
[05/31 14:52:07    180s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:52:07    180s] Deleting Lib Analyzer.
[05/31 14:52:07    180s] **INFO: Start fixing DRV (Mem = 4605.34M) ...
[05/31 14:52:07    180s] Begin: GigaOpt DRV Optimization
[05/31 14:52:07    180s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1 
[05/31 14:52:07    180s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:00.3/0:05:32.3 (0.5), mem = 4605.3M
[05/31 14:52:07    180s] End AAE Lib Interpolated Model. (MEM=4605.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:52:07    180s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.11
[05/31 14:52:07    180s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 14:52:07    180s] 
[05/31 14:52:07    180s] Creating Lib Analyzer ...
[05/31 14:52:09    180s] Total number of usable buffers from Lib Analyzer: 30 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 14:52:09    180s] Total number of usable inverters from Lib Analyzer: 27 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 14:52:09    180s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:52:09    180s] 
[05/31 14:52:09    180s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:52:11    181s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:02 mem=4609.4M
[05/31 14:52:11    182s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:02 mem=4609.4M
[05/31 14:52:11    182s] Creating Lib Analyzer, finished. 
[05/31 14:52:11    182s] #optDebug: Start CG creation (mem=4609.4M)
[05/31 14:52:11    182s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:11    182s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:12    182s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:12    182s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:12    182s] ToF 82.9880um
[05/31 14:52:12    182s] (cpu=0:00:00.7, mem=4800.0M)
[05/31 14:52:12    182s]  ...processing cgPrt (cpu=0:00:00.7, mem=4800.0M)
[05/31 14:52:12    182s]  ...processing cgEgp (cpu=0:00:00.7, mem=4800.0M)
[05/31 14:52:12    182s]  ...processing cgPbk (cpu=0:00:00.7, mem=4800.0M)
[05/31 14:52:12    182s]  ...processing cgNrb(cpu=0:00:00.7, mem=4800.0M)
[05/31 14:52:12    182s]  ...processing cgObs (cpu=0:00:00.7, mem=4800.0M)
[05/31 14:52:12    182s]  ...processing cgCon (cpu=0:00:00.7, mem=4800.0M)
[05/31 14:52:12    182s]  ...processing cgPdm (cpu=0:00:00.7, mem=4800.0M)
[05/31 14:52:12    182s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=4800.0M)
[05/31 14:52:13    182s] 
[05/31 14:52:13    182s] Active Setup views: view_slow_mission 
[05/31 14:52:13    183s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4800.0M, EPOCH TIME: 1748717533.480194
[05/31 14:52:13    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:13    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:13    183s] 
[05/31 14:52:13    183s] 
[05/31 14:52:13    183s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:52:13    183s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.210, REAL:0.426, MEM:4800.0M, EPOCH TIME: 1748717533.906670
[05/31 14:52:13    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:13    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:13    183s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:52:13    183s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:52:13    183s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[05/31 14:52:13    183s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:03 mem=4800.0M
[05/31 14:52:13    183s] OPERPROF: Starting DPlace-Init at level 1, MEM:4800.0M, EPOCH TIME: 1748717533.934446
[05/31 14:52:13    183s] Processing tracks to init pin-track alignment.
[05/31 14:52:13    183s] z: 1, totalTracks: 1
[05/31 14:52:13    183s] z: 3, totalTracks: 1
[05/31 14:52:13    183s] z: 5, totalTracks: 1
[05/31 14:52:13    183s] z: 7, totalTracks: 1
[05/31 14:52:13    183s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 14:52:13    183s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:52:13    183s] Initializing Route Infrastructure for color support ...
[05/31 14:52:13    183s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4800.0M, EPOCH TIME: 1748717533.934608
[05/31 14:52:13    183s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4800.0M, EPOCH TIME: 1748717533.937318
[05/31 14:52:13    183s] Route Infrastructure Initialized for color support successfully.
[05/31 14:52:13    183s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:52:13    183s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4800.0M, EPOCH TIME: 1748717533.942924
[05/31 14:52:13    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:13    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:14    183s] 
[05/31 14:52:14    183s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:52:14    183s] 
[05/31 14:52:14    183s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:52:14    183s] 
[05/31 14:52:14    183s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 14:52:14    183s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.207, REAL:0.438, MEM:4800.0M, EPOCH TIME: 1748717534.380494
[05/31 14:52:14    183s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4800.0M, EPOCH TIME: 1748717534.380546
[05/31 14:52:14    183s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4800.0M, EPOCH TIME: 1748717534.380600
[05/31 14:52:14    183s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4800.0MB).
[05/31 14:52:14    183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.216, REAL:0.446, MEM:4800.0M, EPOCH TIME: 1748717534.380668
[05/31 14:52:14    183s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/31 14:52:14    183s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:52:14    183s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:03 mem=4800.0M
[05/31 14:52:14    183s] ### Creating RouteCongInterface, started
[05/31 14:52:14    183s] {MMLU 0 0 36}
[05/31 14:52:14    183s] [oiLAM] Zs 11, 12
[05/31 14:52:14    183s] ### Creating LA Mngr. totSessionCpu=0:03:03 mem=4800.0M
[05/31 14:52:14    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:03 mem=4800.0M
[05/31 14:52:14    183s] ### Creating RouteCongInterface, finished
[05/31 14:52:14    183s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:14    183s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:14    183s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:15    183s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:15    183s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:15    184s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:15    184s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:15    184s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:52:15    184s] AoF 617.8860um
[05/31 14:52:15    184s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[05/31 14:52:15    184s] [GPS-DRV] Optimizer inputs ============================= 
[05/31 14:52:15    184s] [GPS-DRV] drvFixingStage: Small Scale
[05/31 14:52:15    184s] [GPS-DRV] costLowerBound: 0.1
[05/31 14:52:15    184s] [GPS-DRV] setupTNSCost  : 0.3
[05/31 14:52:15    184s] [GPS-DRV] maxIter       : 10
[05/31 14:52:15    184s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/31 14:52:15    184s] [GPS-DRV] Optimizer parameters ============================= 
[05/31 14:52:15    184s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/31 14:52:15    184s] [GPS-DRV] maxDensity (design): 0.95
[05/31 14:52:15    184s] [GPS-DRV] maxLocalDensity: 0.96
[05/31 14:52:15    184s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/31 14:52:15    184s] [GPS-DRV] Dflt RT Characteristic Length 97.22um AoF 617.886um x 1
[05/31 14:52:15    184s] [GPS-DRV] isCPECostingOn: false
[05/31 14:52:15    184s] [GPS-DRV] MaintainWNS: 1
[05/31 14:52:15    184s] [GPS-DRV] All active and enabled setup views
[05/31 14:52:15    184s] [GPS-DRV]     view_slow_mission
[05/31 14:52:15    184s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[05/31 14:52:15    184s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[05/31 14:52:15    184s] [GPS-DRV] -congEffort: high
[05/31 14:52:15    184s] [GPS-DRV] 2DC {3 0 1 0 0 0}
[05/31 14:52:15    184s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/31 14:52:15    184s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4800.0M, EPOCH TIME: 1748717535.944304
[05/31 14:52:15    184s] Found 0 hard placement blockage before merging.
[05/31 14:52:15    184s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4800.0M, EPOCH TIME: 1748717535.944366
[05/31 14:52:15    184s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[05/31 14:52:15    184s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/31 14:52:15    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:52:15    184s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/31 14:52:15    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:52:15    184s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/31 14:52:15    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:52:15    184s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 14:52:15    184s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 16.05%|          |         |
[05/31 14:52:15    184s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 14:52:15    184s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 16.05%| 0:00:00.0|  4816.0M|
[05/31 14:52:15    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:52:15    184s] Bottom Preferred Layer:
[05/31 14:52:15    184s]     None
[05/31 14:52:15    184s] Via Pillar Rule:
[05/31 14:52:15    184s]     None
[05/31 14:52:15    184s] Finished writing unified metrics of routing constraints.
[05/31 14:52:15    184s] 
[05/31 14:52:15    184s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4816.0M) ***
[05/31 14:52:15    184s] 
[05/31 14:52:15    184s] Deleting 0 temporary hard placement blockage(s).
[05/31 14:52:15    184s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 83.68, Stn-len 0
[05/31 14:52:15    184s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:52:15    184s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4816.0M, EPOCH TIME: 1748717535.962185
[05/31 14:52:15    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:52:15    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:15    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:15    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:15    184s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:4723.0M, EPOCH TIME: 1748717535.977476
[05/31 14:52:15    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.11
[05/31 14:52:15    184s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.0/0:00:08.0 (0.5), totSession cpu/real = 0:03:04.2/0:05:40.3 (0.5), mem = 4723.0M
[05/31 14:52:15    184s] 
[05/31 14:52:15    184s] =============================================================================================
[05/31 14:52:15    184s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.10-p003_1
[05/31 14:52:15    184s] =============================================================================================
[05/31 14:52:15    184s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:52:15    184s] ---------------------------------------------------------------------------------------------
[05/31 14:52:15    184s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:52:15    184s] [ LibAnalyzerInit        ]      1   0:00:03.5  (  44.3 % )     0:00:03.5 /  0:00:01.7    0.5
[05/31 14:52:15    184s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:52:15    184s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 14:52:15    184s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:52:15    184s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:52:15    184s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:52:15    184s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:52:15    184s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:52:15    184s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:52:15    184s] [ DetailPlaceInit        ]      1   0:00:00.4  (   5.6 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 14:52:15    184s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:52:15    184s] [ MISC                   ]          0:00:04.0  (  49.9 % )     0:00:04.0 /  0:00:02.0    0.5
[05/31 14:52:15    184s] ---------------------------------------------------------------------------------------------
[05/31 14:52:15    184s]  DrvOpt #1 TOTAL                    0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:04.0    0.5
[05/31 14:52:15    184s] ---------------------------------------------------------------------------------------------
[05/31 14:52:15    184s] 
[05/31 14:52:15    184s] drv optimizer changes nothing and skips refinePlace
[05/31 14:52:15    184s] End: GigaOpt DRV Optimization
[05/31 14:52:15    184s] **optDesign ... cpu = 0:00:16, real = 0:00:51, mem = 4063.4M, totSessionCpu=0:03:04 **
[05/31 14:52:15    184s] Begin: Collecting metrics
[05/31 14:52:16    184s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |   99.458 |           |        0 |       16.05 | 0:00:01  |        4609 |    0 |   0 |
| drv_eco_fixing  |     0.000 |   99.458 |         0 |        0 |       16.05 | 0:00:09  |        4723 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[05/31 14:52:16    184s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4063.4M, current mem=4063.4M)

[05/31 14:52:16    184s] End: Collecting metrics
[05/31 14:52:16    184s] *info:
[05/31 14:52:16    184s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 4722.98M).
[05/31 14:52:16    184s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4723.0M, EPOCH TIME: 1748717536.319620
[05/31 14:52:16    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:16    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:16    184s] 
[05/31 14:52:16    184s] 
[05/31 14:52:16    184s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:52:16    184s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.210, REAL:0.429, MEM:4723.0M, EPOCH TIME: 1748717536.748323
[05/31 14:52:16    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:16    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:16    184s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.15min mem=4723.0M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.458  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------

[05/31 14:52:16    184s] **optDesign ... cpu = 0:00:16, real = 0:00:52, mem = 4063.4M, totSessionCpu=0:03:05 **
[05/31 14:52:16    184s]   DRV Snapshot: (REF)
[05/31 14:52:16    184s]          Tran DRV: 0 (0)
[05/31 14:52:16    184s]           Cap DRV: 0 (0)
[05/31 14:52:16    184s]        Fanout DRV: 0 (0)
[05/31 14:52:16    184s]            Glitch: 0 (0)
[05/31 14:52:16    184s] *** Timing Is met
[05/31 14:52:16    184s] *** Check timing (0:00:00.0)
[05/31 14:52:16    184s] *** Setup timing is met (target slack 0ns)
[05/31 14:52:16    184s] Skipping post route harden opt
[05/31 14:52:16    184s] Running refinePlace -preserveRouting true -hardFence false
[05/31 14:52:16    184s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4781.3M, EPOCH TIME: 1748717536.827295
[05/31 14:52:16    184s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4781.3M, EPOCH TIME: 1748717536.827338
[05/31 14:52:16    184s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4781.3M, EPOCH TIME: 1748717536.827371
[05/31 14:52:16    184s] Processing tracks to init pin-track alignment.
[05/31 14:52:16    184s] z: 1, totalTracks: 1
[05/31 14:52:16    184s] z: 3, totalTracks: 1
[05/31 14:52:16    184s] z: 5, totalTracks: 1
[05/31 14:52:16    184s] z: 7, totalTracks: 1
[05/31 14:52:16    184s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 14:52:16    184s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:52:16    184s] Initializing Route Infrastructure for color support ...
[05/31 14:52:16    184s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4781.3M, EPOCH TIME: 1748717536.827517
[05/31 14:52:16    184s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.003, REAL:0.003, MEM:4781.3M, EPOCH TIME: 1748717536.830187
[05/31 14:52:16    184s] Route Infrastructure Initialized for color support successfully.
[05/31 14:52:16    184s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:52:16    184s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4781.3M, EPOCH TIME: 1748717536.835939
[05/31 14:52:16    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:16    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:16    184s] Processing tracks to init pin-track alignment.
[05/31 14:52:16    184s] z: 1, totalTracks: 1
[05/31 14:52:16    184s] z: 3, totalTracks: 1
[05/31 14:52:16    184s] z: 5, totalTracks: 1
[05/31 14:52:16    184s] z: 7, totalTracks: 1
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 14:52:17    184s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.210, REAL:0.414, MEM:4781.3M, EPOCH TIME: 1748717537.250296
[05/31 14:52:17    184s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4781.3M, EPOCH TIME: 1748717537.250347
[05/31 14:52:17    184s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4781.3M, EPOCH TIME: 1748717537.250388
[05/31 14:52:17    184s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4781.3MB).
[05/31 14:52:17    184s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.218, REAL:0.423, MEM:4781.3M, EPOCH TIME: 1748717537.250452
[05/31 14:52:17    184s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.218, REAL:0.423, MEM:4781.3M, EPOCH TIME: 1748717537.250471
[05/31 14:52:17    184s] TDRefine: refinePlace mode is spiral
[05/31 14:52:17    184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1008304.4
[05/31 14:52:17    184s] OPERPROF:   Starting Refine-Place at level 2, MEM:4781.3M, EPOCH TIME: 1748717537.250516
[05/31 14:52:17    184s] *** Starting refinePlace (0:03:05 mem=4781.3M) ***
[05/31 14:52:17    184s] Total net bbox length = 9.631e+01 (4.363e+01 5.268e+01) (ext = 8.189e+01)
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:52:17    184s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4781.3M, EPOCH TIME: 1748717537.250702
[05/31 14:52:17    184s] # Found 0 legal fixed insts to color.
[05/31 14:52:17    184s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4781.3M, EPOCH TIME: 1748717537.250735
[05/31 14:52:17    184s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4781.3M, EPOCH TIME: 1748717537.250766
[05/31 14:52:17    184s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 14:52:17    184s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4781.3M, EPOCH TIME: 1748717537.250828
[05/31 14:52:17    184s] Set min layer with default ( 2 )
[05/31 14:52:17    184s] Set max layer with default ( 127 )
[05/31 14:52:17    184s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:52:17    184s] Min route layer (adjusted) = 2
[05/31 14:52:17    184s] Max route layer (adjusted) = 11
[05/31 14:52:17    184s] Set min layer with default ( 2 )
[05/31 14:52:17    184s] Set max layer with default ( 127 )
[05/31 14:52:17    184s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:52:17    184s] Min route layer (adjusted) = 2
[05/31 14:52:17    184s] Max route layer (adjusted) = 11
[05/31 14:52:17    184s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4781.3M, EPOCH TIME: 1748717537.254525
[05/31 14:52:17    184s] Starting refinePlace ...
[05/31 14:52:17    184s] Set min layer with default ( 2 )
[05/31 14:52:17    184s] Set max layer with default ( 127 )
[05/31 14:52:17    184s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:52:17    184s] Min route layer (adjusted) = 2
[05/31 14:52:17    184s] Max route layer (adjusted) = 11
[05/31 14:52:17    184s] One DDP V2 for no tweak run.
[05/31 14:52:17    184s] Set min layer with default ( 2 )
[05/31 14:52:17    184s] Set max layer with default ( 127 )
[05/31 14:52:17    184s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:52:17    184s] Min route layer (adjusted) = 2
[05/31 14:52:17    184s] Max route layer (adjusted) = 11
[05/31 14:52:17    184s] DDP initSite1 nrRow 14 nrJob 14
[05/31 14:52:17    184s] DDP markSite nrRow 14 nrJob 14
[05/31 14:52:17    184s] ** Cut row section cpu time 0:00:00.0.
[05/31 14:52:17    184s]  ** Cut row section real time 0:00:00.0.
[05/31 14:52:17    184s]    Spread Effort: high, post-route mode, useDDP on.
[05/31 14:52:17    184s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4781.3MB) @(0:03:05 - 0:03:05).
[05/31 14:52:17    184s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:52:17    184s] wireLenOptFixPriorityInst 0 inst fixed
[05/31 14:52:17    184s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s]  === Spiral for Logical I: (movable: 10) ===
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s]  Info: 0 filler has been deleted!
[05/31 14:52:17    184s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 14:52:17    184s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 14:52:17    184s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 14:52:17    184s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4749.3MB) @(0:03:05 - 0:03:05).
[05/31 14:52:17    184s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:52:17    184s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4749.3MB
[05/31 14:52:17    184s] Statistics of distance of Instance movement in refine placement:
[05/31 14:52:17    184s]   maximum (X+Y) =         0.00 um
[05/31 14:52:17    184s]   mean    (X+Y) =         0.00 um
[05/31 14:52:17    184s] Summary Report:
[05/31 14:52:17    184s] Instances move: 0 (out of 10 movable)
[05/31 14:52:17    184s] Instances flipped: 0
[05/31 14:52:17    184s] Mean displacement: 0.00 um
[05/31 14:52:17    184s] Max displacement: 0.00 um 
[05/31 14:52:17    184s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 14:52:17    184s] Total instances moved : 0
[05/31 14:52:17    184s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.011, REAL:0.052, MEM:4749.3M, EPOCH TIME: 1748717537.306753
[05/31 14:52:17    184s] Total net bbox length = 9.631e+01 (4.363e+01 5.268e+01) (ext = 8.189e+01)
[05/31 14:52:17    184s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4749.3MB
[05/31 14:52:17    184s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4749.3MB) @(0:03:05 - 0:03:05).
[05/31 14:52:17    184s] *** Finished refinePlace (0:03:05 mem=4749.3M) ***
[05/31 14:52:17    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1008304.4
[05/31 14:52:17    184s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.016, REAL:0.056, MEM:4749.3M, EPOCH TIME: 1748717537.306951
[05/31 14:52:17    184s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4749.3M, EPOCH TIME: 1748717537.306975
[05/31 14:52:17    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:52:17    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:17    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:17    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:17    184s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.015, REAL:0.015, MEM:4691.3M, EPOCH TIME: 1748717537.322181
[05/31 14:52:17    184s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.249, REAL:0.495, MEM:4691.3M, EPOCH TIME: 1748717537.322232
[05/31 14:52:17    184s] {MMLU 0 0 36}
[05/31 14:52:17    184s] [oiLAM] Zs 11, 12
[05/31 14:52:17    184s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=4691.3M
[05/31 14:52:17    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=4691.3M
[05/31 14:52:17    184s] Default Rule : ""
[05/31 14:52:17    184s] Non Default Rules :
[05/31 14:52:17    184s] Worst Slack : 214748.365 ns
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s] Start Assign Priority Nets ...
[05/31 14:52:17    184s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/31 14:52:17    184s] Existing Priority Nets 0 (0.0%)
[05/31 14:52:17    184s] Assigned Priority Nets 0 (0.0%)
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s] Set Prefer Layer Routing Effort ...
[05/31 14:52:17    184s] Total Net(38) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s] {MMLU 0 0 36}
[05/31 14:52:17    184s] [oiLAM] Zs 11, 12
[05/31 14:52:17    184s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=4720.4M
[05/31 14:52:17    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=4720.4M
[05/31 14:52:17    184s] Default Rule : ""
[05/31 14:52:17    184s] Non Default Rules :
[05/31 14:52:17    184s] Worst Slack : 99.458 ns
[05/31 14:52:17    184s] 
[05/31 14:52:17    184s] Start Assign Priority Nets ...
[05/31 14:52:17    184s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/31 14:52:17    184s] Existing Priority Nets 0 (0.0%)
[05/31 14:52:17    184s] Assigned Priority Nets 0 (0.0%)
[05/31 14:52:17    184s] Begin: Collecting metrics
[05/31 14:52:17    184s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.458 |           |        0 |       16.05 | 0:00:01  |        4609 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.458 |         0 |        0 |       16.05 | 0:00:09  |        4723 |    0 |   0 |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        4691 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 14:52:17    184s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4063.4M, current mem=4062.3M)

[05/31 14:52:17    184s] End: Collecting metrics
[05/31 14:52:17    184s] Latch borrow mode reset to max_borrow
[05/31 14:52:17    184s] {MMLU 0 0 36}
[05/31 14:52:17    184s] [oiLAM] Zs 11, 12
[05/31 14:52:17    184s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=4691.4M
[05/31 14:52:17    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=4691.4M
[05/31 14:52:17    184s] Reported timing to dir ./timingReports
[05/31 14:52:17    184s] **optDesign ... cpu = 0:00:16, real = 0:00:53, mem = 4061.4M, totSessionCpu=0:03:05 **
[05/31 14:52:17    184s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4692.4M, EPOCH TIME: 1748717537.806698
[05/31 14:52:17    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:17    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:18    185s] 
[05/31 14:52:18    185s] 
[05/31 14:52:18    185s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:52:18    185s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.209, REAL:0.417, MEM:4692.4M, EPOCH TIME: 1748717538.223398
[05/31 14:52:18    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:18    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:52:18    185s] 
------------------------------------------------------------------
     Track Opt Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.458  | 99.458  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------

[05/31 14:52:18    185s] Begin: Collecting metrics
[05/31 14:52:18    185s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 14:52:18    185s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 14:52:18      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.6M
[05/31 14:52:18      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4062.3M, current mem=2853.9M)
[05/31 14:52:18      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2988.0M, current mem=2982.5M)
[05/31 14:52:18      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.4 (0.5), mem = 0.6M
[05/31 14:52:18      0s] 
[05/31 14:52:18      0s] =============================================================================================
[05/31 14:52:18      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.10-p003_1
[05/31 14:52:18      0s] =============================================================================================
[05/31 14:52:18      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:52:18      0s] ---------------------------------------------------------------------------------------------
[05/31 14:52:18      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 14:52:18      0s] ---------------------------------------------------------------------------------------------
[05/31 14:52:18      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 14:52:18      0s] ---------------------------------------------------------------------------------------------
[05/31 14:52:18      0s] 

[05/31 14:52:18    185s]  
_______________________________________________________________________
[05/31 14:52:19    185s]  --------------------------------------------------------------------------------------------------------------------- 
[05/31 14:52:19    185s] | Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[05/31 14:52:19    185s] |                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[05/31 14:52:19    185s] |-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[05/31 14:52:19    185s] | initial_summary   |           |   99.458 |           |        0 |       16.05 | 0:00:01  |        4609 |    0 |   0 |
[05/31 14:52:19    185s] | drv_eco_fixing    |     0.000 |   99.458 |         0 |        0 |       16.05 | 0:00:09  |        4723 |    0 |   0 |
[05/31 14:52:19    185s] | route_type_fixing |           |          |           |          |             | 0:00:00  |        4691 |      |     |
[05/31 14:52:19    185s] | final_summary     |           |   99.458 |           |        0 |       16.05 | 0:00:02  |        4708 |    0 |   0 |
[05/31 14:52:19    185s]  --------------------------------------------------------------------------------------------------------------------- 
[05/31 14:52:19    185s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4062.3M, current mem=4052.3M)

[05/31 14:52:19    185s] End: Collecting metrics
[05/31 14:52:19    185s] OPTC: user 20.0
[05/31 14:52:19    185s] **optDesign ... cpu = 0:00:17, real = 0:00:55, mem = 4052.3M, totSessionCpu=0:03:05 **
[05/31 14:52:19    185s]  ReSet Options after AAE Based Opt flow 
[05/31 14:52:19    185s] 
[05/31 14:52:19    185s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:52:19    185s] Deleting Lib Analyzer.
[05/31 14:52:19    185s] 
[05/31 14:52:19    185s] TimeStamp Deleting Cell Server End ...
[05/31 14:52:19    185s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/31 14:52:19    185s] Type 'man IMPOPT-3195' for more detail.
[05/31 14:52:19    185s] *** Finished optDesign ***
[05/31 14:52:19    185s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 14:52:19    185s] UM:*                                                                   final
[05/31 14:52:19    185s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 14:52:19    185s] UM:*                                                                   opt_design_postroute
[05/31 14:52:19    185s] 
[05/31 14:52:19    185s] Creating Lib Analyzer ...
[05/31 14:52:19    185s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 14:52:19    185s] 
[05/31 14:52:19    185s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:52:19    185s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:52:19    185s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:52:19    185s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:52:19    185s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:52:19    185s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:52:19    185s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:52:19    185s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:52:19    185s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:52:19    185s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:52:19    185s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:52:19    185s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:52:19    185s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:52:19    185s] Summary for sequential cells identification: 
[05/31 14:52:19    185s]   Identified SBFF number: 299
[05/31 14:52:19    185s]   Identified MBFF number: 75
[05/31 14:52:19    185s]   Identified SB Latch number: 22
[05/31 14:52:19    185s]   Identified MB Latch number: 0
[05/31 14:52:19    185s]   Not identified SBFF number: 15
[05/31 14:52:19    185s]   Not identified MBFF number: 0
[05/31 14:52:19    185s]   Not identified SB Latch number: 0
[05/31 14:52:19    185s]   Not identified MB Latch number: 0
[05/31 14:52:19    185s]   Number of sequential cells which are not FFs: 45
[05/31 14:52:19    185s]  Visiting view : view_slow_mission
[05/31 14:52:19    185s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:52:19    185s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:52:19    185s]  Visiting view : view_fast_mission
[05/31 14:52:19    185s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:52:19    185s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:52:19    185s] TLC MultiMap info (StdDelay):
[05/31 14:52:19    185s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:52:19    185s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:52:19    185s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:52:19    185s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:52:19    185s]  Setting StdDelay to: 6.1ps
[05/31 14:52:19    185s] 
[05/31 14:52:19    185s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:52:20    186s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 14:52:20    186s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 14:52:20    186s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:52:20    186s] 
[05/31 14:52:20    186s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:52:23    187s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:07 mem=4707.6M
[05/31 14:52:23    187s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:08 mem=4707.6M
[05/31 14:52:23    187s] Creating Lib Analyzer, finished. 
[05/31 14:53:11    187s] Info: final physical memory for 2 CRR processes is 1815.42MB.
[05/31 14:53:14    187s] Info: Summary of CRR changes:
[05/31 14:53:14    187s]       - Timing transform commits:       0
[05/31 14:53:14    187s] 
[05/31 14:53:14    187s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:19.8 real=  0:02:07)
[05/31 14:53:14    187s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 14:53:14    187s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:06.6 real=0:00:15.8)
[05/31 14:53:14    187s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.0 real=0:00:09.4)
[05/31 14:53:14    187s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.3 real=0:00:08.9)
[05/31 14:53:14    187s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.3 real=0:00:00.5)
[05/31 14:53:14    187s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.5)
[05/31 14:53:14    187s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 14:53:14    187s] Deleting Lib Analyzer.
[05/31 14:53:14    187s] Info: Destroy the CCOpt slew target map.
[05/31 14:53:14    187s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 14:53:14    187s] clean pInstBBox. size 0
[05/31 14:53:14    187s] setAnalysisMode -usefulSkew already set.
[05/31 14:53:14    187s] Cell adder LLGs are deleted
[05/31 14:53:14    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:14    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:14    187s] Info: pop threads available for lower-level modules during optimization.
[05/31 14:53:14    187s] *** optDesign #1 [finish] () : cpu/real = 0:00:19.2/0:01:49.5 (0.2), totSession cpu/real = 0:03:07.8/0:06:38.5 (0.5), mem = 4707.6M
[05/31 14:53:14    187s] 
[05/31 14:53:14    187s] =============================================================================================
[05/31 14:53:14    187s]  Final TAT Report : optDesign #1                                                23.10-p003_1
[05/31 14:53:14    187s] =============================================================================================
[05/31 14:53:14    187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:53:14    187s] ---------------------------------------------------------------------------------------------
[05/31 14:53:14    187s] [ InitOpt                ]      1   0:00:17.7  (  16.2 % )     0:00:18.0 /  0:00:01.1    0.1
[05/31 14:53:14    187s] [ DrvOpt                 ]      1   0:00:08.0  (   7.3 % )     0:00:08.0 /  0:00:04.0    0.5
[05/31 14:53:14    187s] [ ViewPruning            ]      6   0:00:03.7  (   3.4 % )     0:00:03.7 /  0:00:01.9    0.5
[05/31 14:53:14    187s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:14    187s] [ OptSummaryReport       ]      3   0:00:01.4  (   1.3 % )     0:00:01.4 /  0:00:00.7    0.5
[05/31 14:53:14    187s] [ MetricReport           ]      4   0:00:02.1  (   1.9 % )     0:00:02.1 /  0:00:00.5    0.2
[05/31 14:53:14    187s] [ DrvReport              ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.0
[05/31 14:53:14    187s] [ CellServerInit         ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.4
[05/31 14:53:14    187s] [ LibAnalyzerInit        ]      1   0:00:03.9  (   3.6 % )     0:00:03.9 /  0:00:02.0    0.5
[05/31 14:53:14    187s] [ CheckPlace             ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 14:53:14    187s] [ RefinePlace            ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.3    0.5
[05/31 14:53:14    187s] [ ExtractRC              ]      1   0:00:15.8  (  14.4 % )     0:00:15.8 /  0:00:06.6    0.4
[05/31 14:53:14    187s] [ UpdateTimingGraph      ]     10   0:00:02.4  (   2.2 % )     0:00:07.4 /  0:00:03.6    0.5
[05/31 14:53:14    187s] [ FullDelayCalc          ]      2   0:00:01.2  (   1.1 % )     0:00:01.2 /  0:00:00.6    0.5
[05/31 14:53:14    187s] [ TimingUpdate           ]     13   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.2
[05/31 14:53:14    187s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:14    187s] [ MISC                   ]          0:00:52.2  (  47.7 % )     0:00:52.2 /  0:00:00.5    0.0
[05/31 14:53:14    187s] ---------------------------------------------------------------------------------------------
[05/31 14:53:14    187s]  optDesign #1 TOTAL                 0:01:49.5  ( 100.0 % )     0:01:49.5 /  0:00:19.2    0.2
[05/31 14:53:14    187s] ---------------------------------------------------------------------------------------------
[05/31 14:53:14    187s] 
[05/31 14:53:14    187s] 
[05/31 14:53:14    187s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:53:14    187s] 
[05/31 14:53:14    187s] TimeStamp Deleting Cell Server End ...
[05/31 14:53:14    187s] #Complete trackOpt.
[05/31 14:53:14    187s] ### generate_postroute_timing_data starts on Sat May 31 14:53:14 2025 with memory = 4057.42 (MB), peak = 4143.37 (MB)
[05/31 14:53:14    187s] #Reporting timing...
[05/31 14:53:14    187s] ### report_timing starts on Sat May 31 14:53:14 2025 with memory = 4057.42 (MB), peak = 4143.37 (MB)
[05/31 14:53:14    187s] ### report_timing cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 14:53:14    187s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/31 14:53:14    187s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3944.84 (MB), peak = 4143.37 (MB)
[05/31 14:53:14    187s] #Library Standard Delay: 6.10ps
[05/31 14:53:14    187s] #Slack threshold: 0.00ps
[05/31 14:53:14    187s] ### generate_net_cdm_timing starts on Sat May 31 14:53:14 2025 with memory = 3944.84 (MB), peak = 4143.37 (MB)
[05/31 14:53:14    187s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 14:53:14    187s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/31 14:53:14    187s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3944.84 (MB), peak = 4143.37 (MB)
[05/31 14:53:14    187s] 
[05/31 14:53:14    187s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:53:14    187s] TLC MultiMap info (StdDelay):
[05/31 14:53:14    187s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:53:14    187s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:53:14    187s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:53:14    187s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:53:14    187s]  Setting StdDelay to: 6.1ps
[05/31 14:53:14    187s] 
[05/31 14:53:14    187s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:53:14    188s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:53:16    189s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3949.87 (MB), peak = 4143.37 (MB)
[05/31 14:53:16    189s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/31 14:53:16    189s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3949.87 (MB), peak = 4143.37 (MB)
[05/31 14:53:16    189s] Un-suppress "**WARN ..." messages.
[05/31 14:53:16    189s] ### generate_postroute_timing_data cpu:00:00:02, real:00:00:02, mem:3.9 GB, peak:4.0 GB
[05/31 14:53:16    189s] Worst slack reported in the design = 99.787704 (late)
[05/31 14:53:16    189s] *** writeDesignTiming (0:00:00.0) ***
[05/31 14:53:16    189s] ### Time Record (Optimization) is uninstalled.
[05/31 14:53:16    189s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/31 14:53:16    189s] % Begin globalDetailRoute (date=05/31 14:53:16, mem=3916.3M)
[05/31 14:53:16    189s] 
[05/31 14:53:16    189s] globalDetailRoute
[05/31 14:53:16    189s] 
[05/31 14:53:16    189s] #Start globalDetailRoute on Sat May 31 14:53:16 2025
[05/31 14:53:16    189s] #
[05/31 14:53:16    189s] ### Time Record (globalDetailRoute) is installed.
[05/31 14:53:16    189s] ### Time Record (Pre Callback) is installed.
[05/31 14:53:16    189s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_uNhRCf.rcdb.d/adder.rcdb.d': 36 access done (mem: 4633.012M)
[05/31 14:53:16    189s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 14:53:16    189s] ### Time Record (Pre Callback) is uninstalled.
[05/31 14:53:16    189s] ### Time Record (DB Import) is installed.
[05/31 14:53:16    189s] ### Time Record (Timing Data Generation) is installed.
[05/31 14:53:16    189s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 14:53:16    189s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 14:53:16    189s] eee: pegSigSF=1.070000
[05/31 14:53:16    189s] Initializing multi-corner resistance tables ...
[05/31 14:53:16    189s] eee: Grid unit RC data computation started
[05/31 14:53:16    189s] eee: Grid unit RC data computation completed
[05/31 14:53:16    189s] eee: l=1 avDens=0.004376 usedTrk=0.814815 availTrk=186.206897 sigTrk=0.814815
[05/31 14:53:16    189s] eee: l=2 avDens=0.026888 usedTrk=7.259815 availTrk=270.000000 sigTrk=7.259815
[05/31 14:53:16    189s] eee: l=3 avDens=0.022660 usedTrk=5.438519 availTrk=240.000000 sigTrk=5.438519
[05/31 14:53:16    189s] eee: l=4 avDens=0.009493 usedTrk=1.708704 availTrk=180.000000 sigTrk=1.708704
[05/31 14:53:16    189s] eee: l=5 avDens=0.006874 usedTrk=1.237407 availTrk=180.000000 sigTrk=1.237407
[05/31 14:53:16    189s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:16    189s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:16    189s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:16    189s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:16    189s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:16    189s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:16    189s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:53:16    189s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.144900 aWlH=0.000000 lMod=0 pMax=0.815500 pMod=83 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:53:16    189s] eee: NetCapCache creation started. (Current Mem: 4631.012M) 
[05/31 14:53:16    189s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4631.012M) 
[05/31 14:53:16    189s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 14:53:16    189s] eee: Metal Layers Info:
[05/31 14:53:16    189s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:53:16    189s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:53:16    189s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:53:16    189s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:53:16    189s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:53:16    189s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:53:16    189s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:53:16    189s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:53:16    189s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:53:16    189s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:53:16    189s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:53:16    189s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:53:16    189s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:53:16    189s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:53:16    189s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:53:16    189s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:16    189s] ### Net info: total nets: 40
[05/31 14:53:16    189s] ### Net info: dirty nets: 0
[05/31 14:53:16    189s] ### Net info: marked as disconnected nets: 0
[05/31 14:53:16    189s] ### Net info: fully routed nets: 36
[05/31 14:53:16    189s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 14:53:16    189s] ### Net info: unrouted nets: 0
[05/31 14:53:16    189s] ### Net info: re-extraction nets: 0
[05/31 14:53:16    189s] ### Net info: ignored nets: 0
[05/31 14:53:16    189s] ### Net info: skip routing nets: 0
[05/31 14:53:16    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:16    189s] #Start reading timing information from file .timing_file_1008304.tif.gz ...
[05/31 14:53:16    189s] #Read in timing information for 29 ports, 10 instances from timing file .timing_file_1008304.tif.gz.
[05/31 14:53:16    189s] ### import design signature (31): route=423225318 fixed_route=1224426920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1368235199 dirty_area=0 del_dirty_area=0 cell=825922003 placement=1106683241 pin_access=1782479719 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 14:53:16    189s] ### Time Record (DB Import) is uninstalled.
[05/31 14:53:16    189s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 14:53:16    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:16    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:16    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:16    189s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:16    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:16    189s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:16    189s] ### Time Record (Global Routing) is installed.
[05/31 14:53:16    189s] ### Time Record (Global Routing) is uninstalled.
[05/31 14:53:16    189s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 14:53:16    189s] #Total number of routable nets = 36.
[05/31 14:53:16    189s] #Total number of nets in the design = 40.
[05/31 14:53:16    189s] #36 routable nets have routed wires.
[05/31 14:53:16    189s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:16    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:16    189s] #Start routing data preparation on Sat May 31 14:53:16 2025
[05/31 14:53:16    189s] #
[05/31 14:53:16    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:16    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:16    189s] ### Time Record (Cell Pin Access) is installed.
[05/31 14:53:16    189s] #Initial pin access analysis.
[05/31 14:53:16    189s] #Detail pin access analysis.
[05/31 14:53:16    189s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 14:53:16    189s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 14:53:16    189s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 14:53:16    189s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:16    189s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:16    189s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:16    189s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:16    189s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:16    189s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 14:53:16    189s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:53:16    189s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:53:16    189s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 14:53:16    189s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 14:53:16    189s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:53:16    189s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:53:16    189s] #pin_access_rlayer=3(C1)
[05/31 14:53:16    189s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:53:16    189s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:53:16    189s] #enable_dpt_layer_shield=F
[05/31 14:53:16    189s] #has_line_end_grid=F
[05/31 14:53:16    189s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3922.06 (MB), peak = 4143.37 (MB)
[05/31 14:53:16    189s] #Using user defined Ggrids in DB.
[05/31 14:53:17    191s] #Done routing data preparation.
[05/31 14:53:17    191s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:17    191s] #Start instance access analysis using 1 thread...
[05/31 14:53:17    191s] #Set layer M1 to be advanced pin access layer.
[05/31 14:53:17    191s] ### Time Record (Instance Pin Access) is installed.
[05/31 14:53:17    191s] #0 instance pins are hard to access
[05/31 14:53:17    191s] #Instance access analysis statistics:
[05/31 14:53:17    191s] #Cpu time = 00:00:00
[05/31 14:53:17    191s] #Elapsed time = 00:00:00
[05/31 14:53:17    191s] #Increased memory = 0.00 (MB)
[05/31 14:53:17    191s] #Total memory = 3926.62 (MB)
[05/31 14:53:17    191s] #Peak memory = 4143.37 (MB)
[05/31 14:53:17    191s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 14:53:17    191s] #Number of broken nets after global wire extraction is 1 (out of 36)
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Finished routing data preparation on Sat May 31 14:53:17 2025
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Cpu time = 00:00:01
[05/31 14:53:17    191s] #Elapsed time = 00:00:01
[05/31 14:53:17    191s] #Increased memory = 8.39 (MB)
[05/31 14:53:17    191s] #Total memory = 3926.62 (MB)
[05/31 14:53:17    191s] #Peak memory = 4143.37 (MB)
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:17    191s] ### Time Record (Global Routing) is installed.
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Start global routing on Sat May 31 14:53:17 2025
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Start global routing initialization on Sat May 31 14:53:17 2025
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Number of eco nets is 0
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Start global routing data preparation on Sat May 31 14:53:17 2025
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] #Start routing resource analysis on Sat May 31 14:53:17 2025
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### init_is_bin_blocked starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### adjust_flow_cap starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### set_via_blocked starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### copy_flow starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] #Routing resource analysis is done on Sat May 31 14:53:17 2025
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### report_flow_cap starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #  Resource Analysis:
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 14:53:17    191s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 14:53:17    191s] #  --------------------------------------------------------------
[05/31 14:53:17    191s] #  M1             V          10          77          49    71.43%
[05/31 14:53:17    191s] #  M2             H          72          51          49    16.33%
[05/31 14:53:17    191s] #  C1             V          92          20          49     8.16%
[05/31 14:53:17    191s] #  C2             H         109           1          49     0.00%
[05/31 14:53:17    191s] #  C3             V         111           1          49     0.00%
[05/31 14:53:17    191s] #  C4             H         110           0          49     0.00%
[05/31 14:53:17    191s] #  C5             V         112           0          49     0.00%
[05/31 14:53:17    191s] #  JA             H          10           0          49     0.00%
[05/31 14:53:17    191s] #  QA             V           3           0          49    57.14%
[05/31 14:53:17    191s] #  QB             H           3           0          49    57.14%
[05/31 14:53:17    191s] #  LB             V           2           0          49    71.43%
[05/31 14:53:17    191s] #  --------------------------------------------------------------
[05/31 14:53:17    191s] #  Total                    634      13.56%         539    25.60%
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### analyze_m2_tracks starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### report_initial_resource starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### mark_pg_pins_accessibility starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### set_net_region starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Global routing data preparation is done on Sat May 31 14:53:17 2025
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### prepare_level starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### init level 1 starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### Level 1 hgrid = 7 X 7
[05/31 14:53:17    191s] ### prepare_level_flow starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Global routing initialization is done on Sat May 31 14:53:17 2025
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #start global routing iteration 1...
[05/31 14:53:17    191s] ### init_flow_edge starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### cal_flow starts on Sat May 31 14:53:17 2025 with memory = 3926.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### routing at level 1 (topmost level) iter 0
[05/31 14:53:17    191s] ### measure_qor starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### measure_congestion starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #start global routing iteration 2...
[05/31 14:53:17    191s] ### routing at level 1 (topmost level) iter 1
[05/31 14:53:17    191s] ### measure_qor starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### measure_congestion starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### route_end starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 14:53:17    191s] #Total number of routable nets = 36.
[05/31 14:53:17    191s] #Total number of nets in the design = 40.
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #36 routable nets have routed wires.
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Routed nets constraints summary:
[05/31 14:53:17    191s] #-----------------------------
[05/31 14:53:17    191s] #        Rules   Unconstrained  
[05/31 14:53:17    191s] #-----------------------------
[05/31 14:53:17    191s] #      Default              36  
[05/31 14:53:17    191s] #-----------------------------
[05/31 14:53:17    191s] #        Total              36  
[05/31 14:53:17    191s] #-----------------------------
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Routing constraints summary of the whole design:
[05/31 14:53:17    191s] #-----------------------------
[05/31 14:53:17    191s] #        Rules   Unconstrained  
[05/31 14:53:17    191s] #-----------------------------
[05/31 14:53:17    191s] #      Default              36  
[05/31 14:53:17    191s] #-----------------------------
[05/31 14:53:17    191s] #        Total              36  
[05/31 14:53:17    191s] #-----------------------------
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### cal_base_flow starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### init_flow_edge starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### cal_flow starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### report_overcon starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #                 OverCon          
[05/31 14:53:17    191s] #                  #Gcell    %Gcell
[05/31 14:53:17    191s] #     Layer           (1)   OverCon  Flow/Cap
[05/31 14:53:17    191s] #  ----------------------------------------------
[05/31 14:53:17    191s] #  M1            0(0.00%)   (0.00%)     0.73  
[05/31 14:53:17    191s] #  M2            0(0.00%)   (0.00%)     0.44  
[05/31 14:53:17    191s] #  C1            0(0.00%)   (0.00%)     0.21  
[05/31 14:53:17    191s] #  C2            0(0.00%)   (0.00%)     0.02  
[05/31 14:53:17    191s] #  C3            0(0.00%)   (0.00%)     0.01  
[05/31 14:53:17    191s] #  C4            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:17    191s] #  C5            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:17    191s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:17    191s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:17    191s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:17    191s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:17    191s] #  ----------------------------------------------
[05/31 14:53:17    191s] #     Total      0(0.00%)   (0.00%)
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/31 14:53:17    191s] #  Overflow after GR: 0.00% H + 0.00% V
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### cal_base_flow starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### init_flow_edge starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### cal_flow starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### generate_cong_map_content starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### Sync with Inovus CongMap starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #Hotspot report including placement blocked areas
[05/31 14:53:17    191s] OPERPROF: Starting HotSpotCal at level 1, MEM:4642.2M, EPOCH TIME: 1748717597.645362
[05/31 14:53:17    191s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:53:17    191s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[05/31 14:53:17    191s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:53:17    191s] [hotspot] |   M1(V)    |          2.00 |          2.00 |     2.16     8.64     6.48     9.92 |
[05/31 14:53:17    191s] [hotspot] |   M2(H)    |          2.00 |          2.00 |     8.64     2.16    10.09     6.48 |
[05/31 14:53:17    191s] [hotspot] |   C1(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:53:17    191s] [hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:53:17    191s] [hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:53:17    191s] [hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:53:17    191s] [hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:53:17    191s] [hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:53:17    191s] [hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:53:17    191s] [hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:53:17    191s] [hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:53:17    191s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:53:17    191s] [hotspot] |   worst    | (M1)     2.00 | (M1)     2.00 |                                     |
[05/31 14:53:17    191s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:53:17    191s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[05/31 14:53:17    191s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:53:17    191s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 14:53:17    191s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/31 14:53:17    191s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 14:53:17    191s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.002, MEM:4642.2M, EPOCH TIME: 1748717597.646906
[05/31 14:53:17    191s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### update starts on Sat May 31 14:53:17 2025 with memory = 3926.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #Complete Global Routing.
[05/31 14:53:17    191s] #Total wire length = 84 um.
[05/31 14:53:17    191s] #Total half perimeter of net bounding box = 126 um.
[05/31 14:53:17    191s] #Total wire length on LAYER M1 = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER M2 = 38 um.
[05/31 14:53:17    191s] #Total wire length on LAYER C1 = 29 um.
[05/31 14:53:17    191s] #Total wire length on LAYER C2 = 9 um.
[05/31 14:53:17    191s] #Total wire length on LAYER C3 = 7 um.
[05/31 14:53:17    191s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:17    191s] #Total number of vias = 53
[05/31 14:53:17    191s] #Up-Via Summary (total 53):
[05/31 14:53:17    191s] #           
[05/31 14:53:17    191s] #-----------------------
[05/31 14:53:17    191s] # M1                  5
[05/31 14:53:17    191s] # M2                 34
[05/31 14:53:17    191s] # C1                 10
[05/31 14:53:17    191s] # C2                  4
[05/31 14:53:17    191s] #-----------------------
[05/31 14:53:17    191s] #                    53 
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### update cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### report_overcon starts on Sat May 31 14:53:17 2025 with memory = 3927.00 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### report_overcon starts on Sat May 31 14:53:17 2025 with memory = 3927.00 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:17    191s] #Max overcon = 0 track.
[05/31 14:53:17    191s] #Total overcon = 0.00%.
[05/31 14:53:17    191s] #Worst layer Gcell overcon rate = 0.00%.
[05/31 14:53:17    191s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### global_route design signature (34): route=1895386435 net_attr=435897077
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Global routing statistics:
[05/31 14:53:17    191s] #Cpu time = 00:00:00
[05/31 14:53:17    191s] #Elapsed time = 00:00:00
[05/31 14:53:17    191s] #Increased memory = 0.38 (MB)
[05/31 14:53:17    191s] #Total memory = 3927.00 (MB)
[05/31 14:53:17    191s] #Peak memory = 4143.37 (MB)
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Finished global routing on Sat May 31 14:53:17 2025
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### Time Record (Global Routing) is uninstalled.
[05/31 14:53:17    191s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:17    191s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:17    191s] ### track-assign external-init starts on Sat May 31 14:53:17 2025 with memory = 3927.00 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### Time Record (Track Assignment) is installed.
[05/31 14:53:17    191s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:17    191s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:17    191s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:17    191s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:17    191s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:53:17    191s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3927.00 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### track-assign engine-init starts on Sat May 31 14:53:17 2025 with memory = 3927.00 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] ### Time Record (Track Assignment) is installed.
[05/31 14:53:17    191s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:17    191s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### track-assign core-engine starts on Sat May 31 14:53:17 2025 with memory = 3927.00 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #Start Track Assignment.
[05/31 14:53:17    191s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/31 14:53:17    191s] #Complete Track Assignment.
[05/31 14:53:17    191s] #Total wire length = 84 um.
[05/31 14:53:17    191s] #Total half perimeter of net bounding box = 126 um.
[05/31 14:53:17    191s] #Total wire length on LAYER M1 = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER M2 = 38 um.
[05/31 14:53:17    191s] #Total wire length on LAYER C1 = 29 um.
[05/31 14:53:17    191s] #Total wire length on LAYER C2 = 9 um.
[05/31 14:53:17    191s] #Total wire length on LAYER C3 = 7 um.
[05/31 14:53:17    191s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:17    191s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:17    191s] #Total number of vias = 53
[05/31 14:53:17    191s] #Up-Via Summary (total 53):
[05/31 14:53:17    191s] #           
[05/31 14:53:17    191s] #-----------------------
[05/31 14:53:17    191s] # M1                  5
[05/31 14:53:17    191s] # M2                 34
[05/31 14:53:17    191s] # C1                 10
[05/31 14:53:17    191s] # C2                  4
[05/31 14:53:17    191s] #-----------------------
[05/31 14:53:17    191s] #                    53 
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] ### track_assign design signature (37): route=420612166
[05/31 14:53:17    191s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:17    191s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:53:17    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3927.00 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/31 14:53:17    191s] #Cpu time = 00:00:01
[05/31 14:53:17    191s] #Elapsed time = 00:00:01
[05/31 14:53:17    191s] #Increased memory = 8.77 (MB)
[05/31 14:53:17    191s] #Total memory = 3927.00 (MB)
[05/31 14:53:17    191s] #Peak memory = 4143.37 (MB)
[05/31 14:53:17    191s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:17    191s] ### Time Record (Detail Routing) is installed.
[05/31 14:53:17    191s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:17    191s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:17    191s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:17    191s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:17    191s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:17    191s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #Start Detail Routing..
[05/31 14:53:17    191s] #start initial detail routing ...
[05/31 14:53:17    191s] ### Design has 0 dirty nets, has valid drcs
[05/31 14:53:17    191s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:17    191s] #   number of violations = 3
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #  By Layer and Type:
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #---------+-------+------+-------+
[05/31 14:53:17    191s] #  -      | MetSpc| Short| Totals|
[05/31 14:53:17    191s] #---------+-------+------+-------+
[05/31 14:53:17    191s] #  M1     |      1|     2|      3|
[05/31 14:53:17    191s] #  Totals |      1|     2|      3|
[05/31 14:53:17    191s] #---------+-------+------+-------+
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.46 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #start 1st optimization iteration ...
[05/31 14:53:17    191s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:17    191s] #   number of violations = 1
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #  By Layer and Type:
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #---------+------+-------+
[05/31 14:53:17    191s] #  -      | Short| Totals|
[05/31 14:53:17    191s] #---------+------+-------+
[05/31 14:53:17    191s] #  M1     |     1|      1|
[05/31 14:53:17    191s] #  Totals |     1|      1|
[05/31 14:53:17    191s] #---------+------+-------+
[05/31 14:53:17    191s] #
[05/31 14:53:17    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.47 (MB), peak = 4143.37 (MB)
[05/31 14:53:17    191s] #start 2nd optimization iteration ...
[05/31 14:53:18    191s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    191s] #   number of violations = 1
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #  By Layer and Type:
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  -      | Short| Totals|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  M1     |     1|      1|
[05/31 14:53:18    191s] #  Totals |     1|      1|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.44 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    191s] #start 3rd optimization iteration ...
[05/31 14:53:18    191s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    191s] #   number of violations = 1
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #  By Layer and Type:
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  -      | Short| Totals|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  M1     |     1|      1|
[05/31 14:53:18    191s] #  Totals |     1|      1|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.47 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    191s] #start 4th optimization iteration ...
[05/31 14:53:18    191s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    191s] #   number of violations = 1
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #  By Layer and Type:
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  -      | Short| Totals|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  M1     |     1|      1|
[05/31 14:53:18    191s] #  Totals |     1|      1|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.07 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    191s] #start 5th optimization iteration ...
[05/31 14:53:18    191s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    191s] #   number of violations = 1
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #  By Layer and Type:
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  -      | Short| Totals|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  M1     |     1|      1|
[05/31 14:53:18    191s] #  Totals |     1|      1|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.29 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    191s] #start 6th optimization iteration ...
[05/31 14:53:18    191s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    191s] #   number of violations = 1
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #  By Layer and Type:
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  -      | Short| Totals|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  M1     |     1|      1|
[05/31 14:53:18    191s] #  Totals |     1|      1|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.96 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    191s] #start 7th optimization iteration ...
[05/31 14:53:18    191s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    191s] #   number of violations = 1
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #  By Layer and Type:
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  -      | Short| Totals|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  M1     |     1|      1|
[05/31 14:53:18    191s] #  Totals |     1|      1|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.07 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    191s] #start 8th optimization iteration ...
[05/31 14:53:18    191s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    191s] #   number of violations = 1
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #  By Layer and Type:
[05/31 14:53:18    191s] #
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    191s] #  -      | Short| Totals|
[05/31 14:53:18    191s] #---------+------+-------+
[05/31 14:53:18    192s] #  M1     |     1|      1|
[05/31 14:53:18    192s] #  Totals |     1|      1|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.21 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    192s] #start 9th optimization iteration ...
[05/31 14:53:18    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    192s] #   number of violations = 1
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #  By Layer and Type:
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  -      | Short| Totals|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  M1     |     1|      1|
[05/31 14:53:18    192s] #  Totals |     1|      1|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.97 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    192s] #start 10th optimization iteration ...
[05/31 14:53:18    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    192s] #   number of violations = 1
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #  By Layer and Type:
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  -      | Short| Totals|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  M1     |     1|      1|
[05/31 14:53:18    192s] #  Totals |     1|      1|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.56 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    192s] #start 11th optimization iteration ...
[05/31 14:53:18    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    192s] #   number of violations = 1
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #  By Layer and Type:
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  -      | Short| Totals|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  M1     |     1|      1|
[05/31 14:53:18    192s] #  Totals |     1|      1|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.52 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    192s] #start 12th optimization iteration ...
[05/31 14:53:18    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    192s] #   number of violations = 1
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #  By Layer and Type:
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  -      | Short| Totals|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  M1     |     1|      1|
[05/31 14:53:18    192s] #  Totals |     1|      1|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.71 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    192s] #start 13th optimization iteration ...
[05/31 14:53:18    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    192s] #   number of violations = 1
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #  By Layer and Type:
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  -      | Short| Totals|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  M1     |     1|      1|
[05/31 14:53:18    192s] #  Totals |     1|      1|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.80 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    192s] #start 14th optimization iteration ...
[05/31 14:53:18    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:18    192s] #   number of violations = 1
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #  By Layer and Type:
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  -      | Short| Totals|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #  M1     |     1|      1|
[05/31 14:53:18    192s] #  Totals |     1|      1|
[05/31 14:53:18    192s] #---------+------+-------+
[05/31 14:53:18    192s] #
[05/31 14:53:18    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.79 (MB), peak = 4143.37 (MB)
[05/31 14:53:18    192s] #start 15th optimization iteration ...
[05/31 14:53:19    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    192s] #   number of violations = 1
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #  By Layer and Type:
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  -      | Short| Totals|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  M1     |     1|      1|
[05/31 14:53:19    192s] #  Totals |     1|      1|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.62 (MB), peak = 4143.37 (MB)
[05/31 14:53:19    192s] #start 16th optimization iteration ...
[05/31 14:53:19    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    192s] #   number of violations = 1
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #  By Layer and Type:
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  -      | Short| Totals|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  M1     |     1|      1|
[05/31 14:53:19    192s] #  Totals |     1|      1|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.72 (MB), peak = 4143.37 (MB)
[05/31 14:53:19    192s] #start 17th optimization iteration ...
[05/31 14:53:19    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    192s] #   number of violations = 1
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #  By Layer and Type:
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  -      | Short| Totals|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  M1     |     1|      1|
[05/31 14:53:19    192s] #  Totals |     1|      1|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.30 (MB), peak = 4143.37 (MB)
[05/31 14:53:19    192s] #start 18th optimization iteration ...
[05/31 14:53:19    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    192s] #   number of violations = 1
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #  By Layer and Type:
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  -      | Short| Totals|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  M1     |     1|      1|
[05/31 14:53:19    192s] #  Totals |     1|      1|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.48 (MB), peak = 4143.37 (MB)
[05/31 14:53:19    192s] #start 19th optimization iteration ...
[05/31 14:53:19    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    192s] #   number of violations = 1
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #  By Layer and Type:
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  -      | Short| Totals|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  M1     |     1|      1|
[05/31 14:53:19    192s] #  Totals |     1|      1|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.49 (MB), peak = 4143.37 (MB)
[05/31 14:53:19    192s] #start 20th optimization iteration ...
[05/31 14:53:19    192s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    192s] #   number of violations = 1
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #  By Layer and Type:
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  -      | Short| Totals|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #  M1     |     1|      1|
[05/31 14:53:19    192s] #  Totals |     1|      1|
[05/31 14:53:19    192s] #---------+------+-------+
[05/31 14:53:19    192s] #
[05/31 14:53:19    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.28 (MB), peak = 4143.37 (MB)
[05/31 14:53:19    192s] #start 21th optimization iteration ...
[05/31 14:53:19    193s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    193s] #   number of violations = 1
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #  By Layer and Type:
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #  -      | Short| Totals|
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #  M1     |     1|      1|
[05/31 14:53:19    193s] #  Totals |     1|      1|
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.27 (MB), peak = 4143.37 (MB)
[05/31 14:53:19    193s] #start 22th optimization iteration ...
[05/31 14:53:19    193s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    193s] #   number of violations = 1
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #  By Layer and Type:
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #  -      | Short| Totals|
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #  M1     |     1|      1|
[05/31 14:53:19    193s] #  Totals |     1|      1|
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.14 (MB), peak = 4143.37 (MB)
[05/31 14:53:19    193s] #start 23th optimization iteration ...
[05/31 14:53:19    193s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    193s] #   number of violations = 1
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #  By Layer and Type:
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #  -      | Short| Totals|
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #  M1     |     1|      1|
[05/31 14:53:19    193s] #  Totals |     1|      1|
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.13 (MB), peak = 4143.37 (MB)
[05/31 14:53:19    193s] #start 24th optimization iteration ...
[05/31 14:53:19    193s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    193s] #   number of violations = 1
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #  By Layer and Type:
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #  -      | Short| Totals|
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #  M1     |     1|      1|
[05/31 14:53:19    193s] #  Totals |     1|      1|
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.31 (MB), peak = 4143.37 (MB)
[05/31 14:53:19    193s] #start 25th optimization iteration ...
[05/31 14:53:19    193s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    193s] #   number of violations = 1
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #  By Layer and Type:
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #  -      | Short| Totals|
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #  M1     |     1|      1|
[05/31 14:53:19    193s] #  Totals |     1|      1|
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3928.98 (MB), peak = 4143.37 (MB)
[05/31 14:53:19    193s] #start 26th optimization iteration ...
[05/31 14:53:19    193s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:19    193s] #   number of violations = 1
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #  By Layer and Type:
[05/31 14:53:19    193s] #
[05/31 14:53:19    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  -      | Short| Totals|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  M1     |     1|      1|
[05/31 14:53:20    193s] #  Totals |     1|      1|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.51 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    193s] #start 27th optimization iteration ...
[05/31 14:53:20    193s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:20    193s] #   number of violations = 1
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #  By Layer and Type:
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  -      | Short| Totals|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  M1     |     1|      1|
[05/31 14:53:20    193s] #  Totals |     1|      1|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.15 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    193s] #start 28th optimization iteration ...
[05/31 14:53:20    193s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:20    193s] #   number of violations = 1
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #  By Layer and Type:
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  -      | Short| Totals|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  M1     |     1|      1|
[05/31 14:53:20    193s] #  Totals |     1|      1|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3928.93 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    193s] #start 29th optimization iteration ...
[05/31 14:53:20    193s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:20    193s] #   number of violations = 1
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #  By Layer and Type:
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  -      | Short| Totals|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  M1     |     1|      1|
[05/31 14:53:20    193s] #  Totals |     1|      1|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.18 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    193s] #start 30th optimization iteration ...
[05/31 14:53:20    193s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:20    193s] #   number of violations = 1
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #  By Layer and Type:
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  -      | Short| Totals|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  M1     |     1|      1|
[05/31 14:53:20    193s] #  Totals |     1|      1|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.18 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    193s] #Complete Detail Routing.
[05/31 14:53:20    193s] #Total wire length = 92 um.
[05/31 14:53:20    193s] #Total half perimeter of net bounding box = 126 um.
[05/31 14:53:20    193s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:53:20    193s] #Total wire length on LAYER M2 = 21 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C1 = 41 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C2 = 13 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C3 = 13 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:20    193s] #Total number of vias = 102
[05/31 14:53:20    193s] #Total number of multi-cut vias = 79 ( 77.5%)
[05/31 14:53:20    193s] #Total number of single cut vias = 23 ( 22.5%)
[05/31 14:53:20    193s] #Up-Via Summary (total 102):
[05/31 14:53:20    193s] #                   single-cut          multi-cut      Total
[05/31 14:53:20    193s] #-----------------------------------------------------------
[05/31 14:53:20    193s] # M1                 4 ( 44.4%)         5 ( 55.6%)          9
[05/31 14:53:20    193s] # M2                17 ( 35.4%)        31 ( 64.6%)         48
[05/31 14:53:20    193s] # C1                 1 (  3.2%)        30 ( 96.8%)         31
[05/31 14:53:20    193s] # C2                 1 (  7.1%)        13 ( 92.9%)         14
[05/31 14:53:20    193s] #-----------------------------------------------------------
[05/31 14:53:20    193s] #                   23 ( 22.5%)        79 ( 77.5%)        102 
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #Total number of DRC violations = 1
[05/31 14:53:20    193s] ### Time Record (Detail Routing) is uninstalled.
[05/31 14:53:20    193s] #Cpu time = 00:00:03
[05/31 14:53:20    193s] #Elapsed time = 00:00:03
[05/31 14:53:20    193s] #Increased memory = 2.18 (MB)
[05/31 14:53:20    193s] #Total memory = 3929.18 (MB)
[05/31 14:53:20    193s] #Peak memory = 4143.37 (MB)
[05/31 14:53:20    193s] ### Time Record (Antenna Fixing) is installed.
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #start routing for process antenna violation fix ...
[05/31 14:53:20    193s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:20    193s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:20    193s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:20    193s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:20    193s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:53:20    193s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 14:53:20    193s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #  By Layer and Type:
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  -      | Short| Totals|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #  M1     |     1|      1|
[05/31 14:53:20    193s] #  Totals |     1|      1|
[05/31 14:53:20    193s] #---------+------+-------+
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.18 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #Total wire length = 92 um.
[05/31 14:53:20    193s] #Total half perimeter of net bounding box = 126 um.
[05/31 14:53:20    193s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:53:20    193s] #Total wire length on LAYER M2 = 21 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C1 = 41 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C2 = 13 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C3 = 13 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:20    193s] #Total number of vias = 102
[05/31 14:53:20    193s] #Total number of multi-cut vias = 79 ( 77.5%)
[05/31 14:53:20    193s] #Total number of single cut vias = 23 ( 22.5%)
[05/31 14:53:20    193s] #Up-Via Summary (total 102):
[05/31 14:53:20    193s] #                   single-cut          multi-cut      Total
[05/31 14:53:20    193s] #-----------------------------------------------------------
[05/31 14:53:20    193s] # M1                 4 ( 44.4%)         5 ( 55.6%)          9
[05/31 14:53:20    193s] # M2                17 ( 35.4%)        31 ( 64.6%)         48
[05/31 14:53:20    193s] # C1                 1 (  3.2%)        30 ( 96.8%)         31
[05/31 14:53:20    193s] # C2                 1 (  7.1%)        13 ( 92.9%)         14
[05/31 14:53:20    193s] #-----------------------------------------------------------
[05/31 14:53:20    193s] #                   23 ( 22.5%)        79 ( 77.5%)        102 
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #Total number of DRC violations = 1
[05/31 14:53:20    193s] #Total number of process antenna violations = 0
[05/31 14:53:20    193s] #Total number of net violated process antenna rule = 0
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #Total wire length = 92 um.
[05/31 14:53:20    193s] #Total half perimeter of net bounding box = 126 um.
[05/31 14:53:20    193s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:53:20    193s] #Total wire length on LAYER M2 = 21 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C1 = 41 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C2 = 13 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C3 = 13 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:20    193s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:20    193s] #Total number of vias = 102
[05/31 14:53:20    193s] #Total number of multi-cut vias = 79 ( 77.5%)
[05/31 14:53:20    193s] #Total number of single cut vias = 23 ( 22.5%)
[05/31 14:53:20    193s] #Up-Via Summary (total 102):
[05/31 14:53:20    193s] #                   single-cut          multi-cut      Total
[05/31 14:53:20    193s] #-----------------------------------------------------------
[05/31 14:53:20    193s] # M1                 4 ( 44.4%)         5 ( 55.6%)          9
[05/31 14:53:20    193s] # M2                17 ( 35.4%)        31 ( 64.6%)         48
[05/31 14:53:20    193s] # C1                 1 (  3.2%)        30 ( 96.8%)         31
[05/31 14:53:20    193s] # C2                 1 (  7.1%)        13 ( 92.9%)         14
[05/31 14:53:20    193s] #-----------------------------------------------------------
[05/31 14:53:20    193s] #                   23 ( 22.5%)        79 ( 77.5%)        102 
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #Total number of DRC violations = 1
[05/31 14:53:20    193s] #Total number of process antenna violations = 0
[05/31 14:53:20    193s] #Total number of net violated process antenna rule = 0
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:53:20    193s] ### Time Record (Antenna Fixing) is uninstalled.
[05/31 14:53:20    193s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:20    193s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:20    193s] ### Time Record (Post Route Via Swapping) is installed.
[05/31 14:53:20    193s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:53:20    193s] #
[05/31 14:53:20    193s] #Start Post Route via swapping...
[05/31 14:53:20    193s] #98.00% of area are rerouted by ECO routing.
[05/31 14:53:20    194s] #   number of violations = 1
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #  By Layer and Type:
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #  -      | Short| Totals|
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #  M1     |     1|      1|
[05/31 14:53:20    194s] #  Totals |     1|      1|
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3931.10 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    194s] #CELL_VIEW adder,init has 1 DRC violations
[05/31 14:53:20    194s] #Total number of DRC violations = 1
[05/31 14:53:20    194s] #Total number of process antenna violations = 0
[05/31 14:53:20    194s] #Total number of net violated process antenna rule = 0
[05/31 14:53:20    194s] #Post Route via swapping is done.
[05/31 14:53:20    194s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/31 14:53:20    194s] #Total wire length = 92 um.
[05/31 14:53:20    194s] #Total half perimeter of net bounding box = 126 um.
[05/31 14:53:20    194s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:53:20    194s] #Total wire length on LAYER M2 = 21 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C1 = 41 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C2 = 13 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C3 = 13 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:20    194s] #Total number of vias = 102
[05/31 14:53:20    194s] #Total number of multi-cut vias = 95 ( 93.1%)
[05/31 14:53:20    194s] #Total number of single cut vias = 7 (  6.9%)
[05/31 14:53:20    194s] #Up-Via Summary (total 102):
[05/31 14:53:20    194s] #                   single-cut          multi-cut      Total
[05/31 14:53:20    194s] #-----------------------------------------------------------
[05/31 14:53:20    194s] # M1                 3 ( 33.3%)         6 ( 66.7%)          9
[05/31 14:53:20    194s] # M2                 4 (  8.3%)        44 ( 91.7%)         48
[05/31 14:53:20    194s] # C1                 0 (  0.0%)        31 (100.0%)         31
[05/31 14:53:20    194s] # C2                 0 (  0.0%)        14 (100.0%)         14
[05/31 14:53:20    194s] #-----------------------------------------------------------
[05/31 14:53:20    194s] #                    7 (  6.9%)        95 ( 93.1%)        102 
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:20    194s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:20    194s] ### Time Record (Post Route Wire Spreading) is installed.
[05/31 14:53:20    194s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #Start Post Route wire spreading..
[05/31 14:53:20    194s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:20    194s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:20    194s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #Start DRC checking..
[05/31 14:53:20    194s] #   number of violations = 1
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #  By Layer and Type:
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #  -      | Short| Totals|
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #  M1     |     1|      1|
[05/31 14:53:20    194s] #  Totals |     1|      1|
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3931.71 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    194s] #CELL_VIEW adder,init has 1 DRC violations
[05/31 14:53:20    194s] #Total number of DRC violations = 1
[05/31 14:53:20    194s] #Total number of process antenna violations = 0
[05/31 14:53:20    194s] #Total number of net violated process antenna rule = 0
[05/31 14:53:20    194s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:20    194s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #Start data preparation for wire spreading...
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #Data preparation is done on Sat May 31 14:53:20 2025
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] ### track-assign engine-init starts on Sat May 31 14:53:20 2025 with memory = 3931.59 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    194s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #Start Post Route Wire Spread.
[05/31 14:53:20    194s] #Done with 3 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[05/31 14:53:20    194s] #Complete Post Route Wire Spread.
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #Total wire length = 93 um.
[05/31 14:53:20    194s] #Total half perimeter of net bounding box = 126 um.
[05/31 14:53:20    194s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:53:20    194s] #Total wire length on LAYER M2 = 21 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C1 = 41 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C2 = 14 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C3 = 13 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:20    194s] #Total number of vias = 102
[05/31 14:53:20    194s] #Total number of multi-cut vias = 95 ( 93.1%)
[05/31 14:53:20    194s] #Total number of single cut vias = 7 (  6.9%)
[05/31 14:53:20    194s] #Up-Via Summary (total 102):
[05/31 14:53:20    194s] #                   single-cut          multi-cut      Total
[05/31 14:53:20    194s] #-----------------------------------------------------------
[05/31 14:53:20    194s] # M1                 3 ( 33.3%)         6 ( 66.7%)          9
[05/31 14:53:20    194s] # M2                 4 (  8.3%)        44 ( 91.7%)         48
[05/31 14:53:20    194s] # C1                 0 (  0.0%)        31 (100.0%)         31
[05/31 14:53:20    194s] # C2                 0 (  0.0%)        14 (100.0%)         14
[05/31 14:53:20    194s] #-----------------------------------------------------------
[05/31 14:53:20    194s] #                    7 (  6.9%)        95 ( 93.1%)        102 
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:20    194s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:20    194s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #Start DRC checking..
[05/31 14:53:20    194s] #   number of violations = 1
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #  By Layer and Type:
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #  -      | Short| Totals|
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #  M1     |     1|      1|
[05/31 14:53:20    194s] #  Totals |     1|      1|
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3932.19 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    194s] #CELL_VIEW adder,init has 1 DRC violations
[05/31 14:53:20    194s] #Total number of DRC violations = 1
[05/31 14:53:20    194s] #Total number of process antenna violations = 0
[05/31 14:53:20    194s] #Total number of net violated process antenna rule = 0
[05/31 14:53:20    194s] #   number of violations = 1
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #  By Layer and Type:
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #  -      | Short| Totals|
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #  M1     |     1|      1|
[05/31 14:53:20    194s] #  Totals |     1|      1|
[05/31 14:53:20    194s] #---------+------+-------+
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3931.36 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    194s] #CELL_VIEW adder,init has 1 DRC violations
[05/31 14:53:20    194s] #Total number of DRC violations = 1
[05/31 14:53:20    194s] #Total number of process antenna violations = 0
[05/31 14:53:20    194s] #Total number of net violated process antenna rule = 0
[05/31 14:53:20    194s] #Post Route wire spread is done.
[05/31 14:53:20    194s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/31 14:53:20    194s] #Total wire length = 93 um.
[05/31 14:53:20    194s] #Total half perimeter of net bounding box = 126 um.
[05/31 14:53:20    194s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:53:20    194s] #Total wire length on LAYER M2 = 21 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C1 = 41 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C2 = 14 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C3 = 13 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:20    194s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:20    194s] #Total number of vias = 102
[05/31 14:53:20    194s] #Total number of multi-cut vias = 95 ( 93.1%)
[05/31 14:53:20    194s] #Total number of single cut vias = 7 (  6.9%)
[05/31 14:53:20    194s] #Up-Via Summary (total 102):
[05/31 14:53:20    194s] #                   single-cut          multi-cut      Total
[05/31 14:53:20    194s] #-----------------------------------------------------------
[05/31 14:53:20    194s] # M1                 3 ( 33.3%)         6 ( 66.7%)          9
[05/31 14:53:20    194s] # M2                 4 (  8.3%)        44 ( 91.7%)         48
[05/31 14:53:20    194s] # C1                 0 (  0.0%)        31 (100.0%)         31
[05/31 14:53:20    194s] # C2                 0 (  0.0%)        14 (100.0%)         14
[05/31 14:53:20    194s] #-----------------------------------------------------------
[05/31 14:53:20    194s] #                    7 (  6.9%)        95 ( 93.1%)        102 
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #detailRoute Statistics:
[05/31 14:53:20    194s] #Cpu time = 00:00:03
[05/31 14:53:20    194s] #Elapsed time = 00:00:03
[05/31 14:53:20    194s] #Increased memory = 4.36 (MB)
[05/31 14:53:20    194s] #Total memory = 3931.36 (MB)
[05/31 14:53:20    194s] #Peak memory = 4143.37 (MB)
[05/31 14:53:20    194s] ### global_detail_route design signature (124): route=843112527 flt_obj=0 vio=370149179 shield_wire=1
[05/31 14:53:20    194s] ### Time Record (DB Export) is installed.
[05/31 14:53:20    194s] ### export design design signature (125): route=843112527 fixed_route=1224426920 flt_obj=0 vio=370149179 swire=282492057 shield_wire=1 net_attr=724568894 dirty_area=0 del_dirty_area=0 cell=825922003 placement=1106683241 pin_access=1782479719 inst_pattern=1081779271 inst_orient=456846982 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 14:53:20    194s] ### Time Record (DB Export) is uninstalled.
[05/31 14:53:20    194s] ### Time Record (Post Callback) is installed.
[05/31 14:53:20    194s] ### Time Record (Post Callback) is uninstalled.
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #globalDetailRoute statistics:
[05/31 14:53:20    194s] #Cpu time = 00:00:04
[05/31 14:53:20    194s] #Elapsed time = 00:00:04
[05/31 14:53:20    194s] #Increased memory = 5.94 (MB)
[05/31 14:53:20    194s] #Total memory = 3922.74 (MB)
[05/31 14:53:20    194s] #Peak memory = 4143.37 (MB)
[05/31 14:53:20    194s] #Number of warnings = 42
[05/31 14:53:20    194s] #Total number of warnings = 162
[05/31 14:53:20    194s] #Number of fails = 0
[05/31 14:53:20    194s] #Total number of fails = 0
[05/31 14:53:20    194s] #Complete globalDetailRoute on Sat May 31 14:53:20 2025
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] ### import design signature (126): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1782479719 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:53:20    194s] ### Time Record (globalDetailRoute) is uninstalled.
[05/31 14:53:20    194s] % End globalDetailRoute (date=05/31 14:53:20, total cpu=0:00:04.4, real=0:00:04.0, peak res=3919.6M, current mem=3919.6M)
[05/31 14:53:20    194s] #Default setup view is reset to view_slow_mission.
[05/31 14:53:20    194s] #Default setup view is reset to view_slow_mission.
[05/31 14:53:20    194s] AAE_INFO: Post Route call back at the end of routeDesign
[05/31 14:53:20    194s] #routeDesign: cpu time = 00:00:44, elapsed time = 00:02:15, memory = 3877.70 (MB), peak = 4143.37 (MB)
[05/31 14:53:20    194s] ### Time Record (routeDesign) is uninstalled.
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #  Scalability Statistics
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] #----------------------------+---------+-------------+------------+
[05/31 14:53:20    194s] #  routeDesign               | cpu time| elapsed time| scalability|
[05/31 14:53:20    194s] #----------------------------+---------+-------------+------------+
[05/31 14:53:20    194s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:20    194s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:20    194s] #  Timing Data Generation    | 00:00:12|     00:00:12|         1.0|
[05/31 14:53:20    194s] #  DB Import                 | 00:00:01|     00:00:01|         1.0|
[05/31 14:53:20    194s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:20    194s] #  Cell Pin Access           | 00:00:03|     00:00:03|         1.0|
[05/31 14:53:20    194s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:20    194s] #  Data Preparation          | 00:00:05|     00:00:06|         0.8|
[05/31 14:53:20    194s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:20    194s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:20    194s] #  Optimization              | 00:00:20|     00:01:48|         0.2|
[05/31 14:53:20    194s] #  Detail Routing            | 00:00:03|     00:00:03|         1.0|
[05/31 14:53:20    194s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:20    194s] #  Post Route Via Swapping   | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:20    194s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:20    194s] #  Entire Command            | 00:00:44|     00:02:15|         0.3|
[05/31 14:53:20    194s] #----------------------------+---------+-------------+------------+
[05/31 14:53:20    194s] #
[05/31 14:53:20    194s] 
[05/31 14:53:20    194s] *** Summary of all messages that are not suppressed in this session:
[05/31 14:53:20    194s] Severity  ID               Count  Summary                                  
[05/31 14:53:20    194s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[05/31 14:53:20    194s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/31 14:53:20    194s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/31 14:53:20    194s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/31 14:53:20    194s] WARNING   NRAG-44              3  Track pitch is too small compared with l...
[05/31 14:53:20    194s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/31 14:53:20    194s] WARNING   NRIG-34             60  Power/Ground pin %s of instance %s is no...
[05/31 14:53:20    194s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/31 14:53:20    194s] WARNING   NRIF-95             93  Option setNanoRouteMode -routeTopRouting...
[05/31 14:53:20    194s] WARNING   TCLCMD-1403          2  '%s'                                     
[05/31 14:53:20    194s] *** Message Summary: 167 warning(s), 0 error(s)
[05/31 14:53:20    194s] 
[05/31 14:53:20    194s] #% End routeDesign (date=05/31 14:53:20, total cpu=0:00:44.2, real=0:02:15, peak res=4143.4M, current mem=3877.7M)
[05/31 14:53:20    194s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[05/31 14:53:20    194s] <CMD> optDesign -postRoute -setup -hold -drv
[05/31 14:53:20    194s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3877.7M, totSessionCpu=0:03:14 **
[05/31 14:53:20    194s] 
[05/31 14:53:20    194s] Active Setup views: view_slow_mission 
[05/31 14:53:20    194s] *** optDesign #2 [begin] () : totSession cpu/real = 0:03:14.3/0:06:45.1 (0.5), mem = 4297.8M
[05/31 14:53:20    194s] Info: 1 threads available for lower-level modules during optimization.
[05/31 14:53:20    194s] GigaOpt running with 1 threads.
[05/31 14:53:20    194s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:14.3/0:06:45.1 (0.5), mem = 4297.8M
[05/31 14:53:20    194s] **INFO: User settings:
[05/31 14:53:20    194s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/31 14:53:20    194s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/31 14:53:20    194s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[05/31 14:53:20    194s] setNanoRouteMode -route_detail_search_and_repair                                          true
[05/31 14:53:20    194s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/31 14:53:20    194s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/31 14:53:20    194s] setNanoRouteMode -extract_design_signature                                                61944769
[05/31 14:53:20    194s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/31 14:53:20    194s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/31 14:53:20    194s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[05/31 14:53:20    194s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/31 14:53:20    194s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/31 14:53:20    194s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/31 14:53:20    194s] setNanoRouteMode -route_with_si_driven                                                    true
[05/31 14:53:20    194s] setNanoRouteMode -route_with_timing_driven                                                true
[05/31 14:53:20    194s] setDesignMode -congEffort                                                                 high
[05/31 14:53:20    194s] setDesignMode -flowEffort                                                                 extreme
[05/31 14:53:20    194s] setDesignMode -process                                                                    22
[05/31 14:53:20    194s] setExtractRCMode -coupled                                                                 false
[05/31 14:53:20    194s] setExtractRCMode -coupling_c_th                                                           0.1
[05/31 14:53:20    194s] setExtractRCMode -engine                                                                  preRoute
[05/31 14:53:20    194s] setExtractRCMode -noCleanRCDB                                                             true
[05/31 14:53:20    194s] setExtractRCMode -nrNetInMemory                                                           100000
[05/31 14:53:20    194s] setExtractRCMode -relative_c_th                                                           1
[05/31 14:53:20    194s] setExtractRCMode -total_c_th                                                              0
[05/31 14:53:20    194s] setExtractRCMode -virtual_wire_incremental                                                false
[05/31 14:53:20    194s] setDelayCalMode -enable_high_fanout                                                       true
[05/31 14:53:20    194s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/31 14:53:20    194s] setDelayCalMode -engine                                                                   aae
[05/31 14:53:20    194s] setDelayCalMode -ignoreNetLoad                                                            false
[05/31 14:53:20    194s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/31 14:53:20    194s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/31 14:53:20    194s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/31 14:53:20    194s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/31 14:53:20    194s] setOptMode -opt_delete_insts                                                              true
[05/31 14:53:20    194s] setOptMode -opt_drv_margin                                                                0
[05/31 14:53:20    194s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware                                       true
[05/31 14:53:20    194s] setOptMode -opt_exp_buffer_congestion_aware_extreme                                       true
[05/31 14:53:20    194s] setOptMode -opt_exp_flow_effort_extreme                                                   true
[05/31 14:53:20    194s] setOptMode -opt_drv                                                                       true
[05/31 14:53:20    194s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[05/31 14:53:20    194s] setOptMode -opt_resize_flip_flops                                                         true
[05/31 14:53:20    194s] setOptMode -opt_area_recovery                                                             true
[05/31 14:53:20    194s] setOptMode -opt_setup_target_slack                                                        0
[05/31 14:53:20    194s] setSIMode -separate_delta_delay_on_data                                                   true
[05/31 14:53:20    194s] setPlaceMode -place_detail_check_route                                                    true
[05/31 14:53:20    194s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/31 14:53:20    194s] setPlaceMode -place_global_clock_power_driven                                             true
[05/31 14:53:20    194s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/31 14:53:20    194s] setPlaceMode -place_global_cong_effort                                                    high
[05/31 14:53:20    194s] setPlaceMode -place_global_place_io_pins                                                  true
[05/31 14:53:20    194s] setAnalysisMode -analysisType                                                             onChipVariation
[05/31 14:53:20    194s] setAnalysisMode -checkType                                                                setup
[05/31 14:53:20    194s] setAnalysisMode -clkSrcPath                                                               true
[05/31 14:53:20    194s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/31 14:53:20    194s] setAnalysisMode -cppr                                                                     both
[05/31 14:53:20    194s] setAnalysisMode -usefulSkew                                                               true
[05/31 14:53:20    194s] 
[05/31 14:53:20    194s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
[05/31 14:53:20    194s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/31 14:53:20    194s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/31 14:53:20    194s] Need call spDPlaceInit before registerPrioInstLoc.
[05/31 14:53:20    194s] Switching SI Aware to true by default in postroute mode   
[05/31 14:53:20    194s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/31 14:53:20    194s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/31 14:53:20    194s] OPERPROF: Starting DPlace-Init at level 1, MEM:4297.8M, EPOCH TIME: 1748717600.812465
[05/31 14:53:20    194s] Processing tracks to init pin-track alignment.
[05/31 14:53:20    194s] z: 1, totalTracks: 1
[05/31 14:53:20    194s] z: 3, totalTracks: 1
[05/31 14:53:20    194s] z: 5, totalTracks: 1
[05/31 14:53:20    194s] z: 7, totalTracks: 1
[05/31 14:53:20    194s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 14:53:20    194s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:53:20    194s] Initializing Route Infrastructure for color support ...
[05/31 14:53:20    194s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4297.8M, EPOCH TIME: 1748717600.812666
[05/31 14:53:20    194s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4297.8M, EPOCH TIME: 1748717600.815331
[05/31 14:53:20    194s] Route Infrastructure Initialized for color support successfully.
[05/31 14:53:20    194s] Cell adder LLGs are deleted
[05/31 14:53:20    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:20    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:20    194s] # Building adder llgBox search-tree.
[05/31 14:53:20    194s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:53:20    194s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4297.8M, EPOCH TIME: 1748717600.821911
[05/31 14:53:20    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:20    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:20    194s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4297.8M, EPOCH TIME: 1748717600.822191
[05/31 14:53:20    194s] Max number of tech site patterns supported in site array is 256.
[05/31 14:53:20    194s] Core basic site is GF22_DST
[05/31 14:53:20    194s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:53:20    194s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:53:20    194s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:53:20    194s] SiteArray: use 20,480 bytes
[05/31 14:53:20    194s] SiteArray: current memory after site array memory allocation 4297.8M
[05/31 14:53:20    194s] SiteArray: FP blocked sites are writable
[05/31 14:53:20    194s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:53:20    194s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4297.8M, EPOCH TIME: 1748717600.973906
[05/31 14:53:20    194s] Process 270 wires and vias for routing blockage analysis
[05/31 14:53:20    194s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4297.8M, EPOCH TIME: 1748717600.974024
[05/31 14:53:21    194s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:53:21    194s] Atter site array init, number of instance map data is 0.
[05/31 14:53:21    194s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.208, REAL:0.209, MEM:4297.8M, EPOCH TIME: 1748717601.031036
[05/31 14:53:21    194s] 
[05/31 14:53:21    194s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:53:21    194s] 
[05/31 14:53:21    194s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:21    194s] OPERPROF:     Starting CMU at level 3, MEM:4297.8M, EPOCH TIME: 1748717601.031218
[05/31 14:53:21    194s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4297.8M, EPOCH TIME: 1748717601.032612
[05/31 14:53:21    194s] 
[05/31 14:53:21    194s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 14:53:21    194s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.210, REAL:0.211, MEM:4297.8M, EPOCH TIME: 1748717601.032683
[05/31 14:53:21    194s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4297.8M, EPOCH TIME: 1748717601.032706
[05/31 14:53:21    194s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4297.8M, EPOCH TIME: 1748717601.032756
[05/31 14:53:21    194s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4297.8MB).
[05/31 14:53:21    194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.220, MEM:4297.8M, EPOCH TIME: 1748717601.032830
[05/31 14:53:21    194s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4297.8M, EPOCH TIME: 1748717601.032992
[05/31 14:53:21    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:4297.8M, EPOCH TIME: 1748717601.047553
[05/31 14:53:21    194s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/31 14:53:21    194s] **INFO: Using Advanced Metric Collection system.
[05/31 14:53:21    194s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 3878.3M, totSessionCpu=0:03:15 **
[05/31 14:53:21    194s] Existing Dirty Nets : 0
[05/31 14:53:21    194s] New Signature Flow (optDesignCheckOptions) ....
[05/31 14:53:21    194s] #Taking db snapshot
[05/31 14:53:21    194s] #Taking db snapshot ... done
[05/31 14:53:21    194s] OPERPROF: Starting checkPlace at level 1, MEM:4299.8M, EPOCH TIME: 1748717601.071087
[05/31 14:53:21    194s] Processing tracks to init pin-track alignment.
[05/31 14:53:21    194s] z: 1, totalTracks: 1
[05/31 14:53:21    194s] z: 3, totalTracks: 1
[05/31 14:53:21    194s] z: 5, totalTracks: 1
[05/31 14:53:21    194s] z: 7, totalTracks: 1
[05/31 14:53:21    194s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 14:53:21    194s] #spOpts: rpCkHalo=4 
[05/31 14:53:21    194s] Initializing Route Infrastructure for color support ...
[05/31 14:53:21    194s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4299.8M, EPOCH TIME: 1748717601.071263
[05/31 14:53:21    194s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4299.8M, EPOCH TIME: 1748717601.073925
[05/31 14:53:21    194s] Route Infrastructure Initialized for color support successfully.
[05/31 14:53:21    194s] Cell adder LLGs are deleted
[05/31 14:53:21    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] # Building adder llgBox search-tree.
[05/31 14:53:21    194s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:53:21    194s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4299.8M, EPOCH TIME: 1748717601.079601
[05/31 14:53:21    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4299.8M, EPOCH TIME: 1748717601.079847
[05/31 14:53:21    194s] Max number of tech site patterns supported in site array is 256.
[05/31 14:53:21    194s] Core basic site is GF22_DST
[05/31 14:53:21    194s] Processing tracks to init pin-track alignment.
[05/31 14:53:21    194s] z: 1, totalTracks: 1
[05/31 14:53:21    194s] z: 3, totalTracks: 1
[05/31 14:53:21    194s] z: 5, totalTracks: 1
[05/31 14:53:21    194s] z: 7, totalTracks: 1
[05/31 14:53:21    194s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/31 14:53:21    194s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:53:21    194s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:53:21    194s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:53:21    194s] SiteArray: use 20,480 bytes
[05/31 14:53:21    194s] SiteArray: current memory after site array memory allocation 4299.8M
[05/31 14:53:21    194s] SiteArray: FP blocked sites are writable
[05/31 14:53:21    194s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 14:53:21    194s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4299.8M, EPOCH TIME: 1748717601.218337
[05/31 14:53:21    194s] Process 270 wires and vias for routing blockage analysis
[05/31 14:53:21    194s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4299.8M, EPOCH TIME: 1748717601.218448
[05/31 14:53:21    194s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:53:21    194s] Atter site array init, number of instance map data is 0.
[05/31 14:53:21    194s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.138, REAL:0.139, MEM:4299.8M, EPOCH TIME: 1748717601.218494
[05/31 14:53:21    194s] 
[05/31 14:53:21    194s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:53:21    194s] 
[05/31 14:53:21    194s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:21    194s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.139, REAL:0.139, MEM:4299.8M, EPOCH TIME: 1748717601.218632
[05/31 14:53:21    194s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4299.8M, EPOCH TIME: 1748717601.218684
[05/31 14:53:21    194s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 14:53:21    194s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4299.8M, EPOCH TIME: 1748717601.218743
[05/31 14:53:21    194s] Begin checking placement ... (start mem=4299.8M, init mem=4299.8M)
[05/31 14:53:21    194s] Begin checking exclusive groups violation ...
[05/31 14:53:21    194s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 14:53:21    194s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 14:53:21    194s] 
[05/31 14:53:21    194s] Running CheckPlace using 1 thread in normal mode...
[05/31 14:53:21    194s] 
[05/31 14:53:21    194s] ...checkPlace normal is done!
[05/31 14:53:21    194s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4299.8M, EPOCH TIME: 1748717601.219381
[05/31 14:53:21    194s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:4299.8M, EPOCH TIME: 1748717601.219431
[05/31 14:53:21    194s] *info: Placed = 10            
[05/31 14:53:21    194s] *info: Unplaced = 0           
[05/31 14:53:21    194s] Placement Density:16.04%(9/60)
[05/31 14:53:21    194s] Placement Density (including fixed std cells):16.04%(9/60)
[05/31 14:53:21    194s] Cell adder LLGs are deleted
[05/31 14:53:21    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:53:21    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] # Resetting pin-track-align track data.
[05/31 14:53:21    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4299.8M)
[05/31 14:53:21    194s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.151, MEM:4299.8M, EPOCH TIME: 1748717601.221769
[05/31 14:53:21    194s] #optDebug: { P: 22 W: 5195 FE: extreme PE: none LDR: 1}
[05/31 14:53:21    194s]  Initial DC engine is -> aae
[05/31 14:53:21    194s]  
[05/31 14:53:21    194s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/31 14:53:21    194s]  
[05/31 14:53:21    194s]  
[05/31 14:53:21    194s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/31 14:53:21    194s]  
[05/31 14:53:21    194s] Reset EOS DB
[05/31 14:53:21    194s] Ignoring AAE DB Resetting ...
[05/31 14:53:21    194s]  Set Options for AAE Based Opt flow 
[05/31 14:53:21    194s] *** optDesign -postRoute ***
[05/31 14:53:21    194s] DRC Margin: user margin 0.0; extra margin 0
[05/31 14:53:21    194s] Setup Target Slack: user slack 0
[05/31 14:53:21    194s] Hold Target Slack: user slack 0
[05/31 14:53:21    194s] **INFO: setOptMode -opt_post_route_area_reclaim holdAndSetupAware -> Area reclaim that is Setup & Hold Timing Aware will be called before timing Optimization.
[05/31 14:53:21    194s] Cell adder LLGs are deleted
[05/31 14:53:21    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4299.8M, EPOCH TIME: 1748717601.333704
[05/31 14:53:21    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    194s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4299.8M, EPOCH TIME: 1748717601.333948
[05/31 14:53:21    194s] Max number of tech site patterns supported in site array is 256.
[05/31 14:53:21    194s] Core basic site is GF22_DST
[05/31 14:53:21    194s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 14:53:21    194s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 14:53:21    194s] SiteArray: non-trimmed site array dimensions = 14 x 69
[05/31 14:53:21    194s] SiteArray: use 20,480 bytes
[05/31 14:53:21    194s] SiteArray: current memory after site array memory allocation 4299.8M
[05/31 14:53:21    194s] SiteArray: FP blocked sites are writable
[05/31 14:53:21    194s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4299.8M, EPOCH TIME: 1748717601.484481
[05/31 14:53:21    194s] Process 45 wires and vias for routing blockage analysis
[05/31 14:53:21    194s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4299.8M, EPOCH TIME: 1748717601.484529
[05/31 14:53:21    195s] SiteArray: number of non floorplan blocked sites for llg default is 966
[05/31 14:53:21    195s] Atter site array init, number of instance map data is 0.
[05/31 14:53:21    195s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.206, REAL:0.206, MEM:4299.8M, EPOCH TIME: 1748717601.539855
[05/31 14:53:21    195s] 
[05/31 14:53:21    195s] 
[05/31 14:53:21    195s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:21    195s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.206, REAL:0.206, MEM:4299.8M, EPOCH TIME: 1748717601.540066
[05/31 14:53:21    195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:21    195s] 
[05/31 14:53:21    195s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:53:21    195s] Deleting Lib Analyzer.
[05/31 14:53:21    195s] 
[05/31 14:53:21    195s] TimeStamp Deleting Cell Server End ...
[05/31 14:53:21    195s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:53:21    195s] 
[05/31 14:53:21    195s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:53:21    195s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:53:21    195s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:53:21    195s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:53:21    195s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:53:21    195s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:53:21    195s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:53:21    195s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:53:21    195s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:53:21    195s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:53:21    195s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:53:21    195s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:53:21    195s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:53:21    195s] Summary for sequential cells identification: 
[05/31 14:53:21    195s]   Identified SBFF number: 299
[05/31 14:53:21    195s]   Identified MBFF number: 75
[05/31 14:53:21    195s]   Identified SB Latch number: 22
[05/31 14:53:21    195s]   Identified MB Latch number: 0
[05/31 14:53:21    195s]   Not identified SBFF number: 15
[05/31 14:53:21    195s]   Not identified MBFF number: 0
[05/31 14:53:21    195s]   Not identified SB Latch number: 0
[05/31 14:53:21    195s]   Not identified MB Latch number: 0
[05/31 14:53:21    195s]   Number of sequential cells which are not FFs: 45
[05/31 14:53:21    195s]  Visiting view : view_slow_mission
[05/31 14:53:21    195s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:53:21    195s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:53:21    195s]  Visiting view : view_fast_mission
[05/31 14:53:21    195s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:53:21    195s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:53:21    195s] TLC MultiMap info (StdDelay):
[05/31 14:53:21    195s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:53:21    195s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:53:21    195s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:53:21    195s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:53:21    195s]  Setting StdDelay to: 6.1ps
[05/31 14:53:21    195s] 
[05/31 14:53:21    195s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:53:21    195s] 
[05/31 14:53:21    195s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:53:21    195s] 
[05/31 14:53:21    195s] TimeStamp Deleting Cell Server End ...
[05/31 14:53:21    195s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:03:15.2/0:06:46.0 (0.5), mem = 4299.8M
[05/31 14:53:21    195s] 
[05/31 14:53:21    195s] =============================================================================================
[05/31 14:53:21    195s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.10-p003_1
[05/31 14:53:21    195s] =============================================================================================
[05/31 14:53:21    195s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:53:21    195s] ---------------------------------------------------------------------------------------------
[05/31 14:53:21    195s] [ CellServerInit         ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.2
[05/31 14:53:21    195s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:21    195s] [ MetricInit             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:21    195s] [ CheckPlace             ]      1   0:00:00.2  (  16.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:53:21    195s] [ DetailPlaceInit        ]      1   0:00:00.2  (  23.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:53:21    195s] [ MISC                   ]          0:00:00.5  (  55.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 14:53:21    195s] ---------------------------------------------------------------------------------------------
[05/31 14:53:21    195s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[05/31 14:53:21    195s] ---------------------------------------------------------------------------------------------
[05/31 14:53:21    195s] 
[05/31 14:53:21    195s] ** INFO : this run is activating 'postRoute' automaton
[05/31 14:53:21    195s] **INFO: flowCheckPoint #3 InitialSummary
[05/31 14:53:21    195s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:21    195s] ### Net info: total nets: 40
[05/31 14:53:21    195s] ### Net info: dirty nets: 0
[05/31 14:53:21    195s] ### Net info: marked as disconnected nets: 0
[05/31 14:53:21    195s] ### Net info: fully routed nets: 36
[05/31 14:53:21    195s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 14:53:21    195s] ### Net info: unrouted nets: 0
[05/31 14:53:21    195s] ### Net info: re-extraction nets: 0
[05/31 14:53:21    195s] ### Net info: ignored nets: 0
[05/31 14:53:21    195s] ### Net info: skip routing nets: 0
[05/31 14:53:21    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:21    195s] ### import design signature (127): route=913631154 fixed_route=913631154 flt_obj=0 vio=1225681043 swire=282492057 shield_wire=1 net_attr=2046784037 dirty_area=0 del_dirty_area=0 cell=825922003 placement=1106683241 pin_access=1782479719 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 14:53:21    195s] #Extract in post route mode
[05/31 14:53:21    195s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/31 14:53:21    195s] #Fast data preparation for tQuantus.
[05/31 14:53:21    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:21    195s] #Start routing data preparation on Sat May 31 14:53:21 2025
[05/31 14:53:21    195s] #
[05/31 14:53:21    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:21    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:21    195s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 14:53:21    195s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 14:53:21    195s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:21    195s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:21    195s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:21    195s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:21    195s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:21    195s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 14:53:21    195s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:53:21    195s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:53:21    195s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 14:53:21    195s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 14:53:21    195s] #Regenerating Ggrids automatically.
[05/31 14:53:21    195s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 14:53:21    195s] #Using automatically generated G-grids.
[05/31 14:53:21    195s] #Done routing data preparation.
[05/31 14:53:21    195s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3875.27 (MB), peak = 4143.37 (MB)
[05/31 14:53:21    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:21    195s] #Start routing data preparation on Sat May 31 14:53:21 2025
[05/31 14:53:21    195s] #
[05/31 14:53:21    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:21    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:21    195s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:53:21    195s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:53:21    195s] #pin_access_rlayer=3(C1)
[05/31 14:53:21    195s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:53:21    195s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:53:21    195s] #enable_dpt_layer_shield=F
[05/31 14:53:21    195s] #has_line_end_grid=F
[05/31 14:53:21    195s] #Regenerating Ggrids automatically.
[05/31 14:53:21    195s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 14:53:21    195s] #Using automatically generated G-grids.
[05/31 14:53:22    196s] #Done routing data preparation.
[05/31 14:53:22    196s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3883.66 (MB), peak = 4143.37 (MB)
[05/31 14:53:22    196s] #
[05/31 14:53:22    196s] #Start tQuantus RC extraction...
[05/31 14:53:22    196s] #Start building rc corner(s)...
[05/31 14:53:22    196s] #Number of RC Corner = 2
[05/31 14:53:22    196s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 14:53:22    196s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 14:53:23    196s] #(i=11, n=11 2000)
[05/31 14:53:23    196s] #M1 -> M1 (1)
[05/31 14:53:23    196s] #M2 -> M2 (2)
[05/31 14:53:23    196s] #C1 -> C1 (3)
[05/31 14:53:23    196s] #C2 -> C2 (4)
[05/31 14:53:23    196s] #C3 -> C3 (5)
[05/31 14:53:23    196s] #C4 -> C4 (6)
[05/31 14:53:23    196s] #C5 -> C5 (7)
[05/31 14:53:23    196s] #JA -> JA (8)
[05/31 14:53:23    196s] #QA -> QA (9)
[05/31 14:53:23    196s] #QB -> QB (10)
[05/31 14:53:23    196s] #LB -> LB (11)
[05/31 14:53:23    196s] #SADV-On
[05/31 14:53:23    196s] # Corner(s) : 
[05/31 14:53:23    196s] #rc_fast [25.00] 
[05/31 14:53:23    196s] #rc_slow [25.00]
[05/31 14:53:24    198s] # Corner id: 0
[05/31 14:53:24    198s] # Layout Scale: 1.000000
[05/31 14:53:24    198s] # Has Metal Fill model: yes
[05/31 14:53:24    198s] # Temperature was set
[05/31 14:53:24    198s] # Temperature : 25.000000
[05/31 14:53:24    198s] # Ref. Temp   : 25.000000
[05/31 14:53:24    198s] # Corner id: 1
[05/31 14:53:24    198s] # Layout Scale: 1.000000
[05/31 14:53:24    198s] # Has Metal Fill model: yes
[05/31 14:53:24    198s] # Temperature was set
[05/31 14:53:24    198s] # Temperature : 25.000000
[05/31 14:53:24    198s] # Ref. Temp   : 25.000000
[05/31 14:53:24    198s] #total pattern=286 [22, 2124]
[05/31 14:53:24    198s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/31 14:53:24    198s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 14:53:24    198s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 14:53:24    198s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/31 14:53:24    198s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/31 14:53:24    198s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/31 14:53:24    198s] #number model r/c [2,2] [22,2124] read
[05/31 14:53:24    198s] #0 rcmodel(s) requires rebuild
[05/31 14:53:24    198s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3899.74 (MB), peak = 4143.37 (MB)
[05/31 14:53:24    198s] #Finish check_net_pin_list step Enter extract
[05/31 14:53:24    198s] #Start init net ripin tree building
[05/31 14:53:24    198s] #Finish init net ripin tree building
[05/31 14:53:24    198s] #Cpu time = 00:00:00
[05/31 14:53:24    198s] #Elapsed time = 00:00:00
[05/31 14:53:24    198s] #Increased memory = 0.00 (MB)
[05/31 14:53:24    198s] #Total memory = 3899.74 (MB)
[05/31 14:53:24    198s] #Peak memory = 4143.37 (MB)
[05/31 14:53:24    198s] #begin processing metal fill model file
[05/31 14:53:24    198s] #end processing metal fill model file
[05/31 14:53:24    198s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:24    198s] #Length limit = 200 pitches
[05/31 14:53:24    198s] #opt mode = 2
[05/31 14:53:24    198s] #Finish check_net_pin_list step Fix net pin list
[05/31 14:53:24    198s] #Start generate extraction boxes.
[05/31 14:53:24    198s] #
[05/31 14:53:24    198s] #Extract using 30 x 30 Hboxes
[05/31 14:53:24    198s] #2x2 initial hboxes
[05/31 14:53:24    198s] #Use area based hbox pruning.
[05/31 14:53:24    198s] #0/0 hboxes pruned.
[05/31 14:53:24    198s] #Complete generating extraction boxes.
[05/31 14:53:24    198s] #Start step Extraction
[05/31 14:53:24    198s] #Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
[05/31 14:53:24    198s] #Process 0 special clock nets for rc extraction
[05/31 14:53:24    198s] #Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 14:53:25    198s] #Run Statistics for Extraction:
[05/31 14:53:25    198s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:25    198s] #   Increased memory =     0.70 (MB), total memory =  3900.44 (MB), peak memory =  4143.37 (MB)
[05/31 14:53:25    198s] #Register nets and terms for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d
[05/31 14:53:25    198s] #Finish registering nets and terms for rcdb.
[05/31 14:53:25    198s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3909.88 (MB), peak = 4143.37 (MB)
[05/31 14:53:25    198s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:25    198s] #RC Statistics: 59 Res, 20 Ground Cap, 3 XCap (Edge to Edge)
[05/31 14:53:25    198s] #RC V/H edge ratio: 0.04, Avg V/H Edge Length: 400.00 (11), Avg L-Edge Length: 4305.14 (28)
[05/31 14:53:25    198s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d.
[05/31 14:53:25    198s] #Start writing RC data.
[05/31 14:53:25    198s] #Finish writing RC data
[05/31 14:53:25    198s] #Finish writing rcdb with 95 nodes, 59 edges, and 6 xcaps
[05/31 14:53:25    198s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3902.45 (MB), peak = 4143.37 (MB)
[05/31 14:53:25    198s] Restoring parasitic data from file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d' ...
[05/31 14:53:25    198s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d' for reading (mem: 4321.395M)
[05/31 14:53:25    198s] Reading RCDB with compressed RC data.
[05/31 14:53:25    198s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d' for content verification (mem: 4321.395M)
[05/31 14:53:25    198s] Reading RCDB with compressed RC data.
[05/31 14:53:25    198s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d': 0 access done (mem: 4321.395M)
[05/31 14:53:25    198s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d': 0 access done (mem: 4321.395M)
[05/31 14:53:25    198s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4321.395M)
[05/31 14:53:25    198s] Following multi-corner parasitics specified:
[05/31 14:53:25    198s] 	/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d (rcdb)
[05/31 14:53:25    198s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d' for reading (mem: 4321.395M)
[05/31 14:53:25    198s] Reading RCDB with compressed RC data.
[05/31 14:53:25    198s] 		Cell adder has rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d specified
[05/31 14:53:25    198s] Cell adder, hinst 
[05/31 14:53:25    198s] processing rcdb (/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d) for hinst (top) of cell (adder);
[05/31 14:53:25    198s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d': 0 access done (mem: 4321.395M)
[05/31 14:53:25    198s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4321.395M)
[05/31 14:53:25    198s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_Pl7WlR.rcdb.d/adder.rcdb.d' for reading (mem: 4321.395M)
[05/31 14:53:25    198s] Reading RCDB with compressed RC data.
[05/31 14:53:26    199s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_Pl7WlR.rcdb.d/adder.rcdb.d': 0 access done (mem: 4321.395M)
[05/31 14:53:26    199s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=4321.395M)
[05/31 14:53:26    199s] Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:01.0 mem: 4321.395M)
[05/31 14:53:26    199s] #
[05/31 14:53:26    199s] #Restore RCDB.
[05/31 14:53:26    199s] #
[05/31 14:53:26    199s] #Complete tQuantus RC extraction.
[05/31 14:53:26    199s] #Cpu time = 00:00:03
[05/31 14:53:26    199s] #Elapsed time = 00:00:03
[05/31 14:53:26    199s] #Increased memory = 18.76 (MB)
[05/31 14:53:26    199s] #Total memory = 3902.42 (MB)
[05/31 14:53:26    199s] #Peak memory = 4143.37 (MB)
[05/31 14:53:26    199s] #
[05/31 14:53:26    199s] #0 inserted nodes are removed
[05/31 14:53:26    199s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 14:53:26    199s] ### export design design signature (129): route=1004104758 fixed_route=1004104758 flt_obj=0 vio=1225681043 swire=282492057 shield_wire=1 net_attr=957358748 dirty_area=0 del_dirty_area=0 cell=825922003 placement=1106683241 pin_access=1782479719 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 14:53:26    199s] ### import design signature (130): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1782479719 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:53:26    199s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:26    199s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:26    199s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:26    199s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:26    199s] #Start Design Signature (0)
[05/31 14:53:26    199s] #Finish Inst Signature in MT(25605043)
[05/31 14:53:26    199s] #Finish Net Signature in MT(39410353)
[05/31 14:53:26    199s] #Finish SNet Signature in MT (42395113)
[05/31 14:53:26    199s] #Run time and memory report for RC extraction:
[05/31 14:53:26    199s] #RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
[05/31 14:53:26    199s] #Run Statistics for snet signature:
[05/31 14:53:26    199s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:26    199s] #   Increased memory =     0.00 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
[05/31 14:53:26    199s] #Run Statistics for Net Final Signature:
[05/31 14:53:26    199s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:26    199s] #   Increased memory =     0.00 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
[05/31 14:53:26    199s] #Run Statistics for Net launch:
[05/31 14:53:26    199s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:26    199s] #   Increased memory =     0.00 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
[05/31 14:53:26    199s] #Run Statistics for Net init_dbsNet_slist:
[05/31 14:53:26    199s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:26    199s] #   Increased memory =     0.00 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
[05/31 14:53:26    199s] #Run Statistics for net signature:
[05/31 14:53:26    199s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:26    199s] #   Increased memory =     0.00 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
[05/31 14:53:26    199s] #Run Statistics for inst signature:
[05/31 14:53:26    199s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:26    199s] #   Increased memory =    -0.73 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
[05/31 14:53:26    199s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_Pl7WlR.rcdb.d/adder.rcdb.d' for reading (mem: 4301.402M)
[05/31 14:53:26    199s] Reading RCDB with compressed RC data.
[05/31 14:53:26    199s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4303.4M)
[05/31 14:53:26    199s] ** INFO: Initializing Glitch Interface
[05/31 14:53:26    199s] AAE DB initialization (MEM=4344.02 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/31 14:53:26    199s] ** INFO: Initializing Glitch Cache
[05/31 14:53:26    199s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:19.5/0:06:50.8 (0.5), mem = 4344.0M
[05/31 14:53:26    199s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[05/31 14:53:26    199s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[05/31 14:53:26    199s] OPTC: user 20.0
[05/31 14:53:26    199s] Starting delay calculation for Hold views
[05/31 14:53:26    199s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 14:53:26    199s] #################################################################################
[05/31 14:53:26    199s] # Design Stage: PostRoute
[05/31 14:53:26    199s] # Design Name: adder
[05/31 14:53:26    199s] # Design Mode: 22nm
[05/31 14:53:26    199s] # Analysis Mode: MMMC OCV 
[05/31 14:53:26    199s] # Parasitics Mode: SPEF/RCDB 
[05/31 14:53:26    199s] # Signoff Settings: SI Off 
[05/31 14:53:26    199s] #################################################################################
[05/31 14:53:26    199s] Calculate late delays in OCV mode...
[05/31 14:53:26    199s] Calculate early delays in OCV mode...
[05/31 14:53:26    199s] Topological Sorting (REAL = 0:00:00.0, MEM = 4364.2M, InitMEM = 4364.2M)
[05/31 14:53:26    199s] Start delay calculation (fullDC) (1 T). (MEM=3927.17)
[05/31 14:53:26    199s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 14:53:26    199s] Start AAE Lib Loading. (MEM=4372.28)
[05/31 14:53:26    199s] End AAE Lib Loading. (MEM=4592.36 CPU=0:00:00.1 Real=0:00:00.0)
[05/31 14:53:26    199s] End AAE Lib Interpolated Model. (MEM=4592.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:26    200s] Total number of fetched objects 36
[05/31 14:53:26    200s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:26    200s] End delay calculation. (MEM=4075.77 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:53:27    200s] End delay calculation (fullDC). (MEM=3363.02 CPU=0:00:00.5 REAL=0:00:01.0)
[05/31 14:53:27    200s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 4726.1M) ***
[05/31 14:53:27    200s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:21 mem=4718.1M)
[05/31 14:53:27    200s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:21 mem=4718.1M ***
[05/31 14:53:27    200s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[05/31 14:53:27    200s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/31 14:53:27    200s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/31 14:53:27    200s] Starting delay calculation for Setup views
[05/31 14:53:27    200s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 14:53:27    200s] AAE_INFO: resetNetProps viewIdx 0 
[05/31 14:53:27    200s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 14:53:28    201s] #################################################################################
[05/31 14:53:28    201s] # Design Stage: PostRoute
[05/31 14:53:28    201s] # Design Name: adder
[05/31 14:53:28    201s] # Design Mode: 22nm
[05/31 14:53:28    201s] # Analysis Mode: MMMC OCV 
[05/31 14:53:28    201s] # Parasitics Mode: SPEF/RCDB 
[05/31 14:53:28    201s] # Signoff Settings: SI On 
[05/31 14:53:28    201s] #################################################################################
[05/31 14:53:28    201s] AAE_INFO: 1 threads acquired from CTE.
[05/31 14:53:28    201s] Setting infinite Tws ...
[05/31 14:53:28    201s] First Iteration Infinite Tw... 
[05/31 14:53:28    201s] Calculate early delays in OCV mode...
[05/31 14:53:28    201s] Calculate late delays in OCV mode...
[05/31 14:53:28    201s] Topological Sorting (REAL = 0:00:00.0, MEM = 4745.0M, InitMEM = 4745.0M)
[05/31 14:53:28    201s] Start delay calculation (fullDC) (1 T). (MEM=3481.41)
[05/31 14:53:28    201s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/31 14:53:28    201s] End AAE Lib Interpolated Model. (MEM=4745.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:28    201s] Total number of fetched objects 36
[05/31 14:53:28    201s] AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
[05/31 14:53:28    201s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:28    201s] End delay calculation. (MEM=3506.71 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:53:28    201s] End delay calculation (fullDC). (MEM=3506.71 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 14:53:28    201s] Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_Ims6nO/.AAE_1008304/waveform.data...
[05/31 14:53:28    201s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4729.0M) ***
[05/31 14:53:28    201s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4729.0M)
[05/31 14:53:28    201s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 14:53:28    201s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4729.0M)
[05/31 14:53:28    201s] 
[05/31 14:53:28    201s] Executing IPO callback for view pruning ..
[05/31 14:53:28    201s] Starting SI iteration 2
[05/31 14:53:28    201s] Calculate early delays in OCV mode...
[05/31 14:53:28    201s] Calculate late delays in OCV mode...
[05/31 14:53:28    201s] Start delay calculation (fullDC) (1 T). (MEM=3507.77)
[05/31 14:53:28    201s] End AAE Lib Interpolated Model. (MEM=4654.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:28    201s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/31 14:53:28    201s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 36. 
[05/31 14:53:28    201s] Total number of fetched objects 36
[05/31 14:53:28    201s] AAE_INFO-618: Total number of nets in the design is 40,  0.0 percent of the nets selected for SI analysis
[05/31 14:53:28    201s] End delay calculation. (MEM=3507.8 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:53:28    201s] End delay calculation (fullDC). (MEM=3507.8 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:53:28    201s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4704.3M) ***
[05/31 14:53:28    201s] 
[05/31 14:53:28    201s] Creating Lib Analyzer ...
[05/31 14:53:28    201s] 
[05/31 14:53:28    201s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:53:28    201s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:53:28    201s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:53:28    201s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:53:28    201s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:53:28    201s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:53:28    201s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:53:28    201s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:53:28    201s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:53:28    201s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:53:28    201s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:53:28    201s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:53:28    201s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:53:28    201s] Summary for sequential cells identification: 
[05/31 14:53:28    201s]   Identified SBFF number: 299
[05/31 14:53:28    201s]   Identified MBFF number: 75
[05/31 14:53:28    201s]   Identified SB Latch number: 22
[05/31 14:53:28    201s]   Identified MB Latch number: 0
[05/31 14:53:28    201s]   Not identified SBFF number: 15
[05/31 14:53:28    201s]   Not identified MBFF number: 0
[05/31 14:53:28    201s]   Not identified SB Latch number: 0
[05/31 14:53:28    201s]   Not identified MB Latch number: 0
[05/31 14:53:28    201s]   Number of sequential cells which are not FFs: 45
[05/31 14:53:28    201s]  Visiting view : view_slow_mission
[05/31 14:53:28    201s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:53:28    201s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:53:28    201s]  Visiting view : view_fast_mission
[05/31 14:53:28    201s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:53:28    201s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:53:28    201s] TLC MultiMap info (StdDelay):
[05/31 14:53:28    201s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:53:28    201s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:53:28    201s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:53:28    201s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:53:28    201s]  Setting StdDelay to: 6.1ps
[05/31 14:53:28    201s] 
[05/31 14:53:28    201s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:53:29    202s] Total number of usable buffers from Lib Analyzer: 30 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 14:53:29    202s] Total number of usable inverters from Lib Analyzer: 27 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 14:53:29    202s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:53:29    202s] 
[05/31 14:53:29    202s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:53:30    203s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:23 mem=4720.3M
[05/31 14:53:30    203s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:23 mem=4720.3M
[05/31 14:53:30    203s] Creating Lib Analyzer, finished. 
[05/31 14:53:30    203s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:03:23 mem=4720.3M)
[05/31 14:53:30    203s] End AAE Lib Interpolated Model. (MEM=4720.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:30    203s] ** INFO: Initializing Glitch Interface
[05/31 14:53:30    203s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4720.3M, EPOCH TIME: 1748717610.274907
[05/31 14:53:30    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:30    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:30    203s] 
[05/31 14:53:30    203s] 
[05/31 14:53:30    203s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:30    203s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.206, MEM:4720.3M, EPOCH TIME: 1748717610.480666
[05/31 14:53:30    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:30    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:30    203s] ** INFO: Initializing Glitch Interface
[05/31 14:53:30    203s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.464  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------

[05/31 14:53:30    203s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:03:23.5/0:06:54.8 (0.5), mem = 4749.4M
[05/31 14:53:30    203s] 
[05/31 14:53:30    203s] =============================================================================================
[05/31 14:53:30    203s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.10-p003_1
[05/31 14:53:30    203s] =============================================================================================
[05/31 14:53:30    203s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:53:30    203s] ---------------------------------------------------------------------------------------------
[05/31 14:53:30    203s] [ ViewPruning            ]      7   0:00:01.8  (  43.9 % )     0:00:01.8 /  0:00:01.8    1.0
[05/31 14:53:30    203s] [ OptSummaryReport       ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:53:30    203s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:30    203s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:30    203s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:30    203s] [ UpdateTimingGraph      ]      3   0:00:01.2  (  30.3 % )     0:00:03.6 /  0:00:03.6    1.0
[05/31 14:53:30    203s] [ FullDelayCalc          ]      3   0:00:00.7  (  16.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/31 14:53:30    203s] [ TimingUpdate           ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 14:53:30    203s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:30    203s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:30    203s] [ MISC                   ]          0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:53:30    203s] ---------------------------------------------------------------------------------------------
[05/31 14:53:30    203s]  BuildHoldData #1 TOTAL             0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[05/31 14:53:30    203s] ---------------------------------------------------------------------------------------------
[05/31 14:53:30    203s] 
[05/31 14:53:30    203s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 3964.4M, totSessionCpu=0:03:24 **
[05/31 14:53:30    203s] Begin: Collecting metrics
[05/31 14:53:30    203s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 99.464 |   0 |       16.05 | 0:00:04  |        4675 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[05/31 14:53:30    203s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3964.4M, current mem=3964.4M)

[05/31 14:53:30    203s] End: Collecting metrics
[05/31 14:53:30    203s] OPTC: m4 20.0 50.0
[05/31 14:53:30    203s] OPTC: view 50.0
[05/31 14:53:30    203s] Setting latch borrow mode to budget during optimization.
[05/31 14:53:30    203s] **INFO: flowCheckPoint #4 OptimizationPass1
[05/31 14:53:30    203s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:53:30    203s] Deleting Lib Analyzer.
[05/31 14:53:30    203s] **INFO: Start fixing DRV (Mem = 4671.36M) ...
[05/31 14:53:30    203s] Begin: GigaOpt DRV Optimization
[05/31 14:53:30    203s] Glitch fixing enabled
[05/31 14:53:30    203s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[05/31 14:53:30    203s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:23.7/0:06:55.0 (0.5), mem = 4671.4M
[05/31 14:53:30    203s] End AAE Lib Interpolated Model. (MEM=4671.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:30    203s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.12
[05/31 14:53:30    203s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 14:53:30    203s] 
[05/31 14:53:30    203s] Creating Lib Analyzer ...
[05/31 14:53:31    204s] Total number of usable buffers from Lib Analyzer: 30 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 14:53:31    204s] Total number of usable inverters from Lib Analyzer: 27 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 14:53:31    204s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:53:31    204s] 
[05/31 14:53:31    204s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:53:32    205s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:25 mem=4675.4M
[05/31 14:53:32    205s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:25 mem=4675.4M
[05/31 14:53:32    205s] Creating Lib Analyzer, finished. 
[05/31 14:53:32    205s] #optDebug: Start CG creation (mem=4675.4M)
[05/31 14:53:32    205s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:32    205s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:32    205s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:32    205s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:32    205s] ToF 82.9880um
[05/31 14:53:33    206s] (cpu=0:00:00.7, mem=4847.3M)
[05/31 14:53:33    206s]  ...processing cgPrt (cpu=0:00:00.7, mem=4847.3M)
[05/31 14:53:33    206s]  ...processing cgEgp (cpu=0:00:00.7, mem=4847.3M)
[05/31 14:53:33    206s]  ...processing cgPbk (cpu=0:00:00.7, mem=4847.3M)
[05/31 14:53:33    206s]  ...processing cgNrb(cpu=0:00:00.7, mem=4847.3M)
[05/31 14:53:33    206s]  ...processing cgObs (cpu=0:00:00.7, mem=4847.3M)
[05/31 14:53:33    206s]  ...processing cgCon (cpu=0:00:00.7, mem=4847.3M)
[05/31 14:53:33    206s]  ...processing cgPdm (cpu=0:00:00.7, mem=4847.3M)
[05/31 14:53:33    206s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=4847.3M)
[05/31 14:53:33    206s] 
[05/31 14:53:33    206s] Active Setup views: view_slow_mission 
[05/31 14:53:33    206s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4847.3M, EPOCH TIME: 1748717613.340203
[05/31 14:53:33    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:33    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:33    206s] 
[05/31 14:53:33    206s] 
[05/31 14:53:33    206s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:33    206s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.206, MEM:4847.3M, EPOCH TIME: 1748717613.545800
[05/31 14:53:33    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:33    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:33    206s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:53:33    206s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:53:33    206s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[05/31 14:53:33    206s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:27 mem=4847.3M
[05/31 14:53:33    206s] OPERPROF: Starting DPlace-Init at level 1, MEM:4847.3M, EPOCH TIME: 1748717613.560165
[05/31 14:53:33    206s] Processing tracks to init pin-track alignment.
[05/31 14:53:33    206s] z: 1, totalTracks: 1
[05/31 14:53:33    206s] z: 3, totalTracks: 1
[05/31 14:53:33    206s] z: 5, totalTracks: 1
[05/31 14:53:33    206s] z: 7, totalTracks: 1
[05/31 14:53:33    206s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 14:53:33    206s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:53:33    206s] Initializing Route Infrastructure for color support ...
[05/31 14:53:33    206s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4847.3M, EPOCH TIME: 1748717613.560327
[05/31 14:53:33    206s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4847.3M, EPOCH TIME: 1748717613.563001
[05/31 14:53:33    206s] Route Infrastructure Initialized for color support successfully.
[05/31 14:53:33    206s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:53:33    206s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4847.3M, EPOCH TIME: 1748717613.568379
[05/31 14:53:33    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:33    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:33    206s] 
[05/31 14:53:33    206s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:53:33    206s] 
[05/31 14:53:33    206s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:33    206s] 
[05/31 14:53:33    206s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 14:53:33    206s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.204, REAL:0.205, MEM:4847.3M, EPOCH TIME: 1748717613.773068
[05/31 14:53:33    206s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4847.3M, EPOCH TIME: 1748717613.773125
[05/31 14:53:33    206s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4847.3M, EPOCH TIME: 1748717613.773177
[05/31 14:53:33    206s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4847.3MB).
[05/31 14:53:33    206s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.213, REAL:0.213, MEM:4847.3M, EPOCH TIME: 1748717613.773247
[05/31 14:53:33    206s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/31 14:53:33    206s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:53:33    206s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:27 mem=4847.3M
[05/31 14:53:33    206s] ### Creating RouteCongInterface, started
[05/31 14:53:33    206s] {MMLU 0 0 36}
[05/31 14:53:33    206s] [oiLAM] Zs 11, 12
[05/31 14:53:33    206s] ### Creating LA Mngr. totSessionCpu=0:03:27 mem=4847.3M
[05/31 14:53:33    206s] ### Creating LA Mngr, finished. totSessionCpu=0:03:27 mem=4847.3M
[05/31 14:53:33    206s] ### Creating RouteCongInterface, finished
[05/31 14:53:33    206s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:34    207s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:34    207s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:34    207s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:34    207s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:34    207s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:34    207s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:34    207s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 14:53:34    207s] AoF 617.8860um
[05/31 14:53:34    207s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[05/31 14:53:34    207s] [GPS-DRV] Optimizer inputs ============================= 
[05/31 14:53:34    207s] [GPS-DRV] drvFixingStage: Small Scale
[05/31 14:53:34    207s] [GPS-DRV] costLowerBound: 0.1
[05/31 14:53:34    207s] [GPS-DRV] setupTNSCost  : 0.3
[05/31 14:53:34    207s] [GPS-DRV] maxIter       : 10
[05/31 14:53:34    207s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/31 14:53:34    207s] [GPS-DRV] Optimizer parameters ============================= 
[05/31 14:53:34    207s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/31 14:53:34    207s] [GPS-DRV] maxDensity (design): 0.95
[05/31 14:53:34    207s] [GPS-DRV] maxLocalDensity: 0.96
[05/31 14:53:34    207s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/31 14:53:34    207s] [GPS-DRV] Dflt RT Characteristic Length 97.22um AoF 617.886um x 1
[05/31 14:53:34    207s] [GPS-DRV] isCPECostingOn: false
[05/31 14:53:34    207s] [GPS-DRV] MaintainWNS: 1
[05/31 14:53:34    207s] [GPS-DRV] All active and enabled setup views
[05/31 14:53:34    207s] [GPS-DRV]     view_slow_mission
[05/31 14:53:34    207s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[05/31 14:53:34    207s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[05/31 14:53:34    207s] [GPS-DRV] -congEffort: high
[05/31 14:53:34    207s] [GPS-DRV] 2DC {3 0 1 0 0 0}
[05/31 14:53:34    207s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/31 14:53:34    207s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4847.3M, EPOCH TIME: 1748717614.579681
[05/31 14:53:34    207s] Found 0 hard placement blockage before merging.
[05/31 14:53:34    207s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4847.3M, EPOCH TIME: 1748717614.579736
[05/31 14:53:34    207s] ** INFO: Initializing Glitch Interface
[05/31 14:53:34    207s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[05/31 14:53:34    207s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/31 14:53:34    207s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:53:34    207s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/31 14:53:34    207s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:53:34    207s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/31 14:53:34    207s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:53:34    207s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 14:53:34    207s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 16.05%|          |         |
[05/31 14:53:34    207s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 14:53:34    207s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 16.05%| 0:00:00.0|  4863.3M|
[05/31 14:53:34    207s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 14:53:34    207s] Bottom Preferred Layer:
[05/31 14:53:34    207s]     None
[05/31 14:53:34    207s] Via Pillar Rule:
[05/31 14:53:34    207s]     None
[05/31 14:53:34    207s] Finished writing unified metrics of routing constraints.
[05/31 14:53:34    207s] 
[05/31 14:53:34    207s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4863.3M) ***
[05/31 14:53:34    207s] 
[05/31 14:53:34    207s] Deleting 0 temporary hard placement blockage(s).
[05/31 14:53:34    207s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 93.165, Stn-len 0
[05/31 14:53:34    207s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 14:53:34    207s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4863.3M, EPOCH TIME: 1748717614.584877
[05/31 14:53:34    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 14:53:34    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:34    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:34    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:34    207s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:4769.3M, EPOCH TIME: 1748717614.601693
[05/31 14:53:34    207s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.12
[05/31 14:53:34    207s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:03:27.6/0:06:58.9 (0.5), mem = 4769.3M
[05/31 14:53:34    207s] 
[05/31 14:53:34    207s] =============================================================================================
[05/31 14:53:34    207s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     23.10-p003_1
[05/31 14:53:34    207s] =============================================================================================
[05/31 14:53:34    207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:53:34    207s] ---------------------------------------------------------------------------------------------
[05/31 14:53:34    207s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:34    207s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  43.4 % )     0:00:01.7 /  0:00:01.7    1.0
[05/31 14:53:34    207s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:34    207s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:53:34    207s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:34    207s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:34    207s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:34    207s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:34    207s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:34    207s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:34    207s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:34    207s] [ DetailPlaceInit        ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:53:34    207s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:34    207s] [ MISC                   ]          0:00:02.0  (  51.1 % )     0:00:02.0 /  0:00:02.0    1.0
[05/31 14:53:34    207s] ---------------------------------------------------------------------------------------------
[05/31 14:53:34    207s]  DrvOpt #1 TOTAL                    0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[05/31 14:53:34    207s] ---------------------------------------------------------------------------------------------
[05/31 14:53:34    207s] 
[05/31 14:53:34    207s] drv optimizer changes nothing and skips refinePlace
[05/31 14:53:34    207s] End: GigaOpt DRV Optimization
[05/31 14:53:34    207s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 4067.8M, totSessionCpu=0:03:28 **
[05/31 14:53:34    207s] Begin: Collecting metrics
[05/31 14:53:34    207s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |   99.464 |           |        0 |       16.05 | 0:00:04  |        4675 |    0 |   0 |
| drv_eco_fixing  |     0.000 |   99.464 |         0 |        0 |       16.05 | 0:00:04  |        4769 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[05/31 14:53:34    207s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4068.5M, current mem=4067.8M)

[05/31 14:53:34    207s] End: Collecting metrics
[05/31 14:53:34    207s] *info:
[05/31 14:53:34    207s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 4769.25M).
[05/31 14:53:34    207s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4769.3M, EPOCH TIME: 1748717614.727800
[05/31 14:53:34    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:34    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:34    207s] 
[05/31 14:53:34    207s] 
[05/31 14:53:34    207s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:34    207s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.206, MEM:4769.3M, EPOCH TIME: 1748717614.933313
[05/31 14:53:34    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:34    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:34    207s] ** INFO: Initializing Glitch Interface
[05/31 14:53:34    207s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=4769.3M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.464  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------

[05/31 14:53:34    207s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 4067.8M, totSessionCpu=0:03:28 **
[05/31 14:53:34    207s] ** INFO: Initializing Glitch Interface
[05/31 14:53:34    207s]   DRV Snapshot: (REF)
[05/31 14:53:34    207s]          Tran DRV: 0 (0)
[05/31 14:53:34    207s]           Cap DRV: 0 (0)
[05/31 14:53:34    207s]        Fanout DRV: 0 (0)
[05/31 14:53:34    207s]            Glitch: 0 (0)
[05/31 14:53:34    207s] *** Timing Is met
[05/31 14:53:34    207s] *** Check timing (0:00:00.0)
[05/31 14:53:34    207s] *** Setup timing is met (target slack 0ns)
[05/31 14:53:34    207s]   Timing Snapshot: (REF)
[05/31 14:53:34    207s]      Weighted WNS: 0.000
[05/31 14:53:34    207s]       All  PG WNS: 0.000
[05/31 14:53:34    207s]       High PG WNS: 0.000
[05/31 14:53:34    207s]       All  PG TNS: 0.000
[05/31 14:53:34    207s]       High PG TNS: 0.000
[05/31 14:53:34    207s]       Low  PG TNS: 0.000
[05/31 14:53:34    207s]    Category Slack: { [L, 99.464] }
[05/31 14:53:34    207s] 
[05/31 14:53:34    207s] **INFO: flowCheckPoint #5 OptimizationHold
[05/31 14:53:34    207s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:53:34    207s] 
[05/31 14:53:34    207s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:53:34    207s] Deleting Lib Analyzer.
[05/31 14:53:34    207s] 
[05/31 14:53:34    207s] TimeStamp Deleting Cell Server End ...
[05/31 14:53:34    207s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:53:35    207s] 
[05/31 14:53:35    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:53:35    207s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:53:35    207s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:53:35    207s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:53:35    207s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:53:35    207s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:53:35    207s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:53:35    207s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:53:35    207s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:53:35    207s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:53:35    207s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:53:35    207s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:53:35    207s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:53:35    208s] Summary for sequential cells identification: 
[05/31 14:53:35    208s]   Identified SBFF number: 299
[05/31 14:53:35    208s]   Identified MBFF number: 75
[05/31 14:53:35    208s]   Identified SB Latch number: 22
[05/31 14:53:35    208s]   Identified MB Latch number: 0
[05/31 14:53:35    208s]   Not identified SBFF number: 15
[05/31 14:53:35    208s]   Not identified MBFF number: 0
[05/31 14:53:35    208s]   Not identified SB Latch number: 0
[05/31 14:53:35    208s]   Not identified MB Latch number: 0
[05/31 14:53:35    208s]   Number of sequential cells which are not FFs: 45
[05/31 14:53:35    208s]  Visiting view : view_slow_mission
[05/31 14:53:35    208s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:53:35    208s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:53:35    208s]  Visiting view : view_fast_mission
[05/31 14:53:35    208s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:53:35    208s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:53:35    208s] TLC MultiMap info (StdDelay):
[05/31 14:53:35    208s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:53:35    208s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:53:35    208s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:53:35    208s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:53:35    208s]  Setting StdDelay to: 6.1ps
[05/31 14:53:35    208s] 
[05/31 14:53:35    208s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:53:35    208s] 
[05/31 14:53:35    208s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:53:35    208s] 
[05/31 14:53:35    208s] TimeStamp Deleting Cell Server End ...
[05/31 14:53:35    208s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4827.6M, EPOCH TIME: 1748717615.055362
[05/31 14:53:35    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:35    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:35    208s] 
[05/31 14:53:35    208s] 
[05/31 14:53:35    208s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:35    208s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.205, MEM:4827.6M, EPOCH TIME: 1748717615.260308
[05/31 14:53:35    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:35    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:35    208s] GigaOpt Hold Optimizer is used
[05/31 14:53:35    208s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[05/31 14:53:35    208s] End AAE Lib Interpolated Model. (MEM=4827.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:35    208s] 
[05/31 14:53:35    208s] Creating Lib Analyzer ...
[05/31 14:53:35    208s] 
[05/31 14:53:35    208s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:53:35    208s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:53:35    208s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:53:35    208s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:53:35    208s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:53:35    208s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:53:35    208s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:53:35    208s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:53:35    208s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:53:35    208s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:53:35    208s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:53:35    208s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:53:35    208s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:53:35    208s] Summary for sequential cells identification: 
[05/31 14:53:35    208s]   Identified SBFF number: 299
[05/31 14:53:35    208s]   Identified MBFF number: 75
[05/31 14:53:35    208s]   Identified SB Latch number: 22
[05/31 14:53:35    208s]   Identified MB Latch number: 0
[05/31 14:53:35    208s]   Not identified SBFF number: 15
[05/31 14:53:35    208s]   Not identified MBFF number: 0
[05/31 14:53:35    208s]   Not identified SB Latch number: 0
[05/31 14:53:35    208s]   Not identified MB Latch number: 0
[05/31 14:53:35    208s]   Number of sequential cells which are not FFs: 45
[05/31 14:53:35    208s]  Visiting view : view_slow_mission
[05/31 14:53:35    208s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:53:35    208s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:53:35    208s]  Visiting view : view_fast_mission
[05/31 14:53:35    208s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:53:35    208s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:53:35    208s] TLC MultiMap info (StdDelay):
[05/31 14:53:35    208s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:53:35    208s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:53:35    208s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:53:35    208s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:53:35    208s]  Setting StdDelay to: 6.1ps
[05/31 14:53:35    208s] 
[05/31 14:53:35    208s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:53:35    208s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 14:53:35    208s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 14:53:35    208s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:53:35    208s] 
[05/31 14:53:35    208s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:53:36    209s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:30 mem=4827.6M
[05/31 14:53:37    210s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:30 mem=4827.6M
[05/31 14:53:37    210s] Creating Lib Analyzer, finished. 
[05/31 14:53:37    210s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:30 mem=4827.6M ***
[05/31 14:53:37    210s] *** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:03:30.1/0:07:01.5 (0.5), mem = 4827.6M
[05/31 14:53:37    210s] Saving timing graph ...
[05/31 14:53:37    210s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/opt_timing_graph_7pIF9h
[05/31 14:53:37    210s] Disk Usage:
[05/31 14:53:37    210s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 14:53:37    210s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57383552  99902848  37% /users/ssokolovskiy
[05/31 14:53:37    210s] Done save timing graph
[05/31 14:53:37    210s] Disk Usage:
[05/31 14:53:37    210s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 14:53:37    210s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57383552  99902848  37% /users/ssokolovskiy
[05/31 14:53:37    210s] Latch borrow mode reset to max_borrow
[05/31 14:53:37    210s] OPTC: user 20.0
[05/31 14:53:37    210s] 
[05/31 14:53:37    210s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:53:37    210s] Deleting Lib Analyzer.
[05/31 14:53:37    210s] 
[05/31 14:53:37    210s] TimeStamp Deleting Cell Server End ...
[05/31 14:53:37    210s] Starting delay calculation for Hold views
[05/31 14:53:37    210s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 14:53:37    210s] AAE_INFO: resetNetProps viewIdx 1 
[05/31 14:53:37    210s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 14:53:37    210s] #################################################################################
[05/31 14:53:37    210s] # Design Stage: PostRoute
[05/31 14:53:37    210s] # Design Name: adder
[05/31 14:53:37    210s] # Design Mode: 22nm
[05/31 14:53:37    210s] # Analysis Mode: MMMC OCV 
[05/31 14:53:37    210s] # Parasitics Mode: SPEF/RCDB 
[05/31 14:53:37    210s] # Signoff Settings: SI On 
[05/31 14:53:37    210s] #################################################################################
[05/31 14:53:37    210s] AAE_INFO: 1 threads acquired from CTE.
[05/31 14:53:37    210s] Setting infinite Tws ...
[05/31 14:53:37    210s] First Iteration Infinite Tw... 
[05/31 14:53:37    210s] Calculate late delays in OCV mode...
[05/31 14:53:37    210s] Calculate early delays in OCV mode...
[05/31 14:53:37    210s] Topological Sorting (REAL = 0:00:00.0, MEM = 4850.0M, InitMEM = 4850.0M)
[05/31 14:53:37    210s] Start delay calculation (fullDC) (1 T). (MEM=3649.14)
[05/31 14:53:37    210s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 14:53:37    210s] End AAE Lib Interpolated Model. (MEM=4849.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:37    210s] Total number of fetched objects 36
[05/31 14:53:37    210s] AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
[05/31 14:53:37    210s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:37    210s] End delay calculation. (MEM=3666.33 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:53:37    210s] End delay calculation (fullDC). (MEM=3666.33 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:53:37    210s] Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_Ims6nO/.AAE_1008304/waveform.data...
[05/31 14:53:37    210s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4818.0M) ***
[05/31 14:53:38    210s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4818.0M)
[05/31 14:53:38    210s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 14:53:38    210s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4818.0M)
[05/31 14:53:38    210s] 
[05/31 14:53:38    210s] Executing IPO callback for view pruning ..
[05/31 14:53:38    210s] 
[05/31 14:53:38    210s] Active hold views:
[05/31 14:53:38    210s]  view_fast_mission
[05/31 14:53:38    210s]   Dominating endpoints: 0
[05/31 14:53:38    210s]   Dominating TNS: -0.000
[05/31 14:53:38    210s] 
[05/31 14:53:38    210s] Starting SI iteration 2
[05/31 14:53:38    211s] Calculate late delays in OCV mode...
[05/31 14:53:38    211s] Calculate early delays in OCV mode...
[05/31 14:53:38    211s] Start delay calculation (fullDC) (1 T). (MEM=3634.11)
[05/31 14:53:38    211s] End AAE Lib Interpolated Model. (MEM=4763.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:38    211s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/31 14:53:38    211s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 36. 
[05/31 14:53:38    211s] Total number of fetched objects 36
[05/31 14:53:38    211s] AAE_INFO-618: Total number of nets in the design is 40,  40.0 percent of the nets selected for SI analysis
[05/31 14:53:38    211s] End delay calculation. (MEM=3633.06 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:53:38    211s] End delay calculation (fullDC). (MEM=3633.06 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:53:38    211s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4785.8M) ***
[05/31 14:53:38    211s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:31 mem=4785.8M)
[05/31 14:53:38    211s] Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:31 mem=4785.8M ***
[05/31 14:53:38    211s] Done building hold timer [75 node(s), 116 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:31 mem=4820.9M ***
[05/31 14:53:38    211s] OPTC: m4 20.0 50.0
[05/31 14:53:38    211s] OPTC: view 50.0
[05/31 14:53:38    211s] Restoring timing graph ...
[05/31 14:53:38    211s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/31 14:53:38    211s] Done restore timing graph
[05/31 14:53:38    211s] Done building cte setup timing graph (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:03:32 mem=4830.9M ***
[05/31 14:53:38    211s] *info: category slack lower bound [L 0.0] default
[05/31 14:53:38    211s] --------------------------------------------------- 
[05/31 14:53:38    211s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/31 14:53:38    211s] --------------------------------------------------- 
[05/31 14:53:38    211s]          WNS    reg2regWNS
[05/31 14:53:38    211s]    99.464 ns     99.464 ns
[05/31 14:53:38    211s] --------------------------------------------------- 
[05/31 14:53:38    211s] OPTC: m4 50.0 50.0
[05/31 14:53:38    211s] OPTC: view 50.0
[05/31 14:53:38    211s] Setting latch borrow mode to budget during optimization.
[05/31 14:53:38    211s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:53:38    211s] 
[05/31 14:53:38    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:53:38    211s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:38    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:53:38    211s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:38    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:53:39    211s] Summary for sequential cells identification: 
[05/31 14:53:39    211s]   Identified SBFF number: 299
[05/31 14:53:39    211s]   Identified MBFF number: 75
[05/31 14:53:39    211s]   Identified SB Latch number: 22
[05/31 14:53:39    211s]   Identified MB Latch number: 0
[05/31 14:53:39    211s]   Not identified SBFF number: 15
[05/31 14:53:39    211s]   Not identified MBFF number: 0
[05/31 14:53:39    211s]   Not identified SB Latch number: 0
[05/31 14:53:39    211s]   Not identified MB Latch number: 0
[05/31 14:53:39    211s]   Number of sequential cells which are not FFs: 45
[05/31 14:53:39    211s]  Visiting view : view_slow_mission
[05/31 14:53:39    211s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:53:39    211s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:53:39    211s]  Visiting view : view_fast_mission
[05/31 14:53:39    211s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:53:39    211s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:53:39    211s] TLC MultiMap info (StdDelay):
[05/31 14:53:39    211s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:53:39    211s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:53:39    211s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:53:39    211s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:53:39    211s]  Setting StdDelay to: 6.1ps
[05/31 14:53:39    211s] 
[05/31 14:53:39    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:53:39    211s] 
[05/31 14:53:39    211s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:53:39    211s] 
[05/31 14:53:39    211s] TimeStamp Deleting Cell Server End ...
[05/31 14:53:39    211s] 
[05/31 14:53:39    211s] Creating Lib Analyzer ...
[05/31 14:53:39    211s] 
[05/31 14:53:39    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:53:39    211s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:53:39    211s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:53:39    212s] Summary for sequential cells identification: 
[05/31 14:53:39    212s]   Identified SBFF number: 299
[05/31 14:53:39    212s]   Identified MBFF number: 75
[05/31 14:53:39    212s]   Identified SB Latch number: 22
[05/31 14:53:39    212s]   Identified MB Latch number: 0
[05/31 14:53:39    212s]   Not identified SBFF number: 15
[05/31 14:53:39    212s]   Not identified MBFF number: 0
[05/31 14:53:39    212s]   Not identified SB Latch number: 0
[05/31 14:53:39    212s]   Not identified MB Latch number: 0
[05/31 14:53:39    212s]   Number of sequential cells which are not FFs: 45
[05/31 14:53:39    212s]  Visiting view : view_slow_mission
[05/31 14:53:39    212s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:53:39    212s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:53:39    212s]  Visiting view : view_fast_mission
[05/31 14:53:39    212s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:53:39    212s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:53:39    212s] TLC MultiMap info (StdDelay):
[05/31 14:53:39    212s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:53:39    212s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:53:39    212s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:53:39    212s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:53:39    212s]  Setting StdDelay to: 6.1ps
[05/31 14:53:39    212s] 
[05/31 14:53:39    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:53:39    212s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 14:53:39    212s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 14:53:39    212s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:53:39    212s] 
[05/31 14:53:39    212s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:53:40    213s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:34 mem=4830.9M
[05/31 14:53:40    213s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:34 mem=4830.9M
[05/31 14:53:40    213s] Creating Lib Analyzer, finished. 
[05/31 14:53:40    213s] 
[05/31 14:53:40    213s] *Info: minBufDelay = 13.9 ps, libStdDelay = 6.1 ps, minBufSize = 187920 (3.0)
[05/31 14:53:40    213s] *Info: worst delay setup view: view_slow_mission
[05/31 14:53:40    213s] Footprint list for hold buffering (delay unit: ps)
[05/31 14:53:40    213s] =================================================================
[05/31 14:53:40    213s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/31 14:53:40    213s] ------------------------------------------------------------------
[05/31 14:53:40    213s] *Info:       10.9       1.72     45.63    3.0  44.80 UDB116SVT24_BUF_1 (A,X)
[05/31 14:53:40    213s] *Info:        9.3       1.71     23.34    4.0  22.21 UDB116SVT24_BUF_2 (A,X)
[05/31 14:53:40    213s] *Info:        9.7       1.64     23.34    4.0  22.88 UDB116SVT24_BUF_1P75 (A,X)
[05/31 14:53:40    213s] *Info:       10.8       1.60     28.65    4.0  27.11 UDB116SVT24_BUF_1P5 (A,X)
[05/31 14:53:40    213s] *Info:       11.0       1.65     44.57    4.0  45.22 UDB116SVT24_BUF_L_1 (A,X)
[05/31 14:53:40    213s] *Info:       10.3       1.69     14.86    5.0  14.87 UDB116SVT24_BUF_M_3 (A,X)
[05/31 14:53:40    213s] *Info:       10.6       1.60     16.98    5.0  15.26 UDB116SVT24_BUF_2P75 (A,X)
[05/31 14:53:40    213s] *Info:       10.1       1.55     23.34    5.0  22.53 UDB116SVT24_BUF_M_2 (A,X)
[05/31 14:53:40    213s] *Info:       11.0       1.67     10.61    6.0  10.90 UDB116SVT24_BUF_D_4 (A,X)
[05/31 14:53:40    213s] *Info:        8.7       1.66     14.86    6.0  14.59 UDB116SVT24_BUF_3 (A,X)
[05/31 14:53:40    213s] *Info:       10.7       1.60     25.47    6.0  25.12 UDB116SVT24_BUF_S_2 (A,X)
[05/31 14:53:40    213s] *Info:       11.1       1.51     25.47    6.0  25.16 UDB116SVT24_BUF_S_1P5 (A,X)
[05/31 14:53:40    213s] *Info:        8.5       1.64     11.67    7.0  10.70 UDB116SVT24_BUF_4 (A,X)
[05/31 14:53:40    213s] *Info:        8.9       1.56     12.73    7.0  11.02 UDB116SVT24_BUF_3P75 (A,X)
[05/31 14:53:40    213s] *Info:        9.2       1.54     11.67    7.0  11.67 UDB116SVT24_BUF_3P5 (A,X)
[05/31 14:53:40    213s] *Info:        9.4       1.53     11.67    8.0  11.12 UDB116SVT24_BUF_M_4 (A,X)
[05/31 14:53:40    213s] *Info:        9.3       1.60     15.92    8.0  15.63 UDB116SVT24_BUF_S_3 (A,X)
[05/31 14:53:40    213s] *Info:       10.9       1.62     15.92    8.0  16.19 UDB116SVT24_BUF_S_2P5 (A,X)
[05/31 14:53:40    213s] *Info:        9.2       1.64      7.43    9.0   7.25 UDB116SVT24_BUF_M_6 (A,X)
[05/31 14:53:40    213s] *Info:        9.6       1.56      7.43    9.0   7.47 UDB116SVT24_BUF_5P5 (A,X)
[05/31 14:53:40    213s] *Info:        8.8       1.65      9.55    9.0   8.74 UDB116SVT24_BUF_5 (A,X)
[05/31 14:53:40    213s] *Info:        9.1       1.62     12.73    9.0  12.14 UDB116SVT24_BUF_S_4 (A,X)
[05/31 14:53:40    213s] *Info:        8.7       1.66      7.43   10.0   7.29 UDB116SVT24_BUF_6 (A,X)
[05/31 14:53:40    213s] *Info:        9.4       1.59      9.55   10.0   9.54 UDB116SVT24_BUF_S_5 (A,X)
[05/31 14:53:40    213s] *Info:       10.3       1.65      8.49   11.0   5.51 UDB116SVT24_BUF_D_8 (A,X)
[05/31 14:53:40    213s] *Info:        9.2       1.64      8.49   12.0   5.53 UDB116SVT24_BUF_MN_8 (A,X)
[05/31 14:53:40    213s] *Info:        9.0       1.61      7.43   12.0   6.56 UDB116SVT24_BUF_6P5 (A,X)
[05/31 14:53:40    213s] *Info:        9.6       1.64      9.55   12.0   8.24 UDB116SVT24_BUF_S_6 (A,X)
[05/31 14:53:40    213s] *Info:        8.6       1.65      8.49   13.0   5.54 UDB116SVT24_BUF_8 (A,X)
[05/31 14:53:40    213s] *Info:        9.2       1.67      6.37   16.0   4.49 UDB116SVT24_BUF_10 (A,X)
[05/31 14:53:40    213s] *Info:        9.1       1.67      5.31   19.0   3.81 UDB116SVT24_BUF_12 (A,X)
[05/31 14:53:40    213s] *Info:       10.4       1.67      4.24   21.0   2.90 UDB116SVT24_BUF_D_16 (A,X)
[05/31 14:53:40    213s] *Info:        9.4       1.64      5.31   21.0   3.59 UDB116SVT24_BUF_12P5 (A,X)
[05/31 14:53:40    213s] *Info:        9.2       1.75      6.37   21.0   4.20 UDB116SVT24_BUF_S_12 (A,X)
[05/31 14:53:40    213s] *Info:        9.5       1.66      4.24   27.0   3.13 UDB116SVT24_BUF_S_16 (A,X)
[05/31 14:53:40    213s] *Info:        9.7       1.66      3.18   37.0   2.11 UDB116SVT24_BUF_24 (A,X)
[05/31 14:53:40    213s] *Info:        9.8       1.69      2.12   39.0   2.23 UDB116SVT24_BUF_S_24 (A,X)
[05/31 14:53:40    213s] *Info:       11.1       1.68      2.12   41.0   1.62 UDB116SVT24_BUF_D_32 (A,X)
[05/31 14:53:40    213s] *Info:       10.3       1.64      3.18   49.0   1.71 UDB116SVT24_BUF_32 (A,X)
[05/31 14:53:40    213s] *Info:       10.5       1.65      3.18   51.0   1.80 UDB116SVT24_BUF_S_32 (A,X)
[05/31 14:53:40    213s] =================================================================
[05/31 14:53:40    213s] 
[05/31 14:53:40    213s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:53:40    213s] Deleting Lib Analyzer.
[05/31 14:53:40    213s] 
[05/31 14:53:40    213s] TimeStamp Deleting Cell Server End ...
[05/31 14:53:40    213s] 
[05/31 14:53:40    213s] Creating Lib Analyzer ...
[05/31 14:53:40    213s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 14:53:40    213s] 
[05/31 14:53:40    213s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:53:40    213s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:53:40    213s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:53:40    213s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:53:40    213s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:53:40    213s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:53:40    213s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:53:40    213s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:53:40    213s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:53:40    213s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:53:40    213s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:53:40    213s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:53:40    213s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:53:40    213s] Summary for sequential cells identification: 
[05/31 14:53:40    213s]   Identified SBFF number: 299
[05/31 14:53:40    213s]   Identified MBFF number: 75
[05/31 14:53:40    213s]   Identified SB Latch number: 22
[05/31 14:53:40    213s]   Identified MB Latch number: 0
[05/31 14:53:40    213s]   Not identified SBFF number: 15
[05/31 14:53:40    213s]   Not identified MBFF number: 0
[05/31 14:53:40    213s]   Not identified SB Latch number: 0
[05/31 14:53:40    213s]   Not identified MB Latch number: 0
[05/31 14:53:40    213s]   Number of sequential cells which are not FFs: 45
[05/31 14:53:40    213s]  Visiting view : view_slow_mission
[05/31 14:53:40    213s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:53:40    213s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:53:40    213s]  Visiting view : view_fast_mission
[05/31 14:53:40    213s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:53:40    213s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:53:40    213s] TLC MultiMap info (StdDelay):
[05/31 14:53:40    213s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:53:40    213s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:53:40    213s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:53:40    213s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:53:40    213s]  Setting StdDelay to: 6.1ps
[05/31 14:53:40    213s] 
[05/31 14:53:40    213s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:53:41    214s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 14:53:41    214s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 14:53:41    214s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:53:41    214s] 
[05/31 14:53:41    214s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:53:42    215s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:36 mem=4830.9M
[05/31 14:53:42    215s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:36 mem=4830.9M
[05/31 14:53:42    215s] Creating Lib Analyzer, finished. 
[05/31 14:53:42    215s] Hold Timer stdDelay =  3.8ps
[05/31 14:53:42    215s]  Visiting view : view_fast_mission
[05/31 14:53:42    215s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:53:42    215s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:53:42    215s] Hold Timer stdDelay =  3.8ps (view_fast_mission)
[05/31 14:53:42    215s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4830.9M, EPOCH TIME: 1748717622.929395
[05/31 14:53:42    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:42    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:43    216s] 
[05/31 14:53:43    216s] 
[05/31 14:53:43    216s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:43    216s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.209, REAL:0.209, MEM:4830.9M, EPOCH TIME: 1748717623.138526
[05/31 14:53:43    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:43    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:43    216s] ** INFO: Initializing Glitch Interface
[05/31 14:53:43    216s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.464  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.033  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.324  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------

[05/31 14:53:43    216s] **optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 4075.3M, totSessionCpu=0:03:36 **
[05/31 14:53:43    216s] Begin: Collecting metrics
[05/31 14:53:43    216s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.464 |           |        0 |       16.05 | 0:00:04  |        4675 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.464 |         0 |        0 |       16.05 | 0:00:04  |        4769 |    0 |   0 |
| initial_summary_2 |           |   99.464 |           |        0 |       16.05 | 0:00:06  |        4756 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 14:53:43    216s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4172.5M, current mem=4075.3M)

[05/31 14:53:43    216s] End: Collecting metrics
[05/31 14:53:43    216s] *** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:03:36.2/0:07:07.6 (0.5), mem = 4755.9M
[05/31 14:53:43    216s] 
[05/31 14:53:43    216s] =============================================================================================
[05/31 14:53:43    216s]  Step TAT Report : BuildHoldData #2 / optDesign #2                              23.10-p003_1
[05/31 14:53:43    216s] =============================================================================================
[05/31 14:53:43    216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:53:43    216s] ---------------------------------------------------------------------------------------------
[05/31 14:53:43    216s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:43    216s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:53:43    216s] [ MetricReport           ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:53:43    216s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:43    216s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:43    216s] [ CellServerInit         ]      3   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:53:43    216s] [ LibAnalyzerInit        ]      2   0:00:03.7  (  60.8 % )     0:00:03.7 /  0:00:03.7    1.0
[05/31 14:53:43    216s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:43    216s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:43    216s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:43    216s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:43    216s] [ UpdateTimingGraph      ]      5   0:00:00.8  (  13.8 % )     0:00:01.0 /  0:00:00.9    1.0
[05/31 14:53:43    216s] [ FullDelayCalc          ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 14:53:43    216s] [ TimingUpdate           ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[05/31 14:53:43    216s] [ TimingReport           ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:53:43    216s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:43    216s] [ SaveTimingGraph        ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:53:43    216s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:53:43    216s] [ MISC                   ]          0:00:00.5  (   7.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 14:53:43    216s] ---------------------------------------------------------------------------------------------
[05/31 14:53:43    216s]  BuildHoldData #2 TOTAL             0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:06.1    1.0
[05/31 14:53:43    216s] ---------------------------------------------------------------------------------------------
[05/31 14:53:43    216s] 
[05/31 14:53:43    216s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:36.2/0:07:07.6 (0.5), mem = 4755.9M
[05/31 14:53:43    216s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1008304.13
[05/31 14:53:43    216s] 
[05/31 14:53:43    216s] Active Setup views: view_slow_mission 
[05/31 14:53:43    216s] HoldSingleBuffer minRootGain=2
[05/31 14:53:43    216s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 540 dbu)
[05/31 14:53:43    216s] HoldSingleBuffer minRootGain=2
[05/31 14:53:43    216s] HoldSingleBuffer minRootGain=2
[05/31 14:53:43    216s] HoldSingleBuffer minRootGain=2
[05/31 14:53:43    216s] *info: Run optDesign holdfix with 1 thread.
[05/31 14:53:43    216s] --------------------------------------------------- 
[05/31 14:53:43    216s]    Hold Timing Summary  - Initial 
[05/31 14:53:43    216s] --------------------------------------------------- 
[05/31 14:53:43    216s]  Target slack:       0.0000 ns
[05/31 14:53:43    216s]  View: view_fast_mission 
[05/31 14:53:43    216s]    WNS:      -0.0332
[05/31 14:53:43    216s]    TNS:      -0.3239
[05/31 14:53:43    216s]    VP :           10
[05/31 14:53:43    216s]    Worst hold path end point: sum[8] 
[05/31 14:53:43    216s] --------------------------------------------------- 
[05/31 14:53:43    216s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4814.1M, EPOCH TIME: 1748717623.785578
[05/31 14:53:43    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:43    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:43    216s] 
[05/31 14:53:43    216s] 
[05/31 14:53:43    216s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:43    216s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.205, MEM:4814.1M, EPOCH TIME: 1748717623.990648
[05/31 14:53:44    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:44    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:44    216s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 14:53:44    216s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 14:53:44    216s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 14:53:44    216s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:37 mem=4814.1M
[05/31 14:53:44    216s] OPERPROF: Starting DPlace-Init at level 1, MEM:4814.1M, EPOCH TIME: 1748717624.005008
[05/31 14:53:44    216s] Processing tracks to init pin-track alignment.
[05/31 14:53:44    216s] z: 1, totalTracks: 1
[05/31 14:53:44    216s] z: 3, totalTracks: 1
[05/31 14:53:44    216s] z: 5, totalTracks: 1
[05/31 14:53:44    216s] z: 7, totalTracks: 1
[05/31 14:53:44    216s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 14:53:44    216s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:53:44    216s] Initializing Route Infrastructure for color support ...
[05/31 14:53:44    216s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4814.1M, EPOCH TIME: 1748717624.005167
[05/31 14:53:44    216s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.004, REAL:0.004, MEM:4814.1M, EPOCH TIME: 1748717624.009338
[05/31 14:53:44    216s] Route Infrastructure Initialized for color support successfully.
[05/31 14:53:44    216s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:53:44    216s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4814.1M, EPOCH TIME: 1748717624.014735
[05/31 14:53:44    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:44    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 14:53:44    217s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.204, REAL:0.204, MEM:4814.1M, EPOCH TIME: 1748717624.219055
[05/31 14:53:44    217s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4814.1M, EPOCH TIME: 1748717624.219109
[05/31 14:53:44    217s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4814.1M, EPOCH TIME: 1748717624.219163
[05/31 14:53:44    217s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4814.1MB).
[05/31 14:53:44    217s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.214, REAL:0.214, MEM:4814.1M, EPOCH TIME: 1748717624.219227
[05/31 14:53:44    217s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/31 14:53:44    217s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 14:53:44    217s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:37 mem=4814.1M
[05/31 14:53:44    217s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4814.1M, EPOCH TIME: 1748717624.219704
[05/31 14:53:44    217s] Found 0 hard placement blockage before merging.
[05/31 14:53:44    217s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4814.1M, EPOCH TIME: 1748717624.219775
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] *** Starting Core Fixing (fixHold) cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:03:37 mem=4814.1M density=16.046% ***
[05/31 14:53:44    217s] Optimizer Target Slack 0.000 StdDelay is 0.00380  
[05/31 14:53:44    217s] ### Creating RouteCongInterface, started
[05/31 14:53:44    217s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.464  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 16.046%
------------------------------------------------------------------
[05/31 14:53:44    217s] *info: Hold Batch Commit is enabled
[05/31 14:53:44    217s] *info: Levelized Batch Commit is enabled
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] Phase I ......
[05/31 14:53:44    217s] Executing transform: ECO Safe Resize
[05/31 14:53:44    217s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 14:53:44    217s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/31 14:53:44    217s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 14:53:44    217s] Worst hold path end point:
[05/31 14:53:44    217s]   sum[8]
[05/31 14:53:44    217s]     net: sum[8] (nrTerm=2)
[05/31 14:53:44    217s] |   0|  -0.033|    -0.32|      10|          0|       0(     0)|   16.05%|   0:00:00.0|  4840.1M|
[05/31 14:53:44    217s] Worst hold path end point:
[05/31 14:53:44    217s]   sum[8]
[05/31 14:53:44    217s]     net: sum[8] (nrTerm=2)
[05/31 14:53:44    217s] |   1|  -0.033|    -0.32|      10|          0|       0(     0)|   16.05%|   0:00:00.0|  4840.1M|
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] Capturing REF for hold ...
[05/31 14:53:44    217s]    Hold Timing Snapshot: (REF)
[05/31 14:53:44    217s]              All PG WNS: -0.033
[05/31 14:53:44    217s]              All PG TNS: -0.324
[05/31 14:53:44    217s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 14:53:44    217s] Executing transform: AddBuffer + LegalResize
[05/31 14:53:44    217s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 14:53:44    217s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/31 14:53:44    217s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 14:53:44    217s] Worst hold path end point:
[05/31 14:53:44    217s]   sum[8]
[05/31 14:53:44    217s]     net: sum[8] (nrTerm=2)
[05/31 14:53:44    217s] |   0|  -0.033|    -0.32|      10|          0|       0(     0)|   16.05%|   0:00:00.0|  4840.1M|
[05/31 14:53:44    217s] Worst hold path end point:
[05/31 14:53:44    217s]   sum[1]
[05/31 14:53:44    217s]     net: sum[1] (nrTerm=2)
[05/31 14:53:44    217s] |   1|  -0.032|    -0.25|      10|         11|       0(     0)|   20.08%|   0:00:00.0|  4877.2M|
[05/31 14:53:44    217s] Worst hold path end point:
[05/31 14:53:44    217s]   sum[4]
[05/31 14:53:44    217s]     net: sum[4] (nrTerm=2)
[05/31 14:53:44    217s] |   2|  -0.026|    -0.14|      10|         11|       0(     0)|   25.36%|   0:00:00.0|  4877.2M|
[05/31 14:53:44    217s] Worst hold path end point:
[05/31 14:53:44    217s]   sum[4]
[05/31 14:53:44    217s]     net: sum[4] (nrTerm=2)
[05/31 14:53:44    217s] |   3|  -0.026|    -0.05|       7|         11|       0(     0)|   29.40%|   0:00:00.0|  4881.7M|
[05/31 14:53:44    217s] Worst hold path end point:
[05/31 14:53:44    217s]   sum[4]
[05/31 14:53:44    217s]     net: sum[4] (nrTerm=2)
[05/31 14:53:44    217s] |   4|  -0.015|    -0.01|       1|          8|       0(     0)|   31.88%|   0:00:00.0|  4881.7M|
[05/31 14:53:44    217s] Worst hold path end point:
[05/31 14:53:44    217s]   sum[4]
[05/31 14:53:44    217s]     net: sum[4] (nrTerm=2)
[05/31 14:53:44    217s] |   5|  -0.004|    -0.00|       1|          1|       0(     0)|   32.19%|   0:00:00.0|  4881.7M|
[05/31 14:53:44    217s] Worst hold path end point:
[05/31 14:53:44    217s]   sum[0]
[05/31 14:53:44    217s]     net: sum[0] (nrTerm=2)
[05/31 14:53:44    217s] |   6|   0.001|     0.00|       0|          1|       0(     0)|   32.51%|   0:00:00.0|  4881.7M|
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] Capturing REF for hold ...
[05/31 14:53:44    217s]    Hold Timing Snapshot: (REF)
[05/31 14:53:44    217s]              All PG WNS: 0.001
[05/31 14:53:44    217s]              All PG TNS: 0.000
[05/31 14:53:44    217s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] *info:    Total 43 cells added for Phase I
[05/31 14:53:44    217s] *info:        in which 0 is ripple commits (0.000%)
[05/31 14:53:44    217s] --------------------------------------------------- 
[05/31 14:53:44    217s]    Hold Timing Summary  - Phase I 
[05/31 14:53:44    217s] --------------------------------------------------- 
[05/31 14:53:44    217s]  Target slack:       0.0000 ns
[05/31 14:53:44    217s]  View: view_fast_mission 
[05/31 14:53:44    217s]    WNS:       0.0008
[05/31 14:53:44    217s]    TNS:       0.0000
[05/31 14:53:44    217s]    VP :            0
[05/31 14:53:44    217s]    Worst hold path end point: sum[0] 
[05/31 14:53:44    217s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.352  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 32.505%
------------------------------------------------------------------
[05/31 14:53:44    217s] Bottom Preferred Layer:
[05/31 14:53:44    217s]     None
[05/31 14:53:44    217s] Via Pillar Rule:
[05/31 14:53:44    217s]     None
[05/31 14:53:44    217s] Finished writing unified metrics of routing constraints.
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] *** Finished Core Fixing (fixHold) cpu=0:00:07.4 real=0:00:07.0 totSessionCpu=0:03:37 mem=4891.7M density=32.505% ***
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] *info:
[05/31 14:53:44    217s] *info: Added a total of 43 cells to fix/reduce hold violation
[05/31 14:53:44    217s] *info:          in which 38 termBuffering
[05/31 14:53:44    217s] *info:          in which 0 dummyBuffering
[05/31 14:53:44    217s] *info:
[05/31 14:53:44    217s] *info: Summary: 
[05/31 14:53:44    217s] *info:           28 cells of type 'UDB116SVT24_BUF_1' (3.0, 	44.796) used
[05/31 14:53:44    217s] *info:           15 cells of type 'UDB116SVT24_BUF_S_1' (5.0, 	51.426) used
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] *** Finish Post Route Hold Fixing (cpu=0:00:07.4 real=0:00:07.0 totSessionCpu=0:03:37 mem=4891.7M density=32.505%) ***
[05/31 14:53:44    217s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1008304.13
[05/31 14:53:44    217s] **INFO: total 43 insts, 0 nets marked don't touch
[05/31 14:53:44    217s] **INFO: total 43 insts, 0 nets marked don't touch DB property
[05/31 14:53:44    217s] **INFO: total 43 insts, 0 nets unmarked don't touch
[05/31 14:53:44    217s] Deleting 0 temporary hard placement blockage(s).
[05/31 14:53:44    217s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 53
[05/31 14:53:44    217s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4891.7M, EPOCH TIME: 1748717624.564184
[05/31 14:53:44    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:53).
[05/31 14:53:44    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:44    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:44    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:44    217s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:4792.7M, EPOCH TIME: 1748717624.579638
[05/31 14:53:44    217s] Begin: Collecting metrics
[05/31 14:53:44    217s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.464 |           |        0 |       16.05 | 0:00:04  |        4675 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.464 |         0 |        0 |       16.05 | 0:00:04  |        4769 |    0 |   0 |
| initial_summary_2 |           |   99.464 |           |        0 |       16.05 | 0:00:06  |        4756 |    0 |   0 |
| hold_fixing       |           |   99.352 |           |        0 |       32.51 | 0:00:01  |        4793 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 14:53:44    217s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4093.2M, current mem=4093.2M)

[05/31 14:53:44    217s] End: Collecting metrics
[05/31 14:53:44    217s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:03:37.6/0:07:09.0 (0.5), mem = 4792.7M
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] =============================================================================================
[05/31 14:53:44    217s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.10-p003_1
[05/31 14:53:44    217s] =============================================================================================
[05/31 14:53:44    217s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:53:44    217s] ---------------------------------------------------------------------------------------------
[05/31 14:53:44    217s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/31 14:53:44    217s] [ MetricReport           ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 14:53:44    217s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:53:44    217s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ OptimizationStep       ]      2   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 14:53:44    217s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 14:53:44    217s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ OptEval                ]      7   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/31 14:53:44    217s] [ OptCommit              ]      7   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:53:44    217s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:53:44    217s] [ IncrDelayCalc          ]     32   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:53:44    217s] [ HoldReEval             ]     10   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 14:53:44    217s] [ HoldCollectNode        ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ HoldBottleneckCount    ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ HoldCacheNodeWeight    ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ HoldBuildSlackGraph    ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ HoldDBCommit           ]     10   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.8
[05/31 14:53:44    217s] [ HoldTimerCalcSummary   ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ DetailPlaceInit        ]      1   0:00:00.2  (  15.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:53:44    217s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ TimingReport           ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ IncrTimingUpdate       ]     18   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:53:44    217s] [ MISC                   ]          0:00:00.7  (  52.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/31 14:53:44    217s] ---------------------------------------------------------------------------------------------
[05/31 14:53:44    217s]  HoldOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[05/31 14:53:44    217s] ---------------------------------------------------------------------------------------------
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] **INFO: Skipping refine place as no non-legal commits were detected
[05/31 14:53:44    217s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4792.7M, EPOCH TIME: 1748717624.710965
[05/31 14:53:44    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:44    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:44    217s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.205, MEM:4792.7M, EPOCH TIME: 1748717624.915890
[05/31 14:53:44    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:44    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:53:44    217s] Deleting Lib Analyzer.
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] TimeStamp Deleting Cell Server End ...
[05/31 14:53:44    217s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:53:44    217s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:53:44    217s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:53:44    217s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:53:44    217s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:53:44    217s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:53:44    217s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:53:44    217s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:53:44    217s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:53:44    217s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:53:44    217s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:53:44    217s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:53:44    217s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:53:44    217s] Summary for sequential cells identification: 
[05/31 14:53:44    217s]   Identified SBFF number: 299
[05/31 14:53:44    217s]   Identified MBFF number: 75
[05/31 14:53:44    217s]   Identified SB Latch number: 22
[05/31 14:53:44    217s]   Identified MB Latch number: 0
[05/31 14:53:44    217s]   Not identified SBFF number: 15
[05/31 14:53:44    217s]   Not identified MBFF number: 0
[05/31 14:53:44    217s]   Not identified SB Latch number: 0
[05/31 14:53:44    217s]   Not identified MB Latch number: 0
[05/31 14:53:44    217s]   Number of sequential cells which are not FFs: 45
[05/31 14:53:44    217s]  Visiting view : view_slow_mission
[05/31 14:53:44    217s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:53:44    217s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:53:44    217s]  Visiting view : view_fast_mission
[05/31 14:53:44    217s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:53:44    217s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:53:44    217s] TLC MultiMap info (StdDelay):
[05/31 14:53:44    217s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:53:44    217s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:53:44    217s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:53:44    217s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:53:44    217s]  Setting StdDelay to: 6.1ps
[05/31 14:53:44    217s] 
[05/31 14:53:44    217s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:53:45    217s] 
[05/31 14:53:45    217s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:53:45    217s] 
[05/31 14:53:45    217s] TimeStamp Deleting Cell Server End ...
[05/31 14:53:45    217s] **INFO: flowCheckPoint #6 OptimizationPreEco
[05/31 14:53:45    217s] Running postRoute recovery in preEcoRoute mode
[05/31 14:53:45    217s] **optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 4087.4M, totSessionCpu=0:03:38 **
[05/31 14:53:45    217s] ** INFO: Initializing Glitch Interface
[05/31 14:53:45    217s]   DRV Snapshot: (TGT)
[05/31 14:53:45    217s]          Tran DRV: 0 (0)
[05/31 14:53:45    217s]           Cap DRV: 0 (0)
[05/31 14:53:45    217s]        Fanout DRV: 0 (0)
[05/31 14:53:45    217s]            Glitch: 0 (0)
[05/31 14:53:45    217s] 
[05/31 14:53:45    217s] Creating Lib Analyzer ...
[05/31 14:53:45    217s] 
[05/31 14:53:45    217s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 14:53:45    218s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 14:53:45    218s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 14:53:45    218s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 14:53:45    218s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 14:53:45    218s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 14:53:45    218s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 14:53:45    218s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 14:53:45    218s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 14:53:45    218s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 14:53:45    218s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 14:53:45    218s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 14:53:45    218s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 14:53:45    218s] Summary for sequential cells identification: 
[05/31 14:53:45    218s]   Identified SBFF number: 299
[05/31 14:53:45    218s]   Identified MBFF number: 75
[05/31 14:53:45    218s]   Identified SB Latch number: 22
[05/31 14:53:45    218s]   Identified MB Latch number: 0
[05/31 14:53:45    218s]   Not identified SBFF number: 15
[05/31 14:53:45    218s]   Not identified MBFF number: 0
[05/31 14:53:45    218s]   Not identified SB Latch number: 0
[05/31 14:53:45    218s]   Not identified MB Latch number: 0
[05/31 14:53:45    218s]   Number of sequential cells which are not FFs: 45
[05/31 14:53:45    218s]  Visiting view : view_slow_mission
[05/31 14:53:45    218s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 14:53:45    218s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 14:53:45    218s]  Visiting view : view_fast_mission
[05/31 14:53:45    218s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 14:53:45    218s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 14:53:45    218s] TLC MultiMap info (StdDelay):
[05/31 14:53:45    218s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 14:53:45    218s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 14:53:45    218s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 14:53:45    218s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 14:53:45    218s]  Setting StdDelay to: 6.1ps
[05/31 14:53:45    218s] 
[05/31 14:53:45    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 14:53:45    218s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 14:53:45    218s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 14:53:45    218s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 14:53:45    218s] 
[05/31 14:53:45    218s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 14:53:46    219s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:39 mem=4844.9M
[05/31 14:53:46    219s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:40 mem=4844.9M
[05/31 14:53:46    219s] Creating Lib Analyzer, finished. 
[05/31 14:53:46    219s] Checking DRV degradation...
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] Recovery Manager:
[05/31 14:53:46    219s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 14:53:46    219s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 14:53:46    219s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 14:53:46    219s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/31 14:53:46    219s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=4793.88M, totSessionCpu=0:03:40).
[05/31 14:53:46    219s] **optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 4093.8M, totSessionCpu=0:03:40 **
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] ** INFO: Initializing Glitch Interface
[05/31 14:53:46    219s]   DRV Snapshot: (REF)
[05/31 14:53:46    219s]          Tran DRV: 0 (0)
[05/31 14:53:46    219s]           Cap DRV: 0 (0)
[05/31 14:53:46    219s]        Fanout DRV: 0 (0)
[05/31 14:53:46    219s]            Glitch: 0 (0)
[05/31 14:53:46    219s] Skipping pre eco harden opt
[05/31 14:53:46    219s] Running refinePlace -preserveRouting true -hardFence false
[05/31 14:53:46    219s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4852.0M, EPOCH TIME: 1748717626.716545
[05/31 14:53:46    219s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4852.0M, EPOCH TIME: 1748717626.716591
[05/31 14:53:46    219s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4852.0M, EPOCH TIME: 1748717626.716627
[05/31 14:53:46    219s] Processing tracks to init pin-track alignment.
[05/31 14:53:46    219s] z: 1, totalTracks: 1
[05/31 14:53:46    219s] z: 3, totalTracks: 1
[05/31 14:53:46    219s] z: 5, totalTracks: 1
[05/31 14:53:46    219s] z: 7, totalTracks: 1
[05/31 14:53:46    219s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 14:53:46    219s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 14:53:46    219s] Initializing Route Infrastructure for color support ...
[05/31 14:53:46    219s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4852.0M, EPOCH TIME: 1748717626.716786
[05/31 14:53:46    219s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.003, REAL:0.003, MEM:4852.0M, EPOCH TIME: 1748717626.719554
[05/31 14:53:46    219s] Route Infrastructure Initialized for color support successfully.
[05/31 14:53:46    219s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 14:53:46    219s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4852.0M, EPOCH TIME: 1748717626.725595
[05/31 14:53:46    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:46    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:46    219s] Processing tracks to init pin-track alignment.
[05/31 14:53:46    219s] z: 1, totalTracks: 1
[05/31 14:53:46    219s] z: 3, totalTracks: 1
[05/31 14:53:46    219s] z: 5, totalTracks: 1
[05/31 14:53:46    219s] z: 7, totalTracks: 1
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 14:53:46    219s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.206, REAL:0.206, MEM:4852.0M, EPOCH TIME: 1748717626.931925
[05/31 14:53:46    219s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4852.0M, EPOCH TIME: 1748717626.931976
[05/31 14:53:46    219s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4852.0M, EPOCH TIME: 1748717626.932025
[05/31 14:53:46    219s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4852.0MB).
[05/31 14:53:46    219s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.215, REAL:0.215, MEM:4852.0M, EPOCH TIME: 1748717626.932096
[05/31 14:53:46    219s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.215, REAL:0.216, MEM:4852.0M, EPOCH TIME: 1748717626.932120
[05/31 14:53:46    219s] TDRefine: refinePlace mode is spiral
[05/31 14:53:46    219s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1008304.5
[05/31 14:53:46    219s] OPERPROF:   Starting Refine-Place at level 2, MEM:4852.0M, EPOCH TIME: 1748717626.932162
[05/31 14:53:46    219s] *** Starting refinePlace (0:03:40 mem=4852.0M) ***
[05/31 14:53:46    219s] Total net bbox length = 1.422e+02 (6.582e+01 7.642e+01) (ext = 8.180e+01)
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:46    219s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4852.0M, EPOCH TIME: 1748717626.932355
[05/31 14:53:46    219s] # Found 0 legal fixed insts to color.
[05/31 14:53:46    219s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4852.0M, EPOCH TIME: 1748717626.932391
[05/31 14:53:46    219s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4852.0M, EPOCH TIME: 1748717626.932433
[05/31 14:53:46    219s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 14:53:46    219s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4852.0M, EPOCH TIME: 1748717626.932515
[05/31 14:53:46    219s] Set min layer with default ( 2 )
[05/31 14:53:46    219s] Set max layer with default ( 127 )
[05/31 14:53:46    219s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:53:46    219s] Min route layer (adjusted) = 2
[05/31 14:53:46    219s] Max route layer (adjusted) = 11
[05/31 14:53:46    219s] Set min layer with default ( 2 )
[05/31 14:53:46    219s] Set max layer with default ( 127 )
[05/31 14:53:46    219s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:53:46    219s] Min route layer (adjusted) = 2
[05/31 14:53:46    219s] Max route layer (adjusted) = 11
[05/31 14:53:46    219s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4852.0M, EPOCH TIME: 1748717626.936393
[05/31 14:53:46    219s] Starting refinePlace ...
[05/31 14:53:46    219s] Set min layer with default ( 2 )
[05/31 14:53:46    219s] Set max layer with default ( 127 )
[05/31 14:53:46    219s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:53:46    219s] Min route layer (adjusted) = 2
[05/31 14:53:46    219s] Max route layer (adjusted) = 11
[05/31 14:53:46    219s] One DDP V2 for no tweak run.
[05/31 14:53:46    219s] Set min layer with default ( 2 )
[05/31 14:53:46    219s] Set max layer with default ( 127 )
[05/31 14:53:46    219s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 14:53:46    219s] Min route layer (adjusted) = 2
[05/31 14:53:46    219s] Max route layer (adjusted) = 11
[05/31 14:53:46    219s] DDP initSite1 nrRow 14 nrJob 14
[05/31 14:53:46    219s] DDP markSite nrRow 14 nrJob 14
[05/31 14:53:46    219s] ** Cut row section cpu time 0:00:00.0.
[05/31 14:53:46    219s]  ** Cut row section real time 0:00:00.0.
[05/31 14:53:46    219s]    Spread Effort: high, post-route mode, useDDP on.
[05/31 14:53:46    219s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4852.0MB) @(0:03:40 - 0:03:40).
[05/31 14:53:46    219s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:53:46    219s] wireLenOptFixPriorityInst 0 inst fixed
[05/31 14:53:46    219s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s]  === Spiral for Logical I: (movable: 53) ===
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s]  Info: 0 filler has been deleted!
[05/31 14:53:46    219s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 14:53:46    219s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 14:53:46    219s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 14:53:46    219s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4820.0MB) @(0:03:40 - 0:03:40).
[05/31 14:53:46    219s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 14:53:46    219s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4820.0MB
[05/31 14:53:46    219s] Statistics of distance of Instance movement in refine placement:
[05/31 14:53:46    219s]   maximum (X+Y) =         0.00 um
[05/31 14:53:46    219s]   mean    (X+Y) =         0.00 um
[05/31 14:53:46    219s] Summary Report:
[05/31 14:53:46    219s] Instances move: 0 (out of 53 movable)
[05/31 14:53:46    219s] Instances flipped: 0
[05/31 14:53:46    219s] Mean displacement: 0.00 um
[05/31 14:53:46    219s] Max displacement: 0.00 um 
[05/31 14:53:46    219s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 14:53:46    219s] Total instances moved : 0
[05/31 14:53:46    219s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.014, REAL:0.014, MEM:4820.0M, EPOCH TIME: 1748717626.950756
[05/31 14:53:46    219s] Total net bbox length = 1.422e+02 (6.582e+01 7.642e+01) (ext = 8.180e+01)
[05/31 14:53:46    219s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4820.0MB
[05/31 14:53:46    219s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4820.0MB) @(0:03:40 - 0:03:40).
[05/31 14:53:46    219s] *** Finished refinePlace (0:03:40 mem=4820.0M) ***
[05/31 14:53:46    219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1008304.5
[05/31 14:53:46    219s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.019, REAL:0.019, MEM:4820.0M, EPOCH TIME: 1748717626.950960
[05/31 14:53:46    219s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4820.0M, EPOCH TIME: 1748717626.950986
[05/31 14:53:46    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:53).
[05/31 14:53:46    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:46    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:46    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:46    219s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.015, REAL:0.015, MEM:4762.0M, EPOCH TIME: 1748717626.966172
[05/31 14:53:46    219s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.249, REAL:0.250, MEM:4762.0M, EPOCH TIME: 1748717626.966225
[05/31 14:53:46    219s] {MMLU 0 0 79}
[05/31 14:53:46    219s] [oiLAM] Zs 11, 12
[05/31 14:53:46    219s] ### Creating LA Mngr. totSessionCpu=0:03:40 mem=4762.0M
[05/31 14:53:46    219s] ### Creating LA Mngr, finished. totSessionCpu=0:03:40 mem=4762.0M
[05/31 14:53:46    219s] Default Rule : ""
[05/31 14:53:46    219s] Non Default Rules :
[05/31 14:53:46    219s] Worst Slack : 214748.365 ns
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] Start Layer Assignment ...
[05/31 14:53:46    219s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] Select 0 cadidates out of 83.
[05/31 14:53:46    219s] No critical nets selected. Skipped !
[05/31 14:53:46    219s] GigaOpt: setting up router preferences
[05/31 14:53:46    219s] GigaOpt: 0 nets assigned router directives
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] Start Assign Priority Nets ...
[05/31 14:53:46    219s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/31 14:53:46    219s] Existing Priority Nets 0 (0.0%)
[05/31 14:53:46    219s] Assigned Priority Nets 0 (0.0%)
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] Set Prefer Layer Routing Effort ...
[05/31 14:53:46    219s] Total Net(81) IPOed(62) PreferLayer(0) -> MediumEffort(0)
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] {MMLU 0 0 79}
[05/31 14:53:46    219s] [oiLAM] Zs 11, 12
[05/31 14:53:46    219s] ### Creating LA Mngr. totSessionCpu=0:03:40 mem=4791.1M
[05/31 14:53:46    219s] ### Creating LA Mngr, finished. totSessionCpu=0:03:40 mem=4791.1M
[05/31 14:53:46    219s] Default Rule : ""
[05/31 14:53:46    219s] Non Default Rules :
[05/31 14:53:46    219s] Worst Slack : 99.352 ns
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] Start Layer Assignment ...
[05/31 14:53:46    219s] WNS(99.352ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] Select 0 cadidates out of 83.
[05/31 14:53:46    219s] No critical nets selected. Skipped !
[05/31 14:53:46    219s] GigaOpt: setting up router preferences
[05/31 14:53:46    219s] GigaOpt: 0 nets assigned router directives
[05/31 14:53:46    219s] 
[05/31 14:53:46    219s] Start Assign Priority Nets ...
[05/31 14:53:46    219s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/31 14:53:46    219s] Existing Priority Nets 0 (0.0%)
[05/31 14:53:46    219s] Assigned Priority Nets 0 (0.0%)
[05/31 14:53:46    219s] Begin: Collecting metrics
[05/31 14:53:47    219s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.464 |           |        0 |       16.05 | 0:00:04  |        4675 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.464 |         0 |        0 |       16.05 | 0:00:04  |        4769 |    0 |   0 |
| initial_summary_2 |           |   99.464 |           |        0 |       16.05 | 0:00:06  |        4756 |    0 |   0 |
| hold_fixing       |           |   99.352 |           |        0 |       32.51 | 0:00:01  |        4793 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:01  |        4762 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 14:53:47    220s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4095.0M, current mem=4095.0M)

[05/31 14:53:47    220s] End: Collecting metrics
[05/31 14:53:47    220s] {MMLU 0 0 79}
[05/31 14:53:47    220s] [oiLAM] Zs 11, 12
[05/31 14:53:47    220s] ### Creating LA Mngr. totSessionCpu=0:03:40 mem=4762.1M
[05/31 14:53:47    220s] ### Creating LA Mngr, finished. totSessionCpu=0:03:40 mem=4762.1M
[05/31 14:53:47    220s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4772.1M, EPOCH TIME: 1748717627.128666
[05/31 14:53:47    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:47    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:47    220s] 
[05/31 14:53:47    220s] 
[05/31 14:53:47    220s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:53:47    220s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.206, REAL:0.206, MEM:4772.1M, EPOCH TIME: 1748717627.335137
[05/31 14:53:47    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:47    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:47    220s] ** INFO: Initializing Glitch Interface
[05/31 14:53:47    220s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.352  |   N/A   |   N/A   |   N/A   | 99.352  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   10    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.505%
------------------------------------------------------------------

[05/31 14:53:47    220s] **optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 4099.5M, totSessionCpu=0:03:40 **
[05/31 14:53:47    220s] Begin: Collecting metrics
[05/31 14:53:47    220s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.464 |           |        0 |       16.05 | 0:00:04  |        4675 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.464 |         0 |        0 |       16.05 | 0:00:04  |        4769 |    0 |   0 |
| initial_summary_2 |           |   99.464 |           |        0 |       16.05 | 0:00:06  |        4756 |    0 |   0 |
| hold_fixing       |           |   99.352 |           |        0 |       32.51 | 0:00:01  |        4793 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:01  |        4762 |      |     |
| pre_route_summary |           |   99.352 |           |        0 |       32.51 | 0:00:00  |        4786 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 14:53:47    220s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4099.5M, current mem=4099.5M)

[05/31 14:53:47    220s] End: Collecting metrics
[05/31 14:53:47    220s] **INFO: flowCheckPoint #7 GlobalDetailRoute
[05/31 14:53:47    220s] ** INFO Cleaning up Glitch Interface
[05/31 14:53:47    220s] -route_with_eco false                     # bool, default=false
[05/31 14:53:47    220s] -route_selected_net_only false            # bool, default=false
[05/31 14:53:47    220s] -route_with_timing_driven true            # bool, default=false, user setting
[05/31 14:53:47    220s] -route_with_si_driven true                # bool, default=false, user setting
[05/31 14:53:47    220s] Existing Dirty Nets : 62
[05/31 14:53:47    220s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/31 14:53:47    220s] Reset Dirty Nets : 62
[05/31 14:53:47    220s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:40.4/0:07:11.8 (0.5), mem = 4786.3M
[05/31 14:53:47    220s] 
[05/31 14:53:47    220s] globalDetailRoute
[05/31 14:53:47    220s] 
[05/31 14:53:47    220s] #Start globalDetailRoute on Sat May 31 14:53:47 2025
[05/31 14:53:47    220s] #
[05/31 14:53:47    220s] ### Time Record (globalDetailRoute) is installed.
[05/31 14:53:47    220s] ### Time Record (Pre Callback) is installed.
[05/31 14:53:47    220s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_Pl7WlR.rcdb.d/adder.rcdb.d': 112 access done (mem: 4773.266M)
[05/31 14:53:47    220s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 14:53:47    220s] ### Time Record (Pre Callback) is uninstalled.
[05/31 14:53:47    220s] ### Time Record (DB Import) is installed.
[05/31 14:53:47    220s] ### Time Record (Timing Data Generation) is installed.
[05/31 14:53:47    220s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC43_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC43_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC41_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC41_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC40_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC40_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC39_sum_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC39_sum_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC38_sum_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC38_sum_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC37_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC37_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC36_sum_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC36_sum_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC35_b_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC35_b_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC34_a_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC34_a_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:47    220s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 14:53:47    220s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:53:47    220s] ### Net info: total nets: 83
[05/31 14:53:47    220s] ### Net info: dirty nets: 0
[05/31 14:53:47    220s] ### Net info: marked as disconnected nets: 0
[05/31 14:53:47    220s] ### Net info: fully routed nets: 41
[05/31 14:53:47    220s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 14:53:47    220s] ### Net info: unrouted nets: 38
[05/31 14:53:47    220s] ### Net info: re-extraction nets: 0
[05/31 14:53:47    220s] ### Net info: ignored nets: 0
[05/31 14:53:47    220s] ### Net info: skip routing nets: 0
[05/31 14:53:47    220s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:47    220s] ### import design signature (131): route=1971526338 fixed_route=1132481169 flt_obj=0 vio=1096376610 swire=282492057 shield_wire=1 net_attr=1858119880 dirty_area=0 del_dirty_area=0 cell=825922003 placement=200601567 pin_access=1782479719 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1132481169 sns=1132481169
[05/31 14:53:47    220s] ### Time Record (DB Import) is uninstalled.
[05/31 14:53:47    220s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 14:53:47    220s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:47    220s] #Skip comparing routing design signature in db-snapshot flow
[05/31 14:53:47    220s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:47    220s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:47    220s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:47    220s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:47    220s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:47    220s] ### Time Record (Global Routing) is installed.
[05/31 14:53:47    220s] ### Time Record (Global Routing) is uninstalled.
[05/31 14:53:47    220s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 14:53:47    220s] #Total number of routable nets = 79.
[05/31 14:53:47    220s] #Total number of nets in the design = 83.
[05/31 14:53:47    220s] #62 routable nets do not have any wires.
[05/31 14:53:47    220s] #17 routable nets have routed wires.
[05/31 14:53:47    220s] #62 nets will be global routed.
[05/31 14:53:47    220s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:47    220s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:47    220s] #Start routing data preparation on Sat May 31 14:53:47 2025
[05/31 14:53:47    220s] #
[05/31 14:53:47    220s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:47    220s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:47    220s] ### Time Record (Cell Pin Access) is installed.
[05/31 14:53:47    220s] #Initial pin access analysis.
[05/31 14:53:47    220s] #Detail pin access analysis.
[05/31 14:53:47    220s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 14:53:47    220s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 14:53:47    220s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 14:53:47    220s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:47    220s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:47    220s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:47    220s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:47    220s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:47    220s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 14:53:47    220s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:53:47    220s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:53:47    220s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 14:53:47    220s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 14:53:47    220s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:53:47    220s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:53:47    220s] #pin_access_rlayer=3(C1)
[05/31 14:53:47    220s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:53:47    220s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:53:47    220s] #enable_dpt_layer_shield=F
[05/31 14:53:47    220s] #has_line_end_grid=F
[05/31 14:53:47    220s] #Processed 43/0 dirty instances, 96/1 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(43 insts marked dirty, reset pre-exisiting dirty flag on 43 insts, 0 nets marked need extraction)
[05/31 14:53:47    220s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4103.98 (MB), peak = 4172.52 (MB)
[05/31 14:53:48    220s] #Regenerating Ggrids automatically.
[05/31 14:53:48    220s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 14:53:48    220s] #Using automatically generated G-grids.
[05/31 14:53:49    222s] #Done routing data preparation.
[05/31 14:53:49    222s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4111.90 (MB), peak = 4172.52 (MB)
[05/31 14:53:49    222s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:49    222s] #Start instance access analysis using 1 thread...
[05/31 14:53:49    222s] #Set layer M1 to be advanced pin access layer.
[05/31 14:53:49    222s] ### Time Record (Instance Pin Access) is installed.
[05/31 14:53:49    222s] #0 instance pins are hard to access
[05/31 14:53:49    222s] #Instance access analysis statistics:
[05/31 14:53:49    222s] #Cpu time = 00:00:00
[05/31 14:53:49    222s] #Elapsed time = 00:00:00
[05/31 14:53:49    222s] #Increased memory = 0.00 (MB)
[05/31 14:53:49    222s] #Total memory = 4111.90 (MB)
[05/31 14:53:49    222s] #Peak memory = 4315.63 (MB)
[05/31 14:53:49    222s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 14:53:49    222s] #Found 0 nets for post-route si or timing fixing.
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Finished routing data preparation on Sat May 31 14:53:49 2025
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Cpu time = 00:00:02
[05/31 14:53:49    222s] #Elapsed time = 00:00:02
[05/31 14:53:49    222s] #Increased memory = 11.80 (MB)
[05/31 14:53:49    222s] #Total memory = 4111.90 (MB)
[05/31 14:53:49    222s] #Peak memory = 4315.63 (MB)
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:49    222s] ### Time Record (Global Routing) is installed.
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Start global routing on Sat May 31 14:53:49 2025
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Start global routing initialization on Sat May 31 14:53:49 2025
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Number of eco nets is 24
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Start global routing data preparation on Sat May 31 14:53:49 2025
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] #Start routing resource analysis on Sat May 31 14:53:49 2025
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### init_is_bin_blocked starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### adjust_flow_cap starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### set_via_blocked starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### copy_flow starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] #Routing resource analysis is done on Sat May 31 14:53:49 2025
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### report_flow_cap starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #  Resource Analysis:
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 14:53:49    222s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 14:53:49    222s] #  --------------------------------------------------------------
[05/31 14:53:49    222s] #  M1             V          10          77          49    71.43%
[05/31 14:53:49    222s] #  M2             H          63          60          49    18.37%
[05/31 14:53:49    222s] #  C1             V          89          23          49     8.16%
[05/31 14:53:49    222s] #  C2             H         102           8          49     0.00%
[05/31 14:53:49    222s] #  C3             V         109           3          49     0.00%
[05/31 14:53:49    222s] #  C4             H         110           0          49     0.00%
[05/31 14:53:49    222s] #  C5             V         112           0          49     0.00%
[05/31 14:53:49    222s] #  JA             H          10           0          49     0.00%
[05/31 14:53:49    222s] #  QA             V           3           0          49    57.14%
[05/31 14:53:49    222s] #  QB             H           3           0          49    57.14%
[05/31 14:53:49    222s] #  LB             V           2           0          49    71.43%
[05/31 14:53:49    222s] #  --------------------------------------------------------------
[05/31 14:53:49    222s] #  Total                    613      15.21%         539    25.79%
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### analyze_m2_tracks starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### report_initial_resource starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### mark_pg_pins_accessibility starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### set_net_region starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Global routing data preparation is done on Sat May 31 14:53:49 2025
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### prepare_level starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### init level 1 starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### Level 1 hgrid = 7 X 7
[05/31 14:53:49    222s] ### prepare_level_flow starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Global routing initialization is done on Sat May 31 14:53:49 2025
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #start global routing iteration 1...
[05/31 14:53:49    222s] ### init_flow_edge starts on Sat May 31 14:53:49 2025 with memory = 4111.90 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### routing at level 1 (topmost level) iter 0
[05/31 14:53:49    222s] ### measure_qor starts on Sat May 31 14:53:49 2025 with memory = 4112.12 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### measure_congestion starts on Sat May 31 14:53:49 2025 with memory = 4112.12 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4112.12 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #start global routing iteration 2...
[05/31 14:53:49    222s] ### routing at level 1 (topmost level) iter 1
[05/31 14:53:49    222s] ### measure_qor starts on Sat May 31 14:53:49 2025 with memory = 4112.12 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### measure_congestion starts on Sat May 31 14:53:49 2025 with memory = 4112.12 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4112.12 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### route_end starts on Sat May 31 14:53:49 2025 with memory = 4112.12 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 14:53:49    222s] #Total number of routable nets = 79.
[05/31 14:53:49    222s] #Total number of nets in the design = 83.
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #79 routable nets have routed wires.
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Routed nets constraints summary:
[05/31 14:53:49    222s] #-----------------------------
[05/31 14:53:49    222s] #        Rules   Unconstrained  
[05/31 14:53:49    222s] #-----------------------------
[05/31 14:53:49    222s] #      Default              62  
[05/31 14:53:49    222s] #-----------------------------
[05/31 14:53:49    222s] #        Total              62  
[05/31 14:53:49    222s] #-----------------------------
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Routing constraints summary of the whole design:
[05/31 14:53:49    222s] #-----------------------------
[05/31 14:53:49    222s] #        Rules   Unconstrained  
[05/31 14:53:49    222s] #-----------------------------
[05/31 14:53:49    222s] #      Default              79  
[05/31 14:53:49    222s] #-----------------------------
[05/31 14:53:49    222s] #        Total              79  
[05/31 14:53:49    222s] #-----------------------------
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 14:53:49 2025 with memory = 4112.12 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### cal_base_flow starts on Sat May 31 14:53:49 2025 with memory = 4112.12 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### init_flow_edge starts on Sat May 31 14:53:49 2025 with memory = 4112.12 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### cal_flow starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### report_overcon starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #                 OverCon          
[05/31 14:53:49    222s] #                  #Gcell    %Gcell
[05/31 14:53:49    222s] #     Layer           (1)   OverCon  Flow/Cap
[05/31 14:53:49    222s] #  ----------------------------------------------
[05/31 14:53:49    222s] #  M1            0(0.00%)   (0.00%)     0.73  
[05/31 14:53:49    222s] #  M2            3(6.12%)   (6.12%)     0.52  
[05/31 14:53:49    222s] #  C1            1(2.04%)   (2.04%)     0.24  
[05/31 14:53:49    222s] #  C2            0(0.00%)   (0.00%)     0.10  
[05/31 14:53:49    222s] #  C3            0(0.00%)   (0.00%)     0.03  
[05/31 14:53:49    222s] #  C4            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:49    222s] #  C5            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:49    222s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:49    222s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:49    222s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:49    222s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/31 14:53:49    222s] #  ----------------------------------------------
[05/31 14:53:49    222s] #     Total      4(0.96%)   (0.96%)
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/31 14:53:49    222s] #  Overflow after GR: 0.72% H + 0.24% V
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### cal_base_flow starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### init_flow_edge starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### cal_flow starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### generate_cong_map_content starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### update starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #Complete Global Routing.
[05/31 14:53:49    222s] #Total wire length = 152 um.
[05/31 14:53:49    222s] #Total half perimeter of net bounding box = 185 um.
[05/31 14:53:49    222s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:53:49    222s] #Total wire length on LAYER M2 = 48 um.
[05/31 14:53:49    222s] #Total wire length on LAYER C1 = 60 um.
[05/31 14:53:49    222s] #Total wire length on LAYER C2 = 26 um.
[05/31 14:53:49    222s] #Total wire length on LAYER C3 = 15 um.
[05/31 14:53:49    222s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:49    222s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:49    222s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:49    222s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:49    222s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:49    222s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:49    222s] #Total number of vias = 189
[05/31 14:53:49    222s] #Total number of multi-cut vias = 85 ( 45.0%)
[05/31 14:53:49    222s] #Total number of single cut vias = 104 ( 55.0%)
[05/31 14:53:49    222s] #Up-Via Summary (total 189):
[05/31 14:53:49    222s] #                   single-cut          multi-cut      Total
[05/31 14:53:49    222s] #-----------------------------------------------------------
[05/31 14:53:49    222s] # M1                33 ( 84.6%)         6 ( 15.4%)         39
[05/31 14:53:49    222s] # M2                54 ( 58.1%)        39 ( 41.9%)         93
[05/31 14:53:49    222s] # C1                14 ( 34.1%)        27 ( 65.9%)         41
[05/31 14:53:49    222s] # C2                 3 ( 18.8%)        13 ( 81.2%)         16
[05/31 14:53:49    222s] #-----------------------------------------------------------
[05/31 14:53:49    222s] #                  104 ( 55.0%)        85 ( 45.0%)        189 
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### update cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### report_overcon starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### report_overcon starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:49    222s] #Max overcon = 1 tracks.
[05/31 14:53:49    222s] #Total overcon = 0.96%.
[05/31 14:53:49    222s] #Worst layer Gcell overcon rate = 0.00%.
[05/31 14:53:49    222s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### global_route design signature (134): route=1569735307 net_attr=1555554133
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Global routing statistics:
[05/31 14:53:49    222s] #Cpu time = 00:00:00
[05/31 14:53:49    222s] #Elapsed time = 00:00:00
[05/31 14:53:49    222s] #Increased memory = 0.46 (MB)
[05/31 14:53:49    222s] #Total memory = 4112.36 (MB)
[05/31 14:53:49    222s] #Peak memory = 4315.63 (MB)
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Finished global routing on Sat May 31 14:53:49 2025
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### Time Record (Global Routing) is uninstalled.
[05/31 14:53:49    222s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:49    222s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:49    222s] ### track-assign external-init starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### Time Record (Track Assignment) is installed.
[05/31 14:53:49    222s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:49    222s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:49    222s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:49    222s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:49    222s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:53:49    222s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### track-assign engine-init starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] ### Time Record (Track Assignment) is installed.
[05/31 14:53:49    222s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:49    222s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### track-assign core-engine starts on Sat May 31 14:53:49 2025 with memory = 4112.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #Start Track Assignment.
[05/31 14:53:49    222s] #Done with 26 horizontal wires in 1 hboxes and 17 vertical wires in 1 hboxes.
[05/31 14:53:49    222s] #Done with 6 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/31 14:53:49    222s] #Complete Track Assignment.
[05/31 14:53:49    222s] #Total wire length = 143 um.
[05/31 14:53:49    222s] #Total half perimeter of net bounding box = 185 um.
[05/31 14:53:49    222s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:53:49    222s] #Total wire length on LAYER M2 = 44 um.
[05/31 14:53:49    222s] #Total wire length on LAYER C1 = 57 um.
[05/31 14:53:49    222s] #Total wire length on LAYER C2 = 24 um.
[05/31 14:53:49    222s] #Total wire length on LAYER C3 = 14 um.
[05/31 14:53:49    222s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:49    222s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:49    222s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:49    222s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:49    222s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:49    222s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:49    222s] #Total number of vias = 189
[05/31 14:53:49    222s] #Total number of multi-cut vias = 85 ( 45.0%)
[05/31 14:53:49    222s] #Total number of single cut vias = 104 ( 55.0%)
[05/31 14:53:49    222s] #Up-Via Summary (total 189):
[05/31 14:53:49    222s] #                   single-cut          multi-cut      Total
[05/31 14:53:49    222s] #-----------------------------------------------------------
[05/31 14:53:49    222s] # M1                33 ( 84.6%)         6 ( 15.4%)         39
[05/31 14:53:49    222s] # M2                54 ( 58.1%)        39 ( 41.9%)         93
[05/31 14:53:49    222s] # C1                14 ( 34.1%)        27 ( 65.9%)         41
[05/31 14:53:49    222s] # C2                 3 ( 18.8%)        13 ( 81.2%)         16
[05/31 14:53:49    222s] #-----------------------------------------------------------
[05/31 14:53:49    222s] #                  104 ( 55.0%)        85 ( 45.0%)        189 
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] ### track_assign design signature (137): route=224357630
[05/31 14:53:49    222s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:49    222s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:53:49    222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4112.79 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/31 14:53:49    222s] #Cpu time = 00:00:02
[05/31 14:53:49    222s] #Elapsed time = 00:00:02
[05/31 14:53:49    222s] #Increased memory = 12.69 (MB)
[05/31 14:53:49    222s] #Total memory = 4112.79 (MB)
[05/31 14:53:49    222s] #Peak memory = 4315.63 (MB)
[05/31 14:53:49    222s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:49    222s] ### Time Record (Detail Routing) is installed.
[05/31 14:53:49    222s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:49    222s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:49    222s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:49    222s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:49    222s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:49    222s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #Start Detail Routing..
[05/31 14:53:49    222s] #start initial detail routing ...
[05/31 14:53:49    222s] ### Design has 0 dirty nets, 191 dirty-areas)
[05/31 14:53:49    222s] # ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
[05/31 14:53:49    222s] #   number of violations = 17
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #  By Layer and Type:
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #---------+-------+------+------+-------+-------+----+-------+
[05/31 14:53:49    222s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Totals|
[05/31 14:53:49    222s] #---------+-------+------+------+-------+-------+----+-------+
[05/31 14:53:49    222s] #  M1     |      1|     4|     0|      0|      4|   2|     11|
[05/31 14:53:49    222s] #  M2     |      1|     1|     2|      1|      0|   1|      6|
[05/31 14:53:49    222s] #  Totals |      2|     5|     2|      1|      4|   3|     17|
[05/31 14:53:49    222s] #---------+-------+------+------+-------+-------+----+-------+
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #43 out of 53 instances (81.1%) need to be verified(marked ipoed), dirty area = 14.0%.
[05/31 14:53:49    222s] #0.00% of the total area is being checked for drcs
[05/31 14:53:49    222s] #0.0% of the total area was checked
[05/31 14:53:49    222s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:49    222s] #   number of violations = 17
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #  By Layer and Type:
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #---------+-------+------+------+-------+-------+----+-------+
[05/31 14:53:49    222s] #  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Totals|
[05/31 14:53:49    222s] #---------+-------+------+------+-------+-------+----+-------+
[05/31 14:53:49    222s] #  M1     |      1|     4|     0|      0|      4|   2|     11|
[05/31 14:53:49    222s] #  M2     |      1|     1|     2|      1|      0|   1|      6|
[05/31 14:53:49    222s] #  Totals |      2|     5|     2|      1|      4|   3|     17|
[05/31 14:53:49    222s] #---------+-------+------+------+-------+-------+----+-------+
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.23 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #start 1st optimization iteration ...
[05/31 14:53:49    222s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:49    222s] #   number of violations = 1
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #  By Layer and Type:
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #---------+------+-------+
[05/31 14:53:49    222s] #  -      | Short| Totals|
[05/31 14:53:49    222s] #---------+------+-------+
[05/31 14:53:49    222s] #  M1     |     1|      1|
[05/31 14:53:49    222s] #  Totals |     1|      1|
[05/31 14:53:49    222s] #---------+------+-------+
[05/31 14:53:49    222s] #
[05/31 14:53:49    222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.54 (MB), peak = 4315.63 (MB)
[05/31 14:53:49    222s] #start 2nd optimization iteration ...
[05/31 14:53:50    222s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:50    222s] #   number of violations = 1
[05/31 14:53:50    222s] #
[05/31 14:53:50    222s] #  By Layer and Type:
[05/31 14:53:50    222s] #
[05/31 14:53:50    222s] #---------+------+-------+
[05/31 14:53:50    222s] #  -      | Short| Totals|
[05/31 14:53:50    222s] #---------+------+-------+
[05/31 14:53:50    222s] #  M1     |     1|      1|
[05/31 14:53:50    222s] #  Totals |     1|      1|
[05/31 14:53:50    222s] #---------+------+-------+
[05/31 14:53:50    222s] #
[05/31 14:53:50    222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.56 (MB), peak = 4315.63 (MB)
[05/31 14:53:50    222s] #start 3rd optimization iteration ...
[05/31 14:53:50    222s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:50    222s] #   number of violations = 1
[05/31 14:53:50    222s] #
[05/31 14:53:50    222s] #  By Layer and Type:
[05/31 14:53:50    222s] #
[05/31 14:53:50    222s] #---------+------+-------+
[05/31 14:53:50    222s] #  -      | Short| Totals|
[05/31 14:53:50    222s] #---------+------+-------+
[05/31 14:53:50    222s] #  M1     |     1|      1|
[05/31 14:53:50    222s] #  Totals |     1|      1|
[05/31 14:53:50    222s] #---------+------+-------+
[05/31 14:53:50    222s] #
[05/31 14:53:50    222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.72 (MB), peak = 4315.63 (MB)
[05/31 14:53:50    222s] #start 4th optimization iteration ...
[05/31 14:53:50    223s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:50    223s] #   number of violations = 1
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #  By Layer and Type:
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  -      | Short| Totals|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  M1     |     1|      1|
[05/31 14:53:50    223s] #  Totals |     1|      1|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.38 (MB), peak = 4315.63 (MB)
[05/31 14:53:50    223s] #start 5th optimization iteration ...
[05/31 14:53:50    223s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:50    223s] #   number of violations = 1
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #  By Layer and Type:
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  -      | Short| Totals|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  M1     |     1|      1|
[05/31 14:53:50    223s] #  Totals |     1|      1|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.42 (MB), peak = 4315.63 (MB)
[05/31 14:53:50    223s] #start 6th optimization iteration ...
[05/31 14:53:50    223s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:50    223s] #   number of violations = 1
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #  By Layer and Type:
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  -      | Short| Totals|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  M1     |     1|      1|
[05/31 14:53:50    223s] #  Totals |     1|      1|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.43 (MB), peak = 4315.63 (MB)
[05/31 14:53:50    223s] #start 7th optimization iteration ...
[05/31 14:53:50    223s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:50    223s] #   number of violations = 1
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #  By Layer and Type:
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  -      | Short| Totals|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  M1     |     1|      1|
[05/31 14:53:50    223s] #  Totals |     1|      1|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.57 (MB), peak = 4315.63 (MB)
[05/31 14:53:50    223s] #start 8th optimization iteration ...
[05/31 14:53:50    223s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:50    223s] #   number of violations = 1
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #  By Layer and Type:
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  -      | Short| Totals|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  M1     |     1|      1|
[05/31 14:53:50    223s] #  Totals |     1|      1|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.63 (MB), peak = 4315.63 (MB)
[05/31 14:53:50    223s] #start 9th optimization iteration ...
[05/31 14:53:50    223s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:50    223s] #   number of violations = 1
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #  By Layer and Type:
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  -      | Short| Totals|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  M1     |     1|      1|
[05/31 14:53:50    223s] #  Totals |     1|      1|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.32 (MB), peak = 4315.63 (MB)
[05/31 14:53:50    223s] #start 10th optimization iteration ...
[05/31 14:53:50    223s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:50    223s] #   number of violations = 1
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #  By Layer and Type:
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  -      | Short| Totals|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #  M1     |     1|      1|
[05/31 14:53:50    223s] #  Totals |     1|      1|
[05/31 14:53:50    223s] #---------+------+-------+
[05/31 14:53:50    223s] #
[05/31 14:53:50    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.21 (MB), peak = 4315.63 (MB)
[05/31 14:53:50    223s] #start 11th optimization iteration ...
[05/31 14:53:51    223s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:51    223s] #   number of violations = 1
[05/31 14:53:51    223s] #
[05/31 14:53:51    223s] #  By Layer and Type:
[05/31 14:53:51    223s] #
[05/31 14:53:51    223s] #---------+------+-------+
[05/31 14:53:51    223s] #  -      | Short| Totals|
[05/31 14:53:51    223s] #---------+------+-------+
[05/31 14:53:51    223s] #  M1     |     1|      1|
[05/31 14:53:51    223s] #  Totals |     1|      1|
[05/31 14:53:51    223s] #---------+------+-------+
[05/31 14:53:51    223s] #
[05/31 14:53:51    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.01 (MB), peak = 4315.63 (MB)
[05/31 14:53:51    223s] #start 12th optimization iteration ...
[05/31 14:53:51    224s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:51    224s] #   number of violations = 1
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #  By Layer and Type:
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  -      | Short| Totals|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  M1     |     1|      1|
[05/31 14:53:51    224s] #  Totals |     1|      1|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.23 (MB), peak = 4315.63 (MB)
[05/31 14:53:51    224s] #start 13th optimization iteration ...
[05/31 14:53:51    224s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:51    224s] #   number of violations = 1
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #  By Layer and Type:
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  -      | Short| Totals|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  M1     |     1|      1|
[05/31 14:53:51    224s] #  Totals |     1|      1|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.35 (MB), peak = 4315.63 (MB)
[05/31 14:53:51    224s] #start 14th optimization iteration ...
[05/31 14:53:51    224s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:51    224s] #   number of violations = 1
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #  By Layer and Type:
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  -      | Short| Totals|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  M1     |     1|      1|
[05/31 14:53:51    224s] #  Totals |     1|      1|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.47 (MB), peak = 4315.63 (MB)
[05/31 14:53:51    224s] #start 15th optimization iteration ...
[05/31 14:53:51    224s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:51    224s] #   number of violations = 1
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #  By Layer and Type:
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  -      | Short| Totals|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  M1     |     1|      1|
[05/31 14:53:51    224s] #  Totals |     1|      1|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.29 (MB), peak = 4315.63 (MB)
[05/31 14:53:51    224s] #start 16th optimization iteration ...
[05/31 14:53:51    224s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:51    224s] #   number of violations = 1
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #  By Layer and Type:
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  -      | Short| Totals|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  M1     |     1|      1|
[05/31 14:53:51    224s] #  Totals |     1|      1|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.09 (MB), peak = 4315.63 (MB)
[05/31 14:53:51    224s] #start 17th optimization iteration ...
[05/31 14:53:51    224s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:51    224s] #   number of violations = 1
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #  By Layer and Type:
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  -      | Short| Totals|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #  M1     |     1|      1|
[05/31 14:53:51    224s] #  Totals |     1|      1|
[05/31 14:53:51    224s] #---------+------+-------+
[05/31 14:53:51    224s] #
[05/31 14:53:51    224s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4120.82 (MB), peak = 4315.63 (MB)
[05/31 14:53:51    224s] #start 18th optimization iteration ...
[05/31 14:53:52    224s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:52    224s] #   number of violations = 1
[05/31 14:53:52    224s] #
[05/31 14:53:52    224s] #  By Layer and Type:
[05/31 14:53:52    224s] #
[05/31 14:53:52    224s] #---------+------+-------+
[05/31 14:53:52    224s] #  -      | Short| Totals|
[05/31 14:53:52    224s] #---------+------+-------+
[05/31 14:53:52    224s] #  M1     |     1|      1|
[05/31 14:53:52    224s] #  Totals |     1|      1|
[05/31 14:53:52    224s] #---------+------+-------+
[05/31 14:53:52    224s] #
[05/31 14:53:52    224s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.12 (MB), peak = 4315.63 (MB)
[05/31 14:53:52    224s] #start 19th optimization iteration ...
[05/31 14:53:52    224s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:52    224s] #   number of violations = 1
[05/31 14:53:52    224s] #
[05/31 14:53:52    224s] #  By Layer and Type:
[05/31 14:53:52    224s] #
[05/31 14:53:52    224s] #---------+------+-------+
[05/31 14:53:52    224s] #  -      | Short| Totals|
[05/31 14:53:52    224s] #---------+------+-------+
[05/31 14:53:52    224s] #  M1     |     1|      1|
[05/31 14:53:52    224s] #  Totals |     1|      1|
[05/31 14:53:52    224s] #---------+------+-------+
[05/31 14:53:52    224s] #
[05/31 14:53:52    224s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.20 (MB), peak = 4315.63 (MB)
[05/31 14:53:52    224s] #start 20th optimization iteration ...
[05/31 14:53:52    225s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:52    225s] #   number of violations = 1
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #  By Layer and Type:
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  -      | Short| Totals|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  M1     |     1|      1|
[05/31 14:53:52    225s] #  Totals |     1|      1|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.34 (MB), peak = 4315.63 (MB)
[05/31 14:53:52    225s] #start 21th optimization iteration ...
[05/31 14:53:52    225s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:52    225s] #   number of violations = 1
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #  By Layer and Type:
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  -      | Short| Totals|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  M1     |     1|      1|
[05/31 14:53:52    225s] #  Totals |     1|      1|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:52    225s] #start 22th optimization iteration ...
[05/31 14:53:52    225s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:52    225s] #   number of violations = 1
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #  By Layer and Type:
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  -      | Short| Totals|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  M1     |     1|      1|
[05/31 14:53:52    225s] #  Totals |     1|      1|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.35 (MB), peak = 4315.63 (MB)
[05/31 14:53:52    225s] #start 23th optimization iteration ...
[05/31 14:53:52    225s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:52    225s] #   number of violations = 1
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #  By Layer and Type:
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  -      | Short| Totals|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  M1     |     1|      1|
[05/31 14:53:52    225s] #  Totals |     1|      1|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.27 (MB), peak = 4315.63 (MB)
[05/31 14:53:52    225s] #start 24th optimization iteration ...
[05/31 14:53:52    225s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:52    225s] #   number of violations = 1
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #  By Layer and Type:
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  -      | Short| Totals|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  M1     |     1|      1|
[05/31 14:53:52    225s] #  Totals |     1|      1|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.20 (MB), peak = 4315.63 (MB)
[05/31 14:53:52    225s] #start 25th optimization iteration ...
[05/31 14:53:52    225s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:52    225s] #   number of violations = 1
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #  By Layer and Type:
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  -      | Short| Totals|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #  M1     |     1|      1|
[05/31 14:53:52    225s] #  Totals |     1|      1|
[05/31 14:53:52    225s] #---------+------+-------+
[05/31 14:53:52    225s] #
[05/31 14:53:52    225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.48 (MB), peak = 4315.63 (MB)
[05/31 14:53:52    225s] #start 26th optimization iteration ...
[05/31 14:53:53    225s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:53    225s] #   number of violations = 1
[05/31 14:53:53    225s] #
[05/31 14:53:53    225s] #  By Layer and Type:
[05/31 14:53:53    225s] #
[05/31 14:53:53    225s] #---------+------+-------+
[05/31 14:53:53    225s] #  -      | Short| Totals|
[05/31 14:53:53    225s] #---------+------+-------+
[05/31 14:53:53    225s] #  M1     |     1|      1|
[05/31 14:53:53    225s] #  Totals |     1|      1|
[05/31 14:53:53    225s] #---------+------+-------+
[05/31 14:53:53    225s] #
[05/31 14:53:53    225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.48 (MB), peak = 4315.63 (MB)
[05/31 14:53:53    225s] #start 27th optimization iteration ...
[05/31 14:53:53    226s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:53    226s] #   number of violations = 1
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #  By Layer and Type:
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  -      | Short| Totals|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  M1     |     1|      1|
[05/31 14:53:53    226s] #  Totals |     1|      1|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.57 (MB), peak = 4315.63 (MB)
[05/31 14:53:53    226s] #start 28th optimization iteration ...
[05/31 14:53:53    226s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:53    226s] #   number of violations = 1
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #  By Layer and Type:
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  -      | Short| Totals|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  M1     |     1|      1|
[05/31 14:53:53    226s] #  Totals |     1|      1|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.36 (MB), peak = 4315.63 (MB)
[05/31 14:53:53    226s] #start 29th optimization iteration ...
[05/31 14:53:53    226s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:53    226s] #   number of violations = 1
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #  By Layer and Type:
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  -      | Short| Totals|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  M1     |     1|      1|
[05/31 14:53:53    226s] #  Totals |     1|      1|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.45 (MB), peak = 4315.63 (MB)
[05/31 14:53:53    226s] #start 30th optimization iteration ...
[05/31 14:53:53    226s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:53    226s] #   number of violations = 1
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #  By Layer and Type:
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  -      | Short| Totals|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  M1     |     1|      1|
[05/31 14:53:53    226s] #  Totals |     1|      1|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.78 (MB), peak = 4315.63 (MB)
[05/31 14:53:53    226s] #Complete Detail Routing.
[05/31 14:53:53    226s] #Total wire length = 144 um.
[05/31 14:53:53    226s] #Total half perimeter of net bounding box = 185 um.
[05/31 14:53:53    226s] #Total wire length on LAYER M1 = 1 um.
[05/31 14:53:53    226s] #Total wire length on LAYER M2 = 34 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C1 = 52 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C2 = 36 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C3 = 22 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:53    226s] #Total number of vias = 255
[05/31 14:53:53    226s] #Total number of multi-cut vias = 141 ( 55.3%)
[05/31 14:53:53    226s] #Total number of single cut vias = 114 ( 44.7%)
[05/31 14:53:53    226s] #Up-Via Summary (total 255):
[05/31 14:53:53    226s] #                   single-cut          multi-cut      Total
[05/31 14:53:53    226s] #-----------------------------------------------------------
[05/31 14:53:53    226s] # M1                31 ( 88.6%)         4 ( 11.4%)         35
[05/31 14:53:53    226s] # M2                51 ( 43.6%)        66 ( 56.4%)        117
[05/31 14:53:53    226s] # C1                25 ( 32.5%)        52 ( 67.5%)         77
[05/31 14:53:53    226s] # C2                 7 ( 26.9%)        19 ( 73.1%)         26
[05/31 14:53:53    226s] #-----------------------------------------------------------
[05/31 14:53:53    226s] #                  114 ( 44.7%)       141 ( 55.3%)        255 
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #Total number of DRC violations = 1
[05/31 14:53:53    226s] ### Time Record (Detail Routing) is uninstalled.
[05/31 14:53:53    226s] #Cpu time = 00:00:04
[05/31 14:53:53    226s] #Elapsed time = 00:00:04
[05/31 14:53:53    226s] #Increased memory = 8.99 (MB)
[05/31 14:53:53    226s] #Total memory = 4121.78 (MB)
[05/31 14:53:53    226s] #Peak memory = 4315.63 (MB)
[05/31 14:53:53    226s] ### Time Record (Antenna Fixing) is installed.
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #start routing for process antenna violation fix ...
[05/31 14:53:53    226s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:53    226s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:53    226s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:53    226s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:53    226s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:53:53    226s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 14:53:53    226s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #  By Layer and Type:
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  -      | Short| Totals|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  M1     |     1|      1|
[05/31 14:53:53    226s] #  Totals |     1|      1|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.78 (MB), peak = 4315.63 (MB)
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #Total wire length = 144 um.
[05/31 14:53:53    226s] #Total half perimeter of net bounding box = 185 um.
[05/31 14:53:53    226s] #Total wire length on LAYER M1 = 1 um.
[05/31 14:53:53    226s] #Total wire length on LAYER M2 = 34 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C1 = 52 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C2 = 36 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C3 = 22 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:53    226s] #Total number of vias = 255
[05/31 14:53:53    226s] #Total number of multi-cut vias = 141 ( 55.3%)
[05/31 14:53:53    226s] #Total number of single cut vias = 114 ( 44.7%)
[05/31 14:53:53    226s] #Up-Via Summary (total 255):
[05/31 14:53:53    226s] #                   single-cut          multi-cut      Total
[05/31 14:53:53    226s] #-----------------------------------------------------------
[05/31 14:53:53    226s] # M1                31 ( 88.6%)         4 ( 11.4%)         35
[05/31 14:53:53    226s] # M2                51 ( 43.6%)        66 ( 56.4%)        117
[05/31 14:53:53    226s] # C1                25 ( 32.5%)        52 ( 67.5%)         77
[05/31 14:53:53    226s] # C2                 7 ( 26.9%)        19 ( 73.1%)         26
[05/31 14:53:53    226s] #-----------------------------------------------------------
[05/31 14:53:53    226s] #                  114 ( 44.7%)       141 ( 55.3%)        255 
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #Total number of DRC violations = 1
[05/31 14:53:53    226s] #Total number of process antenna violations = 0
[05/31 14:53:53    226s] #Total number of net violated process antenna rule = 0
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #Total wire length = 144 um.
[05/31 14:53:53    226s] #Total half perimeter of net bounding box = 185 um.
[05/31 14:53:53    226s] #Total wire length on LAYER M1 = 1 um.
[05/31 14:53:53    226s] #Total wire length on LAYER M2 = 34 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C1 = 52 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C2 = 36 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C3 = 22 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:53    226s] #Total number of vias = 255
[05/31 14:53:53    226s] #Total number of multi-cut vias = 141 ( 55.3%)
[05/31 14:53:53    226s] #Total number of single cut vias = 114 ( 44.7%)
[05/31 14:53:53    226s] #Up-Via Summary (total 255):
[05/31 14:53:53    226s] #                   single-cut          multi-cut      Total
[05/31 14:53:53    226s] #-----------------------------------------------------------
[05/31 14:53:53    226s] # M1                31 ( 88.6%)         4 ( 11.4%)         35
[05/31 14:53:53    226s] # M2                51 ( 43.6%)        66 ( 56.4%)        117
[05/31 14:53:53    226s] # C1                25 ( 32.5%)        52 ( 67.5%)         77
[05/31 14:53:53    226s] # C2                 7 ( 26.9%)        19 ( 73.1%)         26
[05/31 14:53:53    226s] #-----------------------------------------------------------
[05/31 14:53:53    226s] #                  114 ( 44.7%)       141 ( 55.3%)        255 
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #Total number of DRC violations = 1
[05/31 14:53:53    226s] #Total number of process antenna violations = 0
[05/31 14:53:53    226s] #Total number of net violated process antenna rule = 0
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 59.18%
[05/31 14:53:53    226s] ### Time Record (Antenna Fixing) is uninstalled.
[05/31 14:53:53    226s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:53    226s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:53    226s] ### Time Record (Post Route Wire Spreading) is installed.
[05/31 14:53:53    226s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #Start Post Route wire spreading..
[05/31 14:53:53    226s] ### Time Record (Data Preparation) is installed.
[05/31 14:53:53    226s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #Start data preparation for wire spreading...
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #Data preparation is done on Sat May 31 14:53:53 2025
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] ### track-assign engine-init starts on Sat May 31 14:53:53 2025 with memory = 4122.21 (MB), peak = 4315.63 (MB)
[05/31 14:53:53    226s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #Start Post Route Wire Spread.
[05/31 14:53:53    226s] #Done with 2 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[05/31 14:53:53    226s] #Complete Post Route Wire Spread.
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #Total wire length = 145 um.
[05/31 14:53:53    226s] #Total half perimeter of net bounding box = 185 um.
[05/31 14:53:53    226s] #Total wire length on LAYER M1 = 1 um.
[05/31 14:53:53    226s] #Total wire length on LAYER M2 = 34 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C1 = 52 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C2 = 36 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C3 = 23 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:53    226s] #Total number of vias = 255
[05/31 14:53:53    226s] #Total number of multi-cut vias = 141 ( 55.3%)
[05/31 14:53:53    226s] #Total number of single cut vias = 114 ( 44.7%)
[05/31 14:53:53    226s] #Up-Via Summary (total 255):
[05/31 14:53:53    226s] #                   single-cut          multi-cut      Total
[05/31 14:53:53    226s] #-----------------------------------------------------------
[05/31 14:53:53    226s] # M1                31 ( 88.6%)         4 ( 11.4%)         35
[05/31 14:53:53    226s] # M2                51 ( 43.6%)        66 ( 56.4%)        117
[05/31 14:53:53    226s] # C1                25 ( 32.5%)        52 ( 67.5%)         77
[05/31 14:53:53    226s] # C2                 7 ( 26.9%)        19 ( 73.1%)         26
[05/31 14:53:53    226s] #-----------------------------------------------------------
[05/31 14:53:53    226s] #                  114 ( 44.7%)       141 ( 55.3%)        255 
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #   number of violations = 1
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #  By Layer and Type:
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  -      | Short| Totals|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #  M1     |     1|      1|
[05/31 14:53:53    226s] #  Totals |     1|      1|
[05/31 14:53:53    226s] #---------+------+-------+
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.79 (MB), peak = 4315.63 (MB)
[05/31 14:53:53    226s] #CELL_VIEW adder,init has 1 DRC violations
[05/31 14:53:53    226s] #Total number of DRC violations = 1
[05/31 14:53:53    226s] #Total number of process antenna violations = 0
[05/31 14:53:53    226s] #Total number of net violated process antenna rule = 0
[05/31 14:53:53    226s] #Post Route wire spread is done.
[05/31 14:53:53    226s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/31 14:53:53    226s] #Total wire length = 145 um.
[05/31 14:53:53    226s] #Total half perimeter of net bounding box = 185 um.
[05/31 14:53:53    226s] #Total wire length on LAYER M1 = 1 um.
[05/31 14:53:53    226s] #Total wire length on LAYER M2 = 34 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C1 = 52 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C2 = 36 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C3 = 23 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER JA = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER QA = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER QB = 0 um.
[05/31 14:53:53    226s] #Total wire length on LAYER LB = 0 um.
[05/31 14:53:53    226s] #Total number of vias = 255
[05/31 14:53:53    226s] #Total number of multi-cut vias = 141 ( 55.3%)
[05/31 14:53:53    226s] #Total number of single cut vias = 114 ( 44.7%)
[05/31 14:53:53    226s] #Up-Via Summary (total 255):
[05/31 14:53:53    226s] #                   single-cut          multi-cut      Total
[05/31 14:53:53    226s] #-----------------------------------------------------------
[05/31 14:53:53    226s] # M1                31 ( 88.6%)         4 ( 11.4%)         35
[05/31 14:53:53    226s] # M2                51 ( 43.6%)        66 ( 56.4%)        117
[05/31 14:53:53    226s] # C1                25 ( 32.5%)        52 ( 67.5%)         77
[05/31 14:53:53    226s] # C2                 7 ( 26.9%)        19 ( 73.1%)         26
[05/31 14:53:53    226s] #-----------------------------------------------------------
[05/31 14:53:53    226s] #                  114 ( 44.7%)       141 ( 55.3%)        255 
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #detailRoute Statistics:
[05/31 14:53:53    226s] #Cpu time = 00:00:04
[05/31 14:53:53    226s] #Elapsed time = 00:00:04
[05/31 14:53:53    226s] #Increased memory = 8.99 (MB)
[05/31 14:53:53    226s] #Total memory = 4121.79 (MB)
[05/31 14:53:53    226s] #Peak memory = 4315.63 (MB)
[05/31 14:53:53    226s] ### global_detail_route design signature (210): route=2102746262 flt_obj=0 vio=370149179 shield_wire=1
[05/31 14:53:53    226s] ### Time Record (DB Export) is installed.
[05/31 14:53:53    226s] ### export design design signature (211): route=2102746262 fixed_route=1132481169 flt_obj=0 vio=370149179 swire=282492057 shield_wire=1 net_attr=649535420 dirty_area=0 del_dirty_area=0 cell=825922003 placement=200612575 pin_access=468599133 inst_pattern=1692899890 inst_orient=602626131 via=1681576828 routing_via=1401398896 timing=1132481169 sns=1132481169
[05/31 14:53:53    226s] ### Time Record (DB Export) is uninstalled.
[05/31 14:53:53    226s] ### Time Record (Post Callback) is installed.
[05/31 14:53:53    226s] ### Time Record (Post Callback) is uninstalled.
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #globalDetailRoute statistics:
[05/31 14:53:53    226s] #Cpu time = 00:00:06
[05/31 14:53:53    226s] #Elapsed time = 00:00:06
[05/31 14:53:53    226s] #Increased memory = -30.51 (MB)
[05/31 14:53:53    226s] #Total memory = 4069.01 (MB)
[05/31 14:53:53    226s] #Peak memory = 4315.63 (MB)
[05/31 14:53:53    226s] #Number of warnings = 43
[05/31 14:53:53    226s] #Total number of warnings = 239
[05/31 14:53:53    226s] #Number of fails = 0
[05/31 14:53:53    226s] #Total number of fails = 0
[05/31 14:53:53    226s] #Complete globalDetailRoute on Sat May 31 14:53:53 2025
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] ### import design signature (212): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=468599133 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:53:53    226s] ### Time Record (globalDetailRoute) is uninstalled.
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #  Scalability Statistics
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #----------------------------+---------+-------------+------------+
[05/31 14:53:53    226s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[05/31 14:53:53    226s] #----------------------------+---------+-------------+------------+
[05/31 14:53:53    226s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:53    226s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:53    226s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:53    226s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:53    226s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:53    226s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:53    226s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:53    226s] #  Data Preparation          | 00:00:01|     00:00:01|         1.0|
[05/31 14:53:53    226s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:53    226s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:53    226s] #  Detail Routing            | 00:00:04|     00:00:04|         1.0|
[05/31 14:53:53    226s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:53    226s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[05/31 14:53:53    226s] #  Entire Command            | 00:00:06|     00:00:06|         1.0|
[05/31 14:53:53    226s] #----------------------------+---------+-------------+------------+
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:03:46.7/0:07:18.1 (0.5), mem = 4759.1M
[05/31 14:53:53    226s] 
[05/31 14:53:53    226s] =============================================================================================
[05/31 14:53:53    226s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   23.10-p003_1
[05/31 14:53:53    226s] =============================================================================================
[05/31 14:53:53    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:53:53    226s] ---------------------------------------------------------------------------------------------
[05/31 14:53:53    226s] [ GlobalRoute            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 14:53:53    226s] [ DetailRoute            ]      1   0:00:04.4  (  69.5 % )     0:00:04.4 /  0:00:04.4    1.0
[05/31 14:53:53    226s] [ MISC                   ]          0:00:01.9  (  30.2 % )     0:00:01.9 /  0:00:01.9    1.0
[05/31 14:53:53    226s] ---------------------------------------------------------------------------------------------
[05/31 14:53:53    226s]  EcoRoute #1 TOTAL                  0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.3    1.0
[05/31 14:53:53    226s] ---------------------------------------------------------------------------------------------
[05/31 14:53:53    226s] 
[05/31 14:53:53    226s] **optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 4067.9M, totSessionCpu=0:03:47 **
[05/31 14:53:53    226s] New Signature Flow (restoreNanoRouteOptions) ....
[05/31 14:53:53    226s] Begin: Collecting metrics
[05/31 14:53:53    226s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.464 |           |        0 |       16.05 | 0:00:04  |        4675 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.464 |         0 |        0 |       16.05 | 0:00:04  |        4769 |    0 |   0 |
| initial_summary_2 |           |   99.464 |           |        0 |       16.05 | 0:00:06  |        4756 |    0 |   0 |
| hold_fixing       |           |   99.352 |           |        0 |       32.51 | 0:00:01  |        4793 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:01  |        4762 |      |     |
| pre_route_summary |           |   99.352 |           |        0 |       32.51 | 0:00:00  |        4786 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:06  |        4743 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 14:53:53    226s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4315.6M, current mem=4067.9M)

[05/31 14:53:53    226s] End: Collecting metrics
[05/31 14:53:53    226s] **INFO: flowCheckPoint #8 PostEcoSummary
[05/31 14:53:53    226s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/31 14:53:53    226s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 14:53:53    226s] eee: pegSigSF=1.070000
[05/31 14:53:53    226s] Initializing multi-corner resistance tables ...
[05/31 14:53:53    226s] eee: Grid unit RC data computation started
[05/31 14:53:53    226s] eee: Grid unit RC data computation completed
[05/31 14:53:53    226s] eee: l=1 avDens=0.004604 usedTrk=0.857222 availTrk=186.206897 sigTrk=0.857222
[05/31 14:53:53    226s] eee: l=2 avDens=0.023928 usedTrk=6.460556 availTrk=270.000000 sigTrk=6.460556
[05/31 14:53:53    226s] eee: l=3 avDens=0.039795 usedTrk=9.550740 availTrk=240.000000 sigTrk=9.550740
[05/31 14:53:53    226s] eee: l=4 avDens=0.028009 usedTrk=6.722222 availTrk=240.000000 sigTrk=6.722222
[05/31 14:53:53    226s] eee: l=5 avDens=0.017431 usedTrk=4.183333 availTrk=240.000000 sigTrk=4.183333
[05/31 14:53:53    226s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:53    226s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:53    226s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:53    226s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:53    226s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:53    226s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:53:53    226s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:53:53    226s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.399600 aWlH=0.000000 lMod=0 pMax=0.860700 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:53:53    226s] eee: NetCapCache creation started. (Current Mem: 4759.121M) 
[05/31 14:53:53    226s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4759.121M) 
[05/31 14:53:53    226s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 14:53:53    226s] eee: Metal Layers Info:
[05/31 14:53:53    226s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:53:53    226s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:53:53    226s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:53:53    226s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:53:53    226s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:53:53    226s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:53:53    226s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:53:53    226s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:53:53    226s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:53:53    226s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:53:53    226s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:53:53    226s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:53:53    226s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:53:53    226s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:53:53    226s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:53:53    226s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC43_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC43_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC41_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC41_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC40_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC40_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC39_sum_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC39_sum_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC38_sum_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC38_sum_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC37_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC37_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC36_sum_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC36_sum_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC35_b_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC35_b_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC34_a_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC34_a_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:53:53    226s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 14:53:53    226s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:53:53    226s] ### Net info: total nets: 83
[05/31 14:53:53    226s] ### Net info: dirty nets: 0
[05/31 14:53:53    226s] ### Net info: marked as disconnected nets: 0
[05/31 14:53:53    226s] ### Net info: fully routed nets: 79
[05/31 14:53:53    226s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 14:53:53    226s] ### Net info: unrouted nets: 0
[05/31 14:53:53    226s] ### Net info: re-extraction nets: 0
[05/31 14:53:53    226s] ### Net info: ignored nets: 0
[05/31 14:53:53    226s] ### Net info: skip routing nets: 0
[05/31 14:53:53    226s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:53    226s] ### import design signature (213): route=801352192 fixed_route=801352192 flt_obj=0 vio=1225681043 swire=282492057 shield_wire=1 net_attr=1507733762 dirty_area=0 del_dirty_area=0 cell=825922003 placement=200612575 pin_access=468599133 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1132481169 sns=1132481169
[05/31 14:53:53    226s] #Extract in post route mode
[05/31 14:53:53    226s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/31 14:53:53    226s] #Fast data preparation for tQuantus.
[05/31 14:53:53    226s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:53    226s] #Start routing data preparation on Sat May 31 14:53:53 2025
[05/31 14:53:53    226s] #
[05/31 14:53:53    226s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:53    226s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:54    226s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 14:53:54    226s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 14:53:54    226s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:54    226s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:54    226s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:54    226s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:54    226s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:53:54    226s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 14:53:54    226s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:53:54    226s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:53:54    226s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 14:53:54    226s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 14:53:54    226s] #Regenerating Ggrids automatically.
[05/31 14:53:54    226s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 14:53:54    226s] #Using automatically generated G-grids.
[05/31 14:53:54    226s] #Done routing data preparation.
[05/31 14:53:54    226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4069.53 (MB), peak = 4315.63 (MB)
[05/31 14:53:54    226s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:54    226s] #Start routing data preparation on Sat May 31 14:53:54 2025
[05/31 14:53:54    226s] #
[05/31 14:53:54    226s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:54    226s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:54    226s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:53:54    226s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:53:54    226s] #pin_access_rlayer=3(C1)
[05/31 14:53:54    226s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:53:54    226s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:53:54    226s] #enable_dpt_layer_shield=F
[05/31 14:53:54    226s] #has_line_end_grid=F
[05/31 14:53:54    226s] #Regenerating Ggrids automatically.
[05/31 14:53:54    226s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 14:53:54    226s] #Using automatically generated G-grids.
[05/31 14:53:55    228s] #Done routing data preparation.
[05/31 14:53:55    228s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4078.49 (MB), peak = 4315.63 (MB)
[05/31 14:53:55    228s] #
[05/31 14:53:55    228s] #Start tQuantus RC extraction...
[05/31 14:53:55    228s] #Start building rc corner(s)...
[05/31 14:53:55    228s] #Number of RC Corner = 2
[05/31 14:53:55    228s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 14:53:55    228s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 14:53:55    228s] #(i=11, n=11 2000)
[05/31 14:53:55    228s] #M1 -> M1 (1)
[05/31 14:53:55    228s] #M2 -> M2 (2)
[05/31 14:53:55    228s] #C1 -> C1 (3)
[05/31 14:53:55    228s] #C2 -> C2 (4)
[05/31 14:53:55    228s] #C3 -> C3 (5)
[05/31 14:53:55    228s] #C4 -> C4 (6)
[05/31 14:53:55    228s] #C5 -> C5 (7)
[05/31 14:53:55    228s] #JA -> JA (8)
[05/31 14:53:55    228s] #QA -> QA (9)
[05/31 14:53:55    228s] #QB -> QB (10)
[05/31 14:53:55    228s] #LB -> LB (11)
[05/31 14:53:55    228s] #SADV-On
[05/31 14:53:55    228s] # Corner(s) : 
[05/31 14:53:55    228s] #rc_fast [25.00] 
[05/31 14:53:55    228s] #rc_slow [25.00]
[05/31 14:53:57    229s] # Corner id: 0
[05/31 14:53:57    229s] # Layout Scale: 1.000000
[05/31 14:53:57    229s] # Has Metal Fill model: yes
[05/31 14:53:57    229s] # Temperature was set
[05/31 14:53:57    229s] # Temperature : 25.000000
[05/31 14:53:57    229s] # Ref. Temp   : 25.000000
[05/31 14:53:57    229s] # Corner id: 1
[05/31 14:53:57    229s] # Layout Scale: 1.000000
[05/31 14:53:57    229s] # Has Metal Fill model: yes
[05/31 14:53:57    229s] # Temperature was set
[05/31 14:53:57    229s] # Temperature : 25.000000
[05/31 14:53:57    229s] # Ref. Temp   : 25.000000
[05/31 14:53:57    229s] #total pattern=286 [22, 2124]
[05/31 14:53:57    229s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/31 14:53:57    229s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 14:53:57    229s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 14:53:57    229s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/31 14:53:57    229s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/31 14:53:57    229s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/31 14:53:57    229s] #number model r/c [2,2] [22,2124] read
[05/31 14:53:57    229s] #0 rcmodel(s) requires rebuild
[05/31 14:53:57    229s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4111.28 (MB), peak = 4315.63 (MB)
[05/31 14:53:57    229s] #Finish check_net_pin_list step Enter extract
[05/31 14:53:57    229s] #Start init net ripin tree building
[05/31 14:53:57    229s] #Finish init net ripin tree building
[05/31 14:53:57    229s] #Cpu time = 00:00:00
[05/31 14:53:57    229s] #Elapsed time = 00:00:00
[05/31 14:53:57    229s] #Increased memory = 0.00 (MB)
[05/31 14:53:57    229s] #Total memory = 4111.28 (MB)
[05/31 14:53:57    229s] #Peak memory = 4315.63 (MB)
[05/31 14:53:57    229s] #begin processing metal fill model file
[05/31 14:53:57    229s] #end processing metal fill model file
[05/31 14:53:57    229s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:57    229s] #Length limit = 200 pitches
[05/31 14:53:57    229s] #opt mode = 2
[05/31 14:53:57    229s] #Finish check_net_pin_list step Fix net pin list
[05/31 14:53:57    229s] #Start generate extraction boxes.
[05/31 14:53:57    229s] #
[05/31 14:53:57    229s] #Extract using 30 x 30 Hboxes
[05/31 14:53:57    229s] #2x2 initial hboxes
[05/31 14:53:57    229s] #Use area based hbox pruning.
[05/31 14:53:57    229s] #0/0 hboxes pruned.
[05/31 14:53:57    229s] #Complete generating extraction boxes.
[05/31 14:53:57    229s] #Start step Extraction
[05/31 14:53:57    229s] #Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
[05/31 14:53:57    229s] #Process 0 special clock nets for rc extraction
[05/31 14:53:57    229s] #Total 79 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 14:53:57    230s] #Run Statistics for Extraction:
[05/31 14:53:57    230s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:57    230s] #   Increased memory =     0.42 (MB), total memory =  4111.70 (MB), peak memory =  4315.63 (MB)
[05/31 14:53:57    230s] #Register nets and terms for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d
[05/31 14:53:57    230s] #Finish registering nets and terms for rcdb.
[05/31 14:53:57    230s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4119.70 (MB), peak = 4315.63 (MB)
[05/31 14:53:57    230s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:57    230s] #RC Statistics: 132 Res, 50 Ground Cap, 8 XCap (Edge to Edge)
[05/31 14:53:57    230s] #RC V/H edge ratio: 0.06, Avg V/H Edge Length: 442.62 (29), Avg L-Edge Length: 3712.56 (50)
[05/31 14:53:57    230s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d.
[05/31 14:53:57    230s] #Start writing RC data.
[05/31 14:53:57    230s] #Finish writing RC data
[05/31 14:53:57    230s] #Finish writing rcdb with 211 nodes, 132 edges, and 16 xcaps
[05/31 14:53:57    230s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4115.00 (MB), peak = 4315.63 (MB)
[05/31 14:53:57    230s] Restoring parasitic data from file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d' ...
[05/31 14:53:57    230s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d' for reading (mem: 4785.746M)
[05/31 14:53:57    230s] Reading RCDB with compressed RC data.
[05/31 14:53:57    230s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d' for content verification (mem: 4785.746M)
[05/31 14:53:57    230s] Reading RCDB with compressed RC data.
[05/31 14:53:57    230s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d': 0 access done (mem: 4785.746M)
[05/31 14:53:57    230s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d': 0 access done (mem: 4785.746M)
[05/31 14:53:57    230s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4785.746M)
[05/31 14:53:57    230s] Following multi-corner parasitics specified:
[05/31 14:53:57    230s] 	/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d (rcdb)
[05/31 14:53:57    230s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d' for reading (mem: 4785.746M)
[05/31 14:53:57    230s] Reading RCDB with compressed RC data.
[05/31 14:53:57    230s] 		Cell adder has rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d specified
[05/31 14:53:57    230s] Cell adder, hinst 
[05/31 14:53:57    230s] processing rcdb (/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d) for hinst (top) of cell (adder);
[05/31 14:53:57    230s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d': 0 access done (mem: 4785.746M)
[05/31 14:53:57    230s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4785.746M)
[05/31 14:53:57    230s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_6MxmgY.rcdb.d/adder.rcdb.d' for reading (mem: 4785.746M)
[05/31 14:53:57    230s] Reading RCDB with compressed RC data.
[05/31 14:53:58    231s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_6MxmgY.rcdb.d/adder.rcdb.d': 0 access done (mem: 4785.746M)
[05/31 14:53:58    231s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=4785.746M)
[05/31 14:53:58    231s] Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 4785.746M)
[05/31 14:53:58    231s] #
[05/31 14:53:58    231s] #Restore RCDB.
[05/31 14:53:58    231s] #
[05/31 14:53:58    231s] #Complete tQuantus RC extraction.
[05/31 14:53:58    231s] #Cpu time = 00:00:03
[05/31 14:53:58    231s] #Elapsed time = 00:00:03
[05/31 14:53:58    231s] #Increased memory = 36.55 (MB)
[05/31 14:53:58    231s] #Total memory = 4115.04 (MB)
[05/31 14:53:58    231s] #Peak memory = 4315.63 (MB)
[05/31 14:53:58    231s] #
[05/31 14:53:58    231s] #0 inserted nodes are removed
[05/31 14:53:58    231s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 14:53:58    231s] ### export design design signature (215): route=1579872453 fixed_route=1579872453 flt_obj=0 vio=1225681043 swire=282492057 shield_wire=1 net_attr=1638627521 dirty_area=0 del_dirty_area=0 cell=825922003 placement=200612575 pin_access=468599133 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1132481169 sns=1132481169
[05/31 14:53:58    231s] ### import design signature (216): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=468599133 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:53:58    231s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:58    231s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:58    231s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:58    231s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:53:58    231s] #Start Design Signature (0)
[05/31 14:53:58    231s] #Finish Inst Signature in MT(41951035)
[05/31 14:53:58    231s] #Finish Net Signature in MT(105511274)
[05/31 14:53:58    231s] #Finish SNet Signature in MT (108496034)
[05/31 14:53:58    231s] #Run time and memory report for RC extraction:
[05/31 14:53:58    231s] #RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
[05/31 14:53:58    231s] #Run Statistics for snet signature:
[05/31 14:53:58    231s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:58    231s] #   Increased memory =     0.00 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
[05/31 14:53:58    231s] #Run Statistics for Net Final Signature:
[05/31 14:53:58    231s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:58    231s] #   Increased memory =     0.00 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
[05/31 14:53:58    231s] #Run Statistics for Net launch:
[05/31 14:53:58    231s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:58    231s] #   Increased memory =     0.00 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
[05/31 14:53:58    231s] #Run Statistics for Net init_dbsNet_slist:
[05/31 14:53:58    231s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:58    231s] #   Increased memory =     0.00 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
[05/31 14:53:58    231s] #Run Statistics for net signature:
[05/31 14:53:58    231s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:58    231s] #   Increased memory =     0.00 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
[05/31 14:53:58    231s] #Run Statistics for inst signature:
[05/31 14:53:58    231s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:53:58    231s] #   Increased memory =    -0.73 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
[05/31 14:53:58    231s] **optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 4103.5M, totSessionCpu=0:03:51 **
[05/31 14:53:58    231s] Starting delay calculation for Setup views
[05/31 14:53:59    231s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 14:53:59    231s] AAE_INFO: resetNetProps viewIdx 0 
[05/31 14:53:59    231s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 14:53:59    231s] #################################################################################
[05/31 14:53:59    231s] # Design Stage: PostRoute
[05/31 14:53:59    231s] # Design Name: adder
[05/31 14:53:59    231s] # Design Mode: 22nm
[05/31 14:53:59    231s] # Analysis Mode: MMMC OCV 
[05/31 14:53:59    231s] # Parasitics Mode: SPEF/RCDB 
[05/31 14:53:59    231s] # Signoff Settings: SI On 
[05/31 14:53:59    231s] #################################################################################
[05/31 14:53:59    232s] AAE_INFO: 1 threads acquired from CTE.
[05/31 14:53:59    232s] Setting infinite Tws ...
[05/31 14:53:59    232s] First Iteration Infinite Tw... 
[05/31 14:53:59    232s] Calculate early delays in OCV mode...
[05/31 14:53:59    232s] Calculate late delays in OCV mode...
[05/31 14:53:59    232s] Topological Sorting (REAL = 0:00:00.0, MEM = 4767.9M, InitMEM = 4767.9M)
[05/31 14:53:59    232s] Start delay calculation (fullDC) (1 T). (MEM=3684.2)
[05/31 14:53:59    232s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/31 14:53:59    232s] End AAE Lib Interpolated Model. (MEM=4767.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:59    232s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_6MxmgY.rcdb.d/adder.rcdb.d' for reading (mem: 4767.895M)
[05/31 14:53:59    232s] Reading RCDB with compressed RC data.
[05/31 14:53:59    232s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4767.9M)
[05/31 14:53:59    232s] Total number of fetched objects 79
[05/31 14:53:59    232s] AAE_INFO-618: Total number of nets in the design is 83,  100.0 percent of the nets selected for SI analysis
[05/31 14:53:59    232s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:59    232s] End delay calculation. (MEM=3684.55 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:53:59    232s] End delay calculation (fullDC). (MEM=3684.55 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 14:53:59    232s] Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_Ims6nO/.AAE_1008304/waveform.data...
[05/31 14:53:59    232s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4793.6M) ***
[05/31 14:53:59    232s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4793.6M)
[05/31 14:53:59    232s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 14:53:59    232s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4793.6M)
[05/31 14:53:59    232s] Starting SI iteration 2
[05/31 14:53:59    232s] Calculate early delays in OCV mode...
[05/31 14:53:59    232s] Calculate late delays in OCV mode...
[05/31 14:53:59    232s] Start delay calculation (fullDC) (1 T). (MEM=3683)
[05/31 14:53:59    232s] End AAE Lib Interpolated Model. (MEM=4739.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:59    232s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/31 14:53:59    232s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 79. 
[05/31 14:53:59    232s] Total number of fetched objects 79
[05/31 14:53:59    232s] AAE_INFO-618: Total number of nets in the design is 83,  0.0 percent of the nets selected for SI analysis
[05/31 14:53:59    232s] End delay calculation. (MEM=3685.1 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:53:59    232s] End delay calculation (fullDC). (MEM=3685.1 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:53:59    232s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4789.9M) ***
[05/31 14:53:59    232s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:03:52 mem=4789.9M)
[05/31 14:53:59    232s] End AAE Lib Interpolated Model. (MEM=4789.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:53:59    232s] ** INFO: Initializing Glitch Interface
[05/31 14:53:59    232s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4789.9M, EPOCH TIME: 1748717639.995132
[05/31 14:53:59    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:53:59    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:00    232s] 
[05/31 14:54:00    232s] 
[05/31 14:54:00    232s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:54:00    232s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.206, REAL:0.207, MEM:4789.9M, EPOCH TIME: 1748717640.201784
[05/31 14:54:00    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:00    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:00    232s] ** INFO: Initializing Glitch Interface
[05/31 14:54:00    232s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.355  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.505%
------------------------------------------------------------------

[05/31 14:54:00    232s] **optDesign ... cpu = 0:00:38, real = 0:00:40, mem = 3684.1M, totSessionCpu=0:03:53 **
[05/31 14:54:00    232s] Begin: Collecting metrics
[05/31 14:54:00    232s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |   99.464 |           |        0 |       16.05 | 0:00:04  |        4675 |    0 |   0 |
| drv_eco_fixing     |     0.000 |   99.464 |         0 |        0 |       16.05 | 0:00:04  |        4769 |    0 |   0 |
| initial_summary_2  |           |   99.464 |           |        0 |       16.05 | 0:00:06  |        4756 |    0 |   0 |
| hold_fixing        |           |   99.352 |           |        0 |       32.51 | 0:00:01  |        4793 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:01  |        4762 |      |     |
| pre_route_summary  |           |   99.352 |           |        0 |       32.51 | 0:00:00  |        4786 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:06  |        4743 |      |     |
| post_route_summary |           |   99.355 |           |        0 |       32.51 | 0:00:02  |        4756 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[05/31 14:54:00    232s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4067.9M, current mem=3684.1M)

[05/31 14:54:00    232s] End: Collecting metrics
[05/31 14:54:00    232s] Executing marking Critical Nets1
[05/31 14:54:00    232s] ** INFO: Initializing Glitch Interface
[05/31 14:54:00    232s] ** INFO: Initializing Glitch Cache
[05/31 14:54:00    232s] **INFO: flowCheckPoint #9 OptimizationRecovery
[05/31 14:54:00    232s] *** Timing Is met
[05/31 14:54:00    232s] *** Check timing (0:00:00.0)
[05/31 14:54:00    232s] Running postRoute recovery in postEcoRoute mode
[05/31 14:54:00    232s] **optDesign ... cpu = 0:00:38, real = 0:00:40, mem = 3684.1M, totSessionCpu=0:03:53 **
[05/31 14:54:00    232s] ** INFO: Initializing Glitch Interface
[05/31 14:54:00    232s]   Timing/DRV Snapshot: (TGT)
[05/31 14:54:00    232s]      Weighted WNS: 0.000
[05/31 14:54:00    232s]       All  PG WNS: 0.000
[05/31 14:54:00    232s]       High PG WNS: 0.000
[05/31 14:54:00    232s]       All  PG TNS: 0.000
[05/31 14:54:00    232s]       High PG TNS: 0.000
[05/31 14:54:00    232s]       Low  PG TNS: 0.000
[05/31 14:54:00    232s]          Tran DRV: 0 (0)
[05/31 14:54:00    232s]           Cap DRV: 0 (0)
[05/31 14:54:00    232s]        Fanout DRV: 0 (0)
[05/31 14:54:00    232s]            Glitch: 0 (0)
[05/31 14:54:00    232s]    Category Slack: { [L, 99.355] }
[05/31 14:54:00    232s] 
[05/31 14:54:00    232s] Checking setup slack degradation ...
[05/31 14:54:00    232s] 
[05/31 14:54:00    232s] Recovery Manager:
[05/31 14:54:00    232s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.061) - Skip
[05/31 14:54:00    232s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.031) - Skip
[05/31 14:54:00    232s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/31 14:54:00    232s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/31 14:54:00    232s] 
[05/31 14:54:00    232s] Checking DRV degradation...
[05/31 14:54:00    232s] 
[05/31 14:54:00    232s] Recovery Manager:
[05/31 14:54:00    232s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 14:54:00    232s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 14:54:00    232s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 14:54:00    232s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 14:54:00    232s] 
[05/31 14:54:00    232s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/31 14:54:00    232s] ** INFO Cleaning up Glitch Interface
[05/31 14:54:00    232s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4756.25M, totSessionCpu=0:03:53).
[05/31 14:54:00    232s] **optDesign ... cpu = 0:00:38, real = 0:00:40, mem = 3684.1M, totSessionCpu=0:03:53 **
[05/31 14:54:00    232s] 
[05/31 14:54:00    232s] Latch borrow mode reset to max_borrow
[05/31 14:54:00    232s] **INFO: flowCheckPoint #10 FinalSummary
[05/31 14:54:00    232s] OPTC: user 20.0
[05/31 14:54:00    232s] Reported timing to dir ./timingReports
[05/31 14:54:00    232s] **optDesign ... cpu = 0:00:38, real = 0:00:40, mem = 3683.7M, totSessionCpu=0:03:53 **
[05/31 14:54:00    232s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4756.3M, EPOCH TIME: 1748717640.403469
[05/31 14:54:00    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:00    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:00    232s] 
[05/31 14:54:00    232s] 
[05/31 14:54:00    232s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:54:00    232s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.206, MEM:4756.3M, EPOCH TIME: 1748717640.609221
[05/31 14:54:00    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:00    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:00    233s] Saving timing graph ...
[05/31 14:54:00    233s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/opt_timing_graph_jIAzC9
[05/31 14:54:00    233s] Disk Usage:
[05/31 14:54:00    233s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 14:54:00    233s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57383680  99902720  37% /users/ssokolovskiy
[05/31 14:54:00    233s] Done save timing graph
[05/31 14:54:00    233s] Disk Usage:
[05/31 14:54:00    233s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 14:54:00    233s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57383680  99902720  37% /users/ssokolovskiy
[05/31 14:54:00    233s] 
[05/31 14:54:00    233s] TimeStamp Deleting Cell Server Begin ...
[05/31 14:54:00    233s] 
[05/31 14:54:00    233s] TimeStamp Deleting Cell Server End ...
[05/31 14:54:00    233s] Starting delay calculation for Hold views
[05/31 14:54:01    233s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 14:54:01    233s] AAE_INFO: resetNetProps viewIdx 1 
[05/31 14:54:01    233s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 14:54:01    233s] #################################################################################
[05/31 14:54:01    233s] # Design Stage: PostRoute
[05/31 14:54:01    233s] # Design Name: adder
[05/31 14:54:01    233s] # Design Mode: 22nm
[05/31 14:54:01    233s] # Analysis Mode: MMMC OCV 
[05/31 14:54:01    233s] # Parasitics Mode: SPEF/RCDB 
[05/31 14:54:01    233s] # Signoff Settings: SI On 
[05/31 14:54:01    233s] #################################################################################
[05/31 14:54:01    233s] AAE_INFO: 1 threads acquired from CTE.
[05/31 14:54:01    233s] Setting infinite Tws ...
[05/31 14:54:01    233s] First Iteration Infinite Tw... 
[05/31 14:54:01    233s] Calculate late delays in OCV mode...
[05/31 14:54:01    233s] Calculate early delays in OCV mode...
[05/31 14:54:01    233s] Topological Sorting (REAL = 0:00:00.0, MEM = 4778.7M, InitMEM = 4778.7M)
[05/31 14:54:01    233s] Start delay calculation (fullDC) (1 T). (MEM=3709.7)
[05/31 14:54:01    233s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 14:54:01    233s] End AAE Lib Interpolated Model. (MEM=4778.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:54:01    233s] Total number of fetched objects 79
[05/31 14:54:01    233s] AAE_INFO-618: Total number of nets in the design is 83,  100.0 percent of the nets selected for SI analysis
[05/31 14:54:01    233s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:54:01    233s] End delay calculation. (MEM=3725.14 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:54:01    233s] End delay calculation (fullDC). (MEM=3725.14 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 14:54:01    233s] Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_Ims6nO/.AAE_1008304/waveform.data...
[05/31 14:54:01    233s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4805.3M) ***
[05/31 14:54:01    233s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4805.3M)
[05/31 14:54:01    233s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 14:54:01    233s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4805.3M)
[05/31 14:54:01    233s] Starting SI iteration 2
[05/31 14:54:01    233s] Calculate late delays in OCV mode...
[05/31 14:54:01    233s] Calculate early delays in OCV mode...
[05/31 14:54:01    233s] Start delay calculation (fullDC) (1 T). (MEM=3691.4)
[05/31 14:54:01    233s] End AAE Lib Interpolated Model. (MEM=4735.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:54:01    233s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/31 14:54:01    233s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 79. 
[05/31 14:54:01    233s] Total number of fetched objects 79
[05/31 14:54:01    233s] AAE_INFO-618: Total number of nets in the design is 83,  26.5 percent of the nets selected for SI analysis
[05/31 14:54:01    233s] End delay calculation. (MEM=3692.54 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:54:01    233s] End delay calculation (fullDC). (MEM=3692.54 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:54:01    233s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4790.1M) ***
[05/31 14:54:01    234s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:54 mem=4790.1M)
[05/31 14:54:01    234s] Restoring timing graph ...
[05/31 14:54:02    234s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/31 14:54:02    234s] Done restore timing graph
[05/31 14:54:02    234s] ** INFO: Initializing Glitch Interface
[05/31 14:54:02    234s] ** INFO: Initializing Glitch Interface
[05/31 14:54:03    234s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.355  | 99.355  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.505%
------------------------------------------------------------------

[05/31 14:54:03    234s] *** Final Summary (holdfix) CPU=0:00:01.9, REAL=0:00:03.0, MEM=4793.5M
[05/31 14:54:03    234s] Begin: Collecting metrics
[05/31 14:54:03    234s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 14:54:03    234s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 14:54:03      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.5M
[05/31 14:54:03      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3684.1M, current mem=2953.3M)
[05/31 14:54:03      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3091.6M, current mem=3085.5M)
[05/31 14:54:03      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.5M
[05/31 14:54:03      0s] 
[05/31 14:54:03      0s] =============================================================================================
[05/31 14:54:03      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.10-p003_1
[05/31 14:54:03      0s] =============================================================================================
[05/31 14:54:03      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:54:03      0s] ---------------------------------------------------------------------------------------------
[05/31 14:54:03      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:54:03      0s] ---------------------------------------------------------------------------------------------
[05/31 14:54:03      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:54:03      0s] ---------------------------------------------------------------------------------------------
[05/31 14:54:03      0s] 

[05/31 14:54:03    234s]  
_______________________________________________________________________
[05/31 14:54:03    234s]  ---------------------------------------------------------------------------------------------------------------------- 
[05/31 14:54:03    234s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[05/31 14:54:03    234s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[05/31 14:54:03    234s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[05/31 14:54:03    234s] | initial_summary    |           |   99.464 |           |        0 |       16.05 | 0:00:04  |        4675 |    0 |   0 |
[05/31 14:54:03    234s] | drv_eco_fixing     |     0.000 |   99.464 |         0 |        0 |       16.05 | 0:00:04  |        4769 |    0 |   0 |
[05/31 14:54:03    234s] | initial_summary_2  |           |   99.464 |           |        0 |       16.05 | 0:00:06  |        4756 |    0 |   0 |
[05/31 14:54:03    234s] | hold_fixing        |           |   99.352 |           |        0 |       32.51 | 0:00:01  |        4793 |      |     |
[05/31 14:54:03    234s] | route_type_fixing  |           |          |           |          |             | 0:00:01  |        4762 |      |     |
[05/31 14:54:03    234s] | pre_route_summary  |           |   99.352 |           |        0 |       32.51 | 0:00:00  |        4786 |    0 |   0 |
[05/31 14:54:03    234s] | eco_route          |           |          |           |          |             | 0:00:06  |        4743 |      |     |
[05/31 14:54:03    234s] | post_route_summary |           |   99.355 |           |        0 |       32.51 | 0:00:02  |        4756 |    0 |   0 |
[05/31 14:54:03    234s] | final_summary      |           |   99.355 |           |        0 |       32.51 | 0:00:03  |        4794 |    0 |   0 |
[05/31 14:54:03    234s]  ---------------------------------------------------------------------------------------------------------------------- 
[05/31 14:54:03    234s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4165.2M, current mem=4165.2M)

[05/31 14:54:03    234s] End: Collecting metrics
[05/31 14:54:03    234s] **optDesign ... cpu = 0:00:41, real = 0:00:43, mem = 4165.2M, totSessionCpu=0:03:55 **
[05/31 14:54:03    234s]  ReSet Options after AAE Based Opt flow 
[05/31 14:54:03    234s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 14:54:03    234s] *** Finished optDesign ***
[05/31 14:54:03    234s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 14:54:03    234s] UM:*                                                                   final
[05/31 14:54:03    235s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 14:54:03    235s] UM:*                                                                   opt_design_drv_postroute
[05/31 14:54:03    235s] Info: Summary of CRR changes:
[05/31 14:54:03    235s]       - Timing transform commits:       0
[05/31 14:54:03    235s] 
[05/31 14:54:03    235s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:41.2 real=0:00:43.6)
[05/31 14:54:03    235s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 14:54:03    235s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:08.6 real=0:00:09.5)
[05/31 14:54:03    235s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[05/31 14:54:03    235s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 14:54:03    235s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 14:54:03    235s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[05/31 14:54:03    235s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 14:54:03    235s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:11.9 real=0:00:12.0)
[05/31 14:54:03    235s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[05/31 14:54:03    235s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:06.4 real=0:00:06.4)
[05/31 14:54:03    235s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[05/31 14:54:03    235s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 14:54:03    235s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 14:54:03    235s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 14:54:03    235s] Info: Destroy the CCOpt slew target map.
[05/31 14:54:03    235s] 
[05/31 14:54:03    235s] *** Summary of all messages that are not suppressed in this session:
[05/31 14:54:03    235s] Severity  ID               Count  Summary                                  
[05/31 14:54:03    235s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/31 14:54:03    235s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/31 14:54:03    235s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/31 14:54:03    235s] WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
[05/31 14:54:03    235s] *** Message Summary: 65 warning(s), 0 error(s)
[05/31 14:54:03    235s] 
[05/31 14:54:03    235s] clean pInstBBox. size 0
[05/31 14:54:03    235s] Cell adder LLGs are deleted
[05/31 14:54:03    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:03    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:03    235s] Info: pop threads available for lower-level modules during optimization.
[05/31 14:54:03    235s] *** optDesign #2 [finish] () : cpu/real = 0:00:40.8/0:00:43.2 (0.9), totSession cpu/real = 0:03:55.1/0:07:28.3 (0.5), mem = 4793.5M
[05/31 14:54:03    235s] 
[05/31 14:54:03    235s] =============================================================================================
[05/31 14:54:03    235s]  Final TAT Report : optDesign #2                                                23.10-p003_1
[05/31 14:54:03    235s] =============================================================================================
[05/31 14:54:03    235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:54:03    235s] ---------------------------------------------------------------------------------------------
[05/31 14:54:03    235s] [ InitOpt                ]      1   0:00:00.8  (   1.8 % )     0:00:00.9 /  0:00:00.9    1.0
[05/31 14:54:03    235s] [ DrvOpt                 ]      1   0:00:03.9  (   9.1 % )     0:00:03.9 /  0:00:03.9    1.0
[05/31 14:54:03    235s] [ HoldOpt                ]      1   0:00:01.3  (   3.0 % )     0:00:01.4 /  0:00:01.4    1.0
[05/31 14:54:03    235s] [ ViewPruning            ]     23   0:00:01.8  (   4.1 % )     0:00:01.8 /  0:00:01.8    1.0
[05/31 14:54:03    235s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:54:03    235s] [ BuildHoldData          ]      2   0:00:04.8  (  11.2 % )     0:00:10.1 /  0:00:10.0    1.0
[05/31 14:54:03    235s] [ OptSummaryReport       ]      8   0:00:02.1  (   4.9 % )     0:00:04.1 /  0:00:03.1    0.7
[05/31 14:54:03    235s] [ MetricReport           ]      9   0:00:01.4  (   3.3 % )     0:00:01.4 /  0:00:01.1    0.8
[05/31 14:54:03    235s] [ DrvReport              ]     10   0:00:01.0  (   2.3 % )     0:00:01.0 /  0:00:00.0    0.0
[05/31 14:54:03    235s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:54:03    235s] [ CellServerInit         ]      4   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:54:03    235s] [ LibAnalyzerInit        ]      2   0:00:03.4  (   7.8 % )     0:00:03.4 /  0:00:03.4    1.0
[05/31 14:54:03    235s] [ CheckPlace             ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 14:54:03    235s] [ RefinePlace            ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 14:54:03    235s] [ EcoRoute               ]      1   0:00:06.3  (  14.6 % )     0:00:06.3 /  0:00:06.3    1.0
[05/31 14:54:03    235s] [ ExtractRC              ]      2   0:00:09.5  (  22.0 % )     0:00:09.5 /  0:00:08.6    0.9
[05/31 14:54:03    235s] [ UpdateTimingGraph      ]     21   0:00:03.9  (   9.1 % )     0:00:06.8 /  0:00:06.8    1.0
[05/31 14:54:03    235s] [ FullDelayCalc          ]      9   0:00:01.0  (   2.3 % )     0:00:01.0 /  0:00:01.0    1.0
[05/31 14:54:03    235s] [ TimingUpdate           ]     32   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:54:03    235s] [ TimingReport           ]     10   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.9
[05/31 14:54:03    235s] [ GenerateReports        ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/31 14:54:03    235s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:54:03    235s] [ MISC                   ]          0:00:01.0  (   2.3 % )     0:00:01.0 /  0:00:01.0    1.0
[05/31 14:54:03    235s] ---------------------------------------------------------------------------------------------
[05/31 14:54:03    235s]  optDesign #2 TOTAL                 0:00:43.2  ( 100.0 % )     0:00:43.2 /  0:00:40.8    0.9
[05/31 14:54:03    235s] ---------------------------------------------------------------------------------------------
[05/31 14:54:03    235s] 
[05/31 14:54:03    235s] <CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
[05/31 14:54:03    235s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:03:55.1/0:07:28.3 (0.5), mem = 4793.5M
[05/31 14:54:03    235s]  Reset EOS DB
[05/31 14:54:03    235s] Ignoring AAE DB Resetting ...
[05/31 14:54:03    235s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_6MxmgY.rcdb.d/adder.rcdb.d': 158 access done (mem: 4793.520M)
[05/31 14:54:03    235s] tQuantus: Use design signature to decide re-extraction is ON
[05/31 14:54:04    235s] #Start Design Signature (0)
[05/31 14:54:04    235s] #Finish Inst Signature in MT(41951035)
[05/31 14:54:04    235s] #Finish Net Signature in MT(105511274)
[05/31 14:54:04    235s] #Finish SNet Signature in MT (108496034)
[05/31 14:54:04    235s] #Run time and memory report for RC extraction:
[05/31 14:54:04    235s] #RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
[05/31 14:54:04    235s] #Run Statistics for snet signature:
[05/31 14:54:04    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:04    235s] #   Increased memory =     0.00 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:04    235s] #Run Statistics for Net Final Signature:
[05/31 14:54:04    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:04    235s] #   Increased memory =     0.00 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:04    235s] #Run Statistics for Net launch:
[05/31 14:54:04    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:04    235s] #   Increased memory =     0.00 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:04    235s] #Run Statistics for Net init_dbsNet_slist:
[05/31 14:54:04    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:04    235s] #   Increased memory =     0.00 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:04    235s] #Run Statistics for net signature:
[05/31 14:54:04    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:04    235s] #   Increased memory =     0.00 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:04    235s] #Run Statistics for inst signature:
[05/31 14:54:04    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:04    235s] #   Increased memory =  -105.63 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:04    235s] tQuantus: Original signature = 108496034, new signature = 108496034
[05/31 14:54:04    235s] tQuantus: Design is clean by design signature
[05/31 14:54:04    235s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_6MxmgY.rcdb.d/adder.rcdb.d' for reading (mem: 4721.520M)
[05/31 14:54:04    235s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_6MxmgY.rcdb.d/adder.rcdb.d': 0 access done (mem: 4721.520M)
[05/31 14:54:04    235s] The design is extracted. Skipping TQuantus.
[05/31 14:54:04    235s] Cell adder LLGs are deleted
[05/31 14:54:04    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:04    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:04    235s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4723.5M, EPOCH TIME: 1748717644.044060
[05/31 14:54:04    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:04    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:04    235s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4723.5M, EPOCH TIME: 1748717644.044338
[05/31 14:54:04    235s] Max number of tech site patterns supported in site array is 256.
[05/31 14:54:04    235s] Core basic site is GF22_DST
[05/31 14:54:04    235s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 14:54:04    235s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 14:54:04    235s] Fast DP-INIT is on for default
[05/31 14:54:04    235s] Atter site array init, number of instance map data is 0.
[05/31 14:54:04    235s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.209, REAL:0.210, MEM:4723.5M, EPOCH TIME: 1748717644.254120
[05/31 14:54:04    235s] 
[05/31 14:54:04    235s] 
[05/31 14:54:04    235s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:54:04    235s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.210, REAL:0.210, MEM:4723.5M, EPOCH TIME: 1748717644.254364
[05/31 14:54:04    235s] Cell adder LLGs are deleted
[05/31 14:54:04    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:04    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:04    235s] ** INFO: Initializing Glitch Interface
[05/31 14:54:04    235s] ** INFO: Initializing Glitch Interface
[05/31 14:54:05    235s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.355  | 99.355  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.505%
------------------------------------------------------------------

[05/31 14:54:05    235s] Reported timing to dir timingReports
[05/31 14:54:05    235s] Total CPU time: 0.37 sec
[05/31 14:54:05    235s] Total Real time: 2.0 sec
[05/31 14:54:05    235s] Total Memory Usage: 4675.832031 Mbytes
[05/31 14:54:05    235s] Reset AAE Options
[05/31 14:54:05    235s] Info: pop threads available for lower-level modules during optimization.
[05/31 14:54:05    235s] *** timeDesign #3 [finish] () : cpu/real = 0:00:00.4/0:00:01.3 (0.3), totSession cpu/real = 0:03:55.4/0:07:29.6 (0.5), mem = 4675.8M
[05/31 14:54:05    235s] 
[05/31 14:54:05    235s] =============================================================================================
[05/31 14:54:05    235s]  Final TAT Report : timeDesign #3                                               23.10-p003_1
[05/31 14:54:05    235s] =============================================================================================
[05/31 14:54:05    235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:54:05    235s] ---------------------------------------------------------------------------------------------
[05/31 14:54:05    235s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:54:05    235s] [ OptSummaryReport       ]      1   0:00:00.2  (  17.7 % )     0:00:01.3 /  0:00:00.3    0.2
[05/31 14:54:05    235s] [ DrvReport              ]      1   0:00:01.0  (  73.7 % )     0:00:01.0 /  0:00:00.0    0.0
[05/31 14:54:05    235s] [ ExtractRC              ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.3
[05/31 14:54:05    235s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 14:54:05    235s] [ TimingUpdate           ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 14:54:05    235s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:54:05    235s] [ GenerateReports        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[05/31 14:54:05    235s] [ MISC                   ]          0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 14:54:05    235s] ---------------------------------------------------------------------------------------------
[05/31 14:54:05    235s]  timeDesign #3 TOTAL                0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:00.4    0.3
[05/31 14:54:05    235s] ---------------------------------------------------------------------------------------------
[05/31 14:54:05    235s] 
[05/31 14:54:05    235s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[05/31 14:54:05    235s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:03:55.5/0:07:29.6 (0.5), mem = 4675.8M
[05/31 14:54:05    235s]  Reset EOS DB
[05/31 14:54:05    235s] Ignoring AAE DB Resetting ...
[05/31 14:54:05    235s] tQuantus: Use design signature to decide re-extraction is ON
[05/31 14:54:05    235s] #Start Design Signature (0)
[05/31 14:54:05    235s] #Finish Inst Signature in MT(41951035)
[05/31 14:54:05    235s] #Finish Net Signature in MT(105511274)
[05/31 14:54:05    235s] #Finish SNet Signature in MT (108496034)
[05/31 14:54:05    235s] #Run time and memory report for RC extraction:
[05/31 14:54:05    235s] #RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
[05/31 14:54:05    235s] #Run Statistics for snet signature:
[05/31 14:54:05    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:05    235s] #   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:05    235s] #Run Statistics for Net Final Signature:
[05/31 14:54:05    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:05    235s] #   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:05    235s] #Run Statistics for Net launch:
[05/31 14:54:05    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:05    235s] #   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:05    235s] #Run Statistics for Net init_dbsNet_slist:
[05/31 14:54:05    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:05    235s] #   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:05    235s] #Run Statistics for net signature:
[05/31 14:54:05    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:05    235s] #   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:05    235s] #Run Statistics for inst signature:
[05/31 14:54:05    235s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 14:54:05    235s] #   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
[05/31 14:54:05    235s] tQuantus: Original signature = 108496034, new signature = 108496034
[05/31 14:54:05    235s] tQuantus: Design is clean by design signature
[05/31 14:54:05    235s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_6MxmgY.rcdb.d/adder.rcdb.d' for reading (mem: 4675.832M)
[05/31 14:54:05    235s] Closing parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_6MxmgY.rcdb.d/adder.rcdb.d': 0 access done (mem: 4675.832M)
[05/31 14:54:05    235s] The design is extracted. Skipping TQuantus.
[05/31 14:54:05    235s] Cell adder LLGs are deleted
[05/31 14:54:05    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:05    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:05    235s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4654.1M, EPOCH TIME: 1748717645.425425
[05/31 14:54:05    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:05    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:05    235s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4654.1M, EPOCH TIME: 1748717645.425692
[05/31 14:54:05    235s] Max number of tech site patterns supported in site array is 256.
[05/31 14:54:05    235s] Core basic site is GF22_DST
[05/31 14:54:05    235s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 14:54:05    235s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 14:54:05    235s] Fast DP-INIT is on for default
[05/31 14:54:05    235s] Atter site array init, number of instance map data is 0.
[05/31 14:54:05    235s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.205, REAL:0.205, MEM:4654.1M, EPOCH TIME: 1748717645.630967
[05/31 14:54:05    235s] 
[05/31 14:54:05    235s] 
[05/31 14:54:05    235s]  Skipping Pre_CCE_Colorizing (1371+0)!
[05/31 14:54:05    235s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.206, MEM:4654.1M, EPOCH TIME: 1748717645.631188
[05/31 14:54:05    235s] Cell adder LLGs are deleted
[05/31 14:54:05    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:05    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 14:54:05    235s] OPTC: user 20.0
[05/31 14:54:05    235s] Starting delay calculation for Hold views
[05/31 14:54:05    235s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 14:54:05    235s] AAE_INFO: resetNetProps viewIdx 1 
[05/31 14:54:05    235s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 14:54:06    236s] #################################################################################
[05/31 14:54:06    236s] # Design Stage: PostRoute
[05/31 14:54:06    236s] # Design Name: adder
[05/31 14:54:06    236s] # Design Mode: 22nm
[05/31 14:54:06    236s] # Analysis Mode: MMMC OCV 
[05/31 14:54:06    236s] # Parasitics Mode: SPEF/RCDB 
[05/31 14:54:06    236s] # Signoff Settings: SI On 
[05/31 14:54:06    236s] #################################################################################
[05/31 14:54:06    236s] AAE_INFO: 1 threads acquired from CTE.
[05/31 14:54:06    236s] Setting infinite Tws ...
[05/31 14:54:06    236s] First Iteration Infinite Tw... 
[05/31 14:54:06    236s] Calculate late delays in OCV mode...
[05/31 14:54:06    236s] Calculate early delays in OCV mode...
[05/31 14:54:06    236s] Topological Sorting (REAL = 0:00:00.0, MEM = 4671.7M, InitMEM = 4671.7M)
[05/31 14:54:06    236s] Start delay calculation (fullDC) (1 T). (MEM=3560.71)
[05/31 14:54:06    236s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 14:54:06    236s] End AAE Lib Interpolated Model. (MEM=4671.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:54:06    236s] Opening parasitic data file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/adder_1008304_6MxmgY.rcdb.d/adder.rcdb.d' for reading (mem: 4671.738M)
[05/31 14:54:06    236s] Reading RCDB with compressed RC data.
[05/31 14:54:06    236s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4687.7M)
[05/31 14:54:06    236s] Total number of fetched objects 79
[05/31 14:54:06    236s] AAE_INFO-618: Total number of nets in the design is 83,  100.0 percent of the nets selected for SI analysis
[05/31 14:54:06    236s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:54:06    236s] End delay calculation. (MEM=3580.2 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:54:06    236s] End delay calculation (fullDC). (MEM=3580.2 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 14:54:06    236s] Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_Ims6nO/.AAE_1008304/waveform.data...
[05/31 14:54:06    236s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4713.4M) ***
[05/31 14:54:06    236s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4713.4M)
[05/31 14:54:06    236s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 14:54:06    236s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4713.4M)
[05/31 14:54:06    236s] Starting SI iteration 2
[05/31 14:54:06    236s] Calculate late delays in OCV mode...
[05/31 14:54:06    236s] Calculate early delays in OCV mode...
[05/31 14:54:06    236s] Start delay calculation (fullDC) (1 T). (MEM=3580.25)
[05/31 14:54:06    236s] End AAE Lib Interpolated Model. (MEM=4661.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 14:54:06    236s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/31 14:54:06    236s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 79. 
[05/31 14:54:06    236s] Total number of fetched objects 79
[05/31 14:54:06    236s] AAE_INFO-618: Total number of nets in the design is 83,  26.5 percent of the nets selected for SI analysis
[05/31 14:54:06    236s] End delay calculation. (MEM=3580.72 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:54:06    236s] End delay calculation (fullDC). (MEM=3580.72 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 14:54:06    236s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4716.2M) ***
[05/31 14:54:06    236s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:57 mem=4716.2M)
[05/31 14:54:06    236s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 32.505%
------------------------------------------------------------------

[05/31 14:54:06    236s] Reported timing to dir timingReports
[05/31 14:54:06    236s] Total CPU time: 1.33 sec
[05/31 14:54:06    236s] Total Real time: 1.0 sec
[05/31 14:54:06    236s] Total Memory Usage: 4637.503906 Mbytes
[05/31 14:54:06    236s] Reset AAE Options
[05/31 14:54:06    236s] *** timeDesign #4 [finish] () : cpu/real = 0:00:01.3/0:00:01.4 (1.0), totSession cpu/real = 0:03:56.8/0:07:31.0 (0.5), mem = 4637.5M
[05/31 14:54:06    236s] 
[05/31 14:54:06    236s] =============================================================================================
[05/31 14:54:06    236s]  Final TAT Report : timeDesign #4                                               23.10-p003_1
[05/31 14:54:06    236s] =============================================================================================
[05/31 14:54:06    236s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 14:54:06    236s] ---------------------------------------------------------------------------------------------
[05/31 14:54:06    236s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:54:06    236s] [ OptSummaryReport       ]      1   0:00:00.2  (  16.8 % )     0:00:01.2 /  0:00:01.2    1.0
[05/31 14:54:06    236s] [ ExtractRC              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.4
[05/31 14:54:06    236s] [ UpdateTimingGraph      ]      1   0:00:00.9  (  62.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/31 14:54:06    236s] [ FullDelayCalc          ]      2   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:54:06    236s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:54:06    236s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 14:54:06    236s] [ GenerateReports        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 14:54:06    236s] [ MISC                   ]          0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 14:54:06    236s] ---------------------------------------------------------------------------------------------
[05/31 14:54:06    236s]  timeDesign #4 TOTAL                0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.3    1.0
[05/31 14:54:06    236s] ---------------------------------------------------------------------------------------------
[05/31 14:54:06    236s] 
[05/31 14:54:28    238s] <CMD> verify_drc
[05/31 14:54:28    238s] #-check_same_via_cell true               # bool, default=false, user setting
[05/31 14:54:28    238s]  *** Starting Verify DRC (MEM: 4641.6) ***
[05/31 14:54:28    238s] 
[05/31 14:54:28    238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:54:28    238s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:54:28    238s]   VERIFY DRC ...... Starting Verification
[05/31 14:54:28    238s]   VERIFY DRC ...... Initializing
[05/31 14:54:28    238s]   VERIFY DRC ...... Deleting Existing Violations
[05/31 14:54:28    238s]   VERIFY DRC ...... Creating Sub-Areas
[05/31 14:54:28    238s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/31 14:54:28    238s]   VERIFY DRC ...... Using new threading
[05/31 14:54:28    238s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 10.092 9.920} 1 of 1
[05/31 14:54:28    238s]   VERIFY DRC ...... Sub-Area : 1 complete 1 Viols.
[05/31 14:54:28    238s]  VERIFY_DRC: checking layers from LB to LB ...
[05/31 14:54:28    238s]   VERIFY DRC ...... Using new threading
[05/31 14:54:28    238s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 10.092 9.920} 1 of 1
[05/31 14:54:28    238s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/31 14:54:28    238s] 
[05/31 14:54:28    238s]   Verification Complete : 1 Viols.
[05/31 14:54:28    238s] 
[05/31 14:54:28    238s]  Violation Summary By Layer and Type:
[05/31 14:54:28    238s] 
[05/31 14:54:28    238s] 	          Short   Totals
[05/31 14:54:28    238s] 	M1            1        1
[05/31 14:54:28    238s] 	Totals        1        1
[05/31 14:54:28    238s] 
[05/31 14:54:28    238s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/31 14:54:28    238s] 
[05/31 14:54:38    239s] <CMD> zoomBox 3.52000 0.74100 7.44200 4.24100
[05/31 14:54:38    239s] <CMD> zoomBox 4.63500 0.89600 6.37500 2.44900
[05/31 14:54:40    239s] <CMD> zoomBox 5.12900 0.96400 5.90200 1.65400
[05/31 14:54:43    239s] <CMD> panPage 0 -1
[05/31 14:54:45    239s] <CMD> panPage 1 0
[05/31 14:54:45    239s] <CMD> panPage 0 1
[05/31 14:54:53    240s] <CMD> panPage 0 -1
[05/31 14:55:01    241s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:55:02    241s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:55:03    241s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:55:05    241s] <CMD> panPage 0 1
[05/31 14:55:12    242s] <CMD> setLayerPreference layoutObj -isVisible 0
[05/31 14:55:13    242s] <CMD> setLayerPreference layoutObj -isVisible 1
[05/31 14:55:14    242s] <CMD> setLayerPreference pinObj -isVisible 0
[05/31 14:55:14    242s] <CMD> setLayerPreference pinObj -isVisible 1
[05/31 14:55:16    242s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:55:16    242s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:55:17    242s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:55:17    242s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:55:19    242s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:55:19    242s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:55:21    242s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:55:23    243s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:55:26    243s] <CMD> setLayerPreference node_overlay -isVisible 1
[05/31 14:55:26    243s] 
[05/31 14:55:26    243s] 
[05/31 14:55:26    243s] 
[05/31 14:55:26    243s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[05/31 14:55:26    243s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[05/31 14:55:26    243s] <CMD> fit
[05/31 14:55:29    243s] <CMD> setLayerPreference node_overlay -isVisible 0
[05/31 14:55:30    243s] <CMD> setLayerPreference node_track -isVisible 1
[05/31 14:55:33    244s] <CMD> setLayerPreference node_track -isVisible 0
[05/31 14:55:36    244s] <CMD> setLayerPreference node_gird -isVisible 1
[05/31 14:55:37    244s] <CMD> setLayerPreference node_gird -isVisible 0
[05/31 14:55:46    245s] <CMD> zoomBox 4.81700 1.10300 9.43100 5.22000
[05/31 14:55:47    245s] <CMD> zoomBox -0.37200 0.41800 14.02400 13.26400
[05/31 14:55:48    245s] <CMD> zoomBox 6.10800 0.87400 7.85200 2.43000
[05/31 14:55:50    245s] <CMD> zoomBox 6.37600 1.23800 6.55800 1.40000
[05/31 14:55:51    245s] <CMD> zoomBox 6.32300 1.16600 6.80700 1.59800
[05/31 14:55:53    246s] <CMD> verify_drc
[05/31 14:55:53    246s] #-check_same_via_cell true               # bool, default=false, user setting
[05/31 14:55:53    246s]  *** Starting Verify DRC (MEM: 5297.6) ***
[05/31 14:55:53    246s] 
[05/31 14:55:53    246s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:55:53    246s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:55:53    246s]   VERIFY DRC ...... Starting Verification
[05/31 14:55:53    246s]   VERIFY DRC ...... Initializing
[05/31 14:55:53    246s]   VERIFY DRC ...... Deleting Existing Violations
[05/31 14:55:53    246s]   VERIFY DRC ...... Creating Sub-Areas
[05/31 14:55:53    246s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/31 14:55:53    246s]   VERIFY DRC ...... Using new threading
[05/31 14:55:53    246s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 10.092 9.920} 1 of 1
[05/31 14:55:53    246s]   VERIFY DRC ...... Sub-Area : 1 complete 1 Viols.
[05/31 14:55:53    246s]  VERIFY_DRC: checking layers from LB to LB ...
[05/31 14:55:53    246s]   VERIFY DRC ...... Using new threading
[05/31 14:55:53    246s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 10.092 9.920} 1 of 1
[05/31 14:55:53    246s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/31 14:55:53    246s] 
[05/31 14:55:53    246s]   Verification Complete : 1 Viols.
[05/31 14:55:53    246s] 
[05/31 14:55:53    246s]  Violation Summary By Layer and Type:
[05/31 14:55:53    246s] 
[05/31 14:55:53    246s] 	          Short   Totals
[05/31 14:55:53    246s] 	M1            1        1
[05/31 14:55:53    246s] 	Totals        1        1
[05/31 14:55:53    246s] 
[05/31 14:55:53    246s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/31 14:55:53    246s] 
[05/31 14:55:55    246s] <CMD> zoomBox 5.34400 0.51200 7.79900 2.70300
[05/31 14:55:56    246s] <CMD> setLayerPreference violation -isVisible 1
[05/31 14:55:57    246s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/31 14:55:58    246s] <CMD> zoomBox 5.106 0.57 6.146 1.575
[05/31 14:56:02    247s] <CMD> zoomBox 5.14100 0.64800 6.09800 1.50200
[05/31 14:56:03    247s] <CMD> zoomBox 5.32900 0.80400 5.91700 1.32900
[05/31 14:56:04    247s] <CMD> zoomBox 5.37300 0.84100 5.87400 1.28800
[05/31 14:56:09    248s] <CMD> setLayerPreference node_route -isVisible 0
[05/31 14:56:10    248s] <CMD> setLayerPreference node_route -isVisible 1
[05/31 14:56:11    248s] <CMD> setLayerPreference node_route -isVisible 0
[05/31 14:56:12    248s] <CMD> setLayerPreference node_route -isVisible 1
[05/31 14:56:15    248s] <CMD> setLayerPreference node_route -isVisible 0
[05/31 14:56:17    248s] <CMD> setLayerPreference node_route -isVisible 1
[05/31 14:56:20    248s] <CMD> setLayerPreference node_route -isVisible 0
[05/31 14:56:21    248s] <CMD> setLayerPreference node_route -isVisible 1
[05/31 14:56:22    248s] <CMD> setLayerPreference node_route -isVisible 0
[05/31 14:56:24    249s] <CMD> setLayerPreference node_route -isVisible 1
[05/31 14:56:27    249s] <CMD> setLayerPreference node_route -isVisible 0
[05/31 14:56:31    249s] <CMD> panPage 0 1
[05/31 14:56:32    249s] <CMD> panPage 1 0
[05/31 14:56:33    249s] <CMD> panPage -1 0
[05/31 14:56:35    250s] <CMD> setLayerPreference node_track -isVisible 1
[05/31 14:56:36    250s] <CMD> setLayerPreference node_track -isVisible 0
[05/31 14:56:39    250s] <CMD> setLayerPreference node_route -isVisible 1
[05/31 14:56:39    250s] <CMD> setLayerPreference node_route -isVisible 0
[05/31 14:56:40    250s] <CMD> setLayerPreference node_route -isVisible 1
[05/31 14:56:42    250s] <CMD> setLayerPreference node_route -isVisible 0
[05/31 14:56:42    250s] <CMD> setLayerPreference node_route -isVisible 1
[05/31 14:56:46    251s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:56:47    251s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:56:52    251s] <CMD> setLayerPreference M1 -isVisible 0
[05/31 14:56:52    251s] <CMD> setLayerPreference M1 -isVisible 1
[05/31 14:58:41    259s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:58:42    259s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:58:43    259s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:58:44    259s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:58:46    259s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:58:47    259s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:58:50    259s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:58:50    259s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:58:51    259s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:58:52    259s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:58:55    260s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:58:56    260s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:59:06    261s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:59:06    261s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:59:07    261s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 14:59:07    261s] <CMD> setLayerPreference node_cell -isVisible 1
[05/31 14:59:09    261s] <CMD> setLayerPreference M2 -isVisible 0
[05/31 14:59:11    261s] <CMD> setLayerPreference V1 -isVisible 0
[05/31 14:59:13    261s] <CMD> setLayerPreference V1 -isVisible 1
[05/31 14:59:14    261s] <CMD> setLayerPreference V1 -isVisible 0
[05/31 14:59:15    261s] <CMD> setLayerPreference V1 -isVisible 1
[05/31 14:59:17    262s] <CMD> setLayerPreference V1 -isVisible 0
[05/31 14:59:17    262s] <CMD> setLayerPreference V1 -isVisible 1
[05/31 14:59:18    262s] <CMD> setLayerPreference V1 -isVisible 0
[05/31 14:59:19    262s] <CMD> setLayerPreference V1 -isVisible 1
[05/31 14:59:21    262s] <CMD> setLayerPreference V1 -isVisible 0
[05/31 14:59:22    262s] <CMD> setLayerPreference V1 -isVisible 1
[05/31 14:59:23    262s] <CMD> setLayerPreference V1 -isVisible 0
[05/31 14:59:24    262s] <CMD> setLayerPreference V1 -isVisible 1
[05/31 14:59:25    262s] <CMD> setLayerPreference V1 -isVisible 0
[05/31 14:59:26    262s] <CMD> setLayerPreference V1 -isVisible 1
[05/31 14:59:28    262s] <CMD> setLayerPreference V1 -isVisible 0
[05/31 14:59:29    262s] <CMD> setLayerPreference M1 -isVisible 0
[05/31 14:59:29    263s] <CMD> setLayerPreference M1 -isVisible 1
[05/31 14:59:33    263s] <CMD> setLayerPreference V1 -isVisible 1
[05/31 14:59:34    263s] <CMD> setLayerPreference V1 -isVisible 0
[05/31 14:59:38    263s] <CMD> setLayerPreference CA -isVisible 0
[05/31 14:59:39    263s] <CMD> setLayerPreference CA -isVisible 1
[05/31 14:59:42    263s] <CMD> setLayerPreference V1 -isVisible 1
[05/31 15:01:20    270s] <CMD> zoomBox 5.24100 0.90600 5.93500 1.52500
[05/31 15:01:20    270s] <CMD> zoomBox 5.15700 0.86100 5.97400 1.59000
[05/31 15:01:20    271s] <CMD> zoomBox 5.05700 0.80900 6.01900 1.66700
[05/31 15:01:21    271s] <CMD> zoomBox 4.94000 0.74800 6.07200 1.75800
[05/31 15:01:21    271s] <CMD> zoomBox 4.80300 0.67500 6.13500 1.86400
[05/31 15:01:24    271s] <CMD> zoomBox 0.25600 -1.71200 8.22700 5.40100
[05/31 15:01:26    271s] <CMD> zoomBox 4.22600 0.37100 6.40000 2.31100
[05/31 15:01:26    271s] <CMD> zoomBox 4.44900 0.48800 6.29700 2.13700
[05/31 15:01:26    271s] <CMD> zoomBox 4.63900 0.58700 6.21000 1.98900
[05/31 15:01:27    271s] <CMD> zoomBox 4.78500 0.66200 6.12100 1.85400
[05/31 15:01:28    271s] <CMD> zoomBox 4.91000 0.72500 6.04600 1.73900
[05/31 15:01:28    271s] <CMD> zoomBox 5.39000 0.96800 5.75700 1.29500
[05/31 15:01:33    272s] <CMD> zoomBox 5.25300 0.91700 5.85000 1.45000
[05/31 15:01:34    272s] <CMD> zoomBox 4.49800 0.63800 6.36300 2.30200
[05/31 15:01:38    272s] <CMD> setLayerPreference M1 -isVisible 0
[05/31 15:01:38    272s] <CMD> setLayerPreference M1 -isVisible 1
[05/31 15:01:41    273s] <CMD> setLayerPreference M1 -isVisible 0
[05/31 15:01:43    273s] <CMD> setLayerPreference M1 -isVisible 1
[05/31 15:01:44    273s] <CMD> zoomBox 4.66000 0.70300 6.24600 2.11800
[05/31 15:01:44    273s] <CMD> zoomBox 4.79800 0.75800 6.14600 1.96100
[05/31 15:01:44    273s] <CMD> zoomBox 4.91500 0.80500 6.06100 1.82800
[05/31 15:01:44    273s] <CMD> zoomBox 5.01400 0.84500 5.98900 1.71500
[05/31 15:01:45    273s] <CMD> zoomBox 5.09900 0.87900 5.92800 1.61900
[05/31 15:01:45    273s] <CMD> zoomBox 5.17100 0.90800 5.87600 1.53700
[05/31 15:01:47    273s] <CMD> setLayerPreference V1 -isVisible 0
[05/31 15:01:47    273s] <CMD> setLayerPreference V1 -isVisible 1
[05/31 15:01:48    273s] <CMD> setLayerPreference V1 -isVisible 0
[05/31 15:01:49    273s] <CMD> setLayerPreference V1 -isVisible 1
[05/31 15:01:54    274s] <CMD> zoomBox 5.25000 0.93900 5.85000 1.47400
[05/31 15:02:41    277s] <CMD> streamOut adder.gds -mapFile /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_edi2gds_colored.layermap
[05/31 15:02:41    277s] Parse flat map file...
[05/31 15:02:41    277s] Writing GDSII file ...
[05/31 15:02:41    277s] 	****** db unit per micron = 1000 ******
[05/31 15:02:41    277s] 	****** output gds2 file unit per micron = 1000 ******
[05/31 15:02:41    277s] 	****** unit scaling factor = 1 ******
[05/31 15:02:41    277s] Output for instance
[05/31 15:02:41    277s] Output for bump
[05/31 15:02:41    277s] Output for physical terminals
[05/31 15:02:41    277s] Output for logical terminals
[05/31 15:02:41    277s] Output for regular nets
[05/31 15:02:41    277s] Output for special nets and metal fills
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[05/31 15:02:41    277s] **WARN: (EMS-27):	Message (IMPOGDS-1168) has exceeded the current message display limit of 20.
[05/31 15:02:41    277s] To increase the message display limit, refer to the product command reference manual.
[05/31 15:02:41    277s] Output for via structure generation total number 36
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LS_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LN_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LS_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LN_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_H_0_30_2_30_AY_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[05/31 15:02:41    277s] **WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_H_0_30_2_30_AY_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[05/31 15:02:41    277s] Statistics for GDS generated (version 3)
[05/31 15:02:41    277s] ----------------------------------------
[05/31 15:02:41    277s] Stream Out Layer Mapping Information:
[05/31 15:02:41    277s] GDS Layer Number          GDS Layer Name
[05/31 15:02:41    277s] ----------------------------------------
[05/31 15:02:41    277s]     62                           DIEAREA
[05/31 15:02:41    277s]     1019                           MIXVT
[05/31 15:02:41    277s]     676                       CLIB_MKR61
[05/31 15:02:41    277s]     513                        CLIB_MKR3
[05/31 15:02:41    277s]     690                       CLIB_MKR51
[05/31 15:02:41    277s]     651                        CLIB_MKR5
[05/31 15:02:41    277s]     675                       CLIB_MKR41
[05/31 15:02:41    277s]     141                               C5
[05/31 15:02:41    277s]     140                               C3
[05/31 15:02:41    277s]     187                               C1
[05/31 15:02:41    277s]     139                               QA
[05/31 15:02:41    277s]     39                                QB
[05/31 15:02:41    277s]     41                                C4
[05/31 15:02:41    277s]     197                               C2
[05/31 15:02:41    277s]     7                                 PC
[05/31 15:02:41    277s]     17                                M2
[05/31 15:02:41    277s]     153                               A4
[05/31 15:02:41    277s]     138                               A2
[05/31 15:02:41    277s]     213                               AY
[05/31 15:02:41    277s]     54                                JV
[05/31 15:02:41    277s]     55                                JW
[05/31 15:02:41    277s]     70                                VV
[05/31 15:02:41    277s]     33                                YS
[05/31 15:02:41    277s]     152                               A3
[05/31 15:02:41    277s]     188                               A1
[05/31 15:02:41    277s]     16                                V1
[05/31 15:02:41    277s]     14                                CA
[05/31 15:02:41    277s]     69                                LB
[05/31 15:02:41    277s]     15                                M1
[05/31 15:02:41    277s]     4349                              JA
[05/31 15:02:41    277s]     245                               CB
[05/31 15:02:41    277s]     511                        CLIB_MKR1
[05/31 15:02:41    277s]     514                        CLIB_MKR4
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Stream Out Information Processed for GDS version 3:
[05/31 15:02:41    277s] Units: 1000 DBU
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Object                             Count
[05/31 15:02:41    277s] ----------------------------------------
[05/31 15:02:41    277s] Instances                             53
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Ports/Pins                            29
[05/31 15:02:41    277s]     metal layer M2                    10
[05/31 15:02:41    277s]     metal layer C1                    14
[05/31 15:02:41    277s]     metal layer C2                     1
[05/31 15:02:41    277s]     metal layer C3                     4
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Nets                                 421
[05/31 15:02:41    277s]     metal layer M1                     3
[05/31 15:02:41    277s]     metal layer M2                   159
[05/31 15:02:41    277s]     metal layer C1                   169
[05/31 15:02:41    277s]     metal layer C2                    63
[05/31 15:02:41    277s]     metal layer C3                    27
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s]     Via Instances                    255
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Special Nets                          53
[05/31 15:02:41    277s]     metal layer M1                    49
[05/31 15:02:41    277s]     metal layer M2                     4
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s]     Via Instances                     38
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Metal Fills                            0
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s]     Via Instances                      0
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Metal FillOPCs                         0
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s]     Via Instances                      0
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Metal FillDRCs                         0
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s]     Via Instances                      0
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Text                                 193
[05/31 15:02:41    277s]     metal layer M1                    34
[05/31 15:02:41    277s]     metal layer M2                   110
[05/31 15:02:41    277s]     metal layer C1                    38
[05/31 15:02:41    277s]     metal layer C2                     1
[05/31 15:02:41    277s]     metal layer C3                    10
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Blockages                              0
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Custom Text                            0
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Custom Box                             0
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] Trim Metal                             0
[05/31 15:02:41    277s] 
[05/31 15:02:41    277s] ######Streamout is finished!
[05/31 15:02:48    278s] <CMD_INTERNAL> violationBrowserClose
[05/31 15:03:47    282s] <CMD> zoomBox 4.99300 0.87300 5.97100 1.74600
[05/31 15:03:48    282s] <CMD> zoomBox 4.73700 0.81000 6.09100 2.01800
[05/31 15:03:48    282s] <CMD> zoomBox 3.89200 0.59800 6.48700 2.91400
[05/31 15:03:49    282s] <CMD> zoomBox 2.77200 0.30200 6.99900 4.07400
[05/31 15:03:49    282s] <CMD> zoomBox 0.11500 -0.40100 8.21300 6.82500
[05/31 15:03:50    282s] <CMD> zoomBox -0.86500 -0.66000 8.66200 7.84100
[05/31 15:03:50    282s] <CMD> zoomBox -3.37600 -1.32500 9.81100 10.44200
[05/31 15:03:51    282s] <CMD> zoomBox 0.11400 -0.40200 8.21300 6.82500
[05/31 15:03:52    282s] <CMD> zoomBox 0.94400 -0.17500 7.82900 5.96900
[05/31 15:03:52    282s] <CMD> zoomBox 2.24800 0.18400 7.22400 4.62400
[05/31 15:06:17    293s] <CMD> pan 1.46500 -3.16100
[05/31 15:16:17    334s] <CMD> zoomBox 4.08700 -0.59800 8.31600 3.17600
[05/31 15:16:18    334s] <CMD> zoomBox 4.40800 -0.34400 8.00300 2.86400
[05/31 15:16:18    335s] <CMD> zoomBox 4.68700 -0.17300 7.74300 2.55400
[05/31 15:16:21    335s] <CMD> setLayerPreference node_cell -isVisible 0
[05/31 15:16:22    335s] <CMD> pan -0.78500 -4.80500
[05/31 15:16:23    335s] <CMD> zoomBox 4.12400 0.05800 6.72200 2.37600
[05/31 15:16:23    335s] <CMD> zoomBox 4.28500 0.20400 6.49300 2.17400
[05/31 15:16:23    335s] <CMD> zoomBox 4.53700 0.43100 6.13300 1.85500
[05/31 15:16:24    335s] <CMD> zoomBox 4.64000 0.51600 5.99700 1.72700
[05/31 15:16:24    335s] <CMD> zoomBox 4.82100 0.63000 5.80100 1.50500
[05/31 15:16:25    336s] <CMD> zoomBox 4.64500 0.51300 6.00300 1.72500
[05/31 15:16:25    336s] <CMD> zoomBox 4.53300 0.43900 6.13100 1.86500
[05/31 15:16:27    336s] <CMD> selectInst U3
[05/31 15:16:32    336s] <CMD> pan -0.11600 -3.88600
[05/31 15:16:33    336s] <CMD> zoomBox 3.93900 0.20100 6.54300 2.52500
[05/31 15:16:33    336s] <CMD> zoomBox 2.85700 -0.23700 7.09900 3.54800
[05/31 15:16:34    336s] <CMD> zoomBox 3.27600 -0.06700 6.88200 3.15100
[05/31 15:16:34    336s] <CMD> zoomBox 3.63000 0.08200 6.69500 2.81700
[05/31 15:16:34    336s] <CMD> zoomBox 4.11700 0.45800 6.33200 2.43500
[05/31 15:16:34    337s] <CMD> zoomBox 4.30600 0.60400 6.19000 2.28500
[05/31 15:16:37    337s] <CMD> zoomBox 4.14100 0.52900 6.35800 2.50700
[05/31 15:16:38    337s] <CMD> deselectAll
[05/31 15:16:38    337s] <CMD> selectInst U3
[05/31 15:44:42    452s] <CMD> setLayerPreference node_layer -isVisible 1
[05/31 15:44:45    452s] <CMD> zoomBox 3.62100 0.14500 6.68900 2.88300
[05/31 15:44:45    453s] <CMD> zoomBox 3.29000 -0.09900 6.90000 3.12200
[05/31 15:44:45    453s] <CMD> zoomBox 0.52400 -2.14300 8.66200 5.11900
[05/31 15:44:46    453s] <CMD> zoomBox -4.03000 -5.50700 11.56100 8.40600
[05/31 15:44:57    453s] <CMD> zoomBox -6.06100 -6.68800 12.28200 9.68000
[05/31 15:45:02    454s] <CMD> zoomBox -2.71400 -3.83000 10.53900 7.99600
[05/31 15:45:03    454s] <CMD> panPage 0 1
[05/31 15:45:04    454s] <CMD> panPage 0 -1
[05/31 15:45:09    454s] <CMD> verify_connectivity
[05/31 15:45:09    454s] VERIFY_CONNECTIVITY use new engine.
[05/31 15:45:09    454s] 
[05/31 15:45:09    454s] ******** Start: VERIFY CONNECTIVITY ********
[05/31 15:45:09    454s] Start Time: Sat May 31 15:45:09 2025
[05/31 15:45:09    454s] 
[05/31 15:45:09    454s] Design Name: adder
[05/31 15:45:09    454s] Database Units: 1000
[05/31 15:45:09    454s] Design Boundary: (0.0000, 0.0000) (10.0920, 9.9200)
[05/31 15:45:09    454s] Error Limit = 1000; Warning Limit = 50
[05/31 15:45:09    454s] Check all nets
[05/31 15:45:09    454s] 
[05/31 15:45:09    454s] Begin Summary 
[05/31 15:45:09    454s]   Found no problems or warnings.
[05/31 15:45:09    454s] End Summary
[05/31 15:45:09    454s] 
[05/31 15:45:09    454s] End Time: Sat May 31 15:45:09 2025
[05/31 15:45:09    454s] Time Elapsed: 0:00:00.0
[05/31 15:45:09    454s] 
[05/31 15:45:09    454s] ******** End: VERIFY CONNECTIVITY ********
[05/31 15:45:09    454s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/31 15:45:09    454s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[05/31 15:45:09    454s] 
[05/31 15:46:02    458s] <CMD> verifyEndCap
[05/31 15:46:02    458s] 
[05/31 15:46:02    458s] ******Begin verifyEndCap******
[05/31 15:46:02    458s] **ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
[05/31 15:46:02    458s] **WARN: (IMPVFW-5):	verifyEndCap is not completed.
[05/31 17:49:05    965s] <CMD> zoomBox -6.17400 -6.97300 12.17000 9.39600
[05/31 17:49:06    965s] <CMD> zoomBox -2.84200 -4.13200 10.41200 7.69500
[05/31 17:49:08    965s] <CMD> pan 0.60200 1.65000
[05/31 17:49:08    965s] <CMD> zoomBox -1.03800 -0.52200 10.22800 9.53100
[05/31 17:49:08    965s] <CMD> zoomBox -2.04900 -2.22900 11.20500 9.59800
[05/31 17:49:09    965s] <CMD> pan 0.17200 5.13200
[05/31 17:49:09    965s] <CMD> zoomBox -0.98400 5.54700 8.59300 14.09300
[05/31 17:49:10    965s] <CMD> zoomBox -0.22400 6.11100 7.91700 13.37600
[05/31 17:49:10    966s] <CMD> zoomBox -1.17500 5.50900 8.40300 14.05600
[05/31 17:49:10    966s] <CMD> zoomBox 0.58300 6.64600 7.50400 12.82200
[05/31 17:49:11    966s] <CMD> zoomBox -6.98200 1.75100 11.37300 18.13000
[05/31 17:49:11    966s] <CMD> zoomBox -9.10800 0.34400 12.48600 19.61300
[05/31 17:49:11    966s] <CMD> zoomBox -1.22400 5.56300 8.35800 14.11300
[05/31 17:49:12    966s] <CMD> zoomBox 1.69000 7.56300 7.57500 12.81400
[05/31 17:49:13    966s] <CMD> zoomBox 2.29200 7.94900 7.29500 12.41300
[05/31 17:49:13    966s] <CMD> zoomBox 3.54000 8.83600 5.76000 10.81700
[05/31 17:49:13    966s] <CMD> zoomBox 3.84200 9.04500 5.44700 10.47700
[05/31 17:49:14    966s] <CMD> zoomBox 4.13900 9.25200 5.29900 10.28700
[05/31 17:49:15    966s] <CMD> zoomBox 3.56200 9.03500 5.45200 10.72200
[05/31 17:49:15    966s] <CMD> zoomBox 2.61500 8.73300 5.69500 11.48100
[05/31 17:49:15    966s] <CMD> zoomBox 2.18300 8.59400 5.80600 11.82700
[05/31 17:49:15    967s] <CMD> pan 1.01500 5.07700
[05/31 17:49:16    967s] <CMD> pan 0.48800 3.16400
[05/31 17:49:16    967s] <CMD> zoomBox 2.89800 5.69900 7.91400 10.17500
[05/31 17:49:17    967s] <CMD> zoomBox 1.77400 4.83800 8.71600 11.03300
[05/31 17:49:17    967s] <CMD> zoomBox 0.12500 3.91600 9.73600 12.49200
[05/31 17:49:17    967s] <CMD> zoomBox -2.18400 2.56600 11.11900 14.43700
[05/31 17:49:18    967s] <CMD> zoomBox -5.42100 0.81000 12.99200 17.24100
[05/31 17:49:18    967s] <CMD> pan 0.66800 2.76800
[05/31 22:03:30   2008s] 
[05/31 22:03:30   2008s] *** Memory Usage v#2 (Current mem = 5179.699M, initial mem = 828.590M) ***
[05/31 22:03:30   2008s] 
[05/31 22:03:30   2008s] *** Summary of all messages that are not suppressed in this session:
[05/31 22:03:30   2008s] Severity  ID               Count  Summary                                  
[05/31 22:03:30   2008s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/31 22:03:30   2008s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[05/31 22:03:30   2008s] WARNING   IMPOGDS-1168       164  The GDSII text type is out of range (0-2...
[05/31 22:03:30   2008s] WARNING   IMPOGDS-1171         6  Structure name %s too long(>32). 32 is l...
[05/31 22:03:30   2008s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[05/31 22:03:30   2008s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/31 22:03:30   2008s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/31 22:03:30   2008s] ERROR     IMPVFW-405           1  There is no specified end cap cell type ...
[05/31 22:03:30   2008s] WARNING   IMPVFW-5             1  %s is not completed.                     
[05/31 22:03:30   2008s] WARNING   IMPPP-193            4  The currently specified %s spacing %f %s...
[05/31 22:03:30   2008s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/31 22:03:30   2008s] WARNING   IMPSR-4305         568  Reached the limit of the %d candidates f...
[05/31 22:03:30   2008s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/31 22:03:30   2008s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[05/31 22:03:30   2008s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/31 22:03:30   2008s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/31 22:03:30   2008s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/31 22:03:30   2008s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/31 22:03:30   2008s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[05/31 22:03:30   2008s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/31 22:03:30   2008s] WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
[05/31 22:03:30   2008s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/31 22:03:30   2008s] WARNING   NRAG-44              4  Track pitch is too small compared with l...
[05/31 22:03:30   2008s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/31 22:03:30   2008s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/31 22:03:30   2008s] WARNING   NRIG-34            110  Power/Ground pin %s of instance %s is no...
[05/31 22:03:30   2008s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/31 22:03:30   2008s] WARNING   NRIF-95            122  Option setNanoRouteMode -routeTopRouting...
[05/31 22:03:30   2008s] WARNING   TCLCMD-1403          2  '%s'                                     
[05/31 22:03:30   2008s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/31 22:03:30   2008s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/31 22:03:31   2008s] *** Message Summary: 1401 warning(s), 1 error(s)
[05/31 22:03:31   2008s] 
[05/31 22:03:31   2008s] --- Ending "Innovus" (totcpu=0:33:29, real=7:16:57, mem=5179.7M) ---
