Command: vcs -cpp -cc -full64 -debug_acc+all -sverilog -nc -l comp_log +v2k -j16 \
-M +memcbk +warn=all -kdb -LDFLAGS -Wl,--no-as-needed -timescale=1ns/1ns +notimingcheck \
+nospecify -f /home/soke/ICdesign/base/sim/../tb/ahb2apb/filelist.f -f /home/soke/ICdesign/base/sim/../rtl/ahb2apb/filelist.f \

Parsing design file '/home/soke/ICdesign/base/sim/../tb/ahb2apb/ahb2apb_tb.v'
Parsing design file '/home/soke/ICdesign/base/sim/../rtl/ahb2apb/ahb2apb.v'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/home/soke/ICdesign/base/sim/../rtl/ahb2apb/ahb2apb.v", 9: token is ')'
      );
       ^

1 error
