Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /media/sf_ASE/VHDL/Milo/RSA/mod_exp_testbench_isim_beh.exe -prj /media/sf_ASE/VHDL/Milo/RSA/mod_exp_testbench_beh.prj work.mod_exp_testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/RSA/mod_exp.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/RSA/mod_exp_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96080 KB
Fuse CPU Usage: 1660 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling architecture behavioral of entity mod_exp [mod_exp_default]
Compiling architecture behavior of entity mod_exp_testbench
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable /media/sf_ASE/VHDL/Milo/RSA/mod_exp_testbench_isim_beh.exe
Fuse Memory Usage: 114948 KB
Fuse CPU Usage: 1760 ms
GCC CPU Usage: 220 ms
