@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: FX107 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/fifo.sv":35:4:35:12|RAM input_fifo.fifo_buf[31:0] (in view: work.cordic_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT420 |Found inferred clock cordic_top|clock with period 6.32ns. Please declare a user-defined clock on port clock.
