Flow report for fir
Tue Mar 11 19:06:34 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Flow Summary                                                                   ;
+------------------------------------+-------------------------------------------+
; Flow Status                        ; Successful - Tue Mar 11 19:06:34 2014     ;
; Quartus II 64-Bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; fir                                       ;
; Top-level Entity Name              ; fir                                       ;
; Family                             ; Cyclone III                               ;
; Device                             ; EP3C16F484C6                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 0 / 15,408 ( 0 % )                        ;
;     Total combinational functions  ; 0 / 15,408 ( 0 % )                        ;
;     Dedicated logic registers      ; 0 / 15,408 ( 0 % )                        ;
; Total registers                    ; 0                                         ;
; Total pins                         ; 21 / 347 ( 6 % )                          ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/11/2014 19:05:31 ;
; Main task         ; Compilation         ;
; Revision Name     ; fir                 ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 132683362239323.139458633104856 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                            ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; --          ; Top            ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:25     ; 1.0                     ; 542 MB              ; 00:00:19                           ;
; Fitter                    ; 00:00:10     ; 1.0                     ; 628 MB              ; 00:00:08                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 384 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:06     ; 1.0                     ; 445 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 358 MB              ; 00:00:01                           ;
; Total                     ; 00:00:47     ; --                      ; --                  ; 00:00:33                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; dalab-z400-13    ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; dalab-z400-13    ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; dalab-z400-13    ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; dalab-z400-13    ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; dalab-z400-13    ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off fir -c fir
quartus_fit --read_settings_files=off --write_settings_files=off fir -c fir
quartus_asm --read_settings_files=off --write_settings_files=off fir -c fir
quartus_sta fir -c fir
quartus_eda --read_settings_files=off --write_settings_files=off fir -c fir



