****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 22:58:48 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0461                     0.0125 &   0.0125 r
  sdram_clk (net)              2   5.2401 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0460   1.0000   0.0000   0.0002 &   0.0128 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.1224   1.0000            0.2335 &   0.2462 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.6226 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0357   0.1224   1.0000   0.0253   0.0260 &   0.2722 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.1188   1.0000            0.1689 &   0.4411 r
  occ_int2/p_abuf32 (net)      5   5.6846 
  occ_int2/cts_buf_648057132/A (NBUFFX2_LVT)
                                            0.0000   0.1188   1.0000   0.0000   0.0000 &   0.4411 r
  occ_int2/cts_buf_648057132/Y (NBUFFX2_LVT)         0.0967   1.0000            0.1292 &   0.5703 r
  occ_int2/p_abuf8 (net)       1   9.7110 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0042   0.0968   1.0000   0.0029   0.0035 &   0.5739 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0818   1.0000            0.2570 &   0.8309 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               2   4.4898 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/A (NBUFFX2_LVT)
                                            0.0000   0.0818   1.0000   0.0000   0.0001 &   0.8310 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y (NBUFFX2_LVT)
                                                     0.0833   1.0000            0.1108 &   0.9417 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts8 (net)
                               2   8.1224 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/A (NBUFFX16_LVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0002 &   0.9419 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y (NBUFFX16_LVT)
                                                     0.0823   1.0000            0.1326 &   1.0746 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3623222 (net)
                              10  45.2384 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614456796/A (NBUFFX8_LVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0030 &   1.0775 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614456796/Y (NBUFFX8_LVT)
                                                     0.1055   1.0000            0.1429 &   1.2204 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf132 (net)
                              32  35.4191 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_RVT)
                                            0.0000   0.1055   1.0000   0.0000   0.0008 &   1.2212 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_RVT)
                                                     0.1278   1.0000            0.6411 &   1.8623 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   2.7182 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X2_LVT)
                                            0.0250   0.1278   1.0000   0.0170   0.0170 &   1.8793 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X2_LVT)       0.1384   1.0000            0.2033 &   2.0826 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  13.1996 
  sd_DQ_out[30] (out)                       0.0081   0.1384   1.0000   0.0056   0.0060 &   2.0886 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                        2.0886

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0460                     0.0117 &   2.0617 f
  sdram_clk (net)              2   4.4842 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                           -0.0015   0.0459   0.9500  -0.0010  -0.0008 &   2.0609 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0914   0.9500            0.2673 &   2.3282 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.4594 
  occ_int2/U2/A1 (AO21X1_LVT)              -0.0238   0.0914   0.9500  -0.0135  -0.0136 &   2.3146 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0542   0.9500            0.1737 &   2.4883 f
  occ_int2/p_abuf32 (net)      5   4.1550 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/A (NBUFFX4_LVT)
                                            0.0000   0.0542   0.9500   0.0000   0.0000 &   2.4883 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/Y (NBUFFX4_LVT)
                                                     0.0401   0.9500            0.0938 &   2.5822 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.3201 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/A (NBUFFX8_LVT)
                                            0.0000   0.0401   0.9500   0.0000   0.0000 &   2.5822 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/Y (NBUFFX8_LVT)
                                                     0.0582   0.9500            0.1016 &   2.6837 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  19.3645 
  sd_CK (out)                              -0.0025   0.0582   0.9500  -0.0004   0.0020 &   2.6858 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0347     2.7205
  clock uncertainty                                                            -0.1000     2.6205
  output external delay                                                        -0.7500     1.8705
  data required time                                                                       1.8705
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8705
  data arrival time                                                                       -2.0886
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2181

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0344 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0344 

  slack (with derating applied) (VIOLATED)                                     -0.2181 
  clock reconvergence pessimism (due to derating)                              -0.0240 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2077 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0461                     0.0125 &   0.0125 r
  sdram_clk (net)              2   5.2401 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0460   1.0000   0.0000   0.0002 &   0.0128 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.1224   1.0000            0.2335 &   0.2462 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.6226 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0357   0.1224   1.0000   0.0253   0.0260 &   0.2722 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.1188   1.0000            0.1689 &   0.4411 r
  occ_int2/p_abuf32 (net)      5   5.6846 
  occ_int2/cts_buf_648057132/A (NBUFFX2_LVT)
                                            0.0000   0.1188   1.0000   0.0000   0.0000 &   0.4411 r
  occ_int2/cts_buf_648057132/Y (NBUFFX2_LVT)         0.0967   1.0000            0.1292 &   0.5703 r
  occ_int2/p_abuf8 (net)       1   9.7110 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0042   0.0968   1.0000   0.0029   0.0035 &   0.5739 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0818   1.0000            0.2570 &   0.8309 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               2   4.4898 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/A (NBUFFX2_LVT)
                                            0.0000   0.0818   1.0000   0.0000   0.0001 &   0.8310 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y (NBUFFX2_LVT)
                                                     0.0833   1.0000            0.1108 &   0.9417 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts8 (net)
                               2   8.1224 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/A (NBUFFX16_LVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0002 &   0.9419 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y (NBUFFX16_LVT)
                                                     0.0823   1.0000            0.1326 &   1.0746 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3623222 (net)
                              10  45.2384 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/A (NBUFFX8_LVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0030 &   1.0775 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/Y (NBUFFX8_LVT)
                                                     0.1145   1.0000            0.1481 &   1.2257 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf127 (net)
                              36  39.6478 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_RVT)
                                            0.0000   0.1145   1.0000   0.0000   0.0012 &   1.2268 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_RVT)
                                                     0.1319   1.0000            0.6498 &   1.8767 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   2.9107 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X2_LVT)
                                            0.0107   0.1319   1.0000   0.0074   0.0074 &   1.8841 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X2_LVT)       0.1310   1.0000            0.2004 &   2.0845 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1  12.3063 
  sd_DQ_out[3] (out)                        0.0000   0.1310   1.0000   0.0000   0.0003 &   2.0849 r
  sd_DQ_out[3] (net)           1 
  data arrival time                                                                        2.0849

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0460                     0.0117 &   2.0617 f
  sdram_clk (net)              2   4.4842 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                           -0.0015   0.0459   0.9500  -0.0010  -0.0008 &   2.0609 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0914   0.9500            0.2673 &   2.3282 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.4594 
  occ_int2/U2/A1 (AO21X1_LVT)              -0.0238   0.0914   0.9500  -0.0135  -0.0136 &   2.3146 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0542   0.9500            0.1737 &   2.4883 f
  occ_int2/p_abuf32 (net)      5   4.1550 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/A (NBUFFX4_LVT)
                                            0.0000   0.0542   0.9500   0.0000   0.0000 &   2.4883 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/Y (NBUFFX4_LVT)
                                                     0.0401   0.9500            0.0938 &   2.5822 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.3201 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/A (NBUFFX8_LVT)
                                            0.0000   0.0401   0.9500   0.0000   0.0000 &   2.5822 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/Y (NBUFFX8_LVT)
                                                     0.0582   0.9500            0.1016 &   2.6837 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  19.3645 
  sd_CK (out)                              -0.0025   0.0582   0.9500  -0.0004   0.0020 &   2.6858 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0347     2.7205
  clock uncertainty                                                            -0.1000     2.6205
  output external delay                                                        -0.7500     1.8705
  data required time                                                                       1.8705
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8705
  data arrival time                                                                       -2.0849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2144

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0344 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0344 

  slack (with derating applied) (VIOLATED)                                     -0.2144 
  clock reconvergence pessimism (due to derating)                              -0.0240 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2040 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0461                     0.0125 &   0.0125 r
  sdram_clk (net)              2   5.2401 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0460   1.0000   0.0000   0.0002 &   0.0128 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.1224   1.0000            0.2335 &   0.2462 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.6226 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0357   0.1224   1.0000   0.0253   0.0260 &   0.2722 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.1188   1.0000            0.1689 &   0.4411 r
  occ_int2/p_abuf32 (net)      5   5.6846 
  occ_int2/cts_buf_648057132/A (NBUFFX2_LVT)
                                            0.0000   0.1188   1.0000   0.0000   0.0000 &   0.4411 r
  occ_int2/cts_buf_648057132/Y (NBUFFX2_LVT)         0.0967   1.0000            0.1292 &   0.5703 r
  occ_int2/p_abuf8 (net)       1   9.7110 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0042   0.0968   1.0000   0.0029   0.0035 &   0.5739 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0818   1.0000            0.2570 &   0.8309 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               2   4.4898 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/A (NBUFFX2_LVT)
                                            0.0000   0.0818   1.0000   0.0000   0.0001 &   0.8310 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y (NBUFFX2_LVT)
                                                     0.0833   1.0000            0.1108 &   0.9417 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts8 (net)
                               2   8.1224 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/A (NBUFFX16_LVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0002 &   0.9419 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y (NBUFFX16_LVT)
                                                     0.0823   1.0000            0.1326 &   1.0746 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3623222 (net)
                              10  45.2384 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/A (NBUFFX8_LVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0030 &   1.0775 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/Y (NBUFFX8_LVT)
                                                     0.1145   1.0000            0.1481 &   1.2257 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf127 (net)
                              36  39.6478 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_RVT)
                                            0.0000   0.1145   1.0000   0.0000   0.0012 &   1.2268 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_RVT)
                                                     0.1162   1.0000            0.6386 &   1.8655 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.1751 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X2_LVT)
                                            0.0000   0.1162   1.0000   0.0000   0.0000 &   1.8655 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X2_LVT)       0.1318   1.0000            0.1955 &   2.0610 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1  12.4485 
  sd_DQ_out[19] (out)                       0.0063   0.1318   1.0000   0.0044   0.0047 &   2.0657 r
  sd_DQ_out[19] (net)          1 
  data arrival time                                                                        2.0657

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0460                     0.0117 &   2.0617 f
  sdram_clk (net)              2   4.4842 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                           -0.0015   0.0459   0.9500  -0.0010  -0.0008 &   2.0609 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0914   0.9500            0.2673 &   2.3282 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.4594 
  occ_int2/U2/A1 (AO21X1_LVT)              -0.0238   0.0914   0.9500  -0.0135  -0.0136 &   2.3146 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0542   0.9500            0.1737 &   2.4883 f
  occ_int2/p_abuf32 (net)      5   4.1550 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/A (NBUFFX4_LVT)
                                            0.0000   0.0542   0.9500   0.0000   0.0000 &   2.4883 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/Y (NBUFFX4_LVT)
                                                     0.0401   0.9500            0.0938 &   2.5822 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.3201 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/A (NBUFFX8_LVT)
                                            0.0000   0.0401   0.9500   0.0000   0.0000 &   2.5822 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/Y (NBUFFX8_LVT)
                                                     0.0582   0.9500            0.1016 &   2.6837 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  19.3645 
  sd_CK (out)                              -0.0025   0.0582   0.9500  -0.0004   0.0020 &   2.6858 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0347     2.7205
  clock uncertainty                                                            -0.1000     2.6205
  output external delay                                                        -0.7500     1.8705
  data required time                                                                       1.8705
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8705
  data arrival time                                                                       -2.0657
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1953

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0344 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0344 

  slack (with derating applied) (VIOLATED)                                     -0.1953 
  clock reconvergence pessimism (due to derating)                              -0.0240 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1848 



  Startpoint: occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
               (internal path startpoint clocked by SYS_2x_CLK)
  Endpoint: occ_int2/fast_clk_0_clkgt/u_icg
               (falling clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cto_buf_58700/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0366                     0.0081 &   0.0081 r
  sys_2x_clk (net)             2   3.3489 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0015   0.0365   1.0000   0.0010   0.0011 &   0.0092 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0944   1.0000            0.1141 &   0.1234 r
  cts2 (net)                   1  14.1369 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0078   0.0945   1.0000   0.0057   0.0069 &   0.1303 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0610   1.0000            0.1215 &   0.2518 r
  cts3 (net)                   1  22.2761 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0614   1.0000   0.0000   0.0048 &   0.2566 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0553   1.0000            0.1026 &   0.3591 r
  cts1 (net)                   1   5.0177 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0553   1.0000   0.0000   0.0002 &   0.3593 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0477   1.0000            0.0931 &   0.4524 r
  cts10 (net)                  2   8.4905 
  occ_int2/U_clk_control_i_0/cto_buf_58708/A (NBUFFX8_LVT)
                                            0.0024   0.0477   1.0000   0.0017   0.0019 &   0.4544 r
  occ_int2/U_clk_control_i_0/cto_buf_58708/Y (NBUFFX8_LVT)
                                                     0.0425   1.0000            0.0850 &   0.5393 r
  occ_int2/U_clk_control_i_0/cts5 (net)
                               1   6.0224 
  occ_int2/U_clk_control_i_0/cto_buf_58699/A (NBUFFX16_LVT)
                                            0.0000   0.0425   1.0000   0.0000   0.0002 &   0.5396 r
  occ_int2/U_clk_control_i_0/cto_buf_58699/Y (NBUFFX16_LVT)
                                                     0.0416   1.0000            0.0844 &   0.6240 r
  occ_int2/U_clk_control_i_0/cts7 (net)
                               1   8.4272 
  occ_int2/U_clk_control_i_0/cts_dlydt_57774/A (NBUFFX8_LVT)
                                            0.0000   0.0416   1.0000   0.0000   0.0005 &   0.6245 r
  occ_int2/U_clk_control_i_0/cts_dlydt_57774/Y (NBUFFX8_LVT)
                                                     0.0878   1.0000            0.1068 &   0.7313 r
  occ_int2/U_clk_control_i_0/cts1 (net)
                               1  25.9569 
  occ_int2/U_clk_control_i_0/cts_dlydt_57777/A (NBUFFX8_LVT)
                                            0.0000   0.0885   1.0000   0.0000   0.0068 &   0.7381 r
  occ_int2/U_clk_control_i_0/cts_dlydt_57777/Y (NBUFFX8_LVT)
                                                     0.0832   1.0000            0.1286 &   0.8668 r
  occ_int2/U_clk_control_i_0/cts2 (net)
                               1  23.3544 
  occ_int2/U_clk_control_i_0/cts_dlydt_57780/A (NBUFFX4_LVT)
                                            0.0032   0.0836   1.0000   0.0022   0.0078 &   0.8745 r
  occ_int2/U_clk_control_i_0/cts_dlydt_57780/Y (NBUFFX4_LVT)
                                                     0.0444   1.0000            0.1041 &   0.9786 r
  occ_int2/U_clk_control_i_0/cts4 (net)
                               1   1.9804 
  occ_int2/U_clk_control_i_0/cts_dlydt_57782/A (NBUFFX8_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000 &   0.9786 r
  occ_int2/U_clk_control_i_0/cts_dlydt_57782/Y (NBUFFX8_LVT)
                                                     0.0831   1.0000            0.1059 &   1.0845 r
  occ_int2/U_clk_control_i_0/cts6 (net)
                               1  23.8593 
  occ_int2/U_clk_control_i_0/cts_dlydt_57779/A (NBUFFX8_LVT)
                                            0.0028   0.0837   1.0000   0.0019   0.0082 &   1.0927 r
  occ_int2/U_clk_control_i_0/cts_dlydt_57779/Y (NBUFFX8_LVT)
                                                     0.0816   1.0000            0.1255 &   1.2181 r
  occ_int2/U_clk_control_i_0/cts3 (net)
                               1  22.7623 
  occ_int2/U_clk_control_i_0/cts_dlydt_57773/A (NBUFFX4_LVT)
                                            0.0000   0.0821   1.0000   0.0000   0.0055 &   1.2236 r
  occ_int2/U_clk_control_i_0/cts_dlydt_57773/Y (NBUFFX4_LVT)
                                                     0.0713   1.0000            0.1234 &   1.3470 r
  occ_int2/U_clk_control_i_0/cts0 (net)
                               8   8.4446 
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                            0.0000   0.0713   1.0000  -0.0000   0.0004 &   1.3475 r
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/Q (DFFARX1_LVT)
                                                     0.0424   1.0000            0.2518 &   1.5992 f
  occ_int2/U_clk_control_i_0/fast_clk_enable (net)
                               1   1.3822 
  occ_int2/U_gf_mux_0/ctmTdsLR_1_82108/A2 (AO21X1_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000 &   1.5993 f
  occ_int2/U_gf_mux_0/ctmTdsLR_1_82108/Y (AO21X1_LVT)
                                                     0.0405   1.0000            0.1261 &   1.7254 f
  occ_int2/U_gf_mux_0/fast_gate (net)
                               1   0.5865 
  occ_int2/fast_clk_0_clkgt/u_icg/EN (CGLNPRX2_LVT)
                                            0.0000   0.0405   1.0000   0.0000   0.0000 &   1.7254 f
  data arrival time                                                                        1.7254

  clock SYS_2x_CLK (fall edge)                                                  1.2000     1.2000
  clock source latency                                                          0.0000     1.2000
  sys_2x_clk (in)                                    0.0373                     0.0076 &   1.2076 f
  sys_2x_clk (net)             2   2.8871 
  cts_dlydt_57764/A (NBUFFX4_LVT)          -0.0020   0.0372   0.9500  -0.0015  -0.0015 &   1.2061 f
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0673   0.9500            0.1110 &   1.3170 f
  cts2 (net)                   1  13.3867 
  cts_dlydt_57767/A (NBUFFX16_LVT)         -0.0087   0.0674   0.9500  -0.0074  -0.0067 &   1.3103 f
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0553   0.9500            0.1149 &   1.4253 f
  cts3 (net)                   1  22.0196 
  cts_dlydt_57763/A (NBUFFX4_LVT)          -0.0046   0.0558   0.9500  -0.0008   0.0037 &   1.4289 f
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0482   0.9500            0.1043 &   1.5333 f
  cts1 (net)                   1   4.4939 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0482   0.9500   0.0000   0.0001 &   1.5334 f
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0430   0.9500            0.0937 &   1.6271 f
  cts10 (net)                  2   7.4428 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                           -0.0025   0.0430   0.9500  -0.0004  -0.0002 &   1.6270 f
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0375   0.9500            0.0841 &   1.7110 f
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   3.2436 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0375   0.9500   0.0000   0.0001 &   1.7111 f
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0419   0.9500            0.0859 &   1.7970 f
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   6.7116 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0419   0.9500   0.0000   0.0003 &   1.7973 f
  clock reconvergence pessimism                                                 0.0297     1.8270
  clock uncertainty                                                            -0.1000     1.7270
  clock gating setup time                                     1.0000           -0.1850     1.5420
  data required time                                                                       1.5420
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5420
  data arrival time                                                                       -1.7254
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1834

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0321 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0321 

  slack (with derating applied) (VIOLATED)                                     -0.1834 
  clock reconvergence pessimism (due to derating)                              -0.0231 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1744 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0461                     0.0125 &   0.0125 r
  sdram_clk (net)              2   5.2401 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0460   1.0000   0.0000   0.0002 &   0.0128 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.1224   1.0000            0.2335 &   0.2462 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.6226 
  occ_int2/U2/A1 (AO21X1_LVT)               0.0357   0.1224   1.0000   0.0253   0.0260 &   0.2722 r
  occ_int2/U2/Y (AO21X1_LVT)                         0.1188   1.0000            0.1689 &   0.4411 r
  occ_int2/p_abuf32 (net)      5   5.6846 
  occ_int2/cts_buf_648057132/A (NBUFFX2_LVT)
                                            0.0000   0.1188   1.0000   0.0000   0.0000 &   0.4411 r
  occ_int2/cts_buf_648057132/Y (NBUFFX2_LVT)         0.0967   1.0000            0.1292 &   0.5703 r
  occ_int2/p_abuf8 (net)       1   9.7110 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0042   0.0968   1.0000   0.0029   0.0035 &   0.5739 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0818   1.0000            0.2570 &   0.8309 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               2   4.4898 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/A (NBUFFX2_LVT)
                                            0.0000   0.0818   1.0000   0.0000   0.0001 &   0.8310 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cto_buf_58729/Y (NBUFFX2_LVT)
                                                     0.0833   1.0000            0.1108 &   0.9417 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts8 (net)
                               2   8.1224 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/A (NBUFFX16_LVT)
                                            0.0000   0.0833   1.0000   0.0000   0.0002 &   0.9419 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_616356815/Y (NBUFFX16_LVT)
                                                     0.0823   1.0000            0.1326 &   1.0746 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3623222 (net)
                              10  45.2384 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/A (NBUFFX8_LVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0030 &   1.0775 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln58254/Y (NBUFFX8_LVT)
                                                     0.1145   1.0000            0.1481 &   1.2257 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf127 (net)
                              36  39.6478 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_RVT)
                                            0.0000   0.1145   1.0000   0.0000   0.0012 &   1.2269 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_RVT)
                                                     0.1052   1.0000            0.6299 &   1.8568 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   1.6594 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X2_LVT)
                                            0.0000   0.1052   1.0000   0.0000   0.0000 &   1.8568 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X2_LVT)       0.1317   1.0000            0.1906 &   2.0474 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1  12.2832 
  sd_DQ_out[23] (out)                       0.0000   0.1317   1.0000   0.0000   0.0004 &   2.0478 r
  sd_DQ_out[23] (net)          1 
  data arrival time                                                                        2.0478

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0460                     0.0117 &   2.0617 f
  sdram_clk (net)              2   4.4842 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                           -0.0015   0.0459   0.9500  -0.0010  -0.0008 &   2.0609 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0914   0.9500            0.2673 &   2.3282 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   9.4594 
  occ_int2/U2/A1 (AO21X1_LVT)              -0.0238   0.0914   0.9500  -0.0135  -0.0136 &   2.3146 f
  occ_int2/U2/Y (AO21X1_LVT)                         0.0542   0.9500            0.1737 &   2.4883 f
  occ_int2/p_abuf32 (net)      5   4.1550 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/A (NBUFFX4_LVT)
                                            0.0000   0.0542   0.9500   0.0000   0.0000 &   2.4883 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/Y (NBUFFX4_LVT)
                                                     0.0401   0.9500            0.0938 &   2.5822 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.3201 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/A (NBUFFX8_LVT)
                                            0.0000   0.0401   0.9500   0.0000   0.0000 &   2.5822 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_747758194/Y (NBUFFX8_LVT)
                                                     0.0582   0.9500            0.1016 &   2.6837 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  19.3645 
  sd_CK (out)                              -0.0025   0.0582   0.9500  -0.0004   0.0020 &   2.6858 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0347     2.7205
  clock uncertainty                                                            -0.1000     2.6205
  output external delay                                                        -0.7500     1.8705
  data required time                                                                       1.8705
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8705
  data arrival time                                                                       -2.0478
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0344 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0344 

  slack (with derating applied) (VIOLATED)                                     -0.1773 
  clock reconvergence pessimism (due to derating)                              -0.0240 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1669 



1
