digraph "CFG for '_Z12histo_kernelPhlPj' function" {
	label="CFG for '_Z12histo_kernelPhlPj' function";

	Node0x552d320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ12histo_kernelPhlPjE4temp, i32 0, i32 %4\l  store i32 0, i32 addrspace(3)* %5, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !9, !invariant.load !10\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !11\l  %15 = mul i32 %6, %11\l  %16 = add i32 %15, %4\l  %17 = udiv i32 %14, %11\l  %18 = mul i32 %17, %11\l  %19 = icmp ugt i32 %14, %18\l  %20 = zext i1 %19 to i32\l  %21 = add i32 %17, %20\l  %22 = mul i32 %21, %11\l  %23 = sext i32 %16 to i64\l  %24 = icmp slt i64 %23, %1\l  br i1 %24, label %25, label %36\l|{<s0>T|<s1>F}}"];
	Node0x552d320:s0 -> Node0x552e0b0;
	Node0x552d320:s1 -> Node0x552ff70;
	Node0x552e0b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  %26 = phi i64 [ %34, %25 ], [ %23, %3 ]\l  %27 = phi i32 [ %33, %25 ], [ %16, %3 ]\l  %28 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %26\l  %29 = load i8, i8 addrspace(1)* %28, align 1, !tbaa !20, !amdgpu.noclobber\l... !10\l  %30 = zext i8 %29 to i32\l  %31 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ12histo_kernelPhlPjE4temp, i32 0, i32 %30\l  %32 = atomicrmw add i32 addrspace(3)* %31, i32 1 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  %33 = add nsw i32 %27, %22\l  %34 = sext i32 %33 to i64\l  %35 = icmp slt i64 %34, %1\l  br i1 %35, label %25, label %36, !llvm.loop !21\l|{<s0>T|<s1>F}}"];
	Node0x552e0b0:s0 -> Node0x552e0b0;
	Node0x552e0b0:s1 -> Node0x552ff70;
	Node0x552ff70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%36:\l36:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %37 = zext i32 %4 to i64\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %37\l  %39 = load i32, i32 addrspace(3)* %5, align 4, !tbaa !5\l  %40 = atomicrmw add i32 addrspace(1)* %38, i32 %39 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  ret void\l}"];
}
