Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 3fc4a5d3650a498bba6b448194a25c23 --debug typical --relax -L xil_defaultlib -L secureip --snapshot Transmitter_tb_behav xil_defaultlib.Transmitter_tb -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.SerialRx [serialrx_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.BufferController [buffercontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.BufferAddrCounter [\BufferAddrCounter(8,2,'0')\]
Compiling architecture behavioral of entity xil_defaultlib.BufferAddrCounter [\BufferAddrCounter(8,2,'1')\]
Compiling architecture behavioral of entity xil_defaultlib.BufControllerEOLListener [bufcontrollereollistener_default]
Compiling architecture behavioral of entity xil_defaultlib.FifoBuffer [\FifoBuffer(8,2)\]
Compiling architecture behavioral of entity xil_defaultlib.NullReadListener [nullreadlistener_default]
Compiling architecture behavioral of entity xil_defaultlib.CharBufferModule [charbuffermodule_default]
Compiling architecture behavioral of entity xil_defaultlib.IQSerializer [\IQSerializer(8)\]
Compiling architecture behavioral of entity xil_defaultlib.CharToIQ [\CharToIQ(7,0)\]
Compiling architecture behavioral of entity xil_defaultlib.ModemTx [modemtx_default]
Compiling architecture behavior of entity xil_defaultlib.transmitter_tb
Built simulation snapshot Transmitter_tb_behav
