// Seed: 7515124
module module_0 (
    output tri id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5
);
  wire id_7;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output wor id_3,
    input supply0 id_4,
    input tri id_5#(.id_12(-1)),
    output tri0 id_6
    , id_13,
    input wor id_7,
    input tri1 id_8,
    output supply0 id_9,
    inout tri0 id_10
);
  assign id_6 = id_13 - 1'b0 & 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_8,
      id_5,
      id_2,
      id_8
  );
  assign modCall_1.id_5 = 0;
  logic [-1 : -1  +  -1 'h0 &  1  + ""] id_14;
  ;
  assign id_14 = (id_7);
endmodule
