// Seed: 904705903
module module_0;
  logic [-1 : 1 'b0] id_1 = -1;
  logic id_2;
  assign id_2 = id_2;
  wire [-1 'b0 : 1] id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wand id_3,
    input supply1 id_4,
    input tri id_5,
    output wire id_6,
    input wor id_7,
    input tri0 id_8,
    output tri id_9,
    output tri id_10,
    input wire id_11,
    output wire id_12,
    output wand id_13,
    output wand id_14,
    input wand id_15
    , id_21,
    input supply0 id_16,
    input supply1 id_17,
    input wire id_18,
    output supply0 id_19
);
  logic [1 : 1] id_22;
  module_0 modCall_1 ();
  assign id_21 = -1'b0;
endmodule
