{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699233665237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699233665243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 17:21:05 2023 " "Processing started: Sun Nov 05 17:21:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699233665243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233665243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233665244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699233665641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699233665641 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "vga_demo.sv(28) " "Verilog HDL Module Instantiation warning at vga_demo.sv(28): ignored dangling comma in List of Port Connections" {  } { { "vga_demo.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/vga_demo.sv" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1699233671843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "vga_demo.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/vga_demo.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699233671845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233671845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_syn_task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_syn_task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_syn_task2 " "Found entity 1: tb_syn_task2" {  } { { "tb_syn_task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/tb_syn_task2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699233671846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233671846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_syn_fillscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_syn_fillscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_syn_fillscreen " "Found entity 1: tb_syn_fillscreen" {  } { { "tb_syn_fillscreen.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/tb_syn_fillscreen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699233671847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233671847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rtl_task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_rtl_task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rtl_task2 " "Found entity 1: tb_rtl_task2" {  } { { "tb_rtl_task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/tb_rtl_task2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699233671848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233671848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rtl_fillscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_rtl_fillscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rtl_fillscreen " "Found entity 1: tb_rtl_fillscreen" {  } { { "tb_rtl_fillscreen.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/tb_rtl_fillscreen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699233671849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233671849 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "task2.sv(29) " "Verilog HDL Module Instantiation warning at task2.sv(29): ignored dangling comma in List of Port Connections" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1699233671850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699233671850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233671850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_x VGA_X fillscreen.sv(3) " "Verilog HDL Declaration information at fillscreen.sv(3): object \"vga_x\" differs only in case from object \"VGA_X\" in the same scope" {  } { { "fillscreen.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/fillscreen.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699233671851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_y VGA_Y fillscreen.sv(3) " "Verilog HDL Declaration information at fillscreen.sv(3): object \"vga_y\" differs only in case from object \"VGA_Y\" in the same scope" {  } { { "fillscreen.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/fillscreen.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699233671851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fillscreen.sv(2) " "Verilog HDL Declaration information at fillscreen.sv(2): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "fillscreen.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/fillscreen.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699233671852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fillscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file fillscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fillscreen " "Found entity 1: fillscreen" {  } { { "fillscreen.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/fillscreen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699233671852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233671852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task2 " "Elaborating entity \"task2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699233671884 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "task2.sv(32) " "Verilog HDL warning at task2.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 32 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1699233671888 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task2.sv(2) " "Output port \"LEDR\" at task2.sv(2) has no driver" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699233671889 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task2.sv(3) " "Output port \"HEX0\" at task2.sv(3) has no driver" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699233671889 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task2.sv(3) " "Output port \"HEX1\" at task2.sv(3) has no driver" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699233671889 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task2.sv(3) " "Output port \"HEX2\" at task2.sv(3) has no driver" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699233671889 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task2.sv(4) " "Output port \"HEX3\" at task2.sv(4) has no driver" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699233671889 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task2.sv(4) " "Output port \"HEX4\" at task2.sv(4) has no driver" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699233671889 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task2.sv(4) " "Output port \"HEX5\" at task2.sv(4) has no driver" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699233671889 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS task2.sv(6) " "Output port \"VGA_HS\" at task2.sv(6) has no driver" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699233671889 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS task2.sv(6) " "Output port \"VGA_VS\" at task2.sv(6) has no driver" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699233671889 "|task2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK task2.sv(6) " "Output port \"VGA_CLK\" at task2.sv(6) has no driver" {  } { { "task2.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699233671889 "|task2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fillscreen fillscreen:fs " "Elaborating entity \"fillscreen\" for hierarchy \"fillscreen:fs\"" {  } { { "task2.sv" "fs" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699233671903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fillscreen.sv(17) " "Verilog HDL assignment warning at fillscreen.sv(17): truncated value with size 32 to match size of target (3)" {  } { { "fillscreen.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/fillscreen.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699233671904 "|task2|fillscreen:fs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fillscreen.sv(35) " "Verilog HDL assignment warning at fillscreen.sv(35): truncated value with size 32 to match size of target (8)" {  } { { "fillscreen.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/fillscreen.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699233671904 "|task2|fillscreen:fs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fillscreen.sv(38) " "Verilog HDL assignment warning at fillscreen.sv(38): truncated value with size 32 to match size of target (7)" {  } { { "fillscreen.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/fillscreen.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699233671904 "|task2|fillscreen:fs"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "vga_u0 vga_adapter " "Node instance \"vga_u0\" instantiates undefined entity \"vga_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "task2.sv" "vga_u0" { Text "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/task2.sv" 29 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1699233671910 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/output_files/task2.map.smsg " "Generated suppressed messages file C:/Users/sants/Desktop/CPEN-311/Lab4/CPEN311-lab4/task2/output_files/task2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233671943 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699233671989 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 05 17:21:11 2023 " "Processing ended: Sun Nov 05 17:21:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699233671989 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699233671989 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699233671989 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233671989 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699233672593 ""}
