1 -299 -300  99301 3600  0 0
2 -299 3600  99601 7500  0 0
3 -299 7500  99301 11400  0 0
4 -299 11400  99901 15300  0 0
5 -299 15300  99001 19200  0 0
6 -299 19200  100501 23100  0 0
7 -299 23100  99301 27000  0 0
8 -299 27000  99901 30900  0 0
9 -299 30900  99301 34800  0 0
10 -299 34800  99601 38700  0 0
11 -299 38700  99601 42600  0 0
12 -299 42600  99901 46500  0 0
13 -299 46500  99301 50400  0 0
14 -299 50400  100801 54300  0 0
15 -299 54300  100801 58200  0 0
16 -299 58200  99901 62100  0 0
17 -299 62100  101101 66000  0 0
18 -299 66000  99001 69900  0 0
19 -299 69900  99301 73800  0 0
20 -299 73800  99901 77700  0 0
21 -299 77700  100201 81600  0 0
22 -299 81600  100501 85500  0 0
23 -299 85500  100201 89400  0 0
24 -299 89400  100801 93300  0 0
25 -299 93300  100501 97200  0 0
twpin_Cin[7] 39151 97500  39451 98100  3 -4
twpin_Cin[6] 44251 97500  44551 98100  3 -4
twpin_Cin[5] 42001 97500  42301 98100  3 -4
twpin_Cin[4] 48901 97500  49201 98100  3 -4
twpin_Cin[3] 66301 -1200  66601 -600  0 -3
twpin_Cin[2] 37801 -1200  38101 -600  0 -3
twpin_Cin[1] -1199 17153  -599 17453  7 -1
twpin_Cin[0] -1199 20452  -599 20752  7 -1
twpin_Rdy -1199 40553  -599 40853  7 -1
twpin_Vld 40051 -1200  40351 -600  0 -3
twpin_Xin[3] -1199 36600  -599 36900  7 -1
twpin_Xin[2] 44251 -1200  44551 -600  0 -3
twpin_Xin[1] 28201 -1200  28501 -600  0 -3
twpin_Xin[0] -1199 28747  -599 29047  7 -1
twpin_Xout[3] -1199 52147  -599 52447  7 -1
twpin_Xout[2] -1199 45060  -599 45360  7 -1
twpin_Xout[1] 36661 -1200  36961 -600  0 -3
twpin_Xout[0] -1199 24953  -599 25253  7 -1
twpin_Yin[3] -1199 29407  -599 29707  7 -1
twpin_Yin[2] -1199 67800  -599 68100  7 -1
twpin_Yin[1] -1199 72248  -599 72548  7 -1
twpin_Yin[0] -1199 32753  -599 33053  7 -1
twpin_Yout[3] -1199 48353  -599 48653  7 -1
twpin_Yout[2] -1199 44400  -599 44700  7 -1
twpin_Yout[1] 36001 -1200  36301 -600  0 -3
twpin_Yout[0] 38461 -1200  38761 -600  0 -3
twpin_clk -1199 49013  -599 49313  7 -1
