<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1144" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1144{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1144{left:497px;bottom:48px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3_1144{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1144{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1144{left:96px;bottom:1031px;letter-spacing:0.19px;}
#t6_1144{left:192px;bottom:1031px;letter-spacing:0.22px;}
#t7_1144{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_1144{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_1144{left:96px;bottom:953px;letter-spacing:0.11px;word-spacing:-0.39px;}
#ta_1144{left:96px;bottom:918px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tb_1144{left:96px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tc_1144{left:96px;bottom:875px;letter-spacing:0.14px;word-spacing:-0.45px;}
#td_1144{left:96px;bottom:853px;letter-spacing:0.11px;word-spacing:-0.45px;}
#te_1144{left:96px;bottom:818px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tf_1144{left:96px;bottom:797px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_1144{left:96px;bottom:775px;letter-spacing:0.12px;word-spacing:-0.48px;}
#th_1144{left:96px;bottom:754px;letter-spacing:0.13px;word-spacing:-1.09px;}
#ti_1144{left:96px;bottom:733px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tj_1144{left:96px;bottom:698px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_1144{left:96px;bottom:676px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_1144{left:96px;bottom:655px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_1144{left:96px;bottom:620px;letter-spacing:0.1px;word-spacing:-0.65px;}
#tn_1144{left:96px;bottom:598px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_1144{left:96px;bottom:577px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_1144{left:96px;bottom:555px;letter-spacing:0.13px;word-spacing:-1.05px;}
#tq_1144{left:96px;bottom:534px;letter-spacing:0.13px;word-spacing:-0.7px;}
#tr_1144{left:96px;bottom:513px;letter-spacing:0.09px;word-spacing:-0.42px;}
#ts_1144{left:96px;bottom:477px;letter-spacing:0.14px;word-spacing:-0.44px;}
#tt_1144{left:96px;bottom:456px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tu_1144{left:96px;bottom:435px;letter-spacing:0.12px;word-spacing:-0.63px;}
#tv_1144{left:96px;bottom:413px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_1144{left:96px;bottom:374px;letter-spacing:0.12px;}
#tx_1144{left:157px;bottom:374px;letter-spacing:0.21px;word-spacing:0.05px;}
#ty_1144{left:96px;bottom:338px;letter-spacing:0.14px;word-spacing:-0.47px;}
#tz_1144{left:96px;bottom:308px;}
#t10_1144{left:124px;bottom:308px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t11_1144{left:96px;bottom:280px;}
#t12_1144{left:124px;bottom:280px;letter-spacing:0.14px;word-spacing:-0.47px;}
#t13_1144{left:124px;bottom:259px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t14_1144{left:96px;bottom:231px;}
#t15_1144{left:128px;bottom:231px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t16_1144{left:96px;bottom:196px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t17_1144{left:96px;bottom:160px;letter-spacing:-0.09px;}
#t18_1144{left:166px;bottom:160px;letter-spacing:-0.15px;}
#t19_1144{left:96px;bottom:129px;letter-spacing:0.13px;}
#t1a_1144{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1144{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1144{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1144{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s4_1144{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1144{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1144{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_1144{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_1144{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1144" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1144Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1144" style="-webkit-user-select: none;"><object width="935" height="1210" data="1144/1144.svg" type="image/svg+xml" id="pdf1144" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1144" class="t s1_1144">689 </span><span id="t2_1144" class="t s2_1144">Platform Quality of Service (PQOS) Extension </span>
<span id="t3_1144" class="t s1_1144">AMD64 Technology </span><span id="t4_1144" class="t s1_1144">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1144" class="t s3_1144">19.3 </span><span id="t6_1144" class="t s3_1144">L3 Cache Monitoring </span>
<span id="t7_1144" class="t s4_1144">System software obtains the usage metrics for a particular resource by writing the RMID and Event </span>
<span id="t8_1144" class="t s4_1144">Identifier (EvtID) to the QM_EVTSEL register and then reading the usage count from the QM_CTR </span>
<span id="t9_1144" class="t s4_1144">register. See Section 19.3.1 for details on the PQM MSRs. </span>
<span id="ta_1144" class="t s4_1144">Each PQM usage metric is assigned an EvtID. The EvtID selects which of the monitored metrics is </span>
<span id="tb_1144" class="t s4_1144">reported for the specified RMID. The EvtID is one more than the event identifier as reported in EDX </span>
<span id="tc_1144" class="t s4_1144">by CPUID Fn0000_000F_x1. For example, the event identifier for L3 Cache Occupancy Monitoring </span>
<span id="td_1144" class="t s4_1144">is bit 0, thus its EvtID is 1. </span>
<span id="te_1144" class="t s4_1144">The association of an RMID with a processor is performed by writing an RMID to the PQR_ASSOC </span>
<span id="tf_1144" class="t s4_1144">MSR. Each logical processor can be assigned a unique RMID, or the same RMID can be assigned to </span>
<span id="tg_1144" class="t s4_1144">multiple logical processors to track a multi-threaded application’s shared resource usage. The </span>
<span id="th_1144" class="t s4_1144">monitoring hardware tracks and reports usage of shared resources (such as the L3 cache occupancy) on </span>
<span id="ti_1144" class="t s4_1144">a per-RMID basis. </span>
<span id="tj_1144" class="t s4_1144">Software may associate multiple processors with the same RMID at the same time. If the processors </span>
<span id="tk_1144" class="t s4_1144">are located within the same QOS Domain, the resource usage by all these processors is accumulated </span>
<span id="tl_1144" class="t s4_1144">and the total is reported by the monitoring hardware. </span>
<span id="tm_1144" class="t s4_1144">For PQOS Version 1.0 and 2.0, as identified by Family/Model, the QM_EVTSEL register is shared by </span>
<span id="tn_1144" class="t s4_1144">all the processors in a QOS Domain. It is software’s responsibility to ensure that no other process </span>
<span id="to_1144" class="t s4_1144">changes the QM_EVTSEL register between the time it is written and the time the QM_CTR read </span>
<span id="tp_1144" class="t s4_1144">occurs. For later implementations, each processor in the QOS Domain has a private QM_EVTSEL and </span>
<span id="tq_1144" class="t s4_1144">QM_CTR register pair, therefore software does not require synchronization between processors in the </span>
<span id="tr_1144" class="t s4_1144">QOS Domain to use the register pair. </span>
<span id="ts_1144" class="t s4_1144">Writing a value larger than the MAX_RMID (CPUID Fn0000_000F_EBX_x0[MAX_RMID] to the </span>
<span id="tt_1144" class="t s4_1144">QM_EVTSEL register will result in a #GP(0) exception. Writing to the QM_EVTSEL register an </span>
<span id="tu_1144" class="t s4_1144">undefined EvtID or an RMID value greater than the largest RMID supported for that specific resource </span>
<span id="tv_1144" class="t s4_1144">will cause the subsequent read of the QM_CTR to return 1 in the E (error) field. </span>
<span id="tw_1144" class="t s5_1144">19.3.1 </span><span id="tx_1144" class="t s5_1144">PQM MSRs </span>
<span id="ty_1144" class="t s4_1144">The following MSRs are used by the PQM feature: </span>
<span id="tz_1144" class="t s6_1144">• </span><span id="t10_1144" class="t s4_1144">PQR_ASSOC, MSR C8Fh. This MSR is used to assign an RMID to a logical processor. </span>
<span id="t11_1144" class="t s6_1144">• </span><span id="t12_1144" class="t s4_1144">QM_EVTSEL, MSR C8Dh. This MSR is used to request a selected usage metric for a given </span>
<span id="t13_1144" class="t s4_1144">RMID be returned to the QM_CTR MSR. </span>
<span id="t14_1144" class="t s6_1144">• </span><span id="t15_1144" class="t s4_1144">QM_CTR, MSR C8Eh. This MSR is used to report the requested usage metric. </span>
<span id="t16_1144" class="t s4_1144">Each of these MSRs are described in detail below. </span>
<span id="t17_1144" class="t s7_1144">19.3.1.1 </span><span id="t18_1144" class="t s7_1144">PQR_ASSOC </span>
<span id="t19_1144" class="t s4_1144">This MSR is used by system software to assign an RMID or a COS to a logical processor. </span>
<span id="t1a_1144" class="t s8_1144">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
