5 9 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd task2.1.vcd -o task2.1.cdd -v task2.1.v
3 0 $root $root NA 0 0
3 0 main main task2.1.v 1 38
2 1 6 10011 2 3b 2100a 0 0 1 2 1102 delay_for_awhile
2 2 7 50008 1 0 20004 0 0 1 4 0
2 3 7 10001 0 1 400 0 0 a
2 4 7 10008 1 37 6 2 3
2 5 8 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 8 10003 2 2c 2000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 12 50008 1 0 20004 0 0 1 4 0
2 8 12 10001 0 1 400 0 0 c
2 9 12 10008 1 37 1006 7 8
2 10 13 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 11 13 10003 2 2c 2000a 10 0 32 2 aa aa aa aa aa aa aa aa
2 12 14 50008 1 0 20008 0 0 1 4 1
2 13 14 10001 0 1 400 0 0 c
2 14 14 10008 1 37 a 12 13
1 a 3 830004 1 0 0 0 1 1 2
1 c 3 830007 1 0 0 0 1 1 102
4 6 0 0
4 4 6 6
4 1 4 0
4 14 0 0
4 11 14 0
4 9 11 11
3 3 main.delay_for_awhile main.delay_for_awhile task2.1.v 26 36
2 15 31 60009 1 0 20004 0 0 1 4 0
2 16 31 20002 0 1 400 0 0 b
2 17 31 20009 1 37 11006 15 16
2 18 32 c000c 2 1 c 0 0 c
2 19 32 4000a 0 2a 20000 0 0 1 2 2
2 20 32 4000c 3 27 2000a 18 19 1 2 2
2 21 33 60009 1 0 20008 0 0 1 4 1
2 22 33 20002 0 1 400 0 0 b
2 23 33 20009 1 37 a 21 22
1 b 28 830004 1 0 0 0 1 1 102
4 23 0 0
4 20 23 0
4 17 20 20
