--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_12mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
cha_no<0>   |    1.497(R)|      SLOW  |   -0.220(R)|      SLOW  |clk_12mhz_BUFGP   |   0.000|
cha_no<1>   |    1.715(R)|      SLOW  |   -0.423(R)|      SLOW  |clk_12mhz_BUFGP   |   0.000|
dip_led<0>  |    3.436(R)|      SLOW  |   -1.486(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
dip_led<1>  |    3.499(R)|      SLOW  |   -1.540(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
dip_led<2>  |    3.180(R)|      SLOW  |   -1.379(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
dip_led<3>  |    3.140(R)|      SLOW  |   -1.332(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
dip_led<4>  |    3.073(R)|      SLOW  |   -1.266(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
dip_led<5>  |    2.952(R)|      SLOW  |   -1.240(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
dip_led<6>  |    3.327(R)|      SLOW  |   -1.436(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
dip_led<7>  |    2.820(R)|      SLOW  |   -1.125(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
reset       |    6.292(R)|      SLOW  |   -0.517(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_12mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MOSI        |        11.785(R)|      SLOW  |         5.273(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
cs_DAC      |        10.576(R)|      SLOW  |         4.545(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
sck         |        11.453(R)|      SLOW  |         5.001(R)|      FAST  |clk_12mhz_BUFGP   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_12mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12mhz      |    3.986|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
lcd_dip        |SIG_PD         |   13.560|
lcd_dip        |sel_disp1      |   13.500|
lcd_dip        |sel_disp2      |   13.727|
lcd_dip        |sig_a          |   13.230|
lcd_dip        |sig_b          |   12.667|
lcd_dip        |sig_c          |   13.106|
lcd_dip        |sig_d          |   12.673|
lcd_dip        |sig_e          |   12.698|
lcd_dip        |sig_f          |   12.522|
lcd_dip        |sig_g          |   12.209|
---------------+---------------+---------+


Analysis completed Sun Sep 23 17:25:54 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



