# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SISO - parametrizovana sirina.srcs/sources_1/new/registar.vhd" \
"../../../../SISO - parametrizovana sirina.srcs/sim_1/new/registar_tb.vhd" \

# Do not sort compile order
nosort
