Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Oct  4 16:19:38 2018
| Host         : W0D063C98C19AD6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Danni_control_sets_placed.rpt
| Design       : Danni
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              27 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+-------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+---------------+-------------------------+------------------+----------------+
| ~Demo_DCM/inst/clk_out1 |               | o_SegmentAnodes_OBUF[0] |                1 |              1 |
|  Demo_DCM/inst/clk_out1 | r_CE2Hz       | o_SegmentAnodes_OBUF[0] |                3 |              4 |
|  Demo_DCM/inst/clk_out1 |               | o_SegmentAnodes_OBUF[0] |                7 |             26 |
+-------------------------+---------------+-------------------------+------------------+----------------+


