// Seed: 2487246521
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    output supply1 id_5,
    output uwire id_6,
    input wor id_7,
    input wor id_8,
    output wor id_9,
    input uwire id_10,
    output wire id_11,
    input tri id_12,
    output tri id_13,
    input wand id_14
);
  wire id_16 = 1;
  wire id_17;
  wire id_18, id_19;
  wire id_20;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input wor id_3,
    output supply0 id_4
);
  wire id_6;
  wire id_7;
  module_0(
      id_3, id_1, id_0, id_4, id_3, id_4, id_4, id_1, id_2, id_4, id_3, id_4, id_2, id_4, id_1
  );
endmodule
