#Build: Synplify Pro E-2011.03, Build 066R, Feb 23 2011
#install: C:\Synopsys\fpga_E201103
#OS: Windows XP 5.1
#Hostname: MJL-FPGA-DESIGN

#Implementation: rev_1

#Thu Aug 25 14:44:21 2011

$ Start of Compile
#Thu Aug 25 14:44:21 2011

Synopsys HDL Compiler, version comp550rc, Build 025R, built Feb 17 2011
@N|Running in 32-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

Synopsys VHDL Compiler, version comp550rc, Build 025R, built Feb 17 2011
@N|Running in 32-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Synopsys\fpga_E201103\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@I:: "C:\SSD upgrade\analog tests\header_star_ssdU.vhd"
@I:: "C:\SSD upgrade\analog tests\br_cell_1clk.vhd"
@I:: "C:\SSD upgrade\analog tests\dr_cell.vhd"
@I:: "C:\SSD upgrade\analog tests\mesure_temperature.vhd"
@I:: "C:\SSD upgrade\analog tests\comptage_temperature.vhd"
@I:: "C:\SSD upgrade\analog tests\dr_cell_avec_pulse.vhd"
@I:: "C:\SSD upgrade\analog tests\mega_func_pll_40MHz_switchover_cycloneIII.vhd"
@I:: "C:\SSD upgrade\analog tests\ir_5_bits.vhd"
@I:: "C:\SSD upgrade\analog tests\ir_cell.vhd"
@I:: "C:\SSD upgrade\analog tests\mux_2_1.vhd"
@I:: "C:\SSD upgrade\analog tests\mux_tdo.vhd"
@I:: "C:\SSD upgrade\analog tests\tap_control.vhd"
@I:: "C:\SSD upgrade\analog tests\dr_x_bits.vhd"
@I:: "C:\SSD upgrade\analog tests\dr_x_bits_init.vhd"
@I:: "C:\SSD upgrade\analog tests\dr_x_bits_avec_pulse.vhd"
@I:: "C:\SSD upgrade\analog tests\identificateur_8bits.vhd"
@I:: "C:\SSD upgrade\analog tests\filtre_latchup.vhd"
@I:: "C:\SSD upgrade\analog tests\memoire_latchup.vhd"
@I:: "C:\SSD upgrade\analog tests\memoire_latchup_general.vhd"
@I:: "C:\SSD upgrade\analog tests\memoire_tokenout_echelle.vhd"
@I:: "C:\SSD upgrade\analog tests\signaux_hybrides.vhd"
@I:: "C:\SSD upgrade\analog tests\gestion_hybrides_v4.vhd"
@I:: "C:\SSD upgrade\analog tests\mega_func_fifo8x256_cycloneIII.vhd"
@I:: "C:\SSD upgrade\analog tests\mega_func_fifo21x32_cycloneIII.vhd"
@I:: "C:\SSD upgrade\analog tests\date_stamp.vhd"
@I:: "C:\SSD upgrade\analog tests\ladder_fpga.vhd"
@I:: "C:\SSD upgrade\analog tests\shiftreg.vhd"
VHDL syntax check successful!
File C:\SSD upgrade\analog tests\ladder_fpga.vhd changed - recompiling
# Thu Aug 25 14:44:24 2011

###########################################################]
Synopsys Verilog Compiler, version comp550rc, Build 030R, built Feb 22 2011
@N|Running in 32-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\Synopsys\fpga_E201103\lib\altera\altera.v"
@I::"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\cycloneiii.v"
@I::"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_mf.v"
@I::"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_lpm.v"
@I::"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_primitives.v"
@I::"C:\Synopsys\fpga_E201103\lib\vlog\hypermods.v"
@I::"C:\SSD upgrade\analog tests\C__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v"
Verilog syntax check successful!
# Thu Aug 25 14:44:24 2011

###########################################################]
@N: CD720 :"C:\Synopsys\fpga_E201103\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@I:: "C:\SSD upgrade\analog tests\header_star_ssdU.vhd"
@I:: "C:\SSD upgrade\analog tests\br_cell_1clk.vhd"
@I:: "C:\SSD upgrade\analog tests\dr_cell.vhd"
@I:: "C:\SSD upgrade\analog tests\mesure_temperature.vhd"
@I:: "C:\SSD upgrade\analog tests\comptage_temperature.vhd"
@I:: "C:\SSD upgrade\analog tests\dr_cell_avec_pulse.vhd"
@I:: "C:\SSD upgrade\analog tests\mega_func_pll_40MHz_switchover_cycloneIII.vhd"
@I:: "C:\SSD upgrade\analog tests\ir_5_bits.vhd"
@I:: "C:\SSD upgrade\analog tests\ir_cell.vhd"
@I:: "C:\SSD upgrade\analog tests\mux_2_1.vhd"
@I:: "C:\SSD upgrade\analog tests\mux_tdo.vhd"
@I:: "C:\SSD upgrade\analog tests\tap_control.vhd"
@I:: "C:\SSD upgrade\analog tests\dr_x_bits.vhd"
@I:: "C:\SSD upgrade\analog tests\dr_x_bits_init.vhd"
@I:: "C:\SSD upgrade\analog tests\dr_x_bits_avec_pulse.vhd"
@I:: "C:\SSD upgrade\analog tests\identificateur_8bits.vhd"
@I:: "C:\SSD upgrade\analog tests\filtre_latchup.vhd"
@I:: "C:\SSD upgrade\analog tests\memoire_latchup.vhd"
@I:: "C:\SSD upgrade\analog tests\memoire_latchup_general.vhd"
@I:: "C:\SSD upgrade\analog tests\memoire_tokenout_echelle.vhd"
@I:: "C:\SSD upgrade\analog tests\signaux_hybrides.vhd"
@I:: "C:\SSD upgrade\analog tests\gestion_hybrides_v4.vhd"
@I:: "C:\SSD upgrade\analog tests\mega_func_fifo8x256_cycloneIII.vhd"
@I:: "C:\SSD upgrade\analog tests\mega_func_fifo21x32_cycloneIII.vhd"
@I:: "C:\SSD upgrade\analog tests\date_stamp.vhd"
@I:: "C:\SSD upgrade\analog tests\ladder_fpga.vhd"
@I:: "C:\SSD upgrade\analog tests\shiftreg.vhd"
VHDL syntax check successful!
File C:\SSD upgrade\analog tests\ladder_fpga.vhd changed - recompiling
@N: CD630 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":122:7:122:17|Synthesizing work.ladder_fpga.ladder_fpga_arch 
@N: CD231 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":218:30:218:31|Using onehot encoding for type state_event_controller (st_ev_ctrl_wait4hold="100000")
@N: CD231 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":222:31:222:32|Using onehot encoding for type state_level_shifter_dac (st_lev_shft_pre_cs="1000000")
@N: CD231 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":226:26:226:27|Using onehot encoding for type acquire_state_type (acq_idle="10000000000000000000")
@W: CD609 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1281:24:1281:41|Index value 0 to 16 could be out of prefix range 0 to 15 
@W: CD604 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1603:6:1603:19|OTHERS clause is not synthesized 
@W: CD604 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1651:6:1651:19|OTHERS clause is not synthesized 
@W: CD604 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":2215:6:2215:19|OTHERS clause is not synthesized 
@W: CD638 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":569:7:569:35|Signal ladder_fpga_fifo8_to_usb_wr_d is undriven 
@W: CD638 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":570:7:570:36|Signal ladder_fpga_fifo8_to_usb_wr_dd is undriven 
@N: CD630 :"C:\SSD upgrade\analog tests\mega_func_fifo8x256_cycloneIII.vhd":42:7:42:36|Synthesizing work.mega_func_fifo8x256_cycloneiii.syn 
Post processing for work.mega_func_fifo8x256_cycloneiii.syn
@N: CD630 :"C:\SSD upgrade\analog tests\mega_func_fifo21x32_cycloneIII.vhd":42:7:42:36|Synthesizing work.mega_func_fifo21x32_cycloneiii.syn 
Post processing for work.mega_func_fifo21x32_cycloneiii.syn
@N: CD630 :"C:\SSD upgrade\analog tests\mesure_temperature.vhd":22:7:22:24|Synthesizing work.mesure_temperature.structurel 
@N: CD231 :"C:\SSD upgrade\analog tests\mesure_temperature.vhd":127:21:127:22|Using onehot encoding for type temp_mesu_state (st_temp_mesu_repos="10000000")
@W: CD604 :"C:\SSD upgrade\analog tests\mesure_temperature.vhd":210:1:210:14|OTHERS clause is not synthesized 
@N: CD630 :"C:\SSD upgrade\analog tests\comptage_temperature.vhd":23:7:23:26|Synthesizing work.comptage_temperature.un_max6575h 
Post processing for work.comptage_temperature.un_max6575h
Post processing for work.mesure_temperature.structurel
@W: CL169 :"C:\SSD upgrade\analog tests\mesure_temperature.vhd":218:1:218:2|Pruning Register temperature_o_cl  
@W: CL111 :"C:\SSD upgrade\analog tests\mesure_temperature.vhd":224:7:224:106|All reachable assignments to temperature_o assign '0', register removed by optimization
@N: CD630 :"C:\SSD upgrade\analog tests\shiftreg.vhd":42:7:42:14|Synthesizing work.shiftreg.syn 
Post processing for work.shiftreg.syn
@N: CD630 :"C:\SSD upgrade\analog tests\gestion_hybrides_v4.vhd":37:7:37:25|Synthesizing work.gestion_hybrides_v4.gestion_hybrides_v4_arch 
@N: CD630 :"C:\SSD upgrade\analog tests\memoire_tokenout_echelle.vhd":22:7:22:30|Synthesizing work.memoire_tokenout_echelle.bascule_16_rs_asynchrone 
Post processing for work.memoire_tokenout_echelle.bascule_16_rs_asynchrone
@N: CD630 :"C:\SSD upgrade\analog tests\signaux_hybrides.vhd":54:7:54:22|Synthesizing work.signaux_hybrides.signaux_hybrides_arch 
Post processing for work.signaux_hybrides.signaux_hybrides_arch
@N: CD630 :"C:\SSD upgrade\analog tests\memoire_latchup_general.vhd":21:7:21:29|Synthesizing work.memoire_latchup_general.a 
@N: CD630 :"C:\SSD upgrade\analog tests\memoire_latchup.vhd":39:7:39:21|Synthesizing work.memoire_latchup.pilotage_alim 
Post processing for work.memoire_latchup.pilotage_alim
Post processing for work.memoire_latchup_general.a
@N: CD630 :"C:\SSD upgrade\analog tests\filtre_latchup.vhd":42:7:42:20|Synthesizing work.filtre_latchup.ignore_courant_de_demarrage 
Post processing for work.filtre_latchup.ignore_courant_de_demarrage
Post processing for work.gestion_hybrides_v4.gestion_hybrides_v4_arch
@N: CD630 :"C:\SSD upgrade\analog tests\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
@N: CD630 :"C:\SSD upgrade\analog tests\dr_cell.vhd":26:7:26:13|Synthesizing work.dr_cell.behavioral 
Post processing for work.dr_cell.behavioral
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\SSD upgrade\analog tests\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\SSD upgrade\analog tests\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\SSD upgrade\analog tests\dr_x_bits_avec_pulse.vhd":25:7:25:26|Synthesizing work.dr_x_bits_avec_pulse.structural 
@N: CD630 :"C:\SSD upgrade\analog tests\dr_cell_avec_pulse.vhd":23:7:23:24|Synthesizing work.dr_cell_avec_pulse.behavioral 
Post processing for work.dr_cell_avec_pulse.behavioral
Post processing for work.dr_x_bits_avec_pulse.structural
@N: CD630 :"C:\SSD upgrade\analog tests\mux_2_1.vhd":16:7:16:13|Synthesizing work.mux_2_1.behavioral 
Post processing for work.mux_2_1.behavioral
@N: CD630 :"C:\SSD upgrade\analog tests\mux_tdo.vhd":31:7:31:13|Synthesizing work.mux_tdo.behavioral 
Post processing for work.mux_tdo.behavioral
@N: CD630 :"C:\SSD upgrade\analog tests\dr_x_bits_init.vhd":27:7:27:20|Synthesizing work.dr_x_bits_init.structural 
Post processing for work.dr_x_bits_init.structural
@N: CD630 :"C:\SSD upgrade\analog tests\dr_x_bits_init.vhd":27:7:27:20|Synthesizing work.dr_x_bits_init.structural 
Post processing for work.dr_x_bits_init.structural
@N: CD630 :"C:\SSD upgrade\analog tests\dr_x_bits_init.vhd":27:7:27:20|Synthesizing work.dr_x_bits_init.structural 
Post processing for work.dr_x_bits_init.structural
@N: CD630 :"C:\SSD upgrade\analog tests\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\SSD upgrade\analog tests\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\SSD upgrade\analog tests\dr_x_bits.vhd":25:7:25:15|Synthesizing work.dr_x_bits.structural 
Post processing for work.dr_x_bits.structural
@N: CD630 :"C:\SSD upgrade\analog tests\ir_5_bits.vhd":27:7:27:15|Synthesizing work.ir_5_bits.structural 
@N: CD630 :"C:\SSD upgrade\analog tests\ir_cell.vhd":24:7:24:13|Synthesizing work.ir_cell.behavioral 
Post processing for work.ir_cell.behavioral
Post processing for work.ir_5_bits.structural
@N: CD630 :"C:\SSD upgrade\analog tests\tap_control.vhd":38:7:38:17|Synthesizing work.tap_control.a 
@N: CD231 :"C:\SSD upgrade\analog tests\tap_control.vhd":61:13:61:14|Using onehot encoding for type state (test_logic_reset="1000000000000000")
@W: CD604 :"C:\SSD upgrade\analog tests\tap_control.vhd":200:1:200:14|OTHERS clause is not synthesized 
Post processing for work.tap_control.a
@N: CD630 :"C:\SSD upgrade\analog tests\mega_func_pll_40MHz_switchover_cycloneIII.vhd":42:7:42:47|Synthesizing work.mega_func_pll_40mhz_switchover_cycloneiii.syn 
Post processing for work.mega_func_pll_40mhz_switchover_cycloneiii.syn
Post processing for work.ladder_fpga.ladder_fpga_arch
@W: CL169 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":2123:2:2123:3|Pruning Register tokenin_pulse_duration(3 downto 0)  
@W: CL169 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":2123:2:2123:3|Pruning Register tokenin_pulse_ok  
@W: CL169 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1661:2:1661:3|Pruning Register ladder_fpga_flux_compactor_status(4 downto 0)  
@W: CL265 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Pruning bit 9 of acquire_adcs.data_to_send_1(9 downto 0) - not in use ... 
@W: CL265 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Pruning bit 8 of acquire_adcs.data_to_send_1(9 downto 0) - not in use ... 
@W: CL265 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Pruning bit 7 of switch_val(7 downto 0) - not in use ... 
@W: CL265 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Pruning bit 6 of switch_val(7 downto 0) - not in use ... 
@W: CL265 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Pruning bit 5 of switch_val(7 downto 0) - not in use ... 
@W: CL265 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Pruning bit 4 of switch_val(7 downto 0) - not in use ... 
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Feedback mux created for signal ladder_fpga_fifo8_to_usb_input[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Feedback mux created for signal ladder_fpga_fifo8_to_usb_wr. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1661:2:1661:3|Feedback mux created for signal ladder_fpga_data_packer_temp[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Feedback mux created for signal n_adc[4:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Feedback mux created for signal n_preamble[3:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Feedback mux created for signal n_fifo[3:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Feedback mux created for signal ladder_fpga_fifo8_from_usb_rd. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Feedback mux created for signal n_delay[6:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Feedback mux created for signal n_bytes[2:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Feedback mux created for signal ladder_fpga_fifo21_rd. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Feedback mux created for signal n_convert[2:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1661:2:1661:3|Feedback mux created for signal shiftreg_clr. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Feedback mux created for signal data_to_send[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1661:2:1661:3|Feedback mux created for signal ladder_fpga_usb_wr. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Feedback mux created for signal tst_tokenin_echelle. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Feedback mux created for signal tst_holdin_echelle. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Feedback mux created for signal switch_val[3:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Feedback mux created for signal ladder_fpga_sc_reg_etat[21:6]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(6) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(7) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(8) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(9) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(10) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(11) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(12) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(13) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(14) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(15) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(16) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(17) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(18) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(19) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(20) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit ladder_fpga_sc_reg_etat(21) is always 0, optimizing ...
@N: CL201 :"C:\SSD upgrade\analog tests\tap_control.vhd":75:4:75:5|Trying to extract state machine for register etat_present
Extracted state machine for register etat_present
State machine has 16 reachable states with original encodings of:
   0000000000000001
   0000000000000010
   0000000000000100
   0000000000001000
   0000000000010000
   0000000000100000
   0000000001000000
   0000000010000000
   0000000100000000
   0000001000000000
   0000010000000000
   0000100000000000
   0001000000000000
   0010000000000000
   0100000000000000
   1000000000000000
@W: CL249 :"C:\SSD upgrade\analog tests\tap_control.vhd":75:4:75:5|Initial value is not supported on state machine etat_present
@N: CL201 :"C:\SSD upgrade\analog tests\mesure_temperature.vhd":188:1:188:2|Trying to extract state machine for register next_temp_mesu_state
Extracted state machine for register next_temp_mesu_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Register bit acquire_adcs.n_convert(2) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Register bit acquire_adcs.n_bytes(2) is always 0, optimizing ...
@W: CL189 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Register bit acquire_adcs.n_adc(4) is always 0, optimizing ...
@W: CL260 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Pruning Register bit 4 of n_adc(4 downto 0)  
@W: CL260 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Pruning Register bit 2 of n_bytes(2 downto 0)  
@W: CL260 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Pruning Register bit 2 of n_convert(2 downto 0)  
@N: CL201 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":2158:2:2158:3|Trying to extract state machine for register ladder_fpga_level_shifter_dac_state
Extracted state machine for register ladder_fpga_level_shifter_dac_state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1616:2:1616:3|Trying to extract state machine for register ladder_fpga_event_controller_state
Extracted state machine for register ladder_fpga_event_controller_state
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
@N: CL201 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1477:2:1477:3|Trying to extract state machine for register ladder_fpga_adc_bit_count_cs_integer
Extracted state machine for register ladder_fpga_adc_bit_count_cs_integer
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N: CL201 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Trying to extract state machine for register acquire_state
Extracted state machine for register acquire_state
State machine has 16 reachable states with original encodings of:
   00000000000000000001
   00000000000000000010
   00000000000000001000
   00000000000000010000
   00000000000000100000
   00000000000001000000
   00000000000010000000
   00000000010000000000
   00000000100000000000
   00000001000000000000
   00000010000000000000
   00000100000000000000
   00001000000000000000
   00010000000000000000
   01000000000000000000
   10000000000000000000
@W: CL190 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1998:2:1998:3|Optimizing register bit ladder_fpga_abort to a constant 0
@W: CL169 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1998:2:1998:3|Pruning Register ladder_fpga_abort  
@W: CL154 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":1989:2:1989:3|Clock on register ladder_fpga_nbr_abort is tied to a constant
@W: CL159 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":146:1:146:13|Input rdo_to_ladder is unused
@W: CL159 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":148:1:148:15|Input tokenin_echelle is unused
@W: CL158 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":161:4:161:16|Inout fibre_mod_scl is unused
@W: CL158 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":162:4:162:16|Inout fibre_mod_sda is unused
@W: CL159 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":194:4:194:10|Input xtal_en is unused
@W: CL159 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":195:4:195:22|Input sc_serdes_ou_connec is unused
@W: CL159 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":196:4:196:24|Input fpga_serdes_ou_connec is unused
@W: CL159 :"C:\SSD upgrade\analog tests\ladder_fpga.vhd":197:4:197:15|Input spare_switch is unused
# Thu Aug 25 14:44:26 2011

###########################################################]
@W:| Multiple cells (name:cycloneiii_crcblock) exist across languages, picking work.cycloneiii_crcblock, ignoring work.cycloneiii_crcblock@I::"C:\Synopsys\fpga_E201103\lib\altera\altera.v"
@I::"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\cycloneiii.v"
@I::"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_mf.v"
@I::"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_lpm.v"
@I::"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_primitives.v"
@I::"C:\Synopsys\fpga_E201103\lib\vlog\hypermods.v"
@I::"C:\SSD upgrade\analog tests\C__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v"
Verilog syntax check successful!
@N: CG364 :"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_mf.v":2441:7:2441:12|Synthesizing module altpll

	bandwidth=32'b00000000000000000000000000000000
	bandwidth_type=32'b01000001010101010101010001001111
	c0_high=32'b00000000000000000000000000000000
	c0_initial=32'b00000000000000000000000000000000
	c0_low=32'b00000000000000000000000000000000
	c0_mode=48'b010000100101100101010000010000010101001101010011
	c0_ph=32'b00000000000000000000000000000000
	c0_test_source=32'b00000000000000000000000000000101
	c1_high=32'b00000000000000000000000000000000
	c1_initial=32'b00000000000000000000000000000000
	c1_low=32'b00000000000000000000000000000000
	c1_mode=48'b010000100101100101010000010000010101001101010011
	c1_ph=32'b00000000000000000000000000000000
	c1_test_source=32'b00000000000000000000000000000101
	c1_use_casc_in=24'b010011110100011001000110
	c2_high=32'b00000000000000000000000000000000
	c2_initial=32'b00000000000000000000000000000000
	c2_low=32'b00000000000000000000000000000000
	c2_mode=48'b010000100101100101010000010000010101001101010011
	c2_ph=32'b00000000000000000000000000000000
	c2_test_source=32'b00000000000000000000000000000101
	c2_use_casc_in=24'b010011110100011001000110
	c3_high=32'b00000000000000000000000000000000
	c3_initial=32'b00000000000000000000000000000000
	c3_low=32'b00000000000000000000000000000000
	c3_mode=48'b010000100101100101010000010000010101001101010011
	c3_ph=32'b00000000000000000000000000000000
	c3_test_source=32'b00000000000000000000000000000101
	c3_use_casc_in=24'b010011110100011001000110
	c4_high=32'b00000000000000000000000000000000
	c4_initial=32'b00000000000000000000000000000000
	c4_low=32'b00000000000000000000000000000000
	c4_mode=48'b010000100101100101010000010000010101001101010011
	c4_ph=32'b00000000000000000000000000000000
	c4_test_source=32'b00000000000000000000000000000101
	c4_use_casc_in=24'b010011110100011001000110
	c5_high=32'b00000000000000000000000000000000
	c5_initial=32'b00000000000000000000000000000000
	c5_low=32'b00000000000000000000000000000000
	c5_mode=48'b010000100101100101010000010000010101001101010011
	c5_ph=32'b00000000000000000000000000000000
	c5_test_source=32'b00000000000000000000000000000101
	c5_use_casc_in=24'b010011110100011001000110
	c6_high=32'b00000000000000000000000000000000
	c6_initial=32'b00000000000000000000000000000000
	c6_low=32'b00000000000000000000000000000000
	c6_mode=48'b010000100101100101010000010000010101001101010011
	c6_ph=32'b00000000000000000000000000000000
	c6_test_source=32'b00000000000000000000000000000101
	c6_use_casc_in=24'b010011110100011001000110
	c7_high=32'b00000000000000000000000000000000
	c7_initial=32'b00000000000000000000000000000000
	c7_low=32'b00000000000000000000000000000000
	c7_mode=48'b010000100101100101010000010000010101001101010011
	c7_ph=32'b00000000000000000000000000000000
	c7_test_source=32'b00000000000000000000000000000101
	c7_use_casc_in=24'b010011110100011001000110
	c8_high=32'b00000000000000000000000000000000
	c8_initial=32'b00000000000000000000000000000000
	c8_low=32'b00000000000000000000000000000000
	c8_mode=48'b010000100101100101010000010000010101001101010011
	c8_ph=32'b00000000000000000000000000000000
	c8_test_source=32'b00000000000000000000000000000101
	c8_use_casc_in=24'b010011110100011001000110
	c9_high=32'b00000000000000000000000000000000
	c9_initial=32'b00000000000000000000000000000000
	c9_low=32'b00000000000000000000000000000000
	c9_mode=48'b010000100101100101010000010000010101001101010011
	c9_ph=32'b00000000000000000000000000000000
	c9_test_source=32'b00000000000000000000000000000101
	c9_use_casc_in=24'b010011110100011001000110
	charge_pump_current=32'b00000000000000000000000000000010
	charge_pump_current_bits=32'b00000000000000000010011100001111
	clk0_counter=16'b0100011100110000
	clk0_divide_by=32'b00000000000000000000000000000001
	clk0_duty_cycle=32'b00000000000000000000000000110010
	clk0_multiply_by=32'b00000000000000000000000000000001
	clk0_output_frequency=32'b00000000000000000000000000000000
	clk0_phase_shift=8'b00110000
	clk0_time_delay=8'b00110000
	clk0_use_even_counter_mode=24'b010011110100011001000110
	clk0_use_even_counter_value=24'b010011110100011001000110
	clk1_counter=16'b0100011100110000
	clk1_divide_by=32'b00000000000000000000000000000001
	clk1_duty_cycle=32'b00000000000000000000000000110010
	clk1_multiply_by=32'b00000000000000000000000000000010
	clk1_output_frequency=32'b00000000000000000000000000000000
	clk1_phase_shift=8'b00110000
	clk1_time_delay=8'b00110000
	clk1_use_even_counter_mode=24'b010011110100011001000110
	clk1_use_even_counter_value=24'b010011110100011001000110
	clk2_counter=16'b0100011100110000
	clk2_divide_by=32'b00000000000000000000000000001010
	clk2_duty_cycle=32'b00000000000000000000000000110010
	clk2_multiply_by=32'b00000000000000000000000000000001
	clk2_output_frequency=32'b00000000000000000000000000000000
	clk2_phase_shift=8'b00110000
	clk2_time_delay=8'b00110000
	clk2_use_even_counter_mode=24'b010011110100011001000110
	clk2_use_even_counter_value=24'b010011110100011001000110
	clk3_counter=16'b0100011100110000
	clk3_divide_by=32'b00000000000000000000000000101000
	clk3_duty_cycle=32'b00000000000000000000000000110010
	clk3_multiply_by=32'b00000000000000000000000000000001
	clk3_phase_shift=8'b00110000
	clk3_time_delay=8'b00110000
	clk3_use_even_counter_mode=24'b010011110100011001000110
	clk3_use_even_counter_value=24'b010011110100011001000110
	clk4_counter=16'b0100011100110000
	clk4_divide_by=32'b00000000000000000000000000000001
	clk4_duty_cycle=32'b00000000000000000000000000110010
	clk4_multiply_by=32'b00000000000000000000000000000001
	clk4_phase_shift=8'b00110000
	clk4_time_delay=8'b00110000
	clk4_use_even_counter_mode=24'b010011110100011001000110
	clk4_use_even_counter_value=24'b010011110100011001000110
	clk5_counter=16'b0100011100110000
	clk5_divide_by=32'b00000000000000000000000000000001
	clk5_duty_cycle=32'b00000000000000000000000000110010
	clk5_multiply_by=32'b00000000000000000000000000000001
	clk5_phase_shift=8'b00110000
	clk5_time_delay=8'b00110000
	clk5_use_even_counter_mode=24'b010011110100011001000110
	clk5_use_even_counter_value=24'b010011110100011001000110
	clk6_counter=16'b0100010100110000
	clk6_divide_by=32'b00000000000000000000000000000000
	clk6_duty_cycle=32'b00000000000000000000000000110010
	clk6_multiply_by=32'b00000000000000000000000000000000
	clk6_phase_shift=8'b00110000
	clk6_use_even_counter_mode=24'b010011110100011001000110
	clk6_use_even_counter_value=24'b010011110100011001000110
	clk7_counter=16'b0100010100110001
	clk7_divide_by=32'b00000000000000000000000000000000
	clk7_duty_cycle=32'b00000000000000000000000000110010
	clk7_multiply_by=32'b00000000000000000000000000000000
	clk7_phase_shift=8'b00110000
	clk7_use_even_counter_mode=24'b010011110100011001000110
	clk7_use_even_counter_value=24'b010011110100011001000110
	clk8_counter=16'b0100010100110010
	clk8_divide_by=32'b00000000000000000000000000000000
	clk8_duty_cycle=32'b00000000000000000000000000110010
	clk8_multiply_by=32'b00000000000000000000000000000000
	clk8_phase_shift=8'b00110000
	clk8_use_even_counter_mode=24'b010011110100011001000110
	clk8_use_even_counter_value=24'b010011110100011001000110
	clk9_counter=16'b0100010100110011
	clk9_divide_by=32'b00000000000000000000000000000000
	clk9_duty_cycle=32'b00000000000000000000000000110010
	clk9_multiply_by=32'b00000000000000000000000000000000
	clk9_phase_shift=8'b00110000
	clk9_use_even_counter_mode=24'b010011110100011001000110
	clk9_use_even_counter_value=24'b010011110100011001000110
	compensate_clock=32'b01000011010011000100101100110000
	down_spread=8'b00110000
	dpa_divide_by=32'b00000000000000000000000000000001
	dpa_divider=32'b00000000000000000000000000000000
	dpa_multiply_by=32'b00000000000000000000000000000000
	e0_high=32'b00000000000000000000000000000001
	e0_initial=32'b00000000000000000000000000000001
	e0_low=32'b00000000000000000000000000000001
	e0_mode=48'b010000100101100101010000010000010101001101010011
	e0_ph=32'b00000000000000000000000000000000
	e0_time_delay=32'b00000000000000000000000000000000
	e1_high=32'b00000000000000000000000000000001
	e1_initial=32'b00000000000000000000000000000001
	e1_low=32'b00000000000000000000000000000001
	e1_mode=48'b010000100101100101010000010000010101001101010011
	e1_ph=32'b00000000000000000000000000000000
	e1_time_delay=32'b00000000000000000000000000000000
	e2_high=32'b00000000000000000000000000000001
	e2_initial=32'b00000000000000000000000000000001
	e2_low=32'b00000000000000000000000000000001
	e2_mode=48'b010000100101100101010000010000010101001101010011
	e2_ph=32'b00000000000000000000000000000000
	e2_time_delay=32'b00000000000000000000000000000000
	e3_high=32'b00000000000000000000000000000001
	e3_initial=32'b00000000000000000000000000000001
	e3_low=32'b00000000000000000000000000000001
	e3_mode=48'b010000100101100101010000010000010101001101010011
	e3_ph=32'b00000000000000000000000000000000
	e3_time_delay=32'b00000000000000000000000000000000
	enable0_counter=16'b0100110000110000
	enable1_counter=16'b0100110000110000
	enable_switch_over_counter=24'b010011110100011001000110
	extclk0_counter=16'b0100010100110000
	extclk0_divide_by=32'b00000000000000000000000000000001
	extclk0_duty_cycle=32'b00000000000000000000000000110010
	extclk0_multiply_by=32'b00000000000000000000000000000001
	extclk0_phase_shift=8'b00110000
	extclk0_time_delay=8'b00110000
	extclk1_counter=16'b0100010100110001
	extclk1_divide_by=32'b00000000000000000000000000000001
	extclk1_duty_cycle=32'b00000000000000000000000000110010
	extclk1_multiply_by=32'b00000000000000000000000000000001
	extclk1_phase_shift=8'b00110000
	extclk1_time_delay=8'b00110000
	extclk2_counter=16'b0100010100110010
	extclk2_divide_by=32'b00000000000000000000000000000001
	extclk2_duty_cycle=32'b00000000000000000000000000110010
	extclk2_multiply_by=32'b00000000000000000000000000000001
	extclk2_phase_shift=8'b00110000
	extclk2_time_delay=8'b00110000
	extclk3_counter=16'b0100010100110011
	extclk3_divide_by=32'b00000000000000000000000000000001
	extclk3_duty_cycle=32'b00000000000000000000000000110010
	extclk3_multiply_by=32'b00000000000000000000000000000001
	extclk3_phase_shift=8'b00110000
	extclk3_time_delay=8'b00110000
	feedback_source=56'b01000101010110000101010001000011010011000100101100110000
	g0_high=32'b00000000000000000000000000000001
	g0_initial=32'b00000000000000000000000000000001
	g0_low=32'b00000000000000000000000000000001
	g0_mode=48'b010000100101100101010000010000010101001101010011
	g0_ph=32'b00000000000000000000000000000000
	g0_time_delay=32'b00000000000000000000000000000000
	g1_high=32'b00000000000000000000000000000001
	g1_initial=32'b00000000000000000000000000000001
	g1_low=32'b00000000000000000000000000000001
	g1_mode=48'b010000100101100101010000010000010101001101010011
	g1_ph=32'b00000000000000000000000000000000
	g1_time_delay=32'b00000000000000000000000000000000
	g2_high=32'b00000000000000000000000000000001
	g2_initial=32'b00000000000000000000000000000001
	g2_low=32'b00000000000000000000000000000001
	g2_mode=48'b010000100101100101010000010000010101001101010011
	g2_ph=32'b00000000000000000000000000000000
	g2_time_delay=32'b00000000000000000000000000000000
	g3_high=32'b00000000000000000000000000000001
	g3_initial=32'b00000000000000000000000000000001
	g3_low=32'b00000000000000000000000000000001
	g3_mode=48'b010000100101100101010000010000010101001101010011
	g3_ph=32'b00000000000000000000000000000000
	g3_time_delay=32'b00000000000000000000000000000000
	gate_lock_counter=32'b00000000000000000000000000000000
	gate_lock_signal=16'b0100111001001111
	inclk0_input_frequency=32'b00000000000000000110000110101000
	inclk1_input_frequency=32'b00000000000000000110000110101000
	intended_device_family=88'b0100001101111001011000110110110001101111011011100110010100100000010010010100100101001001
	invalid_lock_multiplier=32'b00000000000000000000000000000101
	l0_high=32'b00000000000000000000000000000001
	l0_initial=32'b00000000000000000000000000000001
	l0_low=32'b00000000000000000000000000000001
	l0_mode=48'b010000100101100101010000010000010101001101010011
	l0_ph=32'b00000000000000000000000000000000
	l0_time_delay=32'b00000000000000000000000000000000
	l1_high=32'b00000000000000000000000000000001
	l1_initial=32'b00000000000000000000000000000001
	l1_low=32'b00000000000000000000000000000001
	l1_mode=48'b010000100101100101010000010000010101001101010011
	l1_ph=32'b00000000000000000000000000000000
	l1_time_delay=32'b00000000000000000000000000000000
	lock_high=32'b00000000000000000000000000000001
	lock_low=32'b00000000000000000000000000000001
	lock_window_ui=40'b0010000000110000001011100011000000110101
	lock_window_ui_bits=48'b010101010100111001010101010100110100010101000100
	loop_filter_c=32'b00000000000000000000000000000101
	loop_filter_c_bits=32'b00000000000000000010011100001111
	loop_filter_r=72'b001000000011000100101110001100000011000000110000001100000011000000110000
	loop_filter_r_bits=32'b00000000000000000010011100001111
	lpm_hint=472'b0100001101000010010110000101111101001101010011110100010001010101010011000100010101011111010100000101001001000101010001100100100101011000001111010110110101100101011001110110000101011111011001100111010101101110011000110101111101110000011011000110110001011111001101000011000001001101010010000111101001011111011100110111011101101001011101000110001101101000011011110111011001100101011100100101111101100011011110010110001101101100011011110110111001100101010010010100100101001001
	lpm_type=48'b011000010110110001110100011100000110110001101100
	m=32'b00000000000000000000000000000000
	m2=32'b00000000000000000000000000000001
	m_initial=32'b00000000000000000000000000000000
	m_ph=32'b00000000000000000000000000000000
	m_test_source=32'b00000000000000000000000000000101
	m_time_delay=32'b00000000000000000000000000000000
	n=32'b00000000000000000000000000000001
	n2=32'b00000000000000000000000000000001
	n_time_delay=32'b00000000000000000000000000000000
	operation_mode=48'b010011100100111101010010010011010100000101001100
	pfd_max=32'b00000000000000000000000000000000
	pfd_min=32'b00000000000000000000000000000000
	pll_type=32'b01000001010101010101010001001111
	port_activeclock=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_areset=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk0=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk1=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk2=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk3=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clk4=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk5=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk6=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk7=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk8=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clk9=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkbad0=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clkbad1=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_clkena0=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena1=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena2=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena3=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena4=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkena5=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkloss=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_clkswitch=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_configupdate=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_enable0=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_enable1=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclk0=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclk1=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclk2=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclk3=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_extclkena0=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclkena1=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclkena2=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_extclkena3=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_fbin=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_fbout=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_inclk0=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_inclk1=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_locked=72'b010100000100111101010010010101000101111101010101010100110100010101000100
	port_pfdena=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phasecounterselect=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phasedone=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phasestep=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_phaseupdown=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_pllena=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanaclr=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanclk=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanclkena=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scandata=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scandataout=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scandone=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanread=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_scanwrite=88'b0101000001001111010100100101010001011111010101010100111001010101010100110100010101000100
	port_sclkout0=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_sclkout1=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_vcooverrange=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	port_vcounderrange=136'b0101000001001111010100100101010001011111010000110100111101001110010011100100010101000011010101000100100101010110010010010101010001011001
	primary_clock=48'b011010010110111001100011011011000110101100110000
	qualify_conf_done=24'b010011110100011001000110
	scan_chain=32'b01001100010011110100111001000111
	scan_chain_mif_file=48'b010101010100111001010101010100110100010101000100
	sclkout0_phase_shift=8'b00110000
	sclkout1_phase_shift=8'b00110000
	self_reset_on_gated_loss_lock=24'b010011110100011001000110
	self_reset_on_loss_lock=24'b010011110100011001000110
	sim_gate_lock_device_behavior=24'b010011110100011001000110
	skip_vco=24'b010011110100011001000110
	spread_frequency=32'b00000000000000000000000000000000
	ss=32'b00000000000000000000000000000001
	switch_over_counter=32'b00000000000000000000000000000000
	switch_over_on_gated_lock=24'b010011110100011001000110
	switch_over_on_lossclk=24'b010011110100011001000110
	switch_over_type=32'b01000001010101010101010001001111
	using_fbmimicbidir_port=24'b010011110100011001000110
	valid_lock_multiplier=32'b00000000000000000000000000000001
	vco_center=32'b00000000000000000000000000000000
	vco_divide_by=32'b00000000000000000000000000000000
	vco_frequency_control=32'b01000001010101010101010001001111
	vco_max=32'b00000000000000000000000000000000
	vco_min=32'b00000000000000000000000000000000
	vco_multiply_by=32'b00000000000000000000000000000000
	vco_phase_shift_step=32'b00000000000000000000000000000000
	vco_post_scale=32'b00000000000000000000000000000000
	vco_range_detector_high_bits=48'b010101010100111001010101010100110100010101000100
	vco_range_detector_low_bits=48'b010101010100111001010101010100110100010101000100
	width_clock=32'b00000000000000000000000000000101
	width_phasecounterselect=32'b00000000000000000000000000000100
   Generated name = altpll_Z1_layer1

@N: CG364 :"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_lpm.v":314:7:314:18|Synthesizing module lpm_shiftreg

	lpm_type=96'b010011000101000001001101010111110101001101001000010010010100011001010100010100100100010101000111
	lpm_width=32'b00000000000000000000000000001010
	lpm_avalue=48'b010101010100111001010101010100110100010101000100
	lpm_svalue=48'b010101010100111001010101010100110100010101000100
	lpm_pvalue=48'b010101010100111001010101010100110100010101000100
	lpm_direction=32'b01001100010001010100011001010100
	lpm_hint=48'b010101010100111001010101010100110100010101000100
   Generated name = lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1

@N: CG364 :"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_mf.v":861:7:861:12|Synthesizing module dcfifo

	add_ram_output_register=24'b010011110100011001000110
	add_usedw_msb_bit=24'b010011110100011001000110
	clocks_are_synchronized=40'b0100011001000001010011000101001101000101
	delay_rdusedw=32'b00000000000000000000000000000001
	delay_wrusedw=32'b00000000000000000000000000000001
	intended_device_family=88'b0100001101111001011000110110110001101111011011100110010100100000010010010100100101001001
	lpm_numwords=32'b00000000000000000000000000100000
	lpm_showahead=24'b010011110100011001000110
	lpm_width=32'b00000000000000000000000000010101
	lpm_widthu=32'b00000000000000000000000000000101
	overflow_checking=24'b010011110100011001000110
	rdsync_delaypipe=32'b00000000000000000000000000000101
	underflow_checking=24'b010011110100011001000110
	use_eab=16'b0100111101001110
	write_aclr_synch=24'b010011110100011001000110
	wrsync_delaypipe=32'b00000000000000000000000000000101
	lpm_type=48'b011001000110001101100110011010010110011001101111
	lpm_hint=48'b011101010110111001110101011100110110010101100100
   Generated name = dcfifo_Z3_layer1

@N: CG364 :"C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_mf.v":861:7:861:12|Synthesizing module dcfifo

	add_ram_output_register=24'b010011110100011001000110
	add_usedw_msb_bit=24'b010011110100011001000110
	clocks_are_synchronized=40'b0100011001000001010011000101001101000101
	delay_rdusedw=32'b00000000000000000000000000000001
	delay_wrusedw=32'b00000000000000000000000000000001
	intended_device_family=88'b0100001101111001011000110110110001101111011011100110010100100000010010010100100101001001
	lpm_numwords=32'b00000000000000000000000100000000
	lpm_showahead=24'b010011110100011001000110
	lpm_width=32'b00000000000000000000000000001000
	lpm_widthu=32'b00000000000000000000000000001000
	overflow_checking=24'b010011110100011001000110
	rdsync_delaypipe=32'b00000000000000000000000000000101
	underflow_checking=24'b010011110100011001000110
	use_eab=16'b0100111101001110
	write_aclr_synch=24'b010011110100011001000110
	wrsync_delaypipe=32'b00000000000000000000000000000101
	lpm_type=48'b011001000110001101100110011010010110011001101111
	lpm_hint=48'b011101010110111001110101011100110110010101100100
   Generated name = dcfifo_Z4_layer1

@N: CG364 :"C:\SSD upgrade\analog tests\C__altera_10_0_quartus_eda_fv_lib_verilog\cycloneiii_crcblock.v":14:8:14:26|Synthesizing module cycloneiii_crcblock

	oscillator_divider=32'b00000000000000000000000000000001
	lpm_type=152'b01100011011110010110001101101100011011110110111001100101011010010110100101101001010111110110001101110010011000110110001001101100011011110110001101101011
   Generated name = cycloneiii_crcblock_1s_cycloneiii_crcblock

# Thu Aug 25 14:44:26 2011

###########################################################]
Synopsys Netlist Linker, version comp550rc, Build 021R, built Feb 14 2011
@N|Running in 32-bit mode
File layer0.srs changed - recompiling
File layer1.srs changed - recompiling
File C:\Synopsys\fpga_E201103\lib\xilinx\map.tcl changed - recompiling
@N:"C:\SSD upgrade\analog tests\mega_func_pll_40MHz_switchover_cycloneIII.vhd":182:1:182:16|Number of passed parameters/generics from instance altpll_component do not match cell altpll_Z1_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Number of passed parameters/generics from instance LPM_SHIFTREG_component do not match cell lpm_shiftreg_LPM_SHIFTREG_10s_UNUSED_UNUSED_UNUSED_LEFT_UNUSED_2_layer1 
@N:"C:\SSD upgrade\analog tests\mega_func_fifo21x32_cycloneIII.vhd":99:1:99:16|Number of passed parameters/generics from instance dcfifo_component do not match cell dcfifo_Z3_layer1 
@N:"C:\SSD upgrade\analog tests\mega_func_fifo8x256_cycloneIII.vhd":99:1:99:16|Number of passed parameters/generics from instance dcfifo_component do not match cell dcfifo_Z4_layer1 
@N:"C:\SSD upgrade\analog tests\mega_func_fifo8x256_cycloneIII.vhd":99:1:99:16|Number of passed parameters/generics from instance dcfifo_component do not match cell dcfifo_Z4_layer1 
@W:"C:\SSD upgrade\analog tests\ladder_fpga.vhd":650:2:650:25|Unbound component cycloneiii_crcblock_1s_cycloneiii_crcblock of instance comp_cycloneiii_crcblock 
@W:"C:\SSD upgrade\analog tests\mega_func_pll_40MHz_switchover_cycloneIII.vhd":182:1:182:16|Unbound component altpll_work_ladder_fpga_ladder_fpga_arch_1 of instance altpll_component 
@W:"C:\SSD upgrade\analog tests\shiftreg.vhd":78:1:78:22|Unbound component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0 of instance LPM_SHIFTREG_component 
@W:"C:\SSD upgrade\analog tests\mega_func_fifo21x32_cycloneIII.vhd":99:1:99:16|Unbound component dcfifo_work_ladder_fpga_ladder_fpga_arch_3 of instance dcfifo_component 
@W:"C:\SSD upgrade\analog tests\mega_func_fifo8x256_cycloneIII.vhd":99:1:99:16|Unbound component dcfifo_work_ladder_fpga_ladder_fpga_arch_1 of instance dcfifo_component 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 25 14:44:27 2011

###########################################################]
@END
Process took 0h:00m:06s realtime, 0h:00m:02s cputime
# Thu Aug 25 14:44:28 2011

###########################################################]
Pre-mapping Report (contents appended below)
@N:"C:\SSD upgrade\analog tests\rev_1\synlog\ladder_fpga_premapping.srr"
Synopsys Altera Technology Pre-mapping, Version maprc, Build 388R, Built Mar  1 2011 12:18:43
Copyright (C) 1994-2011, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version E-2011.03
Reading constraint file: C:\SSD upgrade\analog tests\ladder_fpga.sdc
Adding property syn_pad_type_output, value "LVCMOS_25" to view:work.ladder_fpga(ladder_fpga_arch)
Reading constraint file: C:\SSD upgrade\analog tests\rev_1\pin_assign.sdc
Reading constraint file: C:\SSD upgrade\analog tests\rev_1\ladder_fpga_fsm.sdc
@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
Adding property altera_chip_pin_lc, value "@AA12", to port bit reset_n
Adding property altera_chip_pin_lc, value "@W15", to port bit card_ser_num[0]
Adding property altera_chip_pin_lc, value "@U20", to port bit card_ser_num[1]
Adding property altera_chip_pin_lc, value "@P15", to port bit card_ser_num[2]
Adding property altera_chip_pin_lc, value "@Y17", to port bit card_ser_num[3]
Adding property altera_chip_pin_lc, value "@AB19", to port bit card_ser_num[4]
Adding property altera_chip_pin_lc, value "@G21", to port bit card_ser_num[5]
Adding property altera_chip_pin_lc, value "@L21", to port bit crc_error
Adding property altera_chip_pin_lc, value "@G2", to port bit clock40mhz_fpga
Adding property altera_chip_pin_lc, value "@G1", to port bit clock40mhz_xtal
Adding property altera_chip_pin_lc, value "@AA3", to port bit clock80mhz_adc
Adding property altera_chip_pin_lc, value "@AA16", to port bit roboclock_horloge40_phase[0]
Adding property altera_chip_pin_lc, value "@F12", to port bit roboclock_horloge40_phase[1]
Adding property altera_chip_pin_lc, value "@AB4", to port bit roboclock_horloge40_phase[2]
Adding property altera_chip_pin_lc, value "@J7", to port bit roboclock_horloge40_phase[3]
Adding property altera_chip_pin_lc, value "@L16", to port bit roboclock_adc_phase[0]
Adding property altera_chip_pin_lc, value "@L15", to port bit roboclock_adc_phase[1]
Adding property altera_chip_pin_lc, value "@L22", to port bit roboclock_adc_phase[2]
Adding property altera_chip_pin_lc, value "@K15", to port bit roboclock_adc_phase[3]
Adding property altera_chip_pin_lc, value "@M21", to port bit roboclock_adc_phase[4]
Adding property altera_chip_pin_lc, value "@K19", to port bit roboclock_adc_phase[5]
Adding property altera_chip_pin_lc, value "@F21", to port bit roboclock_adc_phase[6]
Adding property altera_chip_pin_lc, value "@J21", to port bit roboclock_adc_phase[7]
Adding property altera_chip_pin_lc, value "@B4", to port bit adc_cs_n[0]
Adding property altera_chip_pin_lc, value "@B7", to port bit adc_cs_n[1]
Adding property altera_chip_pin_lc, value "@H9", to port bit adc_cs_n[2]
Adding property altera_chip_pin_lc, value "@G9", to port bit adc_cs_n[3]
Adding property altera_chip_pin_lc, value "@B5", to port bit adc_cs_n[4]
Adding property altera_chip_pin_lc, value "@C7", to port bit adc_cs_n[5]
Adding property altera_chip_pin_lc, value "@C8", to port bit adc_cs_n[6]
Adding property altera_chip_pin_lc, value "@G10", to port bit adc_cs_n[7]
Adding property altera_chip_pin_lc, value "@AA8", to port bit data_serial[0]
Adding property altera_chip_pin_lc, value "@M6", to port bit data_serial[1]
Adding property altera_chip_pin_lc, value "@AA9", to port bit data_serial[2]
Adding property altera_chip_pin_lc, value "@E11", to port bit data_serial[3]
Adding property altera_chip_pin_lc, value "@AB13", to port bit data_serial[4]
Adding property altera_chip_pin_lc, value "@V12", to port bit data_serial[5]
Adding property altera_chip_pin_lc, value "@R22", to port bit data_serial[6]
Adding property altera_chip_pin_lc, value "@G22", to port bit data_serial[7]
Adding property altera_chip_pin_lc, value "@M2", to port bit data_serial[8]
Adding property altera_chip_pin_lc, value "@N5", to port bit data_serial[9]
Adding property altera_chip_pin_lc, value "@B8", to port bit data_serial[10]
Adding property altera_chip_pin_lc, value "@A9", to port bit data_serial[11]
Adding property altera_chip_pin_lc, value "@AB10", to port bit data_serial[12]
Adding property altera_chip_pin_lc, value "@V11", to port bit data_serial[13]
Adding property altera_chip_pin_lc, value "@AA13", to port bit data_serial[14]
Adding property altera_chip_pin_lc, value "@P20", to port bit data_serial[15]
Adding property altera_chip_pin_lc, value "@N8", to port bit level_shifter_dac_ld_cs_n
Adding property altera_chip_pin_lc, value "@B21", to port bit level_shifter_dac_sdi
Adding property altera_chip_pin_lc, value "@U9", to port bit level_shifter_dac_sck
Adding property altera_chip_pin_lc, value "@K8", to port bit pilotage_magnd_hybride[0]
Adding property altera_chip_pin_lc, value "@V22", to port bit pilotage_magnd_hybride[1]
Adding property altera_chip_pin_lc, value "@Y8", to port bit pilotage_magnd_hybride[2]
Adding property altera_chip_pin_lc, value "@A8", to port bit pilotage_magnd_hybride[3]
Adding property altera_chip_pin_lc, value "@V15", to port bit pilotage_magnd_hybride[4]
Adding property altera_chip_pin_lc, value "@R20", to port bit pilotage_magnd_hybride[5]
Adding property altera_chip_pin_lc, value "@U21", to port bit pilotage_magnd_hybride[6]
Adding property altera_chip_pin_lc, value "@AB15", to port bit pilotage_magnd_hybride[7]
Adding property altera_chip_pin_lc, value "@P17", to port bit pilotage_magnd_hybride[8]
Adding property altera_chip_pin_lc, value "@D19", to port bit pilotage_magnd_hybride[9]
Adding property altera_chip_pin_lc, value "@R18", to port bit pilotage_magnd_hybride[10]
Adding property altera_chip_pin_lc, value "@N19", to port bit pilotage_magnd_hybride[11]
Adding property altera_chip_pin_lc, value "@H1", to port bit pilotage_magnd_hybride[12]
Adding property altera_chip_pin_lc, value "@G15", to port bit pilotage_magnd_hybride[13]
Adding property altera_chip_pin_lc, value "@G13", to port bit pilotage_magnd_hybride[14]
Adding property altera_chip_pin_lc, value "@P14", to port bit pilotage_magnd_hybride[15]
Adding property altera_chip_pin_lc, value "@K7", to port bit pilotage_mvdd_hybride[0]
Adding property altera_chip_pin_lc, value "@N15", to port bit pilotage_mvdd_hybride[1]
Adding property altera_chip_pin_lc, value "@E1", to port bit pilotage_mvdd_hybride[2]
Adding property altera_chip_pin_lc, value "@G11", to port bit pilotage_mvdd_hybride[3]
Adding property altera_chip_pin_lc, value "@F2", to port bit pilotage_mvdd_hybride[4]
Adding property altera_chip_pin_lc, value "@P16", to port bit pilotage_mvdd_hybride[5]
Adding property altera_chip_pin_lc, value "@U22", to port bit pilotage_mvdd_hybride[6]
Adding property altera_chip_pin_lc, value "@D17", to port bit pilotage_mvdd_hybride[7]
Adding property altera_chip_pin_lc, value "@V21", to port bit pilotage_mvdd_hybride[8]
Adding property altera_chip_pin_lc, value "@G14", to port bit pilotage_mvdd_hybride[9]
Adding property altera_chip_pin_lc, value "@T17", to port bit pilotage_mvdd_hybride[10]
Adding property altera_chip_pin_lc, value "@U19", to port bit pilotage_mvdd_hybride[11]
Adding property altera_chip_pin_lc, value "@C19", to port bit pilotage_mvdd_hybride[12]
Adding property altera_chip_pin_lc, value "@V13", to port bit pilotage_mvdd_hybride[13]
Adding property altera_chip_pin_lc, value "@R14", to port bit pilotage_mvdd_hybride[14]
Adding property altera_chip_pin_lc, value "@C21", to port bit pilotage_mvdd_hybride[15]
Adding property altera_chip_pin_lc, value "@V2", to port bit des_lock
Adding property altera_chip_pin_lc, value "@J2", to port bit rdo_to_ladder[10]
Adding property altera_chip_pin_lc, value "@B6", to port bit rdo_to_ladder[11]
Adding property altera_chip_pin_lc, value "@F16", to port bit rdo_to_ladder[12]
Adding property altera_chip_pin_lc, value "@AA5", to port bit rdo_to_ladder[13]
Adding property altera_chip_pin_lc, value "@D10", to port bit rdo_to_ladder[14]
Adding property altera_chip_pin_lc, value "@F10", to port bit rdo_to_ladder[15]
Adding property altera_chip_pin_lc, value "@D13", to port bit rdo_to_ladder[16]
Adding property altera_chip_pin_lc, value "@P3", to port bit rdo_to_ladder[17]
Adding property altera_chip_pin_lc, value "@T2", to port bit rdo_to_ladder[18]
Adding property altera_chip_pin_lc, value "@V5", to port bit rdo_to_ladder[19]
Adding property altera_chip_pin_lc, value "@U14", to port bit rdo_to_ladder[20]
Adding property altera_chip_pin_lc, value "@T14", to port bit ladder_addr[0]
Adding property altera_chip_pin_lc, value "@R1", to port bit ladder_addr[1]
Adding property altera_chip_pin_lc, value "@M15", to port bit ladder_addr[2]
Adding property altera_chip_pin_lc, value "@AB12", to port bit tokenin_echelle
Adding property altera_chip_pin_lc, value "@AA11", to port bit testin_echelle
Adding property altera_chip_pin_lc, value "@V8", to port bit holdin_echelle
Adding property altera_chip_pin_lc, value "@AB11", to port bit ladder_fpga_sc_tck
Adding property altera_chip_pin_lc, value "@G3", to port bit ladder_fpga_sc_tms
Adding property altera_chip_pin_lc, value "@A12", to port bit ladder_fpga_sc_trstb
Adding property altera_chip_pin_lc, value "@J4", to port bit ladder_fpga_sc_tdi
Adding property altera_chip_pin_lc, value "@AA7", to port bit des_bist_pass
Adding property altera_chip_pin_lc, value "@B9", to port bit ladder_to_rdo[0]
Adding property altera_chip_pin_lc, value "@U1", to port bit ladder_to_rdo[1]
Adding property altera_chip_pin_lc, value "@AA14", to port bit ladder_to_rdo[2]
Adding property altera_chip_pin_lc, value "@U11", to port bit ladder_to_rdo[3]
Adding property altera_chip_pin_lc, value "@N2", to port bit ladder_to_rdo[4]
Adding property altera_chip_pin_lc, value "@H10", to port bit ladder_to_rdo[5]
Adding property altera_chip_pin_lc, value "@N14", to port bit ladder_to_rdo[6]
Adding property altera_chip_pin_lc, value "@W13", to port bit ladder_to_rdo[7]
Adding property altera_chip_pin_lc, value "@Y13", to port bit ladder_to_rdo[8]
Adding property altera_chip_pin_lc, value "@M3", to port bit ladder_to_rdo[9]
Adding property altera_chip_pin_lc, value "@U12", to port bit ladder_to_rdo[10]
Adding property altera_chip_pin_lc, value "@T12", to port bit ladder_to_rdo[11]
Adding property altera_chip_pin_lc, value "@Y10", to port bit ladder_to_rdo[12]
Adding property altera_chip_pin_lc, value "@R2", to port bit ladder_to_rdo[13]
Adding property altera_chip_pin_lc, value "@T11", to port bit ladder_to_rdo[14]
Adding property altera_chip_pin_lc, value "@N1", to port bit ladder_to_rdo[15]
Adding property altera_chip_pin_lc, value "@AA10", to port bit ladder_to_rdo[16]
Adding property altera_chip_pin_lc, value "@U10", to port bit ladder_to_rdo[17]
Adding property altera_chip_pin_lc, value "@M5", to port bit ladder_to_rdo[18]
Adding property altera_chip_pin_lc, value "@D6", to port bit ladder_to_rdo[19]
Adding property altera_chip_pin_lc, value "@T10", to port bit ladder_to_rdo[20]
Adding property altera_chip_pin_lc, value "@M4", to port bit ladder_to_rdo[21]
Adding property altera_chip_pin_lc, value "@AB7", to port bit ladder_fpga_sc_tdo
Adding property altera_chip_pin_lc, value "@U2", to port bit fibre_mod_absent
Adding property altera_chip_pin_lc, value "@A5", to port bit fibre_mod_scl
Adding property altera_chip_pin_lc, value "@V9", to port bit fibre_mod_sda
Adding property altera_chip_pin_lc, value "@Y7", to port bit fibre_rx_loss
Adding property altera_chip_pin_lc, value "@Y1", to port bit fibre_tx_disable
Adding property altera_chip_pin_lc, value "@P5", to port bit fibre_tx_fault
Adding property altera_chip_pin_lc, value "@A16", to port bit latchup_hybride[0]
Adding property altera_chip_pin_lc, value "@E16", to port bit latchup_hybride[1]
Adding property altera_chip_pin_lc, value "@W14", to port bit latchup_hybride[2]
Adding property altera_chip_pin_lc, value "@A14", to port bit latchup_hybride[3]
Adding property altera_chip_pin_lc, value "@B20", to port bit latchup_hybride[4]
Adding property altera_chip_pin_lc, value "@B19", to port bit latchup_hybride[5]
Adding property altera_chip_pin_lc, value "@H20", to port bit latchup_hybride[6]
Adding property altera_chip_pin_lc, value "@F14", to port bit latchup_hybride[7]
Adding property altera_chip_pin_lc, value "@H18", to port bit latchup_hybride[8]
Adding property altera_chip_pin_lc, value "@F15", to port bit latchup_hybride[9]
Adding property altera_chip_pin_lc, value "@H14", to port bit latchup_hybride[10]
Adding property altera_chip_pin_lc, value "@L8", to port bit latchup_hybride[11]
Adding property altera_chip_pin_lc, value "@W22", to port bit latchup_hybride[12]
Adding property altera_chip_pin_lc, value "@B15", to port bit latchup_hybride[13]
Adding property altera_chip_pin_lc, value "@Y21", to port bit latchup_hybride[14]
Adding property altera_chip_pin_lc, value "@W21", to port bit latchup_hybride[15]
Adding property altera_chip_pin_lc, value "@H13", to port bit mux_ref_latchup[0]
Adding property altera_chip_pin_lc, value "@B17", to port bit mux_ref_latchup[1]
Adding property altera_chip_pin_lc, value "@Y6", to port bit test_16hybrides
Adding property altera_chip_pin_lc, value "@K18", to port bit hold_16hybrides
Adding property altera_chip_pin_lc, value "@P22", to port bit ladder_fpga_rclk_16hybrides
Adding property altera_chip_pin_lc, value "@R12", to port bit tokenin_hybride[0]
Adding property altera_chip_pin_lc, value "@J15", to port bit tokenin_hybride[1]
Adding property altera_chip_pin_lc, value "@H12", to port bit tokenin_hybride[2]
Adding property altera_chip_pin_lc, value "@K16", to port bit tokenin_hybride[3]
Adding property altera_chip_pin_lc, value "@J17", to port bit tokenin_hybride[4]
Adding property altera_chip_pin_lc, value "@J18", to port bit tokenin_hybride[5]
Adding property altera_chip_pin_lc, value "@H17", to port bit tokenin_hybride[6]
Adding property altera_chip_pin_lc, value "@W10", to port bit tokenin_hybride[7]
Adding property altera_chip_pin_lc, value "@U7", to port bit tokenin_hybride[8]
Adding property altera_chip_pin_lc, value "@A13", to port bit tokenin_hybride[9]
Adding property altera_chip_pin_lc, value "@B18", to port bit tokenin_hybride[10]
Adding property altera_chip_pin_lc, value "@D15", to port bit tokenin_hybride[11]
Adding property altera_chip_pin_lc, value "@C13", to port bit tokenin_hybride[12]
Adding property altera_chip_pin_lc, value "@F9", to port bit tokenin_hybride[13]
Adding property altera_chip_pin_lc, value "@L6", to port bit tokenin_hybride[14]
Adding property altera_chip_pin_lc, value "@H2", to port bit tokenin_hybride[15]
Adding property altera_chip_pin_lc, value "@AA21", to port bit tokenout_hybride[0]
Adding property altera_chip_pin_lc, value "@V16", to port bit tokenout_hybride[1]
Adding property altera_chip_pin_lc, value "@N21", to port bit tokenout_hybride[2]
Adding property altera_chip_pin_lc, value "@N6", to port bit tokenout_hybride[3]
Adding property altera_chip_pin_lc, value "@AB5", to port bit tokenout_hybride[4]
Adding property altera_chip_pin_lc, value "@K21", to port bit tokenout_hybride[5]
Adding property altera_chip_pin_lc, value "@H21", to port bit tokenout_hybride[6]
Adding property altera_chip_pin_lc, value "@AA15", to port bit tokenout_hybride[7]
Adding property altera_chip_pin_lc, value "@D20", to port bit tokenout_hybride[8]
Adding property altera_chip_pin_lc, value "@AA17", to port bit tokenout_hybride[9]
Adding property altera_chip_pin_lc, value "@W19", to port bit tokenout_hybride[10]
Adding property altera_chip_pin_lc, value "@C15", to port bit tokenout_hybride[11]
Adding property altera_chip_pin_lc, value "@B13", to port bit tokenout_hybride[12]
Adding property altera_chip_pin_lc, value "@A7", to port bit tokenout_hybride[13]
Adding property altera_chip_pin_lc, value "@P21", to port bit tokenout_hybride[14]
Adding property altera_chip_pin_lc, value "@J1", to port bit tokenout_hybride[15]
Adding property altera_chip_pin_lc, value "@P4", to port bit temperature
Adding property altera_chip_pin_lc, value "@D22", to port bit sc_tck_hybride[0]
Adding property altera_chip_pin_lc, value "@T15", to port bit sc_tck_hybride[1]
Adding property altera_chip_pin_lc, value "@AB3", to port bit sc_tck_hybride[2]
Adding property altera_chip_pin_lc, value "@N18", to port bit sc_tck_hybride[3]
Adding property altera_chip_pin_lc, value "@C22", to port bit sc_tck_hybride[4]
Adding property altera_chip_pin_lc, value "@J22", to port bit sc_tck_hybride[5]
Adding property altera_chip_pin_lc, value "@R7", to port bit sc_tck_hybride[6]
Adding property altera_chip_pin_lc, value "@F20", to port bit sc_tck_hybride[7]
Adding property altera_chip_pin_lc, value "@D21", to port bit sc_tck_hybride[8]
Adding property altera_chip_pin_lc, value "@AA19", to port bit sc_tck_hybride[9]
Adding property altera_chip_pin_lc, value "@C17", to port bit sc_tck_hybride[10]
Adding property altera_chip_pin_lc, value "@B14", to port bit sc_tck_hybride[11]
Adding property altera_chip_pin_lc, value "@B10", to port bit sc_tck_hybride[12]
Adding property altera_chip_pin_lc, value "@H6", to port bit sc_tck_hybride[13]
Adding property altera_chip_pin_lc, value "@J3", to port bit sc_tck_hybride[14]
Adding property altera_chip_pin_lc, value "@A15", to port bit sc_tck_hybride[15]
Adding property altera_chip_pin_lc, value "@T9", to port bit sc_tms_hybride[0]
Adding property altera_chip_pin_lc, value "@R13", to port bit sc_tms_hybride[1]
Adding property altera_chip_pin_lc, value "@AA22", to port bit sc_tms_hybride[2]
Adding property altera_chip_pin_lc, value "@J16", to port bit sc_tms_hybride[3]
Adding property altera_chip_pin_lc, value "@AB16", to port bit sc_tms_hybride[4]
Adding property altera_chip_pin_lc, value "@R5", to port bit sc_tms_hybride[5]
Adding property altera_chip_pin_lc, value "@H19", to port bit sc_tms_hybride[6]
Adding property altera_chip_pin_lc, value "@H15", to port bit sc_tms_hybride[7]
Adding property altera_chip_pin_lc, value "@F19", to port bit sc_tms_hybride[8]
Adding property altera_chip_pin_lc, value "@AA18", to port bit sc_tms_hybride[9]
Adding property altera_chip_pin_lc, value "@AB18", to port bit sc_tms_hybride[10]
Adding property altera_chip_pin_lc, value "@E14", to port bit sc_tms_hybride[11]
Adding property altera_chip_pin_lc, value "@E9", to port bit sc_tms_hybride[12]
Adding property altera_chip_pin_lc, value "@C4", to port bit sc_tms_hybride[13]
Adding property altera_chip_pin_lc, value "@G4", to port bit sc_tms_hybride[14]
Adding property altera_chip_pin_lc, value "@A18", to port bit sc_tms_hybride[15]
Adding property altera_chip_pin_lc, value "@AA20", to port bit sc_trstb_hybride[0]
Adding property altera_chip_pin_lc, value "@U15", to port bit sc_trstb_hybride[1]
Adding property altera_chip_pin_lc, value "@Y22", to port bit sc_trstb_hybride[2]
Adding property altera_chip_pin_lc, value "@B22", to port bit sc_trstb_hybride[3]
Adding property altera_chip_pin_lc, value "@W20", to port bit sc_trstb_hybride[4]
Adding property altera_chip_pin_lc, value "@U13", to port bit sc_trstb_hybride[5]
Adding property altera_chip_pin_lc, value "@R16", to port bit sc_trstb_hybride[6]
Adding property altera_chip_pin_lc, value "@M19", to port bit sc_trstb_hybride[7]
Adding property altera_chip_pin_lc, value "@M16", to port bit sc_trstb_hybride[8]
Adding property altera_chip_pin_lc, value "@H22", to port bit sc_trstb_hybride[9]
Adding property altera_chip_pin_lc, value "@R15", to port bit sc_trstb_hybride[10]
Adding property altera_chip_pin_lc, value "@AB20", to port bit sc_trstb_hybride[11]
Adding property altera_chip_pin_lc, value "@R21", to port bit sc_trstb_hybride[12]
Adding property altera_chip_pin_lc, value "@R17", to port bit sc_trstb_hybride[13]
Adding property altera_chip_pin_lc, value "@H7", to port bit sc_trstb_hybride[14]
Adding property altera_chip_pin_lc, value "@J6", to port bit sc_trstb_hybride[15]
Adding property altera_chip_pin_lc, value "@R11", to port bit sc_tdi_hybride[0]
Adding property altera_chip_pin_lc, value "@F11", to port bit sc_tdi_hybride[1]
Adding property altera_chip_pin_lc, value "@H16", to port bit sc_tdi_hybride[2]
Adding property altera_chip_pin_lc, value "@K17", to port bit sc_tdi_hybride[3]
Adding property altera_chip_pin_lc, value "@M20", to port bit sc_tdi_hybride[4]
Adding property altera_chip_pin_lc, value "@AB9", to port bit sc_tdi_hybride[5]
Adding property altera_chip_pin_lc, value "@E21", to port bit sc_tdi_hybride[6]
Adding property altera_chip_pin_lc, value "@AB17", to port bit sc_tdi_hybride[7]
Adding property altera_chip_pin_lc, value "@A20", to port bit sc_tdi_hybride[8]
Adding property altera_chip_pin_lc, value "@A17", to port bit sc_tdi_hybride[9]
Adding property altera_chip_pin_lc, value "@E15", to port bit sc_tdi_hybride[10]
Adding property altera_chip_pin_lc, value "@F22", to port bit sc_tdi_hybride[11]
Adding property altera_chip_pin_lc, value "@E12", to port bit sc_tdi_hybride[12]
Adding property altera_chip_pin_lc, value "@M7", to port bit sc_tdi_hybride[13]
Adding property altera_chip_pin_lc, value "@E13", to port bit sc_tdi_hybride[14]
Adding property altera_chip_pin_lc, value "@F1", to port bit sc_tdi_hybride[15]
Adding property altera_chip_pin_lc, value "@T8", to port bit sc_tdo_hybride[0]
Adding property altera_chip_pin_lc, value "@B11", to port bit sc_tdo_hybride[1]
Adding property altera_chip_pin_lc, value "@A11", to port bit sc_tdo_hybride[2]
Adding property altera_chip_pin_lc, value "@N22", to port bit sc_tdo_hybride[3]
Adding property altera_chip_pin_lc, value "@E22", to port bit sc_tdo_hybride[4]
Adding property altera_chip_pin_lc, value "@B12", to port bit sc_tdo_hybride[5]
Adding property altera_chip_pin_lc, value "@T21", to port bit sc_tdo_hybride[6]
Adding property altera_chip_pin_lc, value "@A19", to port bit sc_tdo_hybride[7]
Adding property altera_chip_pin_lc, value "@G18", to port bit sc_tdo_hybride[8]
Adding property altera_chip_pin_lc, value "@F13", to port bit sc_tdo_hybride[9]
Adding property altera_chip_pin_lc, value "@B16", to port bit sc_tdo_hybride[10]
Adding property altera_chip_pin_lc, value "@V14", to port bit sc_tdo_hybride[11]
Adding property altera_chip_pin_lc, value "@G12", to port bit sc_tdo_hybride[12]
Adding property altera_chip_pin_lc, value "@E6", to port bit sc_tdo_hybride[13]
Adding property altera_chip_pin_lc, value "@C3", to port bit sc_tdo_hybride[14]
Adding property altera_chip_pin_lc, value "@M1", to port bit sc_tdo_hybride[15]
Adding property altera_chip_pin_lc, value "@P1", to port bit usb_data[0]
Adding property altera_chip_pin_lc, value "@AB14", to port bit usb_data[1]
Adding property altera_chip_pin_lc, value "@A10", to port bit usb_data[2]
Adding property altera_chip_pin_lc, value "@W17", to port bit usb_data[3]
Adding property altera_chip_pin_lc, value "@H11", to port bit usb_data[4]
Adding property altera_chip_pin_lc, value "@N17", to port bit usb_data[5]
Adding property altera_chip_pin_lc, value "@R19", to port bit usb_data[6]
Adding property altera_chip_pin_lc, value "@E10", to port bit usb_data[7]
Adding property altera_chip_pin_lc, value "@C10", to port bit usb_present
Adding property altera_chip_pin_lc, value "@N20", to port bit usb_ready_n
Adding property altera_chip_pin_lc, value "@F17", to port bit usb_read_n
Adding property altera_chip_pin_lc, value "@D2", to port bit usb_reset_n
Adding property altera_chip_pin_lc, value "@M22", to port bit usb_rx_empty
Adding property altera_chip_pin_lc, value "@A6", to port bit usb_tx_full
Adding property altera_chip_pin_lc, value "@N16", to port bit usb_write
Adding property altera_chip_pin_lc, value "@V1", to port bit debug_present_n
Adding property altera_chip_pin_lc, value "@V10", to port bit xtal_en
Adding property altera_chip_pin_lc, value "@AA1", to port bit sc_serdes_ou_connec
Adding property altera_chip_pin_lc, value "@AB8", to port bit fpga_serdes_ou_connec
Adding property altera_chip_pin_lc, value "@W1", to port bit spare_switch
Adding property altera_chip_pin_lc, value "@M8", to port bit dbg_ladder_fpga_adc_bit_count_cs_integer[0]
Adding property altera_chip_pin_lc, value "@W7", to port bit dbg_ladder_fpga_adc_bit_count_cs_integer[1]
Adding property altera_chip_pin_lc, value "@W8", to port bit dbg_ladder_fpga_adc_bit_count_cs_integer[2]
Adding property altera_chip_pin_lc, value "@W2", to port bit dbg_ladder_fpga_adc_bit_count_cs_integer[3]
Adding property altera_chip_pin_lc, value "@A3", to port bit dbg_ladder_fpga_sc_bypass
@W: FA401 |This design contains flop with asynchronous set.Altera Hardware doesn't have a flop with asynchronous set.Extracted the set signal from the flop, and implemented the set functionality by creating a latch.
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_bypass inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1e inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1d inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1c inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1b inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1a inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x19 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x18 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x17 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x16 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x15 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x14 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x13 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x12 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x11 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x10 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0f inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0e inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0d inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0c inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0a inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x07 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x06 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x05 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x02 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":700:2:700:32|Resolving multiple driver on net fibre_tx_disable, connecting output pin:sc_updateDR_0x00 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: MT462 :|Net COMP_LADDER_FPGA_SC_CONFIG.data_in[6] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[15] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[14] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[13] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[12] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[11] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[10] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[9] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[8] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[7] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[6] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[5] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[4] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[3] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[2] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[1] appears to be a clock source which was not identfied. Assuming default frequency. 
@W: MT462 :"c:\ssd upgrade\analog tests\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[0] appears to be a clock source which was not identfied. Assuming default frequency. 


Finished Pre Mapping Phase. (Time elapsed 0h:00m:01s; Memory used current: 61MB peak: 64MB)

@W: BN105 |Cannot apply constraint altera_chip_pin_lc to ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT
@W: BN105 |Cannot apply constraint altera_chip_pin_lc to ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT
@W: BN105 |Cannot apply constraint altera_chip_pin_lc to ~ALTERA_DATA0~ / RESERVED_INPUT
@W: BN105 |Cannot apply constraint altera_chip_pin_lc to ~ALTERA_DCLK~ / RESERVED_INPUT
@W: BN105 |Cannot apply constraint altera_chip_pin_lc to ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN
@N: BN225 |Writing default property annotation file C:\SSD upgrade\analog tests\rev_1\ladder_fpga.sap.
Pre Mapping successful!
Process took 0h:00m:04s realtime, 0h:00m:01s cputime
# Thu Aug 25 14:44:35 2011

###########################################################]
Mapping Report (contents appended below)
@N:"C:\SSD upgrade\analog tests\rev_1\synlog\ladder_fpga_CYCLONEIII_Mapper.srr"
Synopsys Altera Technology Mapper, Version maprc, Build 388R, Built Mar  1 2011 12:18:43
Copyright (C) 1994-2011, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version E-2011.03
@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 

@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.28.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.24.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.29.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.25.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.27.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.30.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.31.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.28.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.24.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.29.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.25.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.27.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.30.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.31.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.11.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.28.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.24.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.15.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.18.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.29.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.17.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.21.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.25.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.16.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.20.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.9.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.27.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.30.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.22.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.8.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.12.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.7.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.10.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.23.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.14.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.31.b.c.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.13.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.10.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.19.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.9.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.20.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.8.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.12.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.15.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.7.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.11.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.17.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.16.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.18.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.14.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.21.b.c.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.8.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.14.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.9.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.13.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.11.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.10.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.12.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.7.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.15.b.c.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.26.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.26.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.7.b.c.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.26.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.19.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.13.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.28.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.29.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.30.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.31.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.45.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.46.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.43.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.41.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.42.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.24.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.37.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.36.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.35.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.25.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.38.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.33.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.27.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.32.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.34.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.44.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.39.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.40.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.26.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.47.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_1 has been reduced to a combinational gate by constant propagation 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.22\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.20\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":57:6:57:6|Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.15\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.28\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.29\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.30\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.31\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.17\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.45\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.46\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.43\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.41\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.20\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.42\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.24\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.37\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.23\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.36\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.22\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.35\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.25\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.38\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.33\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.27\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.19\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.32\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.34\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.21\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.44\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.39\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.40\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.26\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_x_bits.vhd":57:6:57:6|Removing sequential instance a\.47\.b\.c.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.15\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.28\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.29\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.30\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.31\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.4\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.17\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.45\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.46\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.43\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.7\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.41\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.11\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.3\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.16\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.20\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.42\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.24\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.37\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.10\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.23\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.36\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.9\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.22\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.35\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.8\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.14\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.12\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.25\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.38\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.33\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.27\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.0\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.1\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.5\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.18\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.6\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.19\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.32\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.2\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.34\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.21\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.44\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.39\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.40\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.13\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.26\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.47\.b\.c.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\ladder_fpga.vhd":765:2:765:31|Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@W: BN132 :"c:\ssd upgrade\analog tests\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\ir_5_bits.vhd":54:6:54:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.ff1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.scan_out
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.20.d.e.ff1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.20.d.e.scan_out
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.29.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.19.d.e.ff1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.29.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.19.d.e.scan_out
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.28.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.18.d.e.ff1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.28.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.18.d.e.scan_out
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.27.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.17.d.e.ff1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.27.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.17.d.e.scan_out

Available hyper_sources - for debug and ip models
	None Found

@N: BN116 :"c:\ssd upgrade\analog tests\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.ff1
@W: BN132 :"c:\ssd upgrade\analog tests\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.scan_out
@N: MT204 |Because following clock(s) are defined in SDC file, Autoconstrain mode is TURNED OFF

            sc_tck
            clockIR
            clockDR
            temperature
            switchover
            tempclk4M
            clock40mhz_fpga
            clock40mhz_xtal
            ladder_fpga_clock80MHz
            updateIR
            updateDR


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 62MB peak: 63MB)

@N:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_preamble[3:0]
@N:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst n_adc[3:0]
@N:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":1171:4:1171:7|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_delay[6:0]
@N:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":1166:2:1166:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_fifo[3:0]
@N:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":2158:2:2158:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst level_shifter_dac_load_indice[3:0]
@N:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":1980:2:1980:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_token[11:0]
@N:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":1989:2:1989:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_abort[11:0]
@N:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":1971:2:1971:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_test[11:0]
@N:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":1962:2:1962:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_hold[11:0]
@N:"c:\ssd upgrade\analog tests\ladder_fpga.vhd":1922:2:1922:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_mux_status_count_integer[2:0]
Encoding state machine work.ladder_fpga(ladder_fpga_arch)-ladder_fpga_event_controller_state[0:4]
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
Building reset logic for illegal states

Encoding state machine work.ladder_fpga(ladder_fpga_arch)-acquire_state[0:15]
original code -> new code
   00000000000000000001 -> 0000000000000001
   00000000000000000010 -> 0000000000000010
   00000000000000001000 -> 0000000000000100
   00000000000000010000 -> 0000000000001000
   00000000000000100000 -> 0000000000010000
   00000000000001000000 -> 0000000000100000
   00000000000010000000 -> 0000000001000000
   00000000010000000000 -> 0000000010000000
   00000000100000000000 -> 0000000100000000
   00000001000000000000 -> 0000001000000000
   00000010000000000000 -> 0000010000000000
   00000100000000000000 -> 0000100000000000
   00001000000000000000 -> 0001000000000000
   00010000000000000000 -> 0010000000000000
   01000000000000000000 -> 0100000000000000
   10000000000000000000 -> 1000000000000000
Encoding state machine work.ladder_fpga(ladder_fpga_arch)-ladder_fpga_level_shifter_dac_state[0:6]
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Building reset logic for illegal states

Encoding state machine work.ladder_fpga(ladder_fpga_arch)-ladder_fpga_adc_bit_count_cs_integer[0:15]
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine work.tap_control(a)-etat_present[0:15]
original code -> new code
   0000000000000001 -> 0000000000000001
   0000000000000010 -> 0000000000000010
   0000000000000100 -> 0000000000000100
   0000000000001000 -> 0000000000001000
   0000000000010000 -> 0000000000010000
   0000000000100000 -> 0000000000100000
   0000000001000000 -> 0000000001000000
   0000000010000000 -> 0000000010000000
   0000000100000000 -> 0000000100000000
   0000001000000000 -> 0000001000000000
   0000010000000000 -> 0000010000000000
   0000100000000000 -> 0000100000000000
   0001000000000000 -> 0001000000000000
   0010000000000000 -> 0010000000000000
   0100000000000000 -> 0100000000000000
   1000000000000000 -> 1000000000000000
@N:"c:\ssd upgrade\analog tests\mesure_temperature.vhd":379:1:379:2|Found counter in view:work.mesure_temperature(structurel) inst count_value_mu_sec[14:0]
@N:"c:\ssd upgrade\analog tests\comptage_temperature.vhd":51:2:51:3|Found counter in view:work.mesure_temperature(structurel) inst compte4.compte[11:0]
@N:"c:\ssd upgrade\analog tests\comptage_temperature.vhd":51:2:51:3|Found counter in view:work.mesure_temperature(structurel) inst compte3.compte[11:0]
@N:"c:\ssd upgrade\analog tests\comptage_temperature.vhd":51:2:51:3|Found counter in view:work.mesure_temperature(structurel) inst compte2.compte[11:0]
@N:"c:\ssd upgrade\analog tests\comptage_temperature.vhd":51:2:51:3|Found counter in view:work.mesure_temperature(structurel) inst compte1.compte[11:0]
Encoding state machine work.mesure_temperature(structurel)-next_temp_mesu_state[0:7]
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Building reset logic for illegal states


Starting Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 65MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 65MB)

Auto Dissolve of COMP_ladder_fpga_SC_MUX_TDO (inst of view:work.mux_tdo(behavioral))

Finished factoring (Time elapsed 0h:00m:02s; Memory used current: 65MB peak: 68MB)

@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":76:22:76:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[15] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":74:22:74:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[14] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":72:22:72:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[13] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":70:22:70:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[12] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":68:22:68:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[11] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":66:22:66:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[10] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":64:22:64:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[9] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":62:22:62:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[8] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":60:22:60:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[7] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":58:22:58:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[6] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":56:22:56:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[5] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":54:22:54:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[4] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":52:22:52:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[3] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":50:22:50:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[2] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":48:22:48:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[1] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\memoire_tokenout_echelle.vhd":46:22:46:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[0] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x02 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x05 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x06 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x07 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0a of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0c of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0d of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0e of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0f of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1a of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1b of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1c of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1d of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1e of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x10 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x11 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x12 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x13 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x14 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x15 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x16 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x17 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x18 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x19 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x00 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\ssd upgrade\analog tests\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.enable of view:PrimLib.dff(prim) because there are no references to its outputs 


#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================
comp_gestion_hybrides_v4.control_alim.gen.15.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.14.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.13.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.12.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.11.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.10.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.9.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.8.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.7.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.6.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.5.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.4.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.3.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.2.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.1.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.0.latch_n.pilotage_n:CLK            Done
 COMP_ladder_fpga_SC_BYPASS_REG.scan_out:CLK            Not Done
COM_LADDER_SC_INSTRUC_REG.a.4.b.c.scan_out:CLK            Not Done
                ladder_fpga_nbr_token[9]:CLK            Done
                ladder_fpga_nbr_token[8]:CLK            Done
                ladder_fpga_nbr_token[7]:CLK            Done
                ladder_fpga_nbr_token[6]:CLK            Done
                ladder_fpga_nbr_token[5]:CLK            Done
                ladder_fpga_nbr_token[4]:CLK            Done
                ladder_fpga_nbr_token[3]:CLK            Done
                ladder_fpga_nbr_token[2]:CLK            Done
                ladder_fpga_nbr_token[1]:CLK            Done
               ladder_fpga_nbr_token[11]:CLK            Done
               ladder_fpga_nbr_token[10]:CLK            Done
                ladder_fpga_nbr_token[0]:CLK            Done
                     tst_tokenin_echelle:CLK            Not Done
comp_mesure_temperature.next_temp_mesu_state_illegalpipe2:CLK            Done
comp_mesure_temperature.compte3.compte[0]:CLK            Done
comp_mesure_temperature.compte3.compte[1]:CLK            Done
comp_mesure_temperature.compte3.compte[2]:CLK            Done
comp_mesure_temperature.compte3.compte[3]:CLK            Done
comp_mesure_temperature.compte3.compte[4]:CLK            Done
comp_mesure_temperature.compte3.compte[5]:CLK            Done
comp_mesure_temperature.compte3.compte[6]:CLK            Done
comp_mesure_temperature.compte3.compte[7]:CLK            Done
comp_mesure_temperature.compte3.compte[8]:CLK            Done
comp_mesure_temperature.compte3.compte[9]:CLK            Done
comp_mesure_temperature.compte3.compte[10]:CLK            Done
comp_mesure_temperature.compte3.compte[11]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[0]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[1]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[2]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[3]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[4]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[5]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[6]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state_i_0[7]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state_illegalpipe1:CLK            Done
 comp_mesure_temperature.temperature_o_e:CLK            Done
  comp_mesure_temperature.start_temp_i_0:CLK            Done
      comp_mesure_temperature.reset_temp:CLK            Done
COMP_ladder_fpga_SC_REF_LATCHUP.a.0.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_REF_LATCHUP.a.1.b.c.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.6.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.8.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.14.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.3.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.2.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.4.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.9.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.13.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.11.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.10.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.1.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.5.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.0.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.12.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.7.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.15.b.c.data_out:CLK            Done
           allumage_hybride.a.13.d.e.ff2:CLK            Done
            allumage_hybride.a.3.d.e.ff2:CLK            Done
            allumage_hybride.a.6.d.e.ff2:CLK            Done
            allumage_hybride.a.9.d.e.ff2:CLK            Done
           allumage_hybride.a.12.d.e.ff2:CLK            Done
           allumage_hybride.a.10.d.e.ff2:CLK            Done
            allumage_hybride.a.0.d.e.ff2:CLK            Done
            allumage_hybride.a.5.d.e.ff2:CLK            Done
            allumage_hybride.a.8.d.e.ff2:CLK            Done
           allumage_hybride.a.11.d.e.ff2:CLK            Done
            allumage_hybride.a.1.d.e.ff2:CLK            Done
            allumage_hybride.a.4.d.e.ff2:CLK            Done
            allumage_hybride.a.7.d.e.ff2:CLK            Done
            allumage_hybride.a.2.d.e.ff2:CLK            Done
           allumage_hybride.a.14.d.e.ff2:CLK            Done
           allumage_hybride.a.15.b.c.ff2:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.16.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.3.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.9.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.18.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.14.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.10.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.1.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.5.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.7.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.12.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.6.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.8.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.14.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.3.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.2.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.4.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.9.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.13.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.11.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.10.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.1.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.5.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.0.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.12.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.7.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.15.b.c.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.10.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.14.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.18.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.2.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.22.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.12.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.0.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.4.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.16.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.20.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.6.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.8.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out:CLK            Done
COMP_ladder_fpga_SC_TAP_CONTROL.reset_bar:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0b:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x08:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x04:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x03:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01:CLK            Not Done
             level_shifter_dac_ld_cs_n_i:CLK            Not Done
                        usb_write_n_in_i:CLK            Not Done
                        ladder_fpga_busy:CLK            Not Done
              ladder_fpga_adc_select_n_i:CLK            Not Done
                   level_shifter_dac_sdi:CLK            Not Done
comp_mesure_temperature.compter_temperature:CLK            Not Done
          comp_mesure_temperature.eotc_i:CLK            Not Done
comp_mesure_temperature.compte4.comptage:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[0]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[1]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[2]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[3]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[4]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[5]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[6]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[7]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[8]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[9]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[10]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[11]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[0]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[1]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[2]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[3]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[4]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[5]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[6]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[7]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[8]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[9]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[10]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[11]:CLK            Not Done
comp_mesure_temperature.compte3.valeur_kelvin[0]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[1]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[2]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[3]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[4]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[5]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[6]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[7]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[8]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[9]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[10]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[11]:CLK            Done
comp_mesure_temperature.compte4.valeur_kelvin[0]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[1]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[2]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[3]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[4]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[5]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[6]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[7]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[8]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[9]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[10]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[11]:CLK            Not Done
 comp_mesure_temperature.en_cmpt_temp[0]:CLK            Not Done
 comp_mesure_temperature.en_cmpt_temp[1]:CLK            Not Done
 comp_mesure_temperature.en_cmpt_temp[2]:CLK            Not Done
 comp_mesure_temperature.en_cmpt_temp[3]:CLK            Not Done
      comp_mesure_temperature.cpt_clk[0]:CLK            Not Done
      comp_mesure_temperature.cpt_clk[1]:CLK            Not Done
      comp_mesure_temperature.cpt_clk[2]:CLK            Not Done
      comp_mesure_temperature.cpt_clk[3]:CLK            Not Done
      comp_mesure_temperature.cpt_clk[4]:CLK            Not Done
comp_mesure_temperature.temperature_value[0]:CLK            Not Done
comp_mesure_temperature.temperature_value[1]:CLK            Not Done
comp_mesure_temperature.temperature_value[2]:CLK            Not Done
comp_mesure_temperature.temperature_value[3]:CLK            Not Done
comp_mesure_temperature.temperature_value[4]:CLK            Not Done
comp_mesure_temperature.temperature_value[5]:CLK            Not Done
comp_mesure_temperature.temperature_value[6]:CLK            Not Done
comp_mesure_temperature.temperature_value[7]:CLK            Not Done
comp_mesure_temperature.temperature_value[8]:CLK            Not Done
comp_mesure_temperature.temperature_value[9]:CLK            Not Done
comp_mesure_temperature.temperature_value[10]:CLK            Not Done
comp_mesure_temperature.temperature_value[11]:CLK            Not Done
comp_mesure_temperature.temperature_value[12]:CLK            Not Done
comp_mesure_temperature.temperature_value[13]:CLK            Not Done
comp_mesure_temperature.temperature_value[14]:CLK            Not Done
comp_mesure_temperature.temperature_value[15]:CLK            Not Done
comp_mesure_temperature.temperature_value[16]:CLK            Not Done
comp_mesure_temperature.temperature_value[17]:CLK            Not Done
comp_mesure_temperature.temperature_value[18]:CLK            Not Done
comp_mesure_temperature.temperature_value[19]:CLK            Not Done
comp_mesure_temperature.temperature_value[20]:CLK            Not Done
comp_mesure_temperature.temperature_value[21]:CLK            Not Done
comp_mesure_temperature.temperature_value[22]:CLK            Not Done
comp_mesure_temperature.temperature_value[23]:CLK            Not Done
comp_mesure_temperature.temperature_value[24]:CLK            Not Done
comp_mesure_temperature.temperature_value[25]:CLK            Not Done
comp_mesure_temperature.temperature_value[26]:CLK            Not Done
comp_mesure_temperature.temperature_value[27]:CLK            Not Done
comp_mesure_temperature.temperature_value[28]:CLK            Not Done
comp_mesure_temperature.temperature_value[29]:CLK            Not Done
comp_mesure_temperature.temperature_value[30]:CLK            Not Done
comp_mesure_temperature.temperature_value[31]:CLK            Not Done
comp_mesure_temperature.temperature_value[32]:CLK            Not Done
comp_mesure_temperature.temperature_value[33]:CLK            Not Done
comp_mesure_temperature.temperature_value[34]:CLK            Not Done
comp_mesure_temperature.temperature_value[35]:CLK            Not Done
comp_mesure_temperature.temperature_value[36]:CLK            Not Done
comp_mesure_temperature.temperature_value[37]:CLK            Not Done
comp_mesure_temperature.temperature_value[38]:CLK            Not Done
comp_mesure_temperature.temperature_value[39]:CLK            Not Done
comp_mesure_temperature.temperature_value[40]:CLK            Not Done
comp_mesure_temperature.temperature_value[41]:CLK            Not Done
comp_mesure_temperature.temperature_value[42]:CLK            Not Done
comp_mesure_temperature.temperature_value[43]:CLK            Not Done
comp_mesure_temperature.temperature_value[44]:CLK            Not Done
comp_mesure_temperature.temperature_value[45]:CLK            Not Done
comp_mesure_temperature.temperature_value[46]:CLK            Not Done
comp_mesure_temperature.temperature_value[47]:CLK            Not Done
             ladder_fpga_fifo8_to_usb_wr:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[2]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[3]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[4]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[5]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[6]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[7]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[8]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[9]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[10]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[11]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[2]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[3]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[4]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[5]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[6]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[7]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[8]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[9]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[10]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[11]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[14]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[13]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[12]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[11]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[10]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[9]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[8]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[7]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[6]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[5]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[4]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[3]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[2]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[1]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[0]:CLK            Not Done
comp_mesure_temperature.compte4.compte[11]:CLK            Not Done
comp_mesure_temperature.compte4.compte[10]:CLK            Not Done
comp_mesure_temperature.compte4.compte[9]:CLK            Not Done
comp_mesure_temperature.compte4.compte[8]:CLK            Not Done
comp_mesure_temperature.compte4.compte[7]:CLK            Not Done
comp_mesure_temperature.compte4.compte[6]:CLK            Not Done
comp_mesure_temperature.compte4.compte[5]:CLK            Not Done
comp_mesure_temperature.compte4.compte[4]:CLK            Not Done
comp_mesure_temperature.compte4.compte[3]:CLK            Not Done
comp_mesure_temperature.compte4.compte[2]:CLK            Not Done
comp_mesure_temperature.compte4.compte[1]:CLK            Not Done
comp_mesure_temperature.compte4.compte[0]:CLK            Not Done
comp_mesure_temperature.compte2.compte[11]:CLK            Not Done
comp_mesure_temperature.compte2.compte[10]:CLK            Not Done
comp_mesure_temperature.compte2.compte[9]:CLK            Not Done
comp_mesure_temperature.compte2.compte[8]:CLK            Not Done
comp_mesure_temperature.compte2.compte[7]:CLK            Not Done
comp_mesure_temperature.compte2.compte[6]:CLK            Not Done
comp_mesure_temperature.compte2.compte[5]:CLK            Not Done
comp_mesure_temperature.compte2.compte[4]:CLK            Not Done
comp_mesure_temperature.compte2.compte[3]:CLK            Not Done
comp_mesure_temperature.compte2.compte[2]:CLK            Not Done
comp_mesure_temperature.compte2.compte[1]:CLK            Not Done
comp_mesure_temperature.compte2.compte[0]:CLK            Not Done
comp_mesure_temperature.compte1.compte[11]:CLK            Not Done
comp_mesure_temperature.compte1.compte[10]:CLK            Not Done
comp_mesure_temperature.compte1.compte[9]:CLK            Not Done
comp_mesure_temperature.compte1.compte[8]:CLK            Not Done
comp_mesure_temperature.compte1.compte[7]:CLK            Not Done
comp_mesure_temperature.compte1.compte[6]:CLK            Not Done
comp_mesure_temperature.compte1.compte[5]:CLK            Not Done
comp_mesure_temperature.compte1.compte[4]:CLK            Not Done
comp_mesure_temperature.compte1.compte[3]:CLK            Not Done
comp_mesure_temperature.compte1.compte[2]:CLK            Not Done
comp_mesure_temperature.compte1.compte[1]:CLK            Not Done
comp_mesure_temperature.compte1.compte[0]:CLK            Not Done


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:04s; Memory used current: 66MB peak: 68MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:04s; Memory used current: 66MB peak: 68MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:04s; Memory used current: 66MB peak: 68MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 66MB peak: 68MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:05s; Memory used current: 66MB peak: 68MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:06s; Memory used current: 67MB peak: 68MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:06s; Memory used current: 67MB peak: 68MB)


Finished preparing to map (Time elapsed 0h:00m:06s; Memory used current: 67MB peak: 68MB)


Finished technology mapping (Time elapsed 0h:00m:10s; Memory used current: 97MB peak: 99MB)

@N: MF321 |4 registers to be packed into RAMs/DSPs blocks 
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[3]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[4]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[10]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[11]

New registers created by packing :
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret_0


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:10s; Memory used current: 98MB peak: 99MB)


Finished restoring hierarchy (Time elapsed 0h:00m:10s; Memory used current: 99MB peak: 101MB)


Writing Analyst data base C:\SSD upgrade\analog tests\rev_1\ladder_fpga.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:12s; Memory used current: 100MB peak: 101MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Time elapsed 0h:00m:13s; Memory used current: 101MB peak: 103MB)

@N: BW103 |Synopsys Constraint File time units will use default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units will use default value of 1pF 

Finished Writing Verilog Netlist and constraint files (Time elapsed 0h:00m:13s; Memory used current: 100MB peak: 103MB)

Writing VHDL Simulation files

Finished Writing VHDL Simulation files (Time elapsed 0h:00m:14s; Memory used current: 101MB peak: 103MB)


Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:14s; Memory used current: 100MB peak: 103MB)


================= Gated clock report =================

The following instances have been converted
Seq Inst                                                              Instance Port     Clock                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_REG.scan_out                               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_REG.ff1                                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.7\.b\.c.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.7\.b\.c.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.5\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.5\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.4\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.4\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.1\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.1\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.2\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.2\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.3\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.3\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.6\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.6\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.0\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.0\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.14\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.14\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.23\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.23\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.6\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.6\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.1\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.1\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.10\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.10\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.7\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.7\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.3\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.3\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.12\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.12\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.8\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.8\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.4\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.4\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.13\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.13\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.22\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.22\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.5\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.5\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.19\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.19\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.9\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.9\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.0\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.0\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.20\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.20\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.16\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.16\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.25\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.25\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.21\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.21\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.17\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.17\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.26\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.26\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.18\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.18\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.15\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.15\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.24\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.24\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.2\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.2\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.11\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.11\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.14\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.14\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.18\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.18\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.16\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.16\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.17\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.17\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.11\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.11\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.7\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.7\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.15\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.15\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.12\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.12\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.4\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.4\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.2\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.2\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.6\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.6\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.20\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.20\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.5\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.5\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.19\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.19\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.0\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.0\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.1\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.1\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.10\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.10\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.13\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.13\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.3\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.3\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.8\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.8\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.21\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.21\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.11\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.11\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.5\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.5\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.17\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.17\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.6\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.6\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.19\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.19\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.7\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.7\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.20\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.20\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.16\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.16\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.4\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.4\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.3\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.3\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.0\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.0\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.9\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.9\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.12\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.12\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.22\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.22\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.2\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.2\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.15\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.15\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.18\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.18\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.14\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.14\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.10\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.10\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.1\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.1\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.13\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.13\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.15\.b\.c.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.15\.b\.c.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.7\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.7\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.12\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.12\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.0\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.0\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.5\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.5\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.1\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.1\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.10\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.10\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.11\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.11\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.13\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.13\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.9\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.9\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.4\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.4\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.2\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.2\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.3\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.3\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.14\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.14\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.8\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.8\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.6\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.6\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.19\.b\.c.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.19\.b\.c.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.12\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.12\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.17\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.17\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.7\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.7\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.5\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.5\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.1\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.1\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.15\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.15\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.10\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.10\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.14\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.14\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.8\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.8\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.4\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.4\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.13\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.13\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.6\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.6\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.18\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.18\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.9\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.9\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.3\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.3\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.0\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.0\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.2\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.2\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.11\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.11\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.16\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.16\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.15\.b\.c.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.15\.b\.c.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.14\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.14\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.2\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.2\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.7\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.7\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.4\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.4\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.1\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.1\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.11\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.11\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.8\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.8\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.5\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.5\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.0\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.0\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.10\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.10\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.12\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.12\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.9\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.9\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.6\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.6\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.3\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.3\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.13\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.13\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.15\.b\.c.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.15\.b\.c.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.7\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.7\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.12\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.12\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.0\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.0\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.5\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.5\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.1\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.1\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.10\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.10\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.11\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.11\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.13\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.13\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.9\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.9\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.4\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.4\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.2\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.2\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.3\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.3\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.14\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.14\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.8\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.8\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.6\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.6\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.15\.b\.c.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.15\.b\.c.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.7\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.7\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.12\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.12\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.0\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.0\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.5\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.5\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.1\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.1\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.10\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.10\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.11\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.11\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.13\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.13\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.9\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.9\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.4\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.4\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.2\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.2\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.3\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.3\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.14\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.14\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.8\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.8\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.6\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.6\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_REF_LATCHUP.a\.1\.b\.c.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_REF_LATCHUP.a\.1\.b\.c.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_REF_LATCHUP.a\.0\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_REF_LATCHUP.a\.0\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.47\.b\.c.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.47\.b\.c.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.26\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.26\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.13\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.13\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.40\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.40\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.39\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.39\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.44\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.44\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.21\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.21\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.34\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.34\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.2\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.2\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.32\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.32\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.19\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.19\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.6\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.6\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.18\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.18\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.5\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.5\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.1\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.1\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.0\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.0\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.27\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.27\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.33\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.33\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.38\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.38\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.25\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.25\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.12\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.12\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.14\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.14\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.8\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.8\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.35\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.35\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.22\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.22\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.9\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.9\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.36\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.36\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.23\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.23\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.10\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.10\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.37\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.37\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.24\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.24\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.42\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.42\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.20\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.20\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.16\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.16\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.3\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.3\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.11\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.11\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.41\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.41\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.7\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.7\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.43\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.43\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.46\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.46\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.45\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.45\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.17\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.17\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.4\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.4\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.31\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.31\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.30\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.30\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.29\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.29\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.28\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.28\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.15\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.15\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.1\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.2\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.4\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.14\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
=====================================================================================================================================================================

================= End gated clock report =================


Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:14s; Memory used current: 100MB peak: 103MB)


Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:14s; Memory used current: 100MB peak: 103MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 

Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:14s; Memory used current: 100MB peak: 103MB)

@W: MT246 :"c:\ssd upgrade\analog tests\ladder_fpga.vhd":650:2:650:25|Blackbox cycloneiii_crcblock_1s_cycloneiii_crcblock is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\ssd upgrade\analog tests\mega_func_fifo8x256_cycloneiii.vhd":99:1:99:16|Blackbox dcfifo_work_ladder_fpga_ladder_fpga_arch_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\ssd upgrade\analog tests\mega_func_fifo21x32_cycloneiii.vhd":99:1:99:16|Blackbox dcfifo_work_ladder_fpga_ladder_fpga_arch_3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\ssd upgrade\analog tests\shiftreg.vhd":78:1:78:22|Blackbox lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock clock40mhz_fpga with period 25.00ns 
Found clock clock40mhz_xtal with period 25.00ns 
@W: MT420 |Found inferred clock ladder_fpga|testin_echelle with period 1000.00ns. A user-defined clock should be declared on object "p:testin_echelle"

@W: MT420 |Found inferred clock ladder_fpga|holdin_echelle with period 1000.00ns. A user-defined clock should be declared on object "p:holdin_echelle"

Found clock sc_tck with period 100.00ns 
Found clock temperature with period 100.00ns 
Found clock mesure_temperature|start_temp_derived_clock with period 250.00ns 
Found clock mesure_temperature|eotc_derived_clock with period 250.00ns 
Found clock mesure_temperature|cpt_clk_derived_clock[4] with period 250.00ns 
Found clock mesure_temperature|cpt_clk_derived_clock[2] with period 250.00ns 
Found clock mesure_temperature|cpt_clk_derived_clock[1] with period 250.00ns 
Found clock mesure_temperature|cpt_clk_derived_clock[0] with period 250.00ns 
Found clock ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock with period 100.00ns 
Found clock updateIR with period 100.00ns 
Found clock tap_control|sc_updateDR_0x09_derived_clock with period 100.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock with period 1000.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock with period 250.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock with period 12.50ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock with period 25.00ns 
@W: MT403 :"c:\ssd upgrade\analog tests\mega_func_pll_40mhz_switchover_cycloneiii.vhd":182:1:182:16|Ignoring clock definition because instance has more than one output


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Aug 25 14:44:53 2011
#


Top view:               ladder_fpga
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        10
Constraint File(s):    C:\SSD upgrade\analog tests\ladder_fpga.sdc
                       C:\SSD upgrade\analog tests\rev_1\pin_assign.sdc
                       C:\SSD upgrade\analog tests\rev_1\ladder_fpga_fsm.sdc
                       
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: 3.414

                                                                                        Requested     Estimated      Requested     Estimated                 Clock                              Clock              
Starting Clock                                                                          Frequency     Frequency      Period        Period        Slack       Type                               Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock40mhz_fpga                                                                         40.0 MHz      NA             25.000        NA            DCM/PLL     declared                           default_clkgroup_3 
clock40mhz_xtal                                                                         40.0 MHz      NA             25.000        NA            NA          declared                           default_clkgroup_4 
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock     10.0 MHz      344.2 MHz      100.000       2.905         DCM/PLL     derived                            default_clkgroup_0 
ladder_fpga|holdin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_0
ladder_fpga|testin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_1
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                              40.0 MHz      133.5 MHz      25.000        7.490         5.331       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                              80.0 MHz      176.3 MHz      12.500        5.672         3.414       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                              4.0 MHz       166.7 MHz      250.000       5.999         122.001     derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                              1.0 MHz       723.5 MHz      1000.000      1.382         998.618     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[0]                                             4.0 MHz       648.1 MHz      250.000       1.543         248.457     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[1]                                             4.0 MHz       388.1 MHz      250.000       2.577         247.423     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[2]                                             4.0 MHz       648.1 MHz      250.000       1.543         248.457     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[4]                                             4.0 MHz       648.1 MHz      250.000       1.543         248.457     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|eotc_derived_clock                                                   4.0 MHz       34.8 MHz       250.000       28.696        11.065      derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|start_temp_derived_clock                                             4.0 MHz       509.8 MHz      250.000       1.962         124.019     derived                            default_clkgroup_3 
sc_tck                                                                                  10.0 MHz      132.6 MHz      100.000       7.541         46.230      declared                           default_clkgroup_0 
temperature                                                                             10.0 MHz      1055.7 MHz     100.000       0.947         99.053      declared                           default_clkgroup_1 
updateIR                                                                                10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
System                                                                                  1.0 MHz       1.0 MHz        1000.000      978.898       21.102      system                             system_clkgroup    
===================================================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                                                                    |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                             Ending                                                                               |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  25.000      21.102   |  No paths    -      
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -        |  No paths    -        |  1000.000    999.208  |  No paths    -      
sc_tck                                                                               System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  100.000     98.088 
sc_tck                                                                               sc_tck                                                                               |  100.000     96.145   |  100.000     96.222   |  50.000      46.230   |  50.000      48.295 
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
sc_tck                                                                               ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  50.000      48.547 
temperature                                                                          temperature                                                                          |  No paths    -        |  100.000     99.053   |  No paths    -        |  No paths    -      
temperature                                                                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
temperature                                                                          mesure_temperature|cpt_clk_derived_clock[0]                                          |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
temperature                                                                          mesure_temperature|cpt_clk_derived_clock[2]                                          |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
temperature                                                                          mesure_temperature|cpt_clk_derived_clock[4]                                          |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  25.000      24.015 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  25.000      19.472   |  No paths    -        |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -        |  6.250       5.331    |  No paths    -        |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  12.500      11.348 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  6.250       4.377    |  12.500      11.979   |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  12.500      9.763    |  12.500      10.220   |  No paths    -        |  6.250       3.414  
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  250.000     247.631  |  No paths    -        |  125.000     122.001  |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mesure_temperature|eotc_derived_clock                                                |  250.000     249.479  |  No paths    -        |  No paths    -        |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  1000.000    998.911
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -        |  1000.000    998.618  |  No paths    -        |  No paths    -      
ladder_fpga|holdin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
ladder_fpga|holdin_echelle                                                           ladder_fpga|holdin_echelle                                                           |  1000.000    998.457  |  No paths    -        |  No paths    -        |  No paths    -      
ladder_fpga|testin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
ladder_fpga|testin_echelle                                                           ladder_fpga|testin_echelle                                                           |  1000.000    998.457  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[0]                                          mesure_temperature|cpt_clk_derived_clock[0]                                          |  250.000     248.457  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[0]                                          mesure_temperature|eotc_derived_clock                                                |  250.000     249.479  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[1]                                          temperature                                                                          |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[1]                                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  250.000     249.092  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[1]                                          mesure_temperature|cpt_clk_derived_clock[1]                                          |  250.000     247.423  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[2]                                          mesure_temperature|cpt_clk_derived_clock[2]                                          |  250.000     248.457  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[2]                                          mesure_temperature|eotc_derived_clock                                                |  250.000     249.479  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[4]                                          mesure_temperature|cpt_clk_derived_clock[4]                                          |  250.000     248.457  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[4]                                          mesure_temperature|eotc_derived_clock                                                |  250.000     249.479  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|eotc_derived_clock                                                sc_tck                                                                               |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|eotc_derived_clock                                                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  12.500      11.065   |  No paths    -      
mesure_temperature|start_temp_derived_clock                                          mesure_temperature|cpt_clk_derived_clock[1]                                          |  No paths    -        |  No paths    -        |  No paths    -        |  125.000     124.019
mesure_temperature|start_temp_derived_clock                                          mesure_temperature|start_temp_derived_clock                                          |  No paths    -        |  250.000     249.456  |  No paths    -        |  No paths    -      
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
========================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: ladder_fpga|holdin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[0]     0.733       998.457
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[1]     0.733       998.515
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[2]     0.733       998.573
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[3]     0.733       998.631
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[4]     0.733       998.689
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[5]     0.733       998.747
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[6]     0.733       998.805
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[7]     0.733       998.863
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[8]     0.733       998.921
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[9]     0.733       998.979
=============================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[11]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c11_combout     1000.458     998.457
ladder_fpga_nbr_hold[10]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c10_combout     1000.458     998.515
ladder_fpga_nbr_hold[9]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c9_combout      1000.458     998.573
ladder_fpga_nbr_hold[8]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c8_combout      1000.458     998.631
ladder_fpga_nbr_hold[7]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c7_combout      1000.458     998.689
ladder_fpga_nbr_hold[6]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c6_combout      1000.458     998.747
ladder_fpga_nbr_hold[5]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c5_combout      1000.458     998.805
ladder_fpga_nbr_hold[4]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c4_combout      1000.458     998.863
ladder_fpga_nbr_hold[3]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c3_combout      1000.458     998.921
ladder_fpga_nbr_hold[2]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c2_combout      1000.458     998.979
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[3] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[8] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: ladder_fpga|testin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[0]     0.733       998.457
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[1]     0.733       998.515
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[2]     0.733       998.573
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[3]     0.733       998.631
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[4]     0.733       998.689
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[5]     0.733       998.747
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[6]     0.733       998.805
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[7]     0.733       998.863
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[8]     0.733       998.921
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[9]     0.733       998.979
=============================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[11]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c11_combout     1000.458     998.457
ladder_fpga_nbr_test[10]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c10_combout     1000.458     998.515
ladder_fpga_nbr_test[9]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c9_combout      1000.458     998.573
ladder_fpga_nbr_test[8]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c8_combout      1000.458     998.631
ladder_fpga_nbr_test[7]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c7_combout      1000.458     998.689
ladder_fpga_nbr_test[6]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c6_combout      1000.458     998.747
ladder_fpga_nbr_test[5]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c5_combout      1000.458     998.805
ladder_fpga_nbr_test[4]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c4_combout      1000.458     998.863
ladder_fpga_nbr_test[3]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c3_combout      1000.458     998.921
ladder_fpga_nbr_test[2]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c2_combout      1000.458     998.979
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[3] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[8] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                                                                          Arrival           
Instance                        Reference                                                      Type       Pin     Net                             Time        Slack 
                                Clock                                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
tst_tokenin_echelle             mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       tst_tokenin_echellegen          0.733       5.331 
tst_holdin_echelle              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       tst_holdin_echelle              0.733       5.348 
n_adc[1]                        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       n_adc[1]                        0.733       19.472
n_adc[0]                        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       n_adc[0]                        0.733       20.008
n_adc[2]                        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       n_adc[2]                        0.733       21.110
n_adc[3]                        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       n_adc[3]                        0.733       21.310
acquire_adcs\.n_preamble[0]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_adcs\.n_preamble[0]     0.733       21.990
acquire_adcs\.n_preamble[2]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_adcs\.n_preamble[2]     0.733       22.002
acquire_adcs\.n_preamble[1]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_adcs\.n_preamble[1]     0.733       22.022
acquire_adcs\.n_preamble[3]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_adcs\.n_preamble[3]     0.733       22.045
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                                                                                               Required           
Instance                                      Reference                                                      Type       Pin     Net                                                  Time         Slack 
                                              Clock                                                                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[2]         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d       N_924_i_0_g0                                         6.708        5.331 
ladder_fpga_event_controller_state[3]         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d       ladder_fpga_event_controller_state_ns_0_1__g0_0      6.708        5.336 
ladder_fpga_event_controller_state_i_0[4]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d       ladder_fpga_event_controller_state_ns_a2_0_0__g0     6.708        5.348 
ladder_fpga_event_controller_state[0]         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d       ladder_fpga_event_controller_state_ns_0_4__g0_0      6.708        5.587 
ladder_fpga_fifo8_to_usb_input[0]             mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d       un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i         25.458       19.472
ladder_fpga_fifo8_to_usb_input[1]             mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d       un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i         25.458       19.472
n_adc[0]                                      mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d       n_adc_n0_0_g0_i                                      25.458       21.799
n_adc[2]                                      mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d       n_adc_n2_0_g0_i                                      25.458       21.799
acquire_adcs\.n_fifo[2]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d       acquire_adcs\.n_fifo_n2_0_g0_i                       25.458       21.936
n_adc[1]                                      mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d       n_adc_n1_0_g0_i                                      25.458       22.038
========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      0.843
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.331

    Number of logic level(s):                1
    Starting point:                          tst_tokenin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[2] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
tst_tokenin_echelle                           dffeas                    q           Out     0.199     0.733       -         
tst_tokenin_echellegen                        Net                       -           -       0.263     -           4         
ladder_fpga_event_controller_state_RNO[2]     cycloneiii_lcell_comb     datab       In      -         0.996       -         
ladder_fpga_event_controller_state_RNO[2]     cycloneiii_lcell_comb     combout     Out     0.381     1.377       -         
N_924_i_0_g0                                  Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[2]         dffeas                    d           In      -         1.377       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.919 is 0.656(71.4%) logic and 0.263(28.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      0.838
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.336

    Number of logic level(s):                1
    Starting point:                          tst_tokenin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                Pin         Pin               Arrival     No. of    
Name                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
tst_tokenin_echelle                                 dffeas                    q           Out     0.199     0.733       -         
tst_tokenin_echellegen                              Net                       -           -       0.263     -           4         
ladder_fpga_event_controller_state_RNO[3]           cycloneiii_lcell_comb     dataa       In      -         0.996       -         
ladder_fpga_event_controller_state_RNO[3]           cycloneiii_lcell_comb     combout     Out     0.376     1.372       -         
ladder_fpga_event_controller_state_ns_0_1__g0_0     Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[3]               dffeas                    d           In      -         1.372       -         
==================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.914 is 0.651(71.2%) logic and 0.263(28.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      0.826
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.348

    Number of logic level(s):                1
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state_i_0[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                   dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                   Net                       -           -       0.258     -           3         
ladder_fpga_event_controller_state_i_0_RNO[4]        cycloneiii_lcell_comb     datac       In      -         0.991       -         
ladder_fpga_event_controller_state_i_0_RNO[4]        cycloneiii_lcell_comb     combout     Out     0.369     1.360       -         
ladder_fpga_event_controller_state_ns_a2_0_0__g0     Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state_i_0[4]            dffeas                    d           In      -         1.360       -         
===================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.902 is 0.644(71.4%) logic and 0.258(28.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      0.587
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.587

    Number of logic level(s):                1
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                Pin         Pin               Arrival     No. of    
Name                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                  dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                  Net                       -           -       0.258     -           3         
ladder_fpga_event_controller_state_RNO[0]           cycloneiii_lcell_comb     datad       In      -         0.991       -         
ladder_fpga_event_controller_state_RNO[0]           cycloneiii_lcell_comb     combout     Out     0.130     1.121       -         
ladder_fpga_event_controller_state_ns_0_4__g0_0     Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[0]               dffeas                    d           In      -         1.121       -         
==================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.663 is 0.405(61.1%) logic and 0.258(38.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      0.587
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.587

    Number of logic level(s):                1
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                Pin         Pin               Arrival     No. of    
Name                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                  dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                  Net                       -           -       0.258     -           3         
ladder_fpga_event_controller_state_RNO[3]           cycloneiii_lcell_comb     datad       In      -         0.991       -         
ladder_fpga_event_controller_state_RNO[3]           cycloneiii_lcell_comb     combout     Out     0.130     1.121       -         
ladder_fpga_event_controller_state_ns_0_1__g0_0     Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[3]               dffeas                    d           In      -         1.121       -         
==================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.663 is 0.405(61.1%) logic and 0.258(38.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      5.452
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 19.472

    Number of logic level(s):                9
    Starting point:                          n_adc[1] / q
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                Pin         Pin               Arrival     No. of    
Name                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
n_adc[1]                                            dffeas                    q           Out     0.199     0.733       -         
n_adc[1]                                            Net                       -           -       1.156     -           83        
acquire_adcs\.data_to_send_1_10_a[8]                cycloneiii_lcell_comb     datac       In      -         1.889       -         
acquire_adcs\.data_to_send_1_10_a[8]                cycloneiii_lcell_comb     combout     Out     0.369     2.257       -         
acquire_adcs\.data_to_send_1_10_a[8]                Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_10[8]                  cycloneiii_lcell_comb     datad       In      -         2.504       -         
acquire_adcs\.data_to_send_1_10[8]                  cycloneiii_lcell_comb     combout     Out     0.130     2.634       -         
acquire_adcs\.data_to_send_1_10[8]                  Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[8]                cycloneiii_lcell_comb     datac       In      -         2.880       -         
acquire_adcs\.data_to_send_1_15_a[8]                cycloneiii_lcell_comb     combout     Out     0.369     3.249       -         
acquire_adcs\.data_to_send_1_15_a[8]                Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[8]                  cycloneiii_lcell_comb     datad       In      -         3.496       -         
acquire_adcs\.data_to_send_1_15[8]                  cycloneiii_lcell_comb     combout     Out     0.130     3.626       -         
acquire_adcs\.data_to_send_1_15[8]                  Net                       -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_0              cycloneiii_lcell_comb     datac       In      -         3.872       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0              cycloneiii_lcell_comb     combout     Out     0.369     4.241       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0              Net                       -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_3              cycloneiii_lcell_comb     datad       In      -         4.487       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3              cycloneiii_lcell_comb     combout     Out     0.130     4.617       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3              Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]             cycloneiii_lcell_comb     datac       In      -         4.864       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]             cycloneiii_lcell_comb     combout     Out     0.369     5.233       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_m4     Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]             cycloneiii_lcell_comb     datad       In      -         5.479       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]             cycloneiii_lcell_comb     combout     Out     0.130     5.609       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_a5     Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[0]               cycloneiii_lcell_comb     datad       In      -         5.856       -         
ladder_fpga_fifo8_to_usb_input_RNO[0]               cycloneiii_lcell_comb     combout     Out     0.130     5.986       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i        Net                       -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                   dffeas                    d           In      -         5.986       -         
==================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 5.528 is 2.401(43.4%) logic and 3.127(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      5.452
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 19.472

    Number of logic level(s):                9
    Starting point:                          n_adc[1] / q
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                Pin         Pin               Arrival     No. of    
Name                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
n_adc[1]                                            dffeas                    q           Out     0.199     0.733       -         
n_adc[1]                                            Net                       -           -       1.156     -           83        
acquire_adcs\.data_to_send_1_10_a[9]                cycloneiii_lcell_comb     datac       In      -         1.889       -         
acquire_adcs\.data_to_send_1_10_a[9]                cycloneiii_lcell_comb     combout     Out     0.369     2.257       -         
acquire_adcs\.data_to_send_1_10_a[9]                Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_10[9]                  cycloneiii_lcell_comb     datad       In      -         2.504       -         
acquire_adcs\.data_to_send_1_10[9]                  cycloneiii_lcell_comb     combout     Out     0.130     2.634       -         
acquire_adcs\.data_to_send_1_10[9]                  Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[9]                cycloneiii_lcell_comb     datac       In      -         2.880       -         
acquire_adcs\.data_to_send_1_15_a[9]                cycloneiii_lcell_comb     combout     Out     0.369     3.249       -         
acquire_adcs\.data_to_send_1_15_a[9]                Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[9]                  cycloneiii_lcell_comb     datad       In      -         3.496       -         
acquire_adcs\.data_to_send_1_15[9]                  cycloneiii_lcell_comb     combout     Out     0.130     3.626       -         
acquire_adcs\.data_to_send_1_15[9]                  Net                       -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_0              cycloneiii_lcell_comb     datac       In      -         3.872       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0              cycloneiii_lcell_comb     combout     Out     0.369     4.241       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0              Net                       -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_3              cycloneiii_lcell_comb     datad       In      -         4.487       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3              cycloneiii_lcell_comb     combout     Out     0.130     4.617       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3              Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]             cycloneiii_lcell_comb     datac       In      -         4.864       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]             cycloneiii_lcell_comb     combout     Out     0.369     5.233       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_m4     Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]             cycloneiii_lcell_comb     datad       In      -         5.479       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]             cycloneiii_lcell_comb     combout     Out     0.130     5.609       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_a5     Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[1]               cycloneiii_lcell_comb     datad       In      -         5.856       -         
ladder_fpga_fifo8_to_usb_input_RNO[1]               cycloneiii_lcell_comb     combout     Out     0.130     5.986       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i        Net                       -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                   dffeas                    d           In      -         5.986       -         
==================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 5.528 is 2.401(43.4%) logic and 3.127(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      5.213
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 19.711

    Number of logic level(s):                9
    Starting point:                          n_adc[1] / q
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                Pin         Pin               Arrival     No. of    
Name                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
n_adc[1]                                            dffeas                    q           Out     0.199     0.733       -         
n_adc[1]                                            Net                       -           -       1.156     -           83        
acquire_adcs\.data_to_send_1_13_a[9]                cycloneiii_lcell_comb     datac       In      -         1.889       -         
acquire_adcs\.data_to_send_1_13_a[9]                cycloneiii_lcell_comb     combout     Out     0.369     2.257       -         
acquire_adcs\.data_to_send_1_13_a[9]                Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_13[9]                  cycloneiii_lcell_comb     datad       In      -         2.504       -         
acquire_adcs\.data_to_send_1_13[9]                  cycloneiii_lcell_comb     combout     Out     0.130     2.634       -         
acquire_adcs\.data_to_send_1_13[9]                  Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[9]                cycloneiii_lcell_comb     datad       In      -         2.880       -         
acquire_adcs\.data_to_send_1_15_a[9]                cycloneiii_lcell_comb     combout     Out     0.130     3.010       -         
acquire_adcs\.data_to_send_1_15_a[9]                Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[9]                  cycloneiii_lcell_comb     datad       In      -         3.257       -         
acquire_adcs\.data_to_send_1_15[9]                  cycloneiii_lcell_comb     combout     Out     0.130     3.387       -         
acquire_adcs\.data_to_send_1_15[9]                  Net                       -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_0              cycloneiii_lcell_comb     datac       In      -         3.633       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0              cycloneiii_lcell_comb     combout     Out     0.369     4.002       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0              Net                       -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_3              cycloneiii_lcell_comb     datad       In      -         4.248       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3              cycloneiii_lcell_comb     combout     Out     0.130     4.378       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3              Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]             cycloneiii_lcell_comb     datac       In      -         4.625       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]             cycloneiii_lcell_comb     combout     Out     0.369     4.994       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_m4     Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]             cycloneiii_lcell_comb     datad       In      -         5.240       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]             cycloneiii_lcell_comb     combout     Out     0.130     5.370       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_a5     Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[1]               cycloneiii_lcell_comb     datad       In      -         5.617       -         
ladder_fpga_fifo8_to_usb_input_RNO[1]               cycloneiii_lcell_comb     combout     Out     0.130     5.747       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i        Net                       -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                   dffeas                    d           In      -         5.747       -         
==================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 5.289 is 2.162(40.9%) logic and 3.127(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      5.213
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 19.711

    Number of logic level(s):                9
    Starting point:                          n_adc[1] / q
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                Pin         Pin               Arrival     No. of    
Name                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
n_adc[1]                                            dffeas                    q           Out     0.199     0.733       -         
n_adc[1]                                            Net                       -           -       1.156     -           83        
acquire_adcs\.data_to_send_1_13_a[8]                cycloneiii_lcell_comb     datac       In      -         1.889       -         
acquire_adcs\.data_to_send_1_13_a[8]                cycloneiii_lcell_comb     combout     Out     0.369     2.257       -         
acquire_adcs\.data_to_send_1_13_a[8]                Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_13[8]                  cycloneiii_lcell_comb     datad       In      -         2.504       -         
acquire_adcs\.data_to_send_1_13[8]                  cycloneiii_lcell_comb     combout     Out     0.130     2.634       -         
acquire_adcs\.data_to_send_1_13[8]                  Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[8]                cycloneiii_lcell_comb     datad       In      -         2.880       -         
acquire_adcs\.data_to_send_1_15_a[8]                cycloneiii_lcell_comb     combout     Out     0.130     3.010       -         
acquire_adcs\.data_to_send_1_15_a[8]                Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[8]                  cycloneiii_lcell_comb     datad       In      -         3.257       -         
acquire_adcs\.data_to_send_1_15[8]                  cycloneiii_lcell_comb     combout     Out     0.130     3.387       -         
acquire_adcs\.data_to_send_1_15[8]                  Net                       -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_0              cycloneiii_lcell_comb     datac       In      -         3.633       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0              cycloneiii_lcell_comb     combout     Out     0.369     4.002       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0              Net                       -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_3              cycloneiii_lcell_comb     datad       In      -         4.248       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3              cycloneiii_lcell_comb     combout     Out     0.130     4.378       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3              Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]             cycloneiii_lcell_comb     datac       In      -         4.625       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]             cycloneiii_lcell_comb     combout     Out     0.369     4.994       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_m4     Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]             cycloneiii_lcell_comb     datad       In      -         5.240       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]             cycloneiii_lcell_comb     combout     Out     0.130     5.370       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_a5     Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[0]               cycloneiii_lcell_comb     datad       In      -         5.617       -         
ladder_fpga_fifo8_to_usb_input_RNO[0]               cycloneiii_lcell_comb     combout     Out     0.130     5.747       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i        Net                       -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                   dffeas                    d           In      -         5.747       -         
==================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 5.289 is 2.162(40.9%) logic and 3.127(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      5.087
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 19.837

    Number of logic level(s):                8
    Starting point:                          n_adc[1] / q
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                Pin         Pin               Arrival     No. of    
Name                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
n_adc[1]                                            dffeas                    q           Out     0.199     0.733       -         
n_adc[1]                                            Net                       -           -       1.156     -           83        
acquire_adcs\.data_to_send_1_6_a[9]                 cycloneiii_lcell_comb     datac       In      -         1.889       -         
acquire_adcs\.data_to_send_1_6_a[9]                 cycloneiii_lcell_comb     combout     Out     0.369     2.257       -         
acquire_adcs\.data_to_send_1_6_a[9]                 Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_6[9]                   cycloneiii_lcell_comb     datad       In      -         2.504       -         
acquire_adcs\.data_to_send_1_6[9]                   cycloneiii_lcell_comb     combout     Out     0.130     2.634       -         
acquire_adcs\.data_to_send_1_6[9]                   Net                       -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[9]                  cycloneiii_lcell_comb     datab       In      -         2.880       -         
acquire_adcs\.data_to_send_1_15[9]                  cycloneiii_lcell_comb     combout     Out     0.381     3.261       -         
acquire_adcs\.data_to_send_1_15[9]                  Net                       -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_0              cycloneiii_lcell_comb     datac       In      -         3.508       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0              cycloneiii_lcell_comb     combout     Out     0.369     3.877       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0              Net                       -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_3              cycloneiii_lcell_comb     datad       In      -         4.123       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3              cycloneiii_lcell_comb     combout     Out     0.130     4.253       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3              Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]             cycloneiii_lcell_comb     datac       In      -         4.500       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]             cycloneiii_lcell_comb     combout     Out     0.369     4.869       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_m4     Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]             cycloneiii_lcell_comb     datad       In      -         5.115       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]             cycloneiii_lcell_comb     combout     Out     0.130     5.245       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_a5     Net                       -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[1]               cycloneiii_lcell_comb     datad       In      -         5.491       -         
ladder_fpga_fifo8_to_usb_input_RNO[1]               cycloneiii_lcell_comb     combout     Out     0.130     5.621       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i        Net                       -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                   dffeas                    d           In      -         5.621       -         
==================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 5.163 is 2.283(44.2%) logic and 2.880(55.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                                                                                              Arrival           
Instance                                            Reference                                                      Type       Pin     Net                                                 Time        Slack 
                                                    Clock                                                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[2]               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[2]               0.733       3.414 
ladder_fpga_event_controller_state[1]               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[1]               0.733       3.427 
ladder_fpga_event_controller_state[3]               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[3]               0.733       4.505 
ladder_fpga_event_controller_state_i_0[4]           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state_i_0[4]           0.733       4.558 
ladder_fpga_event_controller_state[0]               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[0]               0.733       4.580 
ladder_fpga_adc_select_n_i                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_adc_select_n_i                          0.733       4.840 
ladder_fpga_event_controller_state_illegalpipe1     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state_illegalpipe1     0.733       5.729 
ladder_fpga_nbr_rclk_echelle[12]                    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_rclk_echelle[12]                    0.733       9.763 
ladder_fpga_nbr_rclk_echelle[13]                    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_rclk_echelle[13]                    0.733       9.763 
ladder_fpga_adc_bit_count_cs_integer[1]             mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_adc_bit_count_cs_integer[1]             0.733       10.220
============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                                                                                                            Required          
Instance                             Reference                                                      Type       Pin     Net                                                                               Time         Slack
                                     Clock                                                                                                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_rclk_echelle[13]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0_0_13__g0     6.708        3.414
ladder_fpga_nbr_rclk_echelle[12]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0_0_12__g0     6.708        3.472
ladder_fpga_nbr_rclk_echelle[4]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0_0_4__g0      6.708        3.704
ladder_fpga_nbr_rclk_echelle[11]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       un1_ladder_fpga_nbr_rclk_echelle_combout[2]                                       6.708        4.259
ladder_fpga_nbr_rclk_echelle[9]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       un1_ladder_fpga_nbr_rclk_echelle_combout[4]                                       6.708        4.317
ladder_fpga_nbr_rclk_echelle[10]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       un1_ladder_fpga_nbr_rclk_echelle_combout[3]                                       6.708        4.317
ladder_fpga_nbr_rclk_echelle[7]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       un1_ladder_fpga_nbr_rclk_echelle_combout[6]                                       6.708        4.375
ladder_fpga_nbr_rclk_echelle[8]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       un1_ladder_fpga_nbr_rclk_echelle_combout[5]                                       6.708        4.375
acquire_state[9]                     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       N_1142_i_0_g0                                                                     6.708        4.377
ladder_fpga_nbr_rclk_echelle[5]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       un1_ladder_fpga_nbr_rclk_echelle_combout[8]                                       6.708        4.433
===========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      2.760
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.414

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_event_controller_state[2] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[13] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                              Pin         Pin               Arrival     No. of    
Name                                                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[2]                                             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[2]                                             Net                       -           -       0.608     -           28        
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               cycloneiii_lcell_comb     datad       In      -         1.341       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               cycloneiii_lcell_comb     combout     Out     0.130     1.471       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               Net                       -           -       0.252     -           2         
un1_ladder_fpga_nbr_rclk_echelle_a[13]                                            cycloneiii_lcell_comb     dataa       In      -         1.723       -         
un1_ladder_fpga_nbr_rclk_echelle_a[13]                                            cycloneiii_lcell_comb     cout        Out     0.436     2.159       -         
un1_ladder_fpga_nbr_rclk_echelle_a_cout[13]                                       Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[12]                                              cycloneiii_lcell_comb     cin         In      -         2.159       -         
un1_ladder_fpga_nbr_rclk_echelle[12]                                              cycloneiii_lcell_comb     cout        Out     0.058     2.217       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[12]                                         Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[10]                                              cycloneiii_lcell_comb     cin         In      -         2.217       -         
un1_ladder_fpga_nbr_rclk_echelle[10]                                              cycloneiii_lcell_comb     cout        Out     0.058     2.275       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[10]                                         Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[8]                                               cycloneiii_lcell_comb     cin         In      -         2.275       -         
un1_ladder_fpga_nbr_rclk_echelle[8]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.333       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[8]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[6]                                               cycloneiii_lcell_comb     cin         In      -         2.333       -         
un1_ladder_fpga_nbr_rclk_echelle[6]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.391       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[6]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[4]                                               cycloneiii_lcell_comb     cin         In      -         2.391       -         
un1_ladder_fpga_nbr_rclk_echelle[4]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.449       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[4]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[2]                                               cycloneiii_lcell_comb     cin         In      -         2.449       -         
un1_ladder_fpga_nbr_rclk_echelle[2]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.507       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[2]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[0]                                               cycloneiii_lcell_comb     cin         In      -         2.507       -         
un1_ladder_fpga_nbr_rclk_echelle[0]                                               cycloneiii_lcell_comb     combout     Out     0.000     2.507       -         
un1_ladder_fpga_nbr_rclk_echelle_combout[0]                                       Net                       -           -       0.418     -           1         
ladder_fpga_nbr_rclk_echelle_RNO[13]                                              cycloneiii_lcell_comb     datac       In      -         2.925       -         
ladder_fpga_nbr_rclk_echelle_RNO[13]                                              cycloneiii_lcell_comb     combout     Out     0.369     3.294       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0_0_13__g0     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_rclk_echelle[13]                                                  dffeas                    d           In      -         3.294       -         
================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.836 is 1.558(54.9%) logic and 1.278(45.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      2.747
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.427

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_event_controller_state[1] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[13] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                              Pin         Pin               Arrival     No. of    
Name                                                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[1]                                             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[1]                                             Net                       -           -       0.356     -           12        
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               cycloneiii_lcell_comb     datac       In      -         1.089       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               cycloneiii_lcell_comb     combout     Out     0.369     1.458       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               Net                       -           -       0.252     -           2         
un1_ladder_fpga_nbr_rclk_echelle_a[13]                                            cycloneiii_lcell_comb     dataa       In      -         1.710       -         
un1_ladder_fpga_nbr_rclk_echelle_a[13]                                            cycloneiii_lcell_comb     cout        Out     0.436     2.146       -         
un1_ladder_fpga_nbr_rclk_echelle_a_cout[13]                                       Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[12]                                              cycloneiii_lcell_comb     cin         In      -         2.146       -         
un1_ladder_fpga_nbr_rclk_echelle[12]                                              cycloneiii_lcell_comb     cout        Out     0.058     2.204       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[12]                                         Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[10]                                              cycloneiii_lcell_comb     cin         In      -         2.204       -         
un1_ladder_fpga_nbr_rclk_echelle[10]                                              cycloneiii_lcell_comb     cout        Out     0.058     2.262       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[10]                                         Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[8]                                               cycloneiii_lcell_comb     cin         In      -         2.262       -         
un1_ladder_fpga_nbr_rclk_echelle[8]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.320       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[8]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[6]                                               cycloneiii_lcell_comb     cin         In      -         2.320       -         
un1_ladder_fpga_nbr_rclk_echelle[6]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.378       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[6]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[4]                                               cycloneiii_lcell_comb     cin         In      -         2.378       -         
un1_ladder_fpga_nbr_rclk_echelle[4]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.436       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[4]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[2]                                               cycloneiii_lcell_comb     cin         In      -         2.436       -         
un1_ladder_fpga_nbr_rclk_echelle[2]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.494       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[2]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[0]                                               cycloneiii_lcell_comb     cin         In      -         2.494       -         
un1_ladder_fpga_nbr_rclk_echelle[0]                                               cycloneiii_lcell_comb     combout     Out     0.000     2.494       -         
un1_ladder_fpga_nbr_rclk_echelle_combout[0]                                       Net                       -           -       0.418     -           1         
ladder_fpga_nbr_rclk_echelle_RNO[13]                                              cycloneiii_lcell_comb     datac       In      -         2.912       -         
ladder_fpga_nbr_rclk_echelle_RNO[13]                                              cycloneiii_lcell_comb     combout     Out     0.369     3.281       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0_0_13__g0     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_rclk_echelle[13]                                                  dffeas                    d           In      -         3.281       -         
================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.823 is 1.797(63.6%) logic and 1.026(36.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      2.702
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.472

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_event_controller_state[2] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[12] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                              Pin         Pin               Arrival     No. of    
Name                                                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[2]                                             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[2]                                             Net                       -           -       0.608     -           28        
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               cycloneiii_lcell_comb     datad       In      -         1.341       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               cycloneiii_lcell_comb     combout     Out     0.130     1.471       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               Net                       -           -       0.252     -           2         
un1_ladder_fpga_nbr_rclk_echelle[13]                                              cycloneiii_lcell_comb     dataa       In      -         1.723       -         
un1_ladder_fpga_nbr_rclk_echelle[13]                                              cycloneiii_lcell_comb     cout        Out     0.436     2.159       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[13]                                         Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[11]                                              cycloneiii_lcell_comb     cin         In      -         2.159       -         
un1_ladder_fpga_nbr_rclk_echelle[11]                                              cycloneiii_lcell_comb     cout        Out     0.058     2.217       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[11]                                         Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[9]                                               cycloneiii_lcell_comb     cin         In      -         2.217       -         
un1_ladder_fpga_nbr_rclk_echelle[9]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.275       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[9]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[7]                                               cycloneiii_lcell_comb     cin         In      -         2.275       -         
un1_ladder_fpga_nbr_rclk_echelle[7]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.333       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[7]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[5]                                               cycloneiii_lcell_comb     cin         In      -         2.333       -         
un1_ladder_fpga_nbr_rclk_echelle[5]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.391       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[5]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[3]                                               cycloneiii_lcell_comb     cin         In      -         2.391       -         
un1_ladder_fpga_nbr_rclk_echelle[3]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.449       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[3]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[1]                                               cycloneiii_lcell_comb     cin         In      -         2.449       -         
un1_ladder_fpga_nbr_rclk_echelle[1]                                               cycloneiii_lcell_comb     combout     Out     0.000     2.449       -         
un1_ladder_fpga_nbr_rclk_echelle_combout[1]                                       Net                       -           -       0.418     -           1         
ladder_fpga_nbr_rclk_echelle_RNO[12]                                              cycloneiii_lcell_comb     datac       In      -         2.867       -         
ladder_fpga_nbr_rclk_echelle_RNO[12]                                              cycloneiii_lcell_comb     combout     Out     0.369     3.236       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0_0_12__g0     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_rclk_echelle[12]                                                  dffeas                    d           In      -         3.236       -         
================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.778 is 1.500(54.0%) logic and 1.278(46.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      2.689
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.485

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_event_controller_state[1] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[12] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                              Pin         Pin               Arrival     No. of    
Name                                                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[1]                                             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[1]                                             Net                       -           -       0.356     -           12        
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               cycloneiii_lcell_comb     datac       In      -         1.089       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               cycloneiii_lcell_comb     combout     Out     0.369     1.458       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle               Net                       -           -       0.252     -           2         
un1_ladder_fpga_nbr_rclk_echelle[13]                                              cycloneiii_lcell_comb     dataa       In      -         1.710       -         
un1_ladder_fpga_nbr_rclk_echelle[13]                                              cycloneiii_lcell_comb     cout        Out     0.436     2.146       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[13]                                         Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[11]                                              cycloneiii_lcell_comb     cin         In      -         2.146       -         
un1_ladder_fpga_nbr_rclk_echelle[11]                                              cycloneiii_lcell_comb     cout        Out     0.058     2.204       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[11]                                         Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[9]                                               cycloneiii_lcell_comb     cin         In      -         2.204       -         
un1_ladder_fpga_nbr_rclk_echelle[9]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.262       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[9]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[7]                                               cycloneiii_lcell_comb     cin         In      -         2.262       -         
un1_ladder_fpga_nbr_rclk_echelle[7]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.320       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[7]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[5]                                               cycloneiii_lcell_comb     cin         In      -         2.320       -         
un1_ladder_fpga_nbr_rclk_echelle[5]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.378       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[5]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[3]                                               cycloneiii_lcell_comb     cin         In      -         2.378       -         
un1_ladder_fpga_nbr_rclk_echelle[3]                                               cycloneiii_lcell_comb     cout        Out     0.058     2.436       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[3]                                          Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[1]                                               cycloneiii_lcell_comb     cin         In      -         2.436       -         
un1_ladder_fpga_nbr_rclk_echelle[1]                                               cycloneiii_lcell_comb     combout     Out     0.000     2.436       -         
un1_ladder_fpga_nbr_rclk_echelle_combout[1]                                       Net                       -           -       0.418     -           1         
ladder_fpga_nbr_rclk_echelle_RNO[12]                                              cycloneiii_lcell_comb     datac       In      -         2.854       -         
ladder_fpga_nbr_rclk_echelle_RNO[12]                                              cycloneiii_lcell_comb     combout     Out     0.369     3.223       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0_0_12__g0     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_rclk_echelle[12]                                                  dffeas                    d           In      -         3.223       -         
================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.765 is 1.739(62.9%) logic and 1.026(37.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      2.470
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.704

    Number of logic level(s):                5
    Starting point:                          ladder_fpga_event_controller_state[2] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                             Pin         Pin               Arrival     No. of    
Name                                                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[2]                                            dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[2]                                            Net                       -           -       0.608     -           28        
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle              cycloneiii_lcell_comb     datad       In      -         1.341       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle              cycloneiii_lcell_comb     combout     Out     0.130     1.471       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle              Net                       -           -       0.252     -           2         
un1_ladder_fpga_nbr_rclk_echelle[13]                                             cycloneiii_lcell_comb     dataa       In      -         1.723       -         
un1_ladder_fpga_nbr_rclk_echelle[13]                                             cycloneiii_lcell_comb     cout        Out     0.436     2.159       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[13]                                        Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[11]                                             cycloneiii_lcell_comb     cin         In      -         2.159       -         
un1_ladder_fpga_nbr_rclk_echelle[11]                                             cycloneiii_lcell_comb     cout        Out     0.058     2.217       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[11]                                        Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[9]                                              cycloneiii_lcell_comb     cin         In      -         2.217       -         
un1_ladder_fpga_nbr_rclk_echelle[9]                                              cycloneiii_lcell_comb     combout     Out     0.000     2.217       -         
un1_ladder_fpga_nbr_rclk_echelle_combout[9]                                      Net                       -           -       0.418     -           1         
ladder_fpga_nbr_rclk_echelle_RNO[4]                                              cycloneiii_lcell_comb     datac       In      -         2.635       -         
ladder_fpga_nbr_rclk_echelle_RNO[4]                                              cycloneiii_lcell_comb     combout     Out     0.369     3.004       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0_0_4__g0     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_rclk_echelle[4]                                                  dffeas                    d           In      -         3.004       -         
===============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.546 is 1.268(49.8%) logic and 1.278(50.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      2.457
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.717

    Number of logic level(s):                5
    Starting point:                          ladder_fpga_event_controller_state[1] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                             Pin         Pin               Arrival     No. of    
Name                                                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[1]                                            dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[1]                                            Net                       -           -       0.356     -           12        
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle              cycloneiii_lcell_comb     datac       In      -         1.089       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle              cycloneiii_lcell_comb     combout     Out     0.369     1.458       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle              Net                       -           -       0.252     -           2         
un1_ladder_fpga_nbr_rclk_echelle[13]                                             cycloneiii_lcell_comb     dataa       In      -         1.710       -         
un1_ladder_fpga_nbr_rclk_echelle[13]                                             cycloneiii_lcell_comb     cout        Out     0.436     2.146       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[13]                                        Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[11]                                             cycloneiii_lcell_comb     cin         In      -         2.146       -         
un1_ladder_fpga_nbr_rclk_echelle[11]                                             cycloneiii_lcell_comb     cout        Out     0.058     2.204       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[11]                                        Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[9]                                              cycloneiii_lcell_comb     cin         In      -         2.204       -         
un1_ladder_fpga_nbr_rclk_echelle[9]                                              cycloneiii_lcell_comb     combout     Out     0.000     2.204       -         
un1_ladder_fpga_nbr_rclk_echelle_combout[9]                                      Net                       -           -       0.418     -           1         
ladder_fpga_nbr_rclk_echelle_RNO[4]                                              cycloneiii_lcell_comb     datac       In      -         2.622       -         
ladder_fpga_nbr_rclk_echelle_RNO[4]                                              cycloneiii_lcell_comb     combout     Out     0.369     2.991       -         
proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0_0_4__g0     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_rclk_echelle[4]                                                  dffeas                    d           In      -         2.991       -         
===============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.533 is 1.507(59.5%) logic and 1.026(40.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.915
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.259

    Number of logic level(s):                8
    Starting point:                          ladder_fpga_event_controller_state[2] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[11] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[2]                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[2]                                   Net                       -           -       0.608     -           28        
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     cycloneiii_lcell_comb     datad       In      -         1.341       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     cycloneiii_lcell_comb     combout     Out     0.130     1.471       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     Net                       -           -       0.252     -           2         
un1_ladder_fpga_nbr_rclk_echelle_a[13]                                  cycloneiii_lcell_comb     dataa       In      -         1.723       -         
un1_ladder_fpga_nbr_rclk_echelle_a[13]                                  cycloneiii_lcell_comb     cout        Out     0.436     2.159       -         
un1_ladder_fpga_nbr_rclk_echelle_a_cout[13]                             Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[12]                                    cycloneiii_lcell_comb     cin         In      -         2.159       -         
un1_ladder_fpga_nbr_rclk_echelle[12]                                    cycloneiii_lcell_comb     cout        Out     0.058     2.217       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[12]                               Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[10]                                    cycloneiii_lcell_comb     cin         In      -         2.217       -         
un1_ladder_fpga_nbr_rclk_echelle[10]                                    cycloneiii_lcell_comb     cout        Out     0.058     2.275       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[10]                               Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[8]                                     cycloneiii_lcell_comb     cin         In      -         2.275       -         
un1_ladder_fpga_nbr_rclk_echelle[8]                                     cycloneiii_lcell_comb     cout        Out     0.058     2.333       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[8]                                Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[6]                                     cycloneiii_lcell_comb     cin         In      -         2.333       -         
un1_ladder_fpga_nbr_rclk_echelle[6]                                     cycloneiii_lcell_comb     cout        Out     0.058     2.391       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[6]                                Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[4]                                     cycloneiii_lcell_comb     cin         In      -         2.391       -         
un1_ladder_fpga_nbr_rclk_echelle[4]                                     cycloneiii_lcell_comb     cout        Out     0.058     2.449       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[4]                                Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[2]                                     cycloneiii_lcell_comb     cin         In      -         2.449       -         
un1_ladder_fpga_nbr_rclk_echelle[2]                                     cycloneiii_lcell_comb     combout     Out     0.000     2.449       -         
un1_ladder_fpga_nbr_rclk_echelle_combout[2]                             Net                       -           -       0.000     -           1         
ladder_fpga_nbr_rclk_echelle[11]                                        dffeas                    d           In      -         2.449       -         
======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.991 is 1.131(56.8%) logic and 0.860(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.902
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.272

    Number of logic level(s):                8
    Starting point:                          ladder_fpga_event_controller_state[1] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[11] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[1]                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[1]                                   Net                       -           -       0.356     -           12        
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     cycloneiii_lcell_comb     datac       In      -         1.089       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     cycloneiii_lcell_comb     combout     Out     0.369     1.458       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     Net                       -           -       0.252     -           2         
un1_ladder_fpga_nbr_rclk_echelle_a[13]                                  cycloneiii_lcell_comb     dataa       In      -         1.710       -         
un1_ladder_fpga_nbr_rclk_echelle_a[13]                                  cycloneiii_lcell_comb     cout        Out     0.436     2.146       -         
un1_ladder_fpga_nbr_rclk_echelle_a_cout[13]                             Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[12]                                    cycloneiii_lcell_comb     cin         In      -         2.146       -         
un1_ladder_fpga_nbr_rclk_echelle[12]                                    cycloneiii_lcell_comb     cout        Out     0.058     2.204       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[12]                               Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[10]                                    cycloneiii_lcell_comb     cin         In      -         2.204       -         
un1_ladder_fpga_nbr_rclk_echelle[10]                                    cycloneiii_lcell_comb     cout        Out     0.058     2.262       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[10]                               Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[8]                                     cycloneiii_lcell_comb     cin         In      -         2.262       -         
un1_ladder_fpga_nbr_rclk_echelle[8]                                     cycloneiii_lcell_comb     cout        Out     0.058     2.320       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[8]                                Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[6]                                     cycloneiii_lcell_comb     cin         In      -         2.320       -         
un1_ladder_fpga_nbr_rclk_echelle[6]                                     cycloneiii_lcell_comb     cout        Out     0.058     2.378       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[6]                                Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[4]                                     cycloneiii_lcell_comb     cin         In      -         2.378       -         
un1_ladder_fpga_nbr_rclk_echelle[4]                                     cycloneiii_lcell_comb     cout        Out     0.058     2.436       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[4]                                Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[2]                                     cycloneiii_lcell_comb     cin         In      -         2.436       -         
un1_ladder_fpga_nbr_rclk_echelle[2]                                     cycloneiii_lcell_comb     combout     Out     0.000     2.436       -         
un1_ladder_fpga_nbr_rclk_echelle_combout[2]                             Net                       -           -       0.000     -           1         
ladder_fpga_nbr_rclk_echelle[11]                                        dffeas                    d           In      -         2.436       -         
======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.978 is 1.370(69.3%) logic and 0.608(30.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.857
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.317

    Number of logic level(s):                7
    Starting point:                          ladder_fpga_event_controller_state[2] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[9] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[2]                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[2]                                   Net                       -           -       0.608     -           28        
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     cycloneiii_lcell_comb     datad       In      -         1.341       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     cycloneiii_lcell_comb     combout     Out     0.130     1.471       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     Net                       -           -       0.252     -           2         
un1_ladder_fpga_nbr_rclk_echelle_a[13]                                  cycloneiii_lcell_comb     dataa       In      -         1.723       -         
un1_ladder_fpga_nbr_rclk_echelle_a[13]                                  cycloneiii_lcell_comb     cout        Out     0.436     2.159       -         
un1_ladder_fpga_nbr_rclk_echelle_a_cout[13]                             Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[12]                                    cycloneiii_lcell_comb     cin         In      -         2.159       -         
un1_ladder_fpga_nbr_rclk_echelle[12]                                    cycloneiii_lcell_comb     cout        Out     0.058     2.217       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[12]                               Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[10]                                    cycloneiii_lcell_comb     cin         In      -         2.217       -         
un1_ladder_fpga_nbr_rclk_echelle[10]                                    cycloneiii_lcell_comb     cout        Out     0.058     2.275       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[10]                               Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[8]                                     cycloneiii_lcell_comb     cin         In      -         2.275       -         
un1_ladder_fpga_nbr_rclk_echelle[8]                                     cycloneiii_lcell_comb     cout        Out     0.058     2.333       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[8]                                Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[6]                                     cycloneiii_lcell_comb     cin         In      -         2.333       -         
un1_ladder_fpga_nbr_rclk_echelle[6]                                     cycloneiii_lcell_comb     cout        Out     0.058     2.391       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[6]                                Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[4]                                     cycloneiii_lcell_comb     cin         In      -         2.391       -         
un1_ladder_fpga_nbr_rclk_echelle[4]                                     cycloneiii_lcell_comb     combout     Out     0.000     2.391       -         
un1_ladder_fpga_nbr_rclk_echelle_combout[4]                             Net                       -           -       0.000     -           1         
ladder_fpga_nbr_rclk_echelle[9]                                         dffeas                    d           In      -         2.391       -         
======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.933 is 1.073(55.5%) logic and 0.860(44.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.857
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.317

    Number of logic level(s):                7
    Starting point:                          ladder_fpga_event_controller_state[2] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[10] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[2]                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[2]                                   Net                       -           -       0.608     -           28        
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     cycloneiii_lcell_comb     datad       In      -         1.341       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     cycloneiii_lcell_comb     combout     Out     0.130     1.471       -         
proc_ladder_fpga_nbr_rclk_echelle\.un5_ladder_fpga_nbr_rclk_echelle     Net                       -           -       0.252     -           2         
un1_ladder_fpga_nbr_rclk_echelle[13]                                    cycloneiii_lcell_comb     dataa       In      -         1.723       -         
un1_ladder_fpga_nbr_rclk_echelle[13]                                    cycloneiii_lcell_comb     cout        Out     0.436     2.159       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[13]                               Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[11]                                    cycloneiii_lcell_comb     cin         In      -         2.159       -         
un1_ladder_fpga_nbr_rclk_echelle[11]                                    cycloneiii_lcell_comb     cout        Out     0.058     2.217       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[11]                               Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[9]                                     cycloneiii_lcell_comb     cin         In      -         2.217       -         
un1_ladder_fpga_nbr_rclk_echelle[9]                                     cycloneiii_lcell_comb     cout        Out     0.058     2.275       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[9]                                Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[7]                                     cycloneiii_lcell_comb     cin         In      -         2.275       -         
un1_ladder_fpga_nbr_rclk_echelle[7]                                     cycloneiii_lcell_comb     cout        Out     0.058     2.333       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[7]                                Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[5]                                     cycloneiii_lcell_comb     cin         In      -         2.333       -         
un1_ladder_fpga_nbr_rclk_echelle[5]                                     cycloneiii_lcell_comb     cout        Out     0.058     2.391       -         
un1_ladder_fpga_nbr_rclk_echelle_cout[5]                                Net                       -           -       0.000     -           1         
un1_ladder_fpga_nbr_rclk_echelle[3]                                     cycloneiii_lcell_comb     cin         In      -         2.391       -         
un1_ladder_fpga_nbr_rclk_echelle[3]                                     cycloneiii_lcell_comb     combout     Out     0.000     2.391       -         
un1_ladder_fpga_nbr_rclk_echelle_combout[3]                             Net                       -           -       0.000     -           1         
ladder_fpga_nbr_rclk_echelle[10]                                        dffeas                    d           In      -         2.391       -         
======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.933 is 1.073(55.5%) logic and 0.860(44.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                                                                               Arrival            
Instance                                             Reference                                                      Type       Pin     Net                                                  Time        Slack  
                                                     Clock                                                                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       level_shifter_dac_load_indice_i_0[0]                 0.733       122.001
level_shifter_dac_load_indice_i_0[1]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       level_shifter_dac_load_indice_i_0[1]                 0.733       122.177
level_shifter_dac_load_indice_i_0[2]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       level_shifter_dac_load_indice_i_0[2]                 0.733       123.038
level_shifter_dac_load_indice_i_0[3]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       level_shifter_dac_load_indice_i_0[3]                 0.733       123.061
ladder_fpga_level_shifter_dac_state[5]               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       ladder_fpga_level_shifter_dac_state[5]               0.733       123.437
ladder_fpga_level_shifter_dac_state[2]               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       ladder_fpga_level_shifter_dac_state[2]               0.733       123.442
ladder_fpga_level_shifter_dac_state_illegalpipe1     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       ladder_fpga_level_shifter_dac_state_illegalpipe1     0.733       124.479
comp_mesure_temperature.cpt_clk[0]                   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cpt_clk_i[0]                                         0.733       247.631
comp_mesure_temperature.cpt_clk[1]                   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cpt_clk_i[1]                                         0.733       247.638
comp_mesure_temperature.cpt_clk[2]                   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cpt_clk_i[2]                                         0.733       247.655
===============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                                                                                                   Required            
Instance                                                      Reference                                                      Type       Pin     Net                                                                      Time         Slack  
                                                              Clock                                                                                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_sdi                                         mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i     125.458      122.001
ladder_fpga_level_shifter_dac_state_illegalpipe2              mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_level_shifter_dac_state_illegalpipe1                         125.458      124.479
level_shifter_dac_load_indice_i_0[3]                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       level_shifter_dac_load_indice_n3_i_i_0_g0                                250.458      247.730
level_shifter_dac_load_indice_i_0[1]                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       level_shifter_dac_load_indice_n1_i_i_0_g0                                250.458      247.816
comp_mesure_temperature.next_temp_mesu_state_illegalpipe1     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       N_276_ip                                                                 250.458      247.844
ladder_fpga_level_shifter_dac_state_illegalpipe1              mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       N_1295_ip                                                                250.458      248.049
level_shifter_dac_load_indice_i_0[0]                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       level_shifter_dac_load_indice_n0_i_i_0_g0                                250.458      248.055
level_shifter_dac_load_indice_i_0[2]                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       level_shifter_dac_load_indice_n2_i_i_0_g0                                250.458      248.055
ladder_fpga_level_shifter_dac_state[2]                        mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       N_1359_i_0_g0                                                            250.458      248.283
ladder_fpga_level_shifter_dac_state[5]                        mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       N_1354_i_0_g0                                                            250.458      248.283
=============================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.923
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.001

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[0] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[0]                                          Net                       -           -       0.372     -           13        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               cycloneiii_lcell_comb     datac       In      -         1.105       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     datad       In      -         1.720       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     combout     Out     0.130     1.850       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     datac       In      -         2.097       -         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     combout     Out     0.369     2.466       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_a     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     datad       In      -         2.712       -         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     combout     Out     0.130     2.842       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4       Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datac       In      -         3.088       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.369     3.458       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.458       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.000 is 1.642(54.7%) logic and 1.357(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.747
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.177

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[1] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[1]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[1]                                          Net                       -           -       0.435     -           17        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               cycloneiii_lcell_comb     datad       In      -         1.168       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               cycloneiii_lcell_comb     combout     Out     0.130     1.298       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     datad       In      -         1.544       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     combout     Out     0.130     1.674       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     datac       In      -         1.921       -         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     combout     Out     0.369     2.290       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_a     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     datad       In      -         2.536       -         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     combout     Out     0.130     2.666       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4       Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datac       In      -         2.912       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.369     3.281       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.281       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.823 is 1.403(49.7%) logic and 1.420(50.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.697
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.227

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[0] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[0]                                          Net                       -           -       0.372     -           13        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               cycloneiii_lcell_comb     datac       In      -         1.105       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     datad       In      -         1.720       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     combout     Out     0.130     1.850       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     datad       In      -         2.097       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     combout     Out     0.130     2.227       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datab       In      -         2.473       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.381     2.854       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         3.100       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     3.231       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.231       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.773 is 1.415(51.0%) logic and 1.357(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.684
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.239

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[0] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[0]                                          Net                       -           -       0.372     -           13        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               cycloneiii_lcell_comb     datac       In      -         1.105       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 cycloneiii_lcell_comb     datad       In      -         1.720       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 cycloneiii_lcell_comb     combout     Out     0.130     1.850       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                cycloneiii_lcell_comb     datad       In      -         2.097       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                cycloneiii_lcell_comb     combout     Out     0.130     2.227       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datac       In      -         2.473       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.369     2.842       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         3.088       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     3.219       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.219       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.761 is 1.403(50.8%) logic and 1.357(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.610
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.314

    Number of logic level(s):                4
    Starting point:                          level_shifter_dac_load_indice_i_0[1] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[1]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[1]                                          Net                       -           -       0.435     -           17        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     datac       In      -         1.168       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     combout     Out     0.369     1.537       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     datac       In      -         1.783       -         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     combout     Out     0.369     2.152       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_a     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     datad       In      -         2.399       -         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     combout     Out     0.130     2.529       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4       Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datac       In      -         2.775       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.369     3.144       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.144       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.686 is 1.512(56.3%) logic and 1.174(43.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.559
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.365

    Number of logic level(s):                4
    Starting point:                          level_shifter_dac_load_indice_i_0[0] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[0]                                          Net                       -           -       0.372     -           13        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_1_x               cycloneiii_lcell_comb     datac       In      -         1.105       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_1_x               cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_1_x               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     datac       In      -         1.720       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     combout     Out     0.369     2.089       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datab       In      -         2.336       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.381     2.717       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         2.963       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     3.093       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.093       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.635 is 1.524(57.8%) logic and 1.111(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.547
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.377

    Number of logic level(s):                4
    Starting point:                          level_shifter_dac_load_indice_i_0[0] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                                        dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[0]                                        Net                       -           -       0.372     -           13        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9_a             cycloneiii_lcell_comb     datac       In      -         1.105       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9_a             cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9_a             Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9               cycloneiii_lcell_comb     datad       In      -         1.720       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9               cycloneiii_lcell_comb     combout     Out     0.130     1.850       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9               Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_0                                                 cycloneiii_lcell_comb     datac       In      -         2.097       -         
level_shifter_dac_sdi_RNO_0                                                 cycloneiii_lcell_comb     combout     Out     0.369     2.466       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                   cycloneiii_lcell_comb     datac       In      -         2.712       -         
level_shifter_dac_sdi_RNO                                                   cycloneiii_lcell_comb     combout     Out     0.369     3.081       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i        Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                       dffeas                    d           In      -         3.081       -         
==========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.623 is 1.512(57.6%) logic and 1.111(42.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.520
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.404

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[1] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[1]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[1]                                          Net                       -           -       0.435     -           17        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               cycloneiii_lcell_comb     datad       In      -         1.168       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               cycloneiii_lcell_comb     combout     Out     0.130     1.298       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     datad       In      -         1.544       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     combout     Out     0.130     1.674       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     datad       In      -         1.921       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     combout     Out     0.130     2.051       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datab       In      -         2.297       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.381     2.678       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         2.924       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     3.054       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.054       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.596 is 1.176(45.3%) logic and 1.420(54.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.508
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.416

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[1] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[1]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[1]                                          Net                       -           -       0.435     -           17        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               cycloneiii_lcell_comb     datad       In      -         1.168       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               cycloneiii_lcell_comb     combout     Out     0.130     1.298       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 cycloneiii_lcell_comb     datad       In      -         1.544       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 cycloneiii_lcell_comb     combout     Out     0.130     1.674       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                cycloneiii_lcell_comb     datad       In      -         1.921       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                cycloneiii_lcell_comb     combout     Out     0.130     2.051       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datac       In      -         2.297       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.369     2.666       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         2.912       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     3.042       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.042       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.584 is 1.164(45.0%) logic and 1.420(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.383
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.541

    Number of logic level(s):                4
    Starting point:                          level_shifter_dac_load_indice_i_0[1] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[1]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[1]                                          Net                       -           -       0.435     -           17        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     datac       In      -         1.168       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     combout     Out     0.369     1.537       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     datad       In      -         1.783       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     combout     Out     0.130     1.913       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datab       In      -         2.160       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.381     2.541       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         2.787       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     2.917       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         2.917       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.459 is 1.285(52.3%) logic and 1.174(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                                               Arrival            
Instance             Reference                                                      Type       Pin     Net                  Time        Slack  
                     Clock                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_write_n_in_i     0.733       998.618
usb_read_n_in_i      mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_read_n_in_i      0.733       998.950
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                                                                                                                                    Required            
Instance                                           Reference                                                      Type                                           Pin       Net                                                                 Time         Slack  
                                                   Clock                                                                                                                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                    mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     1000.458     998.618
usb_write_n_in_i                                   mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             1000.458     998.748
comp_mega_func_fifo8_to_usb.dcfifo_component       mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     usb_write_n_in_i                                                    1000.000     998.911
comp_mega_func_fifo8_from_usb.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     usb_read_n_in_i                                                     1000.000     999.004
===================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.306
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.618

    Number of logic level(s):                2
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                                    dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in_i                                                    Net                       -           -       0.356     -           12        
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     datac       In      -         1.089       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     combout     Out     0.369     1.458       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             Net                       -           -       0.252     -           2         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datad       In      -         1.710       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.130     1.840       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.840       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.382 is 0.774(56.0%) logic and 0.608(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.176
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.748

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_write_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                            dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in_i                                            Net                       -           -       0.356     -           12        
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datac       In      -         1.089       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.369     1.458       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.252     -           2         
usb_write_n_in_i                                            dffeas                    d           In      -         1.710       -         
==========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.252 is 0.644(51.4%) logic and 0.608(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      0.555
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.911

    Number of logic level(s):                0
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            comp_mega_func_fifo8_to_usb.dcfifo_component / rdreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                  Pin       Pin               Arrival     No. of    
Name                                             Type                                           Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                 dffeas                                         q         Out     0.199     0.733       -         
usb_write_n_in_i                                 Net                                            -         -       0.356     -           12        
comp_mega_func_fifo8_to_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     In      -         1.089       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 1.089 is 0.733(67.3%) logic and 0.356(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.974
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.950

    Number of logic level(s):                2
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                                     dffeas                    q           Out     0.199     0.733       -         
usb_read_n_in_i                                                     Net                       -           -       0.263     -           4         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     datad       In      -         0.996       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     combout     Out     0.130     1.126       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             Net                       -           -       0.252     -           2         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datad       In      -         1.378       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.130     1.508       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.508       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.050 is 0.535(50.9%) logic and 0.515(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.936
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.988

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                                    dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in_i                                                    Net                       -           -       0.356     -           12        
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datab       In      -         1.089       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.470       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.012 is 0.656(64.8%) logic and 0.356(35.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      0.462
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.004

    Number of logic level(s):                0
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            comp_mega_func_fifo8_from_usb.dcfifo_component / wrreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                    Pin       Pin               Arrival     No. of    
Name                                               Type                                           Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                    dffeas                                         q         Out     0.199     0.733       -         
usb_read_n_in_i                                    Net                                            -         -       0.263     -           4         
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     In      -         0.996       -         
====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 0.996 is 0.733(73.6%) logic and 0.263(26.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.844
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.080

    Number of logic level(s):                1
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_write_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                             dffeas                    q           Out     0.199     0.733       -         
usb_read_n_in_i                                             Net                       -           -       0.263     -           4         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datad       In      -         0.996       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.130     1.126       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.252     -           2         
usb_write_n_in_i                                            dffeas                    d           In      -         1.378       -         
==========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.920 is 0.405(44.0%) logic and 0.515(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.831
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.093

    Number of logic level(s):                1
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                                     dffeas                    q           Out     0.199     0.733       -         
usb_read_n_in_i                                                     Net                       -           -       0.263     -           4         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datac       In      -         0.996       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.365       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.907 is 0.644(71.0%) logic and 0.263(29.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                         Arrival            
Instance                                      Reference                                       Type       Pin     Net           Time        Slack  
                                              Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[0]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[0]     0.733       248.457
comp_mesure_temperature.compte1.compte[1]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[1]     0.733       248.515
comp_mesure_temperature.compte1.compte[2]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[2]     0.733       248.573
comp_mesure_temperature.compte1.compte[3]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[3]     0.733       248.631
comp_mesure_temperature.compte1.compte[4]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[4]     0.733       248.689
comp_mesure_temperature.compte1.compte[5]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[5]     0.733       248.747
comp_mesure_temperature.compte1.compte[6]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[6]     0.733       248.805
comp_mesure_temperature.compte1.compte[7]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[7]     0.733       248.863
comp_mesure_temperature.compte1.compte[8]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[8]     0.733       248.921
comp_mesure_temperature.compte1.compte[9]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[9]     0.733       248.979
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                    Required            
Instance                                       Reference                                       Type       Pin     Net                      Time         Slack  
                                               Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[11]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c11_combout_2     250.458      248.457
comp_mesure_temperature.compte1.compte[10]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c10_combout_2     250.458      248.515
comp_mesure_temperature.compte1.compte[9]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c9_combout_2      250.458      248.573
comp_mesure_temperature.compte1.compte[8]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c8_combout_2      250.458      248.631
comp_mesure_temperature.compte1.compte[7]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c7_combout_2      250.458      248.689
comp_mesure_temperature.compte1.compte[6]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c6_combout_2      250.458      248.747
comp_mesure_temperature.compte1.compte[5]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c5_combout_2      250.458      248.805
comp_mesure_temperature.compte1.compte[4]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c4_combout_2      250.458      248.863
comp_mesure_temperature.compte1.compte[3]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c3_combout_2      250.458      248.921
comp_mesure_temperature.compte1.compte[2]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c2_combout_2      250.458      248.979
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.457

    Number of logic level(s):                12
    Starting point:                          comp_mesure_temperature.compte1.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
compte_c10_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     cin         In      -         2.001       -         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
compte_c11_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[11]     dffeas                    d           In      -         2.001       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte1.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c10_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c11_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[11]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte1.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c10_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[10]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte1.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c10_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c11_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[11]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte1.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c9_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[9]     dffeas                    d           In      -         1.885       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte1.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c10_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[10]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte1.compte[3] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[3]      dffeas                    q           Out     0.199     0.733       -         
compte[3]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c10_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c11_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[11]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte1.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[8] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c8_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[8]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte1.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[1]     dffeas                    q           Out     0.199     0.733       -         
compte[1]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c9_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[9]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte1.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c10_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[10]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[1]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                                                      Arrival            
Instance                                           Reference                                       Type       Pin     Net                        Time        Slack  
                                                   Clock                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[2]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[2]      0.733       247.423
comp_mesure_temperature.count_value_mu_sec[3]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[3]      0.733       247.428
comp_mesure_temperature.count_value_mu_sec[14]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[14]     0.733       247.620
comp_mesure_temperature.count_value_mu_sec[6]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[6]      0.733       247.657
comp_mesure_temperature.count_value_mu_sec[13]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[13]     0.733       247.662
comp_mesure_temperature.count_value_mu_sec[4]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[4]      0.733       247.663
comp_mesure_temperature.count_value_mu_sec[9]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[9]      0.733       247.667
comp_mesure_temperature.count_value_mu_sec[8]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[8]      0.733       247.672
comp_mesure_temperature.count_value_mu_sec[7]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[7]      0.733       247.673
comp_mesure_temperature.count_value_mu_sec[11]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[11]     0.733       247.674
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                                               Required            
Instance                                           Reference                                       Type       Pin     Net                                 Time         Slack  
                                                   Clock                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.en_cmpt_temp[0]            mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       un1_en_cmpt_temp7_1_0_0_g0_0        250.458      247.423
comp_mesure_temperature.en_cmpt_temp[2]            mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       N_693_i_0_g0                        250.458      247.620
comp_mesure_temperature.en_cmpt_temp[1]            mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       en_cmpt_temp_7_i_a2_i_0_1__g0_0     250.458      247.651
comp_mesure_temperature.en_cmpt_temp[3]            mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       N_694_i_0_g0                        250.458      247.657
comp_mesure_temperature.count_value_mu_sec[14]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c14_combout      250.458      248.272
comp_mesure_temperature.count_value_mu_sec[13]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c13_combout      250.458      248.330
comp_mesure_temperature.count_value_mu_sec[12]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c12_combout      250.458      248.388
comp_mesure_temperature.count_value_mu_sec[11]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c11_combout      250.458      248.446
comp_mesure_temperature.count_value_mu_sec[10]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c10_combout      250.458      248.504
comp_mesure_temperature.count_value_mu_sec[9]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c9_combout       250.458      248.562
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.501
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.423

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[2] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[0] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                     Pin         Pin               Arrival     No. of    
Name                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[2]            dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[2]                                    Net                       -           -       0.314     -           9         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2_0     cycloneiii_lcell_comb     datab       In      -         1.047       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2_0     cycloneiii_lcell_comb     combout     Out     0.381     1.428       -         
un1_en_cmpt_temp7_1_0_a3_2_0                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2       cycloneiii_lcell_comb     datac       In      -         1.674       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2       cycloneiii_lcell_comb     combout     Out     0.369     2.043       -         
un1_en_cmpt_temp7_1_0_o3_2                               Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0       cycloneiii_lcell_comb     datac       In      -         2.289       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0       cycloneiii_lcell_comb     combout     Out     0.369     2.658       -         
un1_en_cmpt_temp7_1_0_o4_0                               Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[0]              cycloneiii_lcell_comb     datad       In      -         2.905       -         
comp_mesure_temperature.en_cmpt_temp_RNO[0]              cycloneiii_lcell_comb     combout     Out     0.130     3.035       -         
un1_en_cmpt_temp7_1_0_0_g0_0                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[0]                  dffeas                    d           In      -         3.035       -         
=======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.577 is 1.524(59.1%) logic and 1.053(40.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.496
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.428

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[3] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[0] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                     Pin         Pin               Arrival     No. of    
Name                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[3]            dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[3]                                    Net                       -           -       0.314     -           9         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2_0     cycloneiii_lcell_comb     dataa       In      -         1.047       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2_0     cycloneiii_lcell_comb     combout     Out     0.376     1.423       -         
un1_en_cmpt_temp7_1_0_a3_2_0                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2       cycloneiii_lcell_comb     datac       In      -         1.669       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2       cycloneiii_lcell_comb     combout     Out     0.369     2.038       -         
un1_en_cmpt_temp7_1_0_o3_2                               Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0       cycloneiii_lcell_comb     datac       In      -         2.284       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0       cycloneiii_lcell_comb     combout     Out     0.369     2.653       -         
un1_en_cmpt_temp7_1_0_o4_0                               Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[0]              cycloneiii_lcell_comb     datad       In      -         2.900       -         
comp_mesure_temperature.en_cmpt_temp_RNO[0]              cycloneiii_lcell_comb     combout     Out     0.130     3.030       -         
un1_en_cmpt_temp7_1_0_0_g0_0                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[0]                  dffeas                    d           In      -         3.030       -         
=======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.572 is 1.519(59.1%) logic and 1.053(40.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.304
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.620

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[14] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[2] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[14]              dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[14]                                      Net                       -           -       0.356     -           12        
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a5_2_2[2]     cycloneiii_lcell_comb     datab       In      -         1.089       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a5_2_2[2]     cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
en_cmpt_temp_7_i_a2_0_a5_2_2[2]                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_2[2]               cycloneiii_lcell_comb     datac       In      -         1.717       -         
comp_mesure_temperature.en_cmpt_temp_RNO_2[2]               cycloneiii_lcell_comb     combout     Out     0.369     2.086       -         
N_693_i_0_g0_1                                              Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_0[2]               cycloneiii_lcell_comb     datad       In      -         2.332       -         
comp_mesure_temperature.en_cmpt_temp_RNO_0[2]               cycloneiii_lcell_comb     combout     Out     0.130     2.462       -         
N_693_i_0_g0_3                                              Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[2]                 cycloneiii_lcell_comb     datad       In      -         2.708       -         
comp_mesure_temperature.en_cmpt_temp_RNO[2]                 cycloneiii_lcell_comb     combout     Out     0.130     2.838       -         
N_693_i_0_g0                                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[2]                     dffeas                    d           In      -         2.838       -         
==========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.380 is 1.285(54.0%) logic and 1.095(46.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.273
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.651

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[3] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[1] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                      Pin         Pin               Arrival     No. of    
Name                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[3]             dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[3]                                     Net                       -           -       0.314     -           9         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4          cycloneiii_lcell_comb     datab       In      -         1.047       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4          cycloneiii_lcell_comb     combout     Out     0.381     1.428       -         
un1_en_cmpt_temp7_1_0_o4                                  Net                       -           -       0.258     -           3         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_o4[1]       cycloneiii_lcell_comb     datac       In      -         1.685       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_o4[1]       cycloneiii_lcell_comb     combout     Out     0.369     2.054       -         
en_cmpt_temp_7_i_a2_i_o4[1]                               Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_a5_0[1]     cycloneiii_lcell_comb     datad       In      -         2.301       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_a5_0[1]     cycloneiii_lcell_comb     combout     Out     0.130     2.431       -         
en_cmpt_temp_7_i_a2_i_a5_0[1]                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[1]               cycloneiii_lcell_comb     datad       In      -         2.677       -         
comp_mesure_temperature.en_cmpt_temp_RNO[1]               cycloneiii_lcell_comb     combout     Out     0.130     2.807       -         
en_cmpt_temp_7_i_a2_i_0_1__g0_0                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[1]                   dffeas                    d           In      -         2.807       -         
========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.349 is 1.285(54.7%) logic and 1.064(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.268
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.656

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[2] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[1] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                      Pin         Pin               Arrival     No. of    
Name                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[2]             dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[2]                                     Net                       -           -       0.314     -           9         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4          cycloneiii_lcell_comb     dataa       In      -         1.047       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4          cycloneiii_lcell_comb     combout     Out     0.376     1.423       -         
un1_en_cmpt_temp7_1_0_o4                                  Net                       -           -       0.258     -           3         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_o4[1]       cycloneiii_lcell_comb     datac       In      -         1.680       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_o4[1]       cycloneiii_lcell_comb     combout     Out     0.369     2.049       -         
en_cmpt_temp_7_i_a2_i_o4[1]                               Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_a5_0[1]     cycloneiii_lcell_comb     datad       In      -         2.296       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_a5_0[1]     cycloneiii_lcell_comb     combout     Out     0.130     2.426       -         
en_cmpt_temp_7_i_a2_i_a5_0[1]                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[1]               cycloneiii_lcell_comb     datad       In      -         2.672       -         
comp_mesure_temperature.en_cmpt_temp_RNO[1]               cycloneiii_lcell_comb     combout     Out     0.130     2.802       -         
en_cmpt_temp_7_i_a2_i_0_1__g0_0                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[1]                   dffeas                    d           In      -         2.802       -         
========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.344 is 1.280(54.6%) logic and 1.064(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.267
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.657

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[6] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[3] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                      Pin         Pin               Arrival     No. of    
Name                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[6]             dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[6]                                     Net                       -           -       0.302     -           8         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o3_0[3]     cycloneiii_lcell_comb     datab       In      -         1.035       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o3_0[3]     cycloneiii_lcell_comb     combout     Out     0.381     1.416       -         
en_cmpt_temp_7_i_a2_0_o3_0[3]                             Net                       -           -       0.258     -           3         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a3[2]       cycloneiii_lcell_comb     datad       In      -         1.674       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a3[2]       cycloneiii_lcell_comb     combout     Out     0.130     1.804       -         
en_cmpt_temp_7_i_a2_0_a3[2]                               Net                       -           -       0.252     -           2         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_1[3]     cycloneiii_lcell_comb     datad       In      -         2.056       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_1[3]     cycloneiii_lcell_comb     combout     Out     0.130     2.186       -         
en_cmpt_temp_7_i_a2_0_o4_1[3]                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[3]               cycloneiii_lcell_comb     datac       In      -         2.432       -         
comp_mesure_temperature.en_cmpt_temp_RNO[3]               cycloneiii_lcell_comb     combout     Out     0.369     2.801       -         
N_694_i_0_g0                                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[3]                   dffeas                    d           In      -         2.801       -         
========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.343 is 1.285(54.8%) logic and 1.058(45.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.264
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.660

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[2] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[2] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[2]               dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[2]                                       Net                       -           -       0.314     -           9         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_2_a[2]     cycloneiii_lcell_comb     dataa       In      -         1.047       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_2_a[2]     cycloneiii_lcell_comb     combout     Out     0.376     1.423       -         
en_cmpt_temp_7_i_a2_0_o4_2_a[2]                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_2[2]       cycloneiii_lcell_comb     datad       In      -         1.669       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_2[2]       cycloneiii_lcell_comb     combout     Out     0.130     1.799       -         
en_cmpt_temp_7_i_a2_0_o4_2[2]                               Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_0[2]               cycloneiii_lcell_comb     dataa       In      -         2.045       -         
comp_mesure_temperature.en_cmpt_temp_RNO_0[2]               cycloneiii_lcell_comb     combout     Out     0.376     2.421       -         
N_693_i_0_g0_3                                              Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[2]                 cycloneiii_lcell_comb     datad       In      -         2.668       -         
comp_mesure_temperature.en_cmpt_temp_RNO[2]                 cycloneiii_lcell_comb     combout     Out     0.130     2.798       -         
N_693_i_0_g0                                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[2]                     dffeas                    d           In      -         2.798       -         
==========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.340 is 1.287(55.0%) logic and 1.053(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.262
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.662

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[13] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[2] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                      Pin         Pin               Arrival     No. of    
Name                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[13]            dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[13]                                    Net                       -           -       0.314     -           9         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a5_3[2]     cycloneiii_lcell_comb     datab       In      -         1.047       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a5_3[2]     cycloneiii_lcell_comb     combout     Out     0.381     1.428       -         
en_cmpt_temp_7_i_a2_0_a5_3[2]                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_1[2]             cycloneiii_lcell_comb     datad       In      -         1.674       -         
comp_mesure_temperature.en_cmpt_temp_RNO_1[2]             cycloneiii_lcell_comb     combout     Out     0.130     1.804       -         
N_693_i_0_g0_0                                            Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_0[2]             cycloneiii_lcell_comb     datac       In      -         2.050       -         
comp_mesure_temperature.en_cmpt_temp_RNO_0[2]             cycloneiii_lcell_comb     combout     Out     0.369     2.419       -         
N_693_i_0_g0_3                                            Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[2]               cycloneiii_lcell_comb     datad       In      -         2.666       -         
comp_mesure_temperature.en_cmpt_temp_RNO[2]               cycloneiii_lcell_comb     combout     Out     0.130     2.796       -         
N_693_i_0_g0                                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[2]                   dffeas                    d           In      -         2.796       -         
========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.338 is 1.285(55.0%) logic and 1.053(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.261
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.663

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[4] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[1] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                      Pin         Pin               Arrival     No. of    
Name                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[4]             dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[4]                                     Net                       -           -       0.314     -           9         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4          cycloneiii_lcell_comb     datac       In      -         1.047       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4          cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
un1_en_cmpt_temp7_1_0_o4                                  Net                       -           -       0.258     -           3         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_o4[1]       cycloneiii_lcell_comb     datac       In      -         1.673       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_o4[1]       cycloneiii_lcell_comb     combout     Out     0.369     2.042       -         
en_cmpt_temp_7_i_a2_i_o4[1]                               Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_a5_0[1]     cycloneiii_lcell_comb     datad       In      -         2.289       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_i_a5_0[1]     cycloneiii_lcell_comb     combout     Out     0.130     2.419       -         
en_cmpt_temp_7_i_a2_i_a5_0[1]                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[1]               cycloneiii_lcell_comb     datad       In      -         2.665       -         
comp_mesure_temperature.en_cmpt_temp_RNO[1]               cycloneiii_lcell_comb     combout     Out     0.130     2.795       -         
en_cmpt_temp_7_i_a2_i_0_1__g0_0                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[1]                   dffeas                    d           In      -         2.795       -         
========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.337 is 1.273(54.5%) logic and 1.064(45.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.257
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.667

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[9] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[2] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[9]               dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[9]                                       Net                       -           -       0.291     -           7         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o3_0[2]       cycloneiii_lcell_comb     datab       In      -         1.024       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o3_0[2]       cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
en_cmpt_temp_7_i_a2_0_o3_0[2]                               Net                       -           -       0.252     -           2         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a5_0_1[2]     cycloneiii_lcell_comb     datad       In      -         1.657       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a5_0_1[2]     cycloneiii_lcell_comb     combout     Out     0.130     1.787       -         
en_cmpt_temp_7_i_a2_0_a5_0_1[2]                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_0[2]               cycloneiii_lcell_comb     datab       In      -         2.034       -         
comp_mesure_temperature.en_cmpt_temp_RNO_0[2]               cycloneiii_lcell_comb     combout     Out     0.381     2.415       -         
N_693_i_0_g0_3                                              Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[2]                 cycloneiii_lcell_comb     datad       In      -         2.661       -         
comp_mesure_temperature.en_cmpt_temp_RNO[2]                 cycloneiii_lcell_comb     combout     Out     0.130     2.791       -         
N_693_i_0_g0                                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[2]                     dffeas                    d           In      -         2.791       -         
==========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.333 is 1.297(55.6%) logic and 1.036(44.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[2]
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                         Arrival            
Instance                                      Reference                                       Type       Pin     Net           Time        Slack  
                                              Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[0]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[0]     0.733       248.457
comp_mesure_temperature.compte2.compte[1]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[1]     0.733       248.515
comp_mesure_temperature.compte2.compte[2]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[2]     0.733       248.573
comp_mesure_temperature.compte2.compte[3]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[3]     0.733       248.631
comp_mesure_temperature.compte2.compte[4]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[4]     0.733       248.689
comp_mesure_temperature.compte2.compte[5]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[5]     0.733       248.747
comp_mesure_temperature.compte2.compte[6]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[6]     0.733       248.805
comp_mesure_temperature.compte2.compte[7]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[7]     0.733       248.863
comp_mesure_temperature.compte2.compte[8]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[8]     0.733       248.921
comp_mesure_temperature.compte2.compte[9]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[9]     0.733       248.979
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                    Required            
Instance                                       Reference                                       Type       Pin     Net                      Time         Slack  
                                               Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[11]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c11_combout_1     250.458      248.457
comp_mesure_temperature.compte2.compte[10]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c10_combout_1     250.458      248.515
comp_mesure_temperature.compte2.compte[9]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c9_combout_1      250.458      248.573
comp_mesure_temperature.compte2.compte[8]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c8_combout_1      250.458      248.631
comp_mesure_temperature.compte2.compte[7]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c7_combout_1      250.458      248.689
comp_mesure_temperature.compte2.compte[6]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c6_combout_1      250.458      248.747
comp_mesure_temperature.compte2.compte[5]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c5_combout_1      250.458      248.805
comp_mesure_temperature.compte2.compte[4]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c4_combout_1      250.458      248.863
comp_mesure_temperature.compte2.compte[3]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c3_combout_1      250.458      248.921
comp_mesure_temperature.compte2.compte[2]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c2_combout_1      250.458      248.979
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.457

    Number of logic level(s):                12
    Starting point:                          comp_mesure_temperature.compte2.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
compte_c10_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     cin         In      -         2.001       -         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
compte_c11_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[11]     dffeas                    d           In      -         2.001       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte2.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c10_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c11_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[11]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte2.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c10_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[10]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte2.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c10_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c11_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[11]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte2.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c9_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[9]     dffeas                    d           In      -         1.885       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte2.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c10_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[10]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte2.compte[3] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[3]      dffeas                    q           Out     0.199     0.733       -         
compte[3]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c10_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c11_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[11]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte2.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[8] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c8_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[8]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte2.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[1]     dffeas                    q           Out     0.199     0.733       -         
compte[1]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c9_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[9]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte2.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c10_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[10]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[4]
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                         Arrival            
Instance                                      Reference                                       Type       Pin     Net           Time        Slack  
                                              Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[0]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[0]     0.733       248.457
comp_mesure_temperature.compte4.compte[1]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[1]     0.733       248.515
comp_mesure_temperature.compte4.compte[2]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[2]     0.733       248.573
comp_mesure_temperature.compte4.compte[3]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[3]     0.733       248.631
comp_mesure_temperature.compte4.compte[4]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[4]     0.733       248.689
comp_mesure_temperature.compte4.compte[5]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[5]     0.733       248.747
comp_mesure_temperature.compte4.compte[6]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[6]     0.733       248.805
comp_mesure_temperature.compte4.compte[7]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[7]     0.733       248.863
comp_mesure_temperature.compte4.compte[8]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[8]     0.733       248.921
comp_mesure_temperature.compte4.compte[9]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[9]     0.733       248.979
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                  Required            
Instance                                       Reference                                       Type       Pin     Net                    Time         Slack  
                                               Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[11]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c11_combout     250.458      248.457
comp_mesure_temperature.compte4.compte[10]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c10_combout     250.458      248.515
comp_mesure_temperature.compte4.compte[9]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c9_combout      250.458      248.573
comp_mesure_temperature.compte4.compte[8]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c8_combout      250.458      248.631
comp_mesure_temperature.compte4.compte[7]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c7_combout      250.458      248.689
comp_mesure_temperature.compte4.compte[6]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c6_combout      250.458      248.747
comp_mesure_temperature.compte4.compte[5]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c5_combout      250.458      248.805
comp_mesure_temperature.compte4.compte[4]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c4_combout      250.458      248.863
comp_mesure_temperature.compte4.compte[3]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c3_combout      250.458      248.921
comp_mesure_temperature.compte4.compte[2]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c2_combout      250.458      248.979
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.457

    Number of logic level(s):                12
    Starting point:                          comp_mesure_temperature.compte4.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
compte_c10_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     cin         In      -         2.001       -         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
compte_c11_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[11]     dffeas                    d           In      -         2.001       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte4.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c10_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c11_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[11]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte4.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c10_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[10]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte4.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c10_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c11_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[11]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte4.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c9_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[9]     dffeas                    d           In      -         1.885       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte4.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c10_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[10]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte4.compte[3] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[3]      dffeas                    q           Out     0.199     0.733       -         
compte[3]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c10_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c11_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[11]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte4.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[8] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c8_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[8]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte4.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[1]     dffeas                    q           Out     0.199     0.733       -         
compte[1]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c9_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[9]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte4.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c10_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[10]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|eotc_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                              Arrival           
Instance                                          Reference                                 Type       Pin     Net                      Time        Slack 
                                                  Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[24]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_24     0.733       11.065
comp_mesure_temperature.temperature_value[25]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_25     0.733       11.065
comp_mesure_temperature.temperature_value[26]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_26     0.733       11.065
comp_mesure_temperature.temperature_value[27]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_27     0.733       11.065
comp_mesure_temperature.temperature_value[28]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_28     0.733       11.065
comp_mesure_temperature.temperature_value[29]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_29     0.733       11.065
comp_mesure_temperature.temperature_value[30]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_30     0.733       11.065
comp_mesure_temperature.temperature_value[31]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_31     0.733       11.065
comp_mesure_temperature.temperature_value[32]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_32     0.733       11.065
comp_mesure_temperature.temperature_value[33]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_33     0.733       11.065
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                            Required           
Instance                         Reference                                 Type       Pin        Net                                 Time         Slack 
                                 Clock                                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[0]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[0]     13.049       11.065
ladder_fpga_mux_statusout[1]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[1]     13.049       11.065
ladder_fpga_mux_statusout[2]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[2]     13.049       11.065
ladder_fpga_mux_statusout[3]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[3]     13.049       11.065
ladder_fpga_mux_statusout[4]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[4]     13.049       11.065
ladder_fpga_mux_statusout[5]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[5]     13.049       11.065
ladder_fpga_mux_statusout[6]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[6]     13.049       11.065
ladder_fpga_mux_statusout[7]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[7]     13.049       11.065
ladder_fpga_mux_statusout[8]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[8]     13.049       11.065
ladder_fpga_mux_statusout[9]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[9]     13.049       11.065
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.450
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.065

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[24] / q
    Ending point:                            ladder_fpga_mux_statusout[0] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[24]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_24                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[0]                 cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[0]                 cycloneiii_lcell_comb     combout     Out     0.376     1.361       -         
ladder_fpga_mux_statusin_3_3_a[0]                 Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[0]                   cycloneiii_lcell_comb     datad       In      -         1.607       -         
ladder_fpga_mux_statusin_3_3[0]                   cycloneiii_lcell_comb     combout     Out     0.130     1.737       -         
ladder_fpga_mux_statusin_3_3[0]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[0]                      dffeas                    asdata      In      -         1.984       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.435 is 0.690(48.1%) logic and 0.745(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.450
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.065

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[25] / q
    Ending point:                            ladder_fpga_mux_statusout[1] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[25]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_25                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[1]                 cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[1]                 cycloneiii_lcell_comb     combout     Out     0.376     1.361       -         
ladder_fpga_mux_statusin_3_3_a[1]                 Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[1]                   cycloneiii_lcell_comb     datad       In      -         1.607       -         
ladder_fpga_mux_statusin_3_3[1]                   cycloneiii_lcell_comb     combout     Out     0.130     1.737       -         
ladder_fpga_mux_statusin_3_3[1]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[1]                      dffeas                    asdata      In      -         1.984       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.435 is 0.690(48.1%) logic and 0.745(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.450
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.065

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[26] / q
    Ending point:                            ladder_fpga_mux_statusout[2] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[26]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_26                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[2]                 cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[2]                 cycloneiii_lcell_comb     combout     Out     0.376     1.361       -         
ladder_fpga_mux_statusin_3_3_a[2]                 Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[2]                   cycloneiii_lcell_comb     datad       In      -         1.607       -         
ladder_fpga_mux_statusin_3_3[2]                   cycloneiii_lcell_comb     combout     Out     0.130     1.737       -         
ladder_fpga_mux_statusin_3_3[2]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[2]                      dffeas                    asdata      In      -         1.984       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.435 is 0.690(48.1%) logic and 0.745(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.450
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.065

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[27] / q
    Ending point:                            ladder_fpga_mux_statusout[3] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[27]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_27                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[3]                 cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[3]                 cycloneiii_lcell_comb     combout     Out     0.376     1.361       -         
ladder_fpga_mux_statusin_3_3_a[3]                 Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[3]                   cycloneiii_lcell_comb     datad       In      -         1.607       -         
ladder_fpga_mux_statusin_3_3[3]                   cycloneiii_lcell_comb     combout     Out     0.130     1.737       -         
ladder_fpga_mux_statusin_3_3[3]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[3]                      dffeas                    asdata      In      -         1.984       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.435 is 0.690(48.1%) logic and 0.745(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.450
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.065

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[28] / q
    Ending point:                            ladder_fpga_mux_statusout[4] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[28]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_28                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[4]                 cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[4]                 cycloneiii_lcell_comb     combout     Out     0.376     1.361       -         
ladder_fpga_mux_statusin_3_3_a[4]                 Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[4]                   cycloneiii_lcell_comb     datad       In      -         1.607       -         
ladder_fpga_mux_statusin_3_3[4]                   cycloneiii_lcell_comb     combout     Out     0.130     1.737       -         
ladder_fpga_mux_statusin_3_3[4]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[4]                      dffeas                    asdata      In      -         1.984       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.435 is 0.690(48.1%) logic and 0.745(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.450
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.065

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[29] / q
    Ending point:                            ladder_fpga_mux_statusout[5] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[29]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_29                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[5]                 cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[5]                 cycloneiii_lcell_comb     combout     Out     0.376     1.361       -         
ladder_fpga_mux_statusin_3_3_a[5]                 Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[5]                   cycloneiii_lcell_comb     datad       In      -         1.607       -         
ladder_fpga_mux_statusin_3_3[5]                   cycloneiii_lcell_comb     combout     Out     0.130     1.737       -         
ladder_fpga_mux_statusin_3_3[5]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[5]                      dffeas                    asdata      In      -         1.984       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.435 is 0.690(48.1%) logic and 0.745(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.450
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.065

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[30] / q
    Ending point:                            ladder_fpga_mux_statusout[6] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[30]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_30                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[6]                 cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[6]                 cycloneiii_lcell_comb     combout     Out     0.376     1.361       -         
ladder_fpga_mux_statusin_3_3_a[6]                 Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[6]                   cycloneiii_lcell_comb     datad       In      -         1.607       -         
ladder_fpga_mux_statusin_3_3[6]                   cycloneiii_lcell_comb     combout     Out     0.130     1.737       -         
ladder_fpga_mux_statusin_3_3[6]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[6]                      dffeas                    asdata      In      -         1.984       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.435 is 0.690(48.1%) logic and 0.745(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.450
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.065

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[31] / q
    Ending point:                            ladder_fpga_mux_statusout[7] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[31]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_31                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[7]                 cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[7]                 cycloneiii_lcell_comb     combout     Out     0.376     1.361       -         
ladder_fpga_mux_statusin_3_3_a[7]                 Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[7]                   cycloneiii_lcell_comb     datad       In      -         1.607       -         
ladder_fpga_mux_statusin_3_3[7]                   cycloneiii_lcell_comb     combout     Out     0.130     1.737       -         
ladder_fpga_mux_statusin_3_3[7]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[7]                      dffeas                    asdata      In      -         1.984       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.435 is 0.690(48.1%) logic and 0.745(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.450
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.065

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[32] / q
    Ending point:                            ladder_fpga_mux_statusout[8] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[32]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_32                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[8]                 cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[8]                 cycloneiii_lcell_comb     combout     Out     0.376     1.361       -         
ladder_fpga_mux_statusin_3_3_a[8]                 Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[8]                   cycloneiii_lcell_comb     datad       In      -         1.607       -         
ladder_fpga_mux_statusin_3_3[8]                   cycloneiii_lcell_comb     combout     Out     0.130     1.737       -         
ladder_fpga_mux_statusin_3_3[8]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[8]                      dffeas                    asdata      In      -         1.984       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.435 is 0.690(48.1%) logic and 0.745(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.450
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.065

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[33] / q
    Ending point:                            ladder_fpga_mux_statusout[9] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[33]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_33                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[9]                 cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[9]                 cycloneiii_lcell_comb     combout     Out     0.376     1.361       -         
ladder_fpga_mux_statusin_3_3_a[9]                 Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[9]                   cycloneiii_lcell_comb     datad       In      -         1.607       -         
ladder_fpga_mux_statusin_3_3[9]                   cycloneiii_lcell_comb     combout     Out     0.130     1.737       -         
ladder_fpga_mux_statusin_3_3[9]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[9]                      dffeas                    asdata      In      -         1.984       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.435 is 0.690(48.1%) logic and 0.745(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|start_temp_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                   Arrival            
Instance                                        Reference                                       Type       Pin     Net                     Time        Slack  
                                                Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature     mesure_temperature|start_temp_derived_clock     dffeas     q       compter_temperature     0.733       124.019
==============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                                    Required            
Instance                                          Reference                                       Type       Pin      Net                     Time         Slack  
                                                  Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[0]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[1]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[2]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[3]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[4]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[5]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[6]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[7]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[8]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[9]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[0] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.199     0.733       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[0]     dffeas     sclr     In      -         1.002       -         
==============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[14] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.199     0.733       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[14]     dffeas     sclr     In      -         1.002       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[13] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.199     0.733       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[13]     dffeas     sclr     In      -         1.002       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[12] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.199     0.733       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[12]     dffeas     sclr     In      -         1.002       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[11] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.199     0.733       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[11]     dffeas     sclr     In      -         1.002       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[10] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.199     0.733       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[10]     dffeas     sclr     In      -         1.002       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[9] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.199     0.733       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[9]     dffeas     sclr     In      -         1.002       -         
==============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[8] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.199     0.733       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[8]     dffeas     sclr     In      -         1.002       -         
==============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[7] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.199     0.733       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[7]     dffeas     sclr     In      -         1.002       -         
==============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[6] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.199     0.733       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[6]     dffeas     sclr     In      -         1.002       -         
==============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: sc_tck
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                               Arrival           
Instance                                              Reference     Type       Pin     Net                   Time        Slack 
                                                      Clock                                                                    
-------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]     sc_tck        dffeas     q       etat_present_i[0]     0.733       46.230
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13]      sc_tck        dffeas     q       etat_present[13]      0.733       46.236
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[6]       sc_tck        dffeas     q       etat_present[6]       0.733       46.259
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[5]       sc_tck        dffeas     q       etat_present[5]       0.733       46.480
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[7]       sc_tck        dffeas     q       etat_present[7]       0.733       46.485
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[14]      sc_tck        dffeas     q       etat_present[14]      0.733       46.498
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]       sc_tck        dffeas     q       etat_present[8]       0.733       46.784
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[9]       sc_tck        dffeas     q       etat_present[9]       0.733       46.862
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[2]       sc_tck        dffeas     q       etat_present[2]       0.733       46.867
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[3]       sc_tck        dffeas     q       etat_present[3]       0.733       47.050
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                  Required           
Instance                                                       Reference     Type       Pin     Net                                      Time         Slack 
                                                               Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR                       sc_tck        dffeas     d       etat_present_s15_0_a2_0_a2_0_a3_0_g0     50.458       47.382
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.22\.d\.e.data_out       sc_tck        dffeas     ena     G_921                                    49.939       47.567
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.14\.d\.e.data_out     sc_tck        dffeas     ena     G_927                                    49.939       47.567
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.11\.d\.e.data_out     sc_tck        dffeas     ena     G_927                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.21\.d\.e.data_out       sc_tck        dffeas     ena     G_921                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.2\.d\.e.data_out        sc_tck        dffeas     ena     G_921                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.1\.d\.e.data_out        sc_tck        dffeas     ena     G_921                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.data_out       sc_tck        dffeas     ena     G_921                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.12\.d\.e.data_out       sc_tck        dffeas     ena     G_921                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.14\.d\.e.data_out       sc_tck        dffeas     ena     G_921                                    49.939       47.567
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     dataa       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     combout     Out     0.376     1.411       -         
etat_present_ns_7_1_0_a2_7                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.669       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.038       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.301       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.431       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_917                                                                  Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.data_out                          dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.180(57.8%) logic and 1.590(42.2%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     dataa       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     combout     Out     0.376     1.411       -         
etat_present_ns_7_1_0_a2_7                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.669       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.038       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.301       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.431       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_917                                                                  Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.data_out                          dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.180(57.8%) logic and 1.590(42.2%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     dataa       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     combout     Out     0.376     1.411       -         
etat_present_ns_7_1_0_a2_7                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.669       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.038       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.301       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.431       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_917                                                                  Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out                          dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.180(57.8%) logic and 1.590(42.2%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out_1 / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     dataa       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     combout     Out     0.376     1.411       -         
etat_present_ns_7_1_0_a2_7                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.669       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.038       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.301       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.431       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_917                                                                  Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out_1                        dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.180(57.8%) logic and 1.590(42.2%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     dataa       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     combout     Out     0.376     1.411       -         
etat_present_ns_7_1_0_a2_7                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.669       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.038       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.301       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.431       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_917                                                                  Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.data_out                          dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.180(57.8%) logic and 1.590(42.2%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.302     -           8         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     dataa       In      -         1.035       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     combout     Out     0.376     1.411       -         
etat_present_ns_7_1_0_a2_7                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.669       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.038       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.301       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.431       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_917                                                                  Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.data_out                          dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.180(57.8%) logic and 1.590(42.2%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.169
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.236

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13]                       dffeas                    q           Out     0.199     0.733       -         
etat_present[13]                                                       Net                       -           -       0.291     -           7         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     datab       In      -         1.024       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
etat_present_ns_7_1_0_a2_7                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.663       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.032       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.295       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.425       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.688       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.818       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.070       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.451       -         
G_917                                                                  Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.data_out                          dffeas                    ena         In      -         3.703       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.764 is 2.185(58.0%) logic and 1.579(42.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.169
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.236

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13]                       dffeas                    q           Out     0.199     0.733       -         
etat_present[13]                                                       Net                       -           -       0.291     -           7         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     datab       In      -         1.024       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
etat_present_ns_7_1_0_a2_7                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.663       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.032       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.295       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.425       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.688       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.818       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.070       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.451       -         
G_917                                                                  Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.data_out                          dffeas                    ena         In      -         3.703       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.764 is 2.185(58.0%) logic and 1.579(42.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.169
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.236

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13]                       dffeas                    q           Out     0.199     0.733       -         
etat_present[13]                                                       Net                       -           -       0.291     -           7         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     datab       In      -         1.024       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
etat_present_ns_7_1_0_a2_7                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.663       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.032       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.295       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.425       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.688       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.818       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.070       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.451       -         
G_917                                                                  Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out                          dffeas                    ena         In      -         3.703       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.764 is 2.185(58.0%) logic and 1.579(42.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.169
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.236

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out_1 / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13]                       dffeas                    q           Out     0.199     0.733       -         
etat_present[13]                                                       Net                       -           -       0.291     -           7         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     datab       In      -         1.024       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_7             cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
etat_present_ns_7_1_0_a2_7                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.663       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.032       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.295       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.425       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.688       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.818       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.070       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.451       -         
G_917                                                                  Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out_1                        dffeas                    ena         In      -         3.703       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.764 is 2.185(58.0%) logic and 1.579(42.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: temperature
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                        Arrival           
Instance                                     Reference       Type       Pin     Net          Time        Slack 
                                             Clock                                                             
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.comptage     temperature     dffeas     q       comptage     0.733       99.053
comp_mesure_temperature.compte2.comptage     temperature     dffeas     q       comptage     0.733       99.053
comp_mesure_temperature.compte1.comptage     temperature     dffeas     q       comptage     0.733       99.053
comp_mesure_temperature.compte3.comptage     temperature     dffeas     q       comptage     0.733       99.075
===============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                            Required           
Instance                                     Reference       Type       Pin     Net              Time         Slack 
                                             Clock                                                                  
--------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.comptage     temperature     dffeas     d       comptage_0_x     100.458      99.053
comp_mesure_temperature.compte2.comptage     temperature     dffeas     d       comptage_0_x     100.458      99.053
comp_mesure_temperature.compte1.comptage     temperature     dffeas     d       comptage_0_x     100.458      99.053
comp_mesure_temperature.compte3.comptage     temperature     dffeas     d       comptage_0_x     100.458      99.075
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.458

    - Propagation time:                      0.871
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 99.053

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte4.comptage / q
    Ending point:                            comp_mesure_temperature.compte4.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.comptage         dffeas                    q           Out     0.199     0.733       -         
comptage                                         Net                       -           -       0.291     -           25(7)     
comp_mesure_temperature.compte4.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.024       -         
comp_mesure_temperature.compte4.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.comptage         dffeas                    d           In      -         1.405       -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.947 is 0.656(69.3%) logic and 0.291(30.7%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      100.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.458

    - Propagation time:                      0.871
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 99.053

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte2.comptage / q
    Ending point:                            comp_mesure_temperature.compte2.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.comptage         dffeas                    q           Out     0.199     0.733       -         
comptage                                         Net                       -           -       0.291     -           25(7)     
comp_mesure_temperature.compte2.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.024       -         
comp_mesure_temperature.compte2.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.comptage         dffeas                    d           In      -         1.405       -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.947 is 0.656(69.3%) logic and 0.291(30.7%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      100.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.458

    - Propagation time:                      0.871
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 99.053

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte1.comptage / q
    Ending point:                            comp_mesure_temperature.compte1.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.comptage         dffeas                    q           Out     0.199     0.733       -         
comptage                                         Net                       -           -       0.291     -           25(7)     
comp_mesure_temperature.compte1.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.024       -         
comp_mesure_temperature.compte1.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.comptage         dffeas                    d           In      -         1.405       -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.947 is 0.656(69.3%) logic and 0.291(30.7%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      100.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.458

    - Propagation time:                      0.849
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 99.075

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte3.comptage / q
    Ending point:                            comp_mesure_temperature.compte3.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte3.comptage         dffeas                    q           Out     0.199     0.733       -         
comptage                                         Net                       -           -       0.269     -           14(5)     
comp_mesure_temperature.compte3.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.002       -         
comp_mesure_temperature.compte3.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.381     1.383       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte3.comptage         dffeas                    d           In      -         1.383       -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.925 is 0.656(70.9%) logic and 0.269(29.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                                         Arrival           
Instance                                                    Reference     Type                                                 Pin      Net                  Time        Slack 
                                                            Clock                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_11_8     0.000       21.102
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_11_9     0.000       21.102
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_10_8     0.000       21.107
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_10_9     0.000       21.107
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_15_8     0.000       21.341
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_15_9     0.000       21.341
GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_14_8     0.000       21.346
GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_14_9     0.000       21.346
GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component      System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_7_8      0.000       21.467
GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component      System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_7_9      0.000       21.467
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                             Required           
Instance                              Reference     Type       Pin        Net                                              Time         Slack 
                                      Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo8_to_usb_input[0]     System        dffeas     d          un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i     25.458       21.102
ladder_fpga_fifo8_to_usb_input[1]     System        dffeas     d          un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i     25.458       21.102
ladder_fpga_fifo8_from_usb_rd         System        dffeas     d          ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_m4        25.458       23.067
acquire_state_i_0[15]                 System        dffeas     d          N_1135_i_0_g0                                    25.458       23.439
data_to_send[0]                       System        dffeas     asdata     acquire_adcs\.data_to_send_1_7[0]                25.549       23.671
data_to_send[1]                       System        dffeas     asdata     acquire_adcs\.data_to_send_1_7[1]                25.549       23.671
data_to_send[2]                       System        dffeas     asdata     acquire_adcs\.data_to_send_1_7[2]                25.549       23.671
data_to_send[3]                       System        dffeas     asdata     acquire_adcs\.data_to_send_1_7[3]                25.549       23.671
data_to_send[4]                       System        dffeas     asdata     acquire_adcs\.data_to_send_1_7[4]                25.549       23.671
data_to_send[5]                       System        dffeas     asdata     acquire_adcs\.data_to_send_1_7[5]                25.549       23.671
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      4.356
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.102

    Number of logic level(s):                9
    Starting point:                          GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_11_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_10_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_1_10_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_1_10_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_10[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_1_10[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_1_10[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[8]                        cycloneiii_lcell_comb                                datac       In      -         1.250       -         
acquire_adcs\.data_to_send_1_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.619       -         
acquire_adcs\.data_to_send_1_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.866       -         
acquire_adcs\.data_to_send_1_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.996       -         
acquire_adcs\.data_to_send_1_15[8]                          Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      cycloneiii_lcell_comb                                datac       In      -         2.242       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      cycloneiii_lcell_comb                                combout     Out     0.369     2.611       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      cycloneiii_lcell_comb                                datad       In      -         2.857       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      cycloneiii_lcell_comb                                combout     Out     0.130     2.987       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]                     cycloneiii_lcell_comb                                datac       In      -         3.234       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]                     cycloneiii_lcell_comb                                combout     Out     0.369     3.603       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_m4             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]                     cycloneiii_lcell_comb                                datad       In      -         3.849       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]                     cycloneiii_lcell_comb                                combout     Out     0.130     3.979       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_a5             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[0]                       cycloneiii_lcell_comb                                datad       In      -         4.226       -         
ladder_fpga_fifo8_to_usb_input_RNO[0]                       cycloneiii_lcell_comb                                combout     Out     0.130     4.356       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i                Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         4.356       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.898 is 1.680(43.1%) logic and 2.218(56.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      4.356
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.102

    Number of logic level(s):                9
    Starting point:                          GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_11_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_10_a[9]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_1_10_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_1_10_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_10[9]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_1_10[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_1_10[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[9]                        cycloneiii_lcell_comb                                datac       In      -         1.250       -         
acquire_adcs\.data_to_send_1_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.619       -         
acquire_adcs\.data_to_send_1_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.866       -         
acquire_adcs\.data_to_send_1_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.996       -         
acquire_adcs\.data_to_send_1_15[9]                          Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      cycloneiii_lcell_comb                                datac       In      -         2.242       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      cycloneiii_lcell_comb                                combout     Out     0.369     2.611       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      cycloneiii_lcell_comb                                datad       In      -         2.857       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      cycloneiii_lcell_comb                                combout     Out     0.130     2.987       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]                     cycloneiii_lcell_comb                                datac       In      -         3.234       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]                     cycloneiii_lcell_comb                                combout     Out     0.369     3.603       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_m4             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]                     cycloneiii_lcell_comb                                datad       In      -         3.849       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]                     cycloneiii_lcell_comb                                combout     Out     0.130     3.979       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_a5             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[1]                       cycloneiii_lcell_comb                                datad       In      -         4.226       -         
ladder_fpga_fifo8_to_usb_input_RNO[1]                       cycloneiii_lcell_comb                                combout     Out     0.130     4.356       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i                Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         4.356       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.898 is 1.680(43.1%) logic and 2.218(56.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      4.351
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.107

    Number of logic level(s):                9
    Starting point:                          GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_10_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_10_a[8]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_1_10_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_1_10_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_10[8]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_1_10[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_1_10[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[8]                        cycloneiii_lcell_comb                                datac       In      -         1.245       -         
acquire_adcs\.data_to_send_1_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.614       -         
acquire_adcs\.data_to_send_1_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.861       -         
acquire_adcs\.data_to_send_1_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.991       -         
acquire_adcs\.data_to_send_1_15[8]                          Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      cycloneiii_lcell_comb                                datac       In      -         2.237       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      cycloneiii_lcell_comb                                combout     Out     0.369     2.606       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      cycloneiii_lcell_comb                                datad       In      -         2.852       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      cycloneiii_lcell_comb                                combout     Out     0.130     2.982       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]                     cycloneiii_lcell_comb                                datac       In      -         3.229       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]                     cycloneiii_lcell_comb                                combout     Out     0.369     3.598       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_m4             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]                     cycloneiii_lcell_comb                                datad       In      -         3.844       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]                     cycloneiii_lcell_comb                                combout     Out     0.130     3.974       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_a5             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[0]                       cycloneiii_lcell_comb                                datad       In      -         4.221       -         
ladder_fpga_fifo8_to_usb_input_RNO[0]                       cycloneiii_lcell_comb                                combout     Out     0.130     4.351       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i                Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         4.351       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.893 is 1.675(43.0%) logic and 2.218(57.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      4.351
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.107

    Number of logic level(s):                9
    Starting point:                          GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_10_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_10_a[9]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_1_10_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_1_10_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_10[9]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_1_10[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_1_10[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[9]                        cycloneiii_lcell_comb                                datac       In      -         1.245       -         
acquire_adcs\.data_to_send_1_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.614       -         
acquire_adcs\.data_to_send_1_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.861       -         
acquire_adcs\.data_to_send_1_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.991       -         
acquire_adcs\.data_to_send_1_15[9]                          Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      cycloneiii_lcell_comb                                datac       In      -         2.237       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      cycloneiii_lcell_comb                                combout     Out     0.369     2.606       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      cycloneiii_lcell_comb                                datad       In      -         2.852       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      cycloneiii_lcell_comb                                combout     Out     0.130     2.982       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]                     cycloneiii_lcell_comb                                datac       In      -         3.229       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]                     cycloneiii_lcell_comb                                combout     Out     0.369     3.598       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_m4             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]                     cycloneiii_lcell_comb                                datad       In      -         3.844       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]                     cycloneiii_lcell_comb                                combout     Out     0.130     3.974       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_a5             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[1]                       cycloneiii_lcell_comb                                datad       In      -         4.221       -         
ladder_fpga_fifo8_to_usb_input_RNO[1]                       cycloneiii_lcell_comb                                combout     Out     0.130     4.351       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i                Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         4.351       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.893 is 1.675(43.0%) logic and 2.218(57.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      4.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.341

    Number of logic level(s):                9
    Starting point:                          GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_15_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_13_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_1_13_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_1_13_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_13[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_1_13[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_1_13[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[8]                        cycloneiii_lcell_comb                                datad       In      -         1.250       -         
acquire_adcs\.data_to_send_1_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.380       -         
acquire_adcs\.data_to_send_1_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.627       -         
acquire_adcs\.data_to_send_1_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.757       -         
acquire_adcs\.data_to_send_1_15[8]                          Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      cycloneiii_lcell_comb                                datac       In      -         2.003       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      cycloneiii_lcell_comb                                combout     Out     0.369     2.372       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      cycloneiii_lcell_comb                                datad       In      -         2.618       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      cycloneiii_lcell_comb                                combout     Out     0.130     2.748       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]                     cycloneiii_lcell_comb                                datac       In      -         2.995       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]                     cycloneiii_lcell_comb                                combout     Out     0.369     3.364       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_m4             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]                     cycloneiii_lcell_comb                                datad       In      -         3.610       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]                     cycloneiii_lcell_comb                                combout     Out     0.130     3.740       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_a5             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[0]                       cycloneiii_lcell_comb                                datad       In      -         3.987       -         
ladder_fpga_fifo8_to_usb_input_RNO[0]                       cycloneiii_lcell_comb                                combout     Out     0.130     4.117       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i                Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         4.117       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.659 is 1.441(39.4%) logic and 2.218(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      4.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.341

    Number of logic level(s):                9
    Starting point:                          GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_15_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_13_a[9]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_1_13_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_1_13_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_13[9]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_1_13[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_1_13[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[9]                        cycloneiii_lcell_comb                                datad       In      -         1.250       -         
acquire_adcs\.data_to_send_1_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.380       -         
acquire_adcs\.data_to_send_1_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.627       -         
acquire_adcs\.data_to_send_1_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.757       -         
acquire_adcs\.data_to_send_1_15[9]                          Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      cycloneiii_lcell_comb                                datac       In      -         2.003       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      cycloneiii_lcell_comb                                combout     Out     0.369     2.372       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      cycloneiii_lcell_comb                                datad       In      -         2.618       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      cycloneiii_lcell_comb                                combout     Out     0.130     2.748       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]                     cycloneiii_lcell_comb                                datac       In      -         2.995       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]                     cycloneiii_lcell_comb                                combout     Out     0.369     3.364       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_m4             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]                     cycloneiii_lcell_comb                                datad       In      -         3.610       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]                     cycloneiii_lcell_comb                                combout     Out     0.130     3.740       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_a5             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[1]                       cycloneiii_lcell_comb                                datad       In      -         3.987       -         
ladder_fpga_fifo8_to_usb_input_RNO[1]                       cycloneiii_lcell_comb                                combout     Out     0.130     4.117       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i                Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         4.117       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.659 is 1.441(39.4%) logic and 2.218(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      4.112
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.346

    Number of logic level(s):                9
    Starting point:                          GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_14_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_13_a[8]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_1_13_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_1_13_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_13[8]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_1_13[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_1_13[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[8]                        cycloneiii_lcell_comb                                datad       In      -         1.245       -         
acquire_adcs\.data_to_send_1_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.375       -         
acquire_adcs\.data_to_send_1_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.622       -         
acquire_adcs\.data_to_send_1_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.752       -         
acquire_adcs\.data_to_send_1_15[8]                          Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      cycloneiii_lcell_comb                                datac       In      -         1.998       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      cycloneiii_lcell_comb                                combout     Out     0.369     2.367       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0                      Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      cycloneiii_lcell_comb                                datad       In      -         2.613       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      cycloneiii_lcell_comb                                combout     Out     0.130     2.743       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3                      Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]                     cycloneiii_lcell_comb                                datac       In      -         2.990       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]                     cycloneiii_lcell_comb                                combout     Out     0.369     3.359       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_m4             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]                     cycloneiii_lcell_comb                                datad       In      -         3.605       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]                     cycloneiii_lcell_comb                                combout     Out     0.130     3.735       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_a5             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[0]                       cycloneiii_lcell_comb                                datad       In      -         3.982       -         
ladder_fpga_fifo8_to_usb_input_RNO[0]                       cycloneiii_lcell_comb                                combout     Out     0.130     4.112       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i                Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         4.112       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.654 is 1.436(39.3%) logic and 2.218(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      4.112
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.346

    Number of logic level(s):                9
    Starting point:                          GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_14_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_13_a[9]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_1_13_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_1_13_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_13[9]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_1_13[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_1_13[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15_a[9]                        cycloneiii_lcell_comb                                datad       In      -         1.245       -         
acquire_adcs\.data_to_send_1_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.375       -         
acquire_adcs\.data_to_send_1_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.622       -         
acquire_adcs\.data_to_send_1_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.752       -         
acquire_adcs\.data_to_send_1_15[9]                          Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      cycloneiii_lcell_comb                                datac       In      -         1.998       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      cycloneiii_lcell_comb                                combout     Out     0.369     2.367       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0                      Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      cycloneiii_lcell_comb                                datad       In      -         2.613       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      cycloneiii_lcell_comb                                combout     Out     0.130     2.743       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3                      Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]                     cycloneiii_lcell_comb                                datac       In      -         2.990       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]                     cycloneiii_lcell_comb                                combout     Out     0.369     3.359       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_m4             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]                     cycloneiii_lcell_comb                                datad       In      -         3.605       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]                     cycloneiii_lcell_comb                                combout     Out     0.130     3.735       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_a5             Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[1]                       cycloneiii_lcell_comb                                datad       In      -         3.982       -         
ladder_fpga_fifo8_to_usb_input_RNO[1]                       cycloneiii_lcell_comb                                combout     Out     0.130     4.112       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i                Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         4.112       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.654 is 1.436(39.3%) logic and 2.218(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.991
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.467

    Number of logic level(s):                8
    Starting point:                          GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                       Type                                                 Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_7_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_6_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_1_6_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_1_6_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_6[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_1_6[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_1_6[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[8]                         cycloneiii_lcell_comb                                datab       In      -         1.250       -         
acquire_adcs\.data_to_send_1_15[8]                         cycloneiii_lcell_comb                                combout     Out     0.381     1.631       -         
acquire_adcs\.data_to_send_1_15[8]                         Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_0                     cycloneiii_lcell_comb                                datac       In      -         1.878       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0                     cycloneiii_lcell_comb                                combout     Out     0.369     2.247       -         
un1_ladder_fpga_fifo8_to_usb_input_7_0                     Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_7_3                     cycloneiii_lcell_comb                                datad       In      -         2.493       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3                     cycloneiii_lcell_comb                                combout     Out     0.130     2.623       -         
un1_ladder_fpga_fifo8_to_usb_input_7_3                     Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]                    cycloneiii_lcell_comb                                datac       In      -         2.869       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[0]                    cycloneiii_lcell_comb                                combout     Out     0.369     3.238       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_m4            Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]                    cycloneiii_lcell_comb                                datad       In      -         3.485       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[0]                    cycloneiii_lcell_comb                                combout     Out     0.130     3.615       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i_a5            Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[0]                      cycloneiii_lcell_comb                                datad       In      -         3.861       -         
ladder_fpga_fifo8_to_usb_input_RNO[0]                      cycloneiii_lcell_comb                                combout     Out     0.130     3.991       -         
un1_ladder_fpga_fifo8_to_usb_input_8_6_623_i               Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                          dffeas                                               d           In      -         3.991       -         
====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.533 is 1.562(44.2%) logic and 1.971(55.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 10: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.991
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 21.467

    Number of logic level(s):                8
    Starting point:                          GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                       Type                                                 Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_7_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_6_a[9]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_1_6_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_1_6_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_6[9]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_1_6[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_1_6[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_1_15[9]                         cycloneiii_lcell_comb                                datab       In      -         1.250       -         
acquire_adcs\.data_to_send_1_15[9]                         cycloneiii_lcell_comb                                combout     Out     0.381     1.631       -         
acquire_adcs\.data_to_send_1_15[9]                         Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_0                     cycloneiii_lcell_comb                                datac       In      -         1.878       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0                     cycloneiii_lcell_comb                                combout     Out     0.369     2.247       -         
un1_ladder_fpga_fifo8_to_usb_input_6_0                     Net                                                  -           -       0.246     -           1         
un1_ladder_fpga_fifo8_to_usb_input_6_3                     cycloneiii_lcell_comb                                datad       In      -         2.493       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3                     cycloneiii_lcell_comb                                combout     Out     0.130     2.623       -         
un1_ladder_fpga_fifo8_to_usb_input_6_3                     Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]                    cycloneiii_lcell_comb                                datac       In      -         2.869       -         
ladder_fpga_fifo8_to_usb_input_RNO_3[1]                    cycloneiii_lcell_comb                                combout     Out     0.369     3.238       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_m4            Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]                    cycloneiii_lcell_comb                                datad       In      -         3.485       -         
ladder_fpga_fifo8_to_usb_input_RNO_2[1]                    cycloneiii_lcell_comb                                combout     Out     0.130     3.615       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i_a5            Net                                                  -           -       0.246     -           1         
ladder_fpga_fifo8_to_usb_input_RNO[1]                      cycloneiii_lcell_comb                                datad       In      -         3.861       -         
ladder_fpga_fifo8_to_usb_input_RNO[1]                      cycloneiii_lcell_comb                                combout     Out     0.130     3.991       -         
un1_ladder_fpga_fifo8_to_usb_input_8_5_655_i               Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                          dffeas                                               d           In      -         3.991       -         
====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.533 is 1.562(44.2%) logic and 1.971(55.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

##### START OF AREA REPORT #####[
Design view:work.ladder_fpga(ladder_fpga_arch)
Selecting part EP3C16F484C6
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage..

@W: FA395 :|Internal tristates present in the result, most likely due to compile points in design. Quartus may convert them to AND gates.
Total combinational functions 989 
Logic element usage by number of inputs
		  4 input functions 	 481
		  3 input functions 	 189
		  <=2 input functions 	 319
Logic elements by mode
		  normal mode            868
		  arithmetic mode        121
Total registers 1052 of 16490 ( 6%)
I/O pins 293 of 161 (47%), total I/O based on largest package of this part.

Number of I/O registers
			Output DDRs   :0


DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 56 blocks (112 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             716
Sload:           249
Sclr:            130
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

Mapper successful!
Process took 0h:00m:18s realtime, 0h:00m:15s cputime
# Thu Aug 25 14:44:54 2011

###########################################################]
