# Verilog

## Links

- [Verilog HDL and its ancestors and descendants (2020)](https://dl.acm.org/doi/abs/10.1145/3386337)
- [Various HDL (Verilog) IP Cores](https://github.com/ultraembedded/cores)
- [Generic Piplined FFT Core Generator](https://github.com/ZipCPU/dblclockfft) - Configurable C++ generator of pipelined Verilog FFT cores.
- [Simple, basic, formally verified UART controller](https://github.com/ZipCPU/wbuart32)
- [SymbiFlow](https://symbiflow.github.io/) - Open source toolchain for the development of FPGAs of multiple vendors. ([GitHub](https://github.com/SymbiFlow))
- [Verilog PCI Express Components](https://github.com/alexforencich/verilog-pcie)
- [Verilog AXI Components](https://github.com/alexforencich/verilog-axi)
- [Verilator](https://github.com/verilator/verilator) - Fastest Verilog/SystemVerilog simulator. ([Web](https://www.veripool.org/wiki/verilator))
- [YosysHQ](https://www.yosyshq.com/) - Team maintaining Yosys and the related Open Source EDA projects. ([GitHub](https://github.com/YosysHQ))
- [Yosys](https://github.com/YosysHQ/yosys) - Framework for Verilog RTL synthesis. ([Web](http://www.clifford.at/yosys/))
- [Icarus Verilog](http://iverilog.icarus.com/) - Verilog simulation and synthesis tool. ([Code](https://github.com/steveicarus/iverilog))
- [Factorio Verilog Compiler](https://github.com/Redcrafter/verilog2factorio) - Compile Verilog (a hardware description language) into Factorio blueprints. ([HN](https://news.ycombinator.com/item?id=26929370))
- [Clash](https://github.com/clash-lang/clash-compiler) - Haskell to VHDL/Verilog/SystemVerilog compiler. ([Web](https://clash-lang.org/))
- [sv2v](https://github.com/zachjs/sv2v) - SystemVerilog to Verilog conversion.
- [CXXRTL, a Yosys Simulation Backend (2020)](https://tomverbeure.github.io/2020/08/08/CXXRTL-the-New-Yosys-Simulation-Backend.html) ([Code](https://github.com/tomverbeure/cxxrtl_eval))
- [Wyre](https://github.com/nickmqb/wyre) - Hardware definition language that compiles to Verilog.
- [Verilog Ethernet Components](https://github.com/alexforencich/verilog-ethernet) - Verilog Ethernet components for FPGA implementation.
- [Verilog Simulation with Verilator and SDL (2021)](https://projectf.io/posts/verilog-sim-verilator-sdl/) ([HN](https://news.ycombinator.com/item?id=28929994))
- [IceChips](https://github.com/TimRudy/ice-chips-verilog) - Library of all common discrete logic devices in Verilog.
- [Verilog Format](https://github.com/ericsonj/verilog-format) - Verilog formatter.
- [Verilog AST (VAST)](https://github.com/vegaluisjose/vast) - Rust library for building and manipulating Verilog ASTs.
- [Open Source Verification Bundle (OSVB)](https://github.com/umarcor/osvb) - Gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. ([Docs](https://umarcor.github.io/osvb/))
- [Rethinking floating point for deep learning (2018)](https://arxiv.org/abs/1811.01721) ([Code](https://github.com/facebookresearch/deepfloat))
- [SPU32](https://github.com/maikmerten/spu32) - Small Processing Unit 32: A compact RV32I CPU written in Verilog.
- [Verilog to Routing (VTR)](https://github.com/verilog-to-routing/vtr-verilog-to-routing) - Open Source CAD Flow for FPGA Research.
- [gplgpu](https://github.com/asicguy/gplgpu) - 2D/3D graphics engine in verilog.
- [svls](https://github.com/dalance/svls) - SystemVerilog language server.
- [Verilog grammar for tree-sitter](https://github.com/tree-sitter/tree-sitter-verilog)
- [HDL Reference Designs](https://github.com/analogdevicesinc/hdl)
- [Caravel Harness](https://github.com/efabless/caravel) - Standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
- [Verilog Is Weird](https://danluu.com/why-hardware-development-is-hard/) ([HN](https://news.ycombinator.com/item?id=30739866))
- [Asynchronous dual clock FIFO](https://github.com/dpretet/async_fifo) - Dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog.
- [VHDL grammar for tree-sitter](https://github.com/alemuller/tree-sitter-vhdl)
- [IOb-cache](https://github.com/IObundle/iob-cache) - High-performance configurable open-source Verilog cache.
- [VeriGPU](https://github.com/hughperkins/VeriGPU) - OpenSource GPU, in Verilog, loosely based on RISC-V ISA.
- [Asicle](https://github.com/htfab/asicle) - Wordle implemented in Verilog.
- [Verilog rules for Bazel](https://github.com/Lightelligence/rules_verilog)
- [cocotb](https://github.com/cocotb/cocotb) - Open source coroutine-based cosimulation testbench environment for verifying VHDL and SystemVerilog RTL using Python. ([Web](https://www.cocotb.org/))
- [Tutorial on building your own CPU, in Verilog](https://github.com/hughperkins/cpu-tutorial)
- [OH!](https://github.com/aolofsson/oh) - Verilog library for ASIC and FPGA designers.
- [Metron C++ to Verilog Tutorial](https://aappleby.github.io/Metron/tutorial/)
- [OpenVAF](https://sr.ht/~dspom/OpenVAF/) - Modern VerilogA compiler focused on compact modelling.
- [Veriloggen](https://github.com/PyHDI/veriloggen) - Mixed-Paradigm Hardware Construction Framework.
- [OpenOFDM](https://github.com/jhshi/openofdm) - Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
- [sv2chisel](https://github.com/ovh/sv2chisel) - Verilog to Chisel translator.
- [libvhdl](https://github.com/tmeissner/libvhdl) - Library of reusable VHDL components.
- [psl_with_ghdl](https://github.com/tmeissner/psl_with_ghdl) - Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys).
- [formal_hw_verification](https://github.com/tmeissner/formal_hw_verification) - Trying to verify Verilog/VHDL designs with formal methods and tools.
- [cryptocores](https://github.com/tmeissner/cryptocores) - Cryptography IP-cores & tests written in VHDL / Verilog.
- [GHDL](https://github.com/ghdl/ghdl) - Open-source analyzer, compiler, simulator and (experimental) synthesizer for VHDL.
