{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742203003497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742203003504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 17 17:16:43 2025 " "Processing started: Mon Mar 17 17:16:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742203003504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203003504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_seg_led -c top_seg_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_seg_led -c top_seg_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203003504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742203003833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742203003833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab2/lab202/mulsegonline/rtl/count.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab2/lab202/mulsegonline/rtl/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../rtl/count.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/count.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203011943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203011943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab2/lab202/mulsegonline/rtl/top_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab2/lab202/mulsegonline/rtl/top_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_led " "Found entity 1: top_seg_led" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/top_seg_led.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203011945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203011945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab2/lab202/mulsegonline/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab2/lab202/mulsegonline/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203011947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203011947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg_led " "Elaborating entity \"top_seg_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742203011990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/top_seg_led.v" "u_seg_led" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/top_seg_led.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203011992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(32) " "Verilog HDL assignment warning at seg_led.v(32): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742203011993 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(33) " "Verilog HDL assignment warning at seg_led.v(33): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742203011993 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(34) " "Verilog HDL assignment warning at seg_led.v(34): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742203011993 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(35) " "Verilog HDL assignment warning at seg_led.v(35): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742203011993 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(36) " "Verilog HDL assignment warning at seg_led.v(36): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742203011993 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(37) " "Verilog HDL assignment warning at seg_led.v(37): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742203011993 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(38) " "Verilog HDL assignment warning at seg_led.v(38): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742203011993 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(39) " "Verilog HDL assignment warning at seg_led.v(39): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742203011993 "|top_seg_led|seg_led:u_seg_led"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../rtl/top_seg_led.v" "Mult0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/top_seg_led.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div1\"" {  } { { "../rtl/seg_led.v" "Div1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod2\"" {  } { { "../rtl/seg_led.v" "Mod2" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div0\"" {  } { { "../rtl/seg_led.v" "Div0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod1\"" {  } { { "../rtl/seg_led.v" "Mod1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod0\"" {  } { { "../rtl/seg_led.v" "Mod0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div2\"" {  } { { "../rtl/seg_led.v" "Div2" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod3\"" {  } { { "../rtl/seg_led.v" "Mod3" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div5\"" {  } { { "../rtl/seg_led.v" "Div5" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod6\"" {  } { { "../rtl/seg_led.v" "Mod6" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div4\"" {  } { { "../rtl/seg_led.v" "Div4" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod5\"" {  } { { "../rtl/seg_led.v" "Mod5" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div3\"" {  } { { "../rtl/seg_led.v" "Div3" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod4\"" {  } { { "../rtl/seg_led.v" "Mod4" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div6\"" {  } { { "../rtl/seg_led.v" "Div6" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod7\"" {  } { { "../rtl/seg_led.v" "Mod7" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203012188 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1742203012188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/top_seg_led.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203012225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012225 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/top_seg_led.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742203012225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/mult_j8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div1\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203012278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div1 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012278 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742203012278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_57f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_57f " "Found entity 1: alt_u_div_57f" {  } { { "db/alt_u_div_57f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_57f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/add_sub_0pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/add_sub_1pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Mod2\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203012443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Mod2 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012443 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742203012443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/lpm_divide_4bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v6f " "Found entity 1: alt_u_div_v6f" {  } { { "db/alt_u_div_v6f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div0\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203012541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012541 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742203012541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Mod0\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203012589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012589 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742203012589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div2\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203012598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div2 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012598 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742203012598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/lpm_divide_gkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_q9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div5\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203012712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div5 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012712 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742203012712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r9f " "Found entity 1: alt_u_div_r9f" {  } { { "db/alt_u_div_r9f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_r9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div4\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203012837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div4 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012838 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742203012838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7af " "Found entity 1: alt_u_div_7af" {  } { { "db/alt_u_div_7af.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_7af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div3\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203012960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div3 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203012961 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742203012961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203012994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203012994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203013008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203013008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1af " "Found entity 1: alt_u_div_1af" {  } { { "db/alt_u_div_1af.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_1af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203013050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203013050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div6\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203013084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div6 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203013084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203013084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203013084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742203013084 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742203013084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203013129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203013129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203013141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203013141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_3af " "Found entity 1: alt_u_div_3af" {  } { { "db/alt_u_div_3af.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_3af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742203013223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203013223 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/top_seg_led.v" 51 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203013700 "|top_seg_led|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1742203013700 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1742203013700 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1742203014196 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1742203014196 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1742203014196 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 100 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 117 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/seg_led.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1742203014208 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1742203014208 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[7\] VCC " "Pin \"seg_led\[7\]\" is stuck at VCC" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/top_seg_led.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742203014740 "|top_seg_led|seg_led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742203014740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742203014828 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add3~0 " "Logic cell \"Add3~0\"" {  } { { "../rtl/top_seg_led.v" "Add3~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/top_seg_led.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~2 " "Logic cell \"Add3~2\"" {  } { { "../rtl/top_seg_led.v" "Add3~2" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/rtl/top_seg_led.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div5\|lpm_divide_ikm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_r9f:divider\|add_sub_28_result_int\[5\]~32 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div5\|lpm_divide_ikm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_r9f:divider\|add_sub_28_result_int\[5\]~32\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_28_result_int\[5\]~32" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_r9f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div5\|lpm_divide_ikm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_r9f:divider\|add_sub_28_result_int\[4\]~34 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div5\|lpm_divide_ikm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_r9f:divider\|add_sub_28_result_int\[4\]~34\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_28_result_int\[4\]~34" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_r9f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div5\|lpm_divide_ikm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_r9f:divider\|add_sub_28_result_int\[3\]~36 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div5\|lpm_divide_ikm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_r9f:divider\|add_sub_28_result_int\[3\]~36\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_28_result_int\[3\]~36" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_r9f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div5\|lpm_divide_ikm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_r9f:divider\|add_sub_28_result_int\[2\]~38 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div5\|lpm_divide_ikm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_r9f:divider\|add_sub_28_result_int\[2\]~38\"" {  } { { "db/alt_u_div_r9f.tdf" "add_sub_28_result_int\[2\]~38" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_r9f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod6\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod6\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod6\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod6\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_25_result_int\[4\]~28 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_25_result_int\[4\]~28\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_25_result_int\[4\]~28" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_7af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_25_result_int\[3\]~30 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_25_result_int\[3\]~30\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_25_result_int\[3\]~30" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_7af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_25_result_int\[2\]~32 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_25_result_int\[2\]~32\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_25_result_int\[2\]~32" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_7af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_25_result_int\[1\]~34 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_25_result_int\[1\]~34\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_25_result_int\[1\]~34" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_7af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_22_result_int\[3\]~24 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_22_result_int\[3\]~24\"" {  } { { "db/alt_u_div_1af.tdf" "add_sub_22_result_int\[3\]~24" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_1af.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_22_result_int\[2\]~26 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_22_result_int\[2\]~26\"" {  } { { "db/alt_u_div_1af.tdf" "add_sub_22_result_int\[2\]~26" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_1af.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_22_result_int\[1\]~28 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_jkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_22_result_int\[1\]~28\"" {  } { { "db/alt_u_div_1af.tdf" "add_sub_22_result_int\[1\]~28" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_1af.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_57f:divider\|add_sub_15_result_int\[1\]~14 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_57f:divider\|add_sub_15_result_int\[1\]~14\"" {  } { { "db/alt_u_div_57f.tdf" "add_sub_15_result_int\[1\]~14" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_57f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_18_result_int\[2\]~18 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_18_result_int\[2\]~18\"" {  } { { "db/alt_u_div_q9f.tdf" "add_sub_18_result_int\[2\]~18" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_q9f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_18_result_int\[1\]~20 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_18_result_int\[1\]~20\"" {  } { { "db/alt_u_div_q9f.tdf" "add_sub_18_result_int\[1\]~20" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_q9f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_j8t:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_j8t.tdf" "le3a\[5\]" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab202/MulSegonline/par/db/mult_j8t.tdf" 40 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1742203015613 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1742203015613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742203015854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742203015854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3368 " "Implemented 3368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742203015955 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742203015955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3342 " "Implemented 3342 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742203015955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742203015955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742203015973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 17 17:16:55 2025 " "Processing ended: Mon Mar 17 17:16:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742203015973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742203015973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742203015973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742203015973 ""}
