module clockDivider #(parameter n = 3125000)
(input clk, rst, output reg clk_out);
reg [21:0] count;

always @ (posedge clk, posedge rst) begin
if (rst == 1'b1) 
count <= 22'b0;
else if (count == n-1)
count <= 22'b0;
else
count <= count + 1;
end

always @ (posedge clk, posedge rst) begin
if (rst) 
clk_out <= 0;
else if (count == n-1)
clk_out <= ~ clk_out;
end
endmodule