#if defined(BCM_WARM_BOOT_API_TEST) 

#define MEMORIES_AND_REGISTERS_COUNT 11845
#define MEMORIES_AND_REGISTERS_OPTIMIZED_COUNT 1923
#define STATE_DUMP_ARRAYS_SIZES 200
#define MEMORIES_JERICHO2_COUNT 1366
#define REGISTERS_JERICHO2_COUNT 12988

char memories_and_registers[12000][100] = {"CFC_CFC_ENABLERS",
                                         "CFC_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "CFC_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "CFC_GTIMER_CONFIGURATION",
                                         "CFC_ILKN_0_MUB_TX_CAL",
                                         "CFC_ILKN_1_MUB_TX_CAL",
                                         "CFC_ILKN_2_MUB_TX_CAL",
                                         "CFC_ILKN_3_MUB_TX_CAL",
                                         "CFC_ILKN_4_MUB_TX_CAL",
                                         "CFC_ILKN_5_MUB_TX_CAL",
                                         "CFC_ILKN_INB_RX_0_CAL",
                                         "CFC_ILKN_INB_RX_1_CAL",
                                         "CFC_ILKN_INB_RX_2_CAL",
                                         "CFC_ILKN_INB_RX_3_CAL",
                                         "CFC_ILKN_INB_RX_4_CAL",
                                         "CFC_ILKN_INB_RX_5_CAL",
                                         "CFC_ILKN_INB_TX_0_CAL",
                                         "CFC_ILKN_INB_TX_1_CAL",
                                         "CFC_ILKN_INB_TX_2_CAL",
                                         "CFC_ILKN_INB_TX_3_CAL",
                                         "CFC_ILKN_INB_TX_4_CAL",
                                         "CFC_ILKN_INB_TX_5_CAL",
                                         "CFC_ILKN_TX_CONFIGURATION",
                                         "CFC_INDIRECT_COMMAND",
                                         "CFC_INDIRECT_COMMAND_RD_DATA",
                                         "CFC_NIF_AF_FC_STATUS",
                                         "CFC_NIF_MUB_STATUS",
                                         "CFC_NIF_PFC_MAP",
                                         "CFC_OOB_RX_0_CAL",
                                         "CFC_OOB_RX_1_CAL",
                                         "CFC_OOB_RX_CAL",
                                         "CFC_OOB_RX_ERR",
                                         "CFC_OOB_TX_0_CAL",
                                         "CFC_OOB_TX_1_CAL",
                                         "CFC_OOB_TX_CAL",
                                         "CFC_PAR_ERR_MEM_MASK",
                                         "CFC_RESERVED_MTCD",
                                         "CGM_CGM_DYN_TH_DEBUG",
                                         "CGM_CGM_MAP_TC_TO_SP",
                                         "CGM_CGM_MC_PD_TC_FC_TH",
                                         "CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MAXIMUM_THRESHOLDS",
                                         "CGM_CONGESTION_MANAGEMENT_GLOBAL_DB_THRESHOLDS",
                                         "CGM_CONGESTION_MANAGEMENT_GLOBAL_FLOW_CONTROL_THRESHOLDS",
                                         "CGM_CONGESTION_MANAGEMENT_GLOBAL_PD_THRESHOLDS",
                                         "CGM_CONGESTION_MANAGEMENT_MULTICAST_FLOW_CONTROL_PER_TC_THREHOSL",
                                         "CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES",
                                         "CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES_PER_CLASS",
                                         "CGM_CONGESTION_MANAGEMENT_PD_SERVICE_POOL_THRESHOLDS",
                                         "CGM_RESERVED_MTCD",
                                         "CGM_SBUS_BROADCAST_ID",
                                         "CGM_SBUS_LAST_IN_CHAIN",
                                         "CGM_SERVICE_POOL_0_RESERVED_DATA_BUFFERS",
                                         "CGM_SERVICE_POOL_0_RESERVED_PACKET_DESCRIPTORS",
                                         "CGM_SERVICE_POOL_1_RESERVED_DATA_BUFFERS",
                                         "CGM_SERVICE_POOL_1_RESERVED_PACKET_DESCRIPTORS",
                                         "CLMAC_CTRL",
                                         "CLMAC_E2ECC_DATA_HDR_0",
                                         "CLMAC_E2ECC_DATA_HDR_1",
                                         "CLMAC_E2ECC_MODULE_HDR_0",
                                         "CLMAC_E2ECC_MODULE_HDR_1",
                                         "CLMAC_E2E_CTRL",
                                         "CLMAC_E2EFC_DATA_HDR_0",
                                         "CLMAC_E2EFC_DATA_HDR_1",
                                         "CLMAC_E2EFC_MODULE_HDR_0",
                                         "CLMAC_E2EFC_MODULE_HDR_1",
                                         "CLMAC_ECC_CTRL",
                                         "CLMAC_ECC_FORCE_DOUBLE_BIT_ERR",
                                         "CLMAC_MEM_CTRL",
                                         "CLMAC_PAUSE_CTRL",
                                         "CLMAC_PFC_CTRL",
                                         "CLMAC_RX_LSS_STATUS",
                                         "CLMAC_RX_MAX_SIZE",
                                         "CLMAC_TX_CRC_CORRUPT_CTRL",
                                         "CLMAC_TX_CTRL",
                                         "CLMAC_TXFIFO_CELL_CNT",
                                         "CLMAC_VERSION_ID",
                                         "CLPORT_EEE_DURATION_TIMER_PULSE",
                                         "CLPORT_ENABLE_REG",
                                         "CLPORT_FAULT_LINK_STATUS",
                                         "CLPORT_MAC_CONTROL",
                                         "CLPORT_MAC_RSV_MASK",
                                         "CLPORT_MODE_REG",
                                         "CLPORT_SBUS_CONTROL",
                                         "CLPORT_XGXS0_CTRL_REG",
                                         "CLPORT_XGXS_COUNTER_MODE",
                                         "CLP_REG_2022300",
                                         "CMIC_CMC0_CH0_DMA_CTRL",
                                         "CMIC_CMC0_CH1_COS_CTRL_RX_0",
                                         "CMIC_CMC0_CH1_COS_CTRL_RX_1",
                                         "CMIC_CMC0_CH1_DMA_CTRL",
                                         "CMIC_CMC0_CH2_DMA_CTRL",
                                         "CMIC_CMC0_CH3_DMA_CTRL",
                                         "CMIC_CMC0_DMA_STAT",
                                         "CMIC_CMC0_DMA_STAT_CLR",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_CFG",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_STAT",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_CFG",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_CFG",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_CFG",
                                         "CMIC_CMC0_HOSTMEM_ADDR_REMAP_0",
                                         "CMIC_CMC0_HOSTMEM_ADDR_REMAP_1",
                                         "CMIC_CMC0_HOSTMEM_ADDR_REMAP_2",
                                         "CMIC_CMC0_HOSTMEM_ADDR_REMAP_3",
                                         "CMIC_CMC0_IRQ_STAT0",
                                         "CMIC_CMC0_IRQ_STAT2",
                                         "CMIC_CMC0_MIIM_PARAM",
                                         "CMIC_CMC0_PCIE_IRQ_MASK2",
                                         "CMIC_CMC0_PCIE_IRQ_MASK3",
                                         "CMIC_CMC0_PCIE_IRQ_MASK4",
                                         "CMIC_CMC0_PCIE_IRQ_MASK5",
                                         "CMIC_CMC0_PCIE_IRQ_MASK6",
                                         "CMIC_CMC0_SBUSDMA_CH0_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH0_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG",
                                         "CMIC_CMC0_SBUSDMA_CH0_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH1_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH1_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH1_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH1_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH2_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH2_REQUEST",
                                         "CMIC_CMC0_SCHAN_MESSAGE7",
                                         "CMIC_CMC0_SCHAN_MESSAGE8",
                                         "CMIC_CMC1_CH0_DMA_CTRL",
                                         "CMIC_CMC1_CH1_DMA_CTRL",
                                         "CMIC_CMC1_CH2_DMA_CTRL",
                                         "CMIC_CMC1_CH3_DMA_CTRL",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_CFG",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_CFG",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_CFG",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_CFG",
                                         "CMIC_CMC1_IRQ_STAT2",
                                         "CMIC_CMC1_SBUSDMA_CH0_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH0_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH1_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH1_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH2_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH2_REQUEST",
                                         "CMIC_CMC2_CH0_DMA_CTRL",
                                         "CMIC_CMC2_CH1_DMA_CTRL",
                                         "CMIC_CMC2_CH2_DMA_CTRL",
                                         "CMIC_CMC2_CH3_DMA_CTRL",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_CFG",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_CFG",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_CFG",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_CFG",
                                         "CMIC_CMC2_IRQ_STAT2",
                                         "CMIC_CMC2_SBUSDMA_CH0_CONTROL",
                                         "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC2_SBUSDMA_CH0_REQUEST",
                                         "CMIC_CMC2_SBUSDMA_CH1_CONTROL",
                                         "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC2_SBUSDMA_CH1_REQUEST",
                                         "CMIC_CMC2_SBUSDMA_CH2_CONTROL",
                                         "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC2_SBUSDMA_CH2_REQUEST",
                                         "CMIC_COMMON_STRAP_STATUS_0",
                                         "CMIC_DEV_REV_ID",
                                         "CMIC_GP_DATA_IN",
                                         "CMIC_GP_INIT_VAL",
                                         "CMIC_LEDUP0_CLK_DIV",
                                         "CMIC_LEDUP0_CLK_PARAMS",
                                         "CMIC_LEDUP0_CTRL",
                                         "CMIC_LEDUP0_DATA_RAM0",
                                         "CMIC_LEDUP0_DATA_RAM3",
                                         "CMIC_LEDUP0_DATA_RAM30",
                                         "CMIC_LEDUP0_DATA_RAM31",
                                         "CMIC_LEDUP0_DATA_RAM32",
                                         "CMIC_LEDUP0_DATA_RAM33",
                                         "CMIC_LEDUP0_DATA_RAM34",
                                         "CMIC_LEDUP0_DATA_RAM35",
                                         "CMIC_LEDUP0_DATA_RAM36",
                                         "CMIC_LEDUP0_DATA_RAM37",
                                         "CMIC_LEDUP0_DATA_RAM38",
                                         "CMIC_LEDUP0_DATA_RAM39",
                                         "CMIC_LEDUP0_DATA_RAM4",
                                         "CMIC_LEDUP0_DATA_RAM40",
                                         "CMIC_LEDUP0_DATA_RAM41",
                                         "CMIC_LEDUP0_DATA_RAM42",
                                         "CMIC_LEDUP0_DATA_RAM43",
                                         "CMIC_LEDUP0_DATA_RAM44",
                                         "CMIC_LEDUP0_DATA_RAM45",
                                         "CMIC_LEDUP0_DATA_RAM46",
                                         "CMIC_LEDUP0_DATA_RAM47",
                                         "CMIC_LEDUP0_DATA_RAM48",
                                         "CMIC_LEDUP0_DATA_RAM49",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_0_3",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_12_15",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_16_19",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_20_23",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_4_7",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_8_11",
                                         "CMIC_LEDUP0_PROGRAM_RAM0",
                                         "CMIC_LEDUP0_PROGRAM_RAM1",
                                         "CMIC_LEDUP0_PROGRAM_RAM10",
                                         "CMIC_LEDUP0_PROGRAM_RAM11",
                                         "CMIC_LEDUP0_PROGRAM_RAM12",
                                         "CMIC_LEDUP0_PROGRAM_RAM13",
                                         "CMIC_LEDUP0_PROGRAM_RAM14",
                                         "CMIC_LEDUP0_PROGRAM_RAM15",
                                         "CMIC_LEDUP0_PROGRAM_RAM16",
                                         "CMIC_LEDUP0_PROGRAM_RAM17",
                                         "CMIC_LEDUP0_PROGRAM_RAM18",
                                         "CMIC_LEDUP0_PROGRAM_RAM19",
                                         "CMIC_LEDUP0_PROGRAM_RAM2",
                                         "CMIC_LEDUP0_PROGRAM_RAM20",
                                         "CMIC_LEDUP0_PROGRAM_RAM21",
                                         "CMIC_LEDUP0_PROGRAM_RAM22",
                                         "CMIC_LEDUP0_PROGRAM_RAM23",
                                         "CMIC_LEDUP0_PROGRAM_RAM24",
                                         "CMIC_LEDUP0_PROGRAM_RAM25",
                                         "CMIC_LEDUP0_PROGRAM_RAM26",
                                         "CMIC_LEDUP0_PROGRAM_RAM27",
                                         "CMIC_LEDUP0_PROGRAM_RAM28",
                                         "CMIC_LEDUP0_PROGRAM_RAM29",
                                         "CMIC_LEDUP0_PROGRAM_RAM3",
                                         "CMIC_LEDUP0_PROGRAM_RAM31",
                                         "CMIC_LEDUP0_PROGRAM_RAM32",
                                         "CMIC_LEDUP0_PROGRAM_RAM33",
                                         "CMIC_LEDUP0_PROGRAM_RAM34",
                                         "CMIC_LEDUP0_PROGRAM_RAM35",
                                         "CMIC_LEDUP0_PROGRAM_RAM36",
                                         "CMIC_LEDUP0_PROGRAM_RAM37",
                                         "CMIC_LEDUP0_PROGRAM_RAM38",
                                         "CMIC_LEDUP0_PROGRAM_RAM39",
                                         "CMIC_LEDUP0_PROGRAM_RAM4",
                                         "CMIC_LEDUP0_PROGRAM_RAM40",
                                         "CMIC_LEDUP0_PROGRAM_RAM41",
                                         "CMIC_LEDUP0_PROGRAM_RAM42",
                                         "CMIC_LEDUP0_PROGRAM_RAM43",
                                         "CMIC_LEDUP0_PROGRAM_RAM44",
                                         "CMIC_LEDUP0_PROGRAM_RAM45",
                                         "CMIC_LEDUP0_PROGRAM_RAM46",
                                         "CMIC_LEDUP0_PROGRAM_RAM47",
                                         "CMIC_LEDUP0_PROGRAM_RAM48",
                                         "CMIC_LEDUP0_PROGRAM_RAM49",
                                         "CMIC_LEDUP0_PROGRAM_RAM5",
                                         "CMIC_LEDUP0_PROGRAM_RAM50",
                                         "CMIC_LEDUP0_PROGRAM_RAM51",
                                         "CMIC_LEDUP0_PROGRAM_RAM52",
                                         "CMIC_LEDUP0_PROGRAM_RAM53",
                                         "CMIC_LEDUP0_PROGRAM_RAM54",
                                         "CMIC_LEDUP0_PROGRAM_RAM55",
                                         "CMIC_LEDUP0_PROGRAM_RAM57",
                                         "CMIC_LEDUP0_PROGRAM_RAM58",
                                         "CMIC_LEDUP0_PROGRAM_RAM59",
                                         "CMIC_LEDUP0_PROGRAM_RAM6",
                                         "CMIC_LEDUP0_PROGRAM_RAM60",
                                         "CMIC_LEDUP0_PROGRAM_RAM61",
                                         "CMIC_LEDUP0_PROGRAM_RAM62",
                                         "CMIC_LEDUP0_PROGRAM_RAM63",
                                         "CMIC_LEDUP0_PROGRAM_RAM64",
                                         "CMIC_LEDUP0_PROGRAM_RAM65",
                                         "CMIC_LEDUP0_PROGRAM_RAM7",
                                         "CMIC_LEDUP0_PROGRAM_RAM8",
                                         "CMIC_LEDUP0_PROGRAM_RAM9",
                                         "CMIC_LEDUP0_STATUS",
                                         "CMIC_LEDUP1_CLK_DIV",
                                         "CMIC_LEDUP1_CLK_PARAMS",
                                         "CMIC_LEDUP1_CTRL",
                                         "CMIC_LEDUP1_DATA_RAM0",
                                         "CMIC_LEDUP1_DATA_RAM8",
                                         "CMIC_LEDUP1_DATA_RAM80",
                                         "CMIC_LEDUP1_DATA_RAM81",
                                         "CMIC_LEDUP1_DATA_RAM82",
                                         "CMIC_LEDUP1_DATA_RAM83",
                                         "CMIC_LEDUP1_DATA_RAM84",
                                         "CMIC_LEDUP1_DATA_RAM85",
                                         "CMIC_LEDUP1_DATA_RAM86",
                                         "CMIC_LEDUP1_DATA_RAM87",
                                         "CMIC_LEDUP1_DATA_RAM88",
                                         "CMIC_LEDUP1_DATA_RAM89",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_0_3",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_12_15",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_16_19",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_20_23",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_4_7",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_8_11",
                                         "CMIC_LEDUP1_PROGRAM_RAM0",
                                         "CMIC_LEDUP1_PROGRAM_RAM1",
                                         "CMIC_LEDUP1_PROGRAM_RAM10",
                                         "CMIC_LEDUP1_PROGRAM_RAM11",
                                         "CMIC_LEDUP1_PROGRAM_RAM12",
                                         "CMIC_LEDUP1_PROGRAM_RAM13",
                                         "CMIC_LEDUP1_PROGRAM_RAM14",
                                         "CMIC_LEDUP1_PROGRAM_RAM15",
                                         "CMIC_LEDUP1_PROGRAM_RAM16",
                                         "CMIC_LEDUP1_PROGRAM_RAM17",
                                         "CMIC_LEDUP1_PROGRAM_RAM18",
                                         "CMIC_LEDUP1_PROGRAM_RAM19",
                                         "CMIC_LEDUP1_PROGRAM_RAM2",
                                         "CMIC_LEDUP1_PROGRAM_RAM20",
                                         "CMIC_LEDUP1_PROGRAM_RAM21",
                                         "CMIC_LEDUP1_PROGRAM_RAM22",
                                         "CMIC_LEDUP1_PROGRAM_RAM23",
                                         "CMIC_LEDUP1_PROGRAM_RAM24",
                                         "CMIC_LEDUP1_PROGRAM_RAM25",
                                         "CMIC_LEDUP1_PROGRAM_RAM26",
                                         "CMIC_LEDUP1_PROGRAM_RAM27",
                                         "CMIC_LEDUP1_PROGRAM_RAM28",
                                         "CMIC_LEDUP1_PROGRAM_RAM29",
                                         "CMIC_LEDUP1_PROGRAM_RAM3",
                                         "CMIC_LEDUP1_PROGRAM_RAM31",
                                         "CMIC_LEDUP1_PROGRAM_RAM32",
                                         "CMIC_LEDUP1_PROGRAM_RAM33",
                                         "CMIC_LEDUP1_PROGRAM_RAM34",
                                         "CMIC_LEDUP1_PROGRAM_RAM35",
                                         "CMIC_LEDUP1_PROGRAM_RAM36",
                                         "CMIC_LEDUP1_PROGRAM_RAM37",
                                         "CMIC_LEDUP1_PROGRAM_RAM38",
                                         "CMIC_LEDUP1_PROGRAM_RAM39",
                                         "CMIC_LEDUP1_PROGRAM_RAM4",
                                         "CMIC_LEDUP1_PROGRAM_RAM40",
                                         "CMIC_LEDUP1_PROGRAM_RAM41",
                                         "CMIC_LEDUP1_PROGRAM_RAM42",
                                         "CMIC_LEDUP1_PROGRAM_RAM43",
                                         "CMIC_LEDUP1_PROGRAM_RAM44",
                                         "CMIC_LEDUP1_PROGRAM_RAM45",
                                         "CMIC_LEDUP1_PROGRAM_RAM46",
                                         "CMIC_LEDUP1_PROGRAM_RAM47",
                                         "CMIC_LEDUP1_PROGRAM_RAM48",
                                         "CMIC_LEDUP1_PROGRAM_RAM49",
                                         "CMIC_LEDUP1_PROGRAM_RAM5",
                                         "CMIC_LEDUP1_PROGRAM_RAM50",
                                         "CMIC_LEDUP1_PROGRAM_RAM51",
                                         "CMIC_LEDUP1_PROGRAM_RAM52",
                                         "CMIC_LEDUP1_PROGRAM_RAM53",
                                         "CMIC_LEDUP1_PROGRAM_RAM54",
                                         "CMIC_LEDUP1_PROGRAM_RAM55",
                                         "CMIC_LEDUP1_PROGRAM_RAM57",
                                         "CMIC_LEDUP1_PROGRAM_RAM58",
                                         "CMIC_LEDUP1_PROGRAM_RAM59",
                                         "CMIC_LEDUP1_PROGRAM_RAM6",
                                         "CMIC_LEDUP1_PROGRAM_RAM60",
                                         "CMIC_LEDUP1_PROGRAM_RAM61",
                                         "CMIC_LEDUP1_PROGRAM_RAM62",
                                         "CMIC_LEDUP1_PROGRAM_RAM63",
                                         "CMIC_LEDUP1_PROGRAM_RAM64",
                                         "CMIC_LEDUP1_PROGRAM_RAM65",
                                         "CMIC_LEDUP1_PROGRAM_RAM7",
                                         "CMIC_LEDUP1_PROGRAM_RAM8",
                                         "CMIC_LEDUP1_PROGRAM_RAM9",
                                         "CMIC_LEDUP1_STATUS",
                                         "CMIC_LEDUP2_CLK_DIV",
                                         "CMIC_LEDUP2_CLK_PARAMS",
                                         "CMIC_LEDUP2_CTRL",
                                         "CMIC_LEDUP2_DATA_RAM0",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_0_3",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_12_15",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_16_19",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_20_23",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_4_7",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_8_11",
                                         "CMIC_LEDUP2_PROGRAM_RAM0",
                                         "CMIC_LEDUP2_PROGRAM_RAM1",
                                         "CMIC_LEDUP2_PROGRAM_RAM10",
                                         "CMIC_LEDUP2_PROGRAM_RAM11",
                                         "CMIC_LEDUP2_PROGRAM_RAM12",
                                         "CMIC_LEDUP2_PROGRAM_RAM13",
                                         "CMIC_LEDUP2_PROGRAM_RAM14",
                                         "CMIC_LEDUP2_PROGRAM_RAM15",
                                         "CMIC_LEDUP2_PROGRAM_RAM16",
                                         "CMIC_LEDUP2_PROGRAM_RAM17",
                                         "CMIC_LEDUP2_PROGRAM_RAM18",
                                         "CMIC_LEDUP2_PROGRAM_RAM19",
                                         "CMIC_LEDUP2_PROGRAM_RAM2",
                                         "CMIC_LEDUP2_PROGRAM_RAM20",
                                         "CMIC_LEDUP2_PROGRAM_RAM21",
                                         "CMIC_LEDUP2_PROGRAM_RAM22",
                                         "CMIC_LEDUP2_PROGRAM_RAM23",
                                         "CMIC_LEDUP2_PROGRAM_RAM24",
                                         "CMIC_LEDUP2_PROGRAM_RAM25",
                                         "CMIC_LEDUP2_PROGRAM_RAM26",
                                         "CMIC_LEDUP2_PROGRAM_RAM27",
                                         "CMIC_LEDUP2_PROGRAM_RAM28",
                                         "CMIC_LEDUP2_PROGRAM_RAM29",
                                         "CMIC_LEDUP2_PROGRAM_RAM3",
                                         "CMIC_LEDUP2_PROGRAM_RAM31",
                                         "CMIC_LEDUP2_PROGRAM_RAM32",
                                         "CMIC_LEDUP2_PROGRAM_RAM33",
                                         "CMIC_LEDUP2_PROGRAM_RAM34",
                                         "CMIC_LEDUP2_PROGRAM_RAM35",
                                         "CMIC_LEDUP2_PROGRAM_RAM36",
                                         "CMIC_LEDUP2_PROGRAM_RAM37",
                                         "CMIC_LEDUP2_PROGRAM_RAM38",
                                         "CMIC_LEDUP2_PROGRAM_RAM39",
                                         "CMIC_LEDUP2_PROGRAM_RAM4",
                                         "CMIC_LEDUP2_PROGRAM_RAM40",
                                         "CMIC_LEDUP2_PROGRAM_RAM41",
                                         "CMIC_LEDUP2_PROGRAM_RAM42",
                                         "CMIC_LEDUP2_PROGRAM_RAM43",
                                         "CMIC_LEDUP2_PROGRAM_RAM44",
                                         "CMIC_LEDUP2_PROGRAM_RAM45",
                                         "CMIC_LEDUP2_PROGRAM_RAM46",
                                         "CMIC_LEDUP2_PROGRAM_RAM47",
                                         "CMIC_LEDUP2_PROGRAM_RAM48",
                                         "CMIC_LEDUP2_PROGRAM_RAM49",
                                         "CMIC_LEDUP2_PROGRAM_RAM5",
                                         "CMIC_LEDUP2_PROGRAM_RAM50",
                                         "CMIC_LEDUP2_PROGRAM_RAM51",
                                         "CMIC_LEDUP2_PROGRAM_RAM52",
                                         "CMIC_LEDUP2_PROGRAM_RAM53",
                                         "CMIC_LEDUP2_PROGRAM_RAM54",
                                         "CMIC_LEDUP2_PROGRAM_RAM55",
                                         "CMIC_LEDUP2_PROGRAM_RAM57",
                                         "CMIC_LEDUP2_PROGRAM_RAM58",
                                         "CMIC_LEDUP2_PROGRAM_RAM59",
                                         "CMIC_LEDUP2_PROGRAM_RAM6",
                                         "CMIC_LEDUP2_PROGRAM_RAM60",
                                         "CMIC_LEDUP2_PROGRAM_RAM61",
                                         "CMIC_LEDUP2_PROGRAM_RAM62",
                                         "CMIC_LEDUP2_PROGRAM_RAM63",
                                         "CMIC_LEDUP2_PROGRAM_RAM64",
                                         "CMIC_LEDUP2_PROGRAM_RAM65",
                                         "CMIC_LEDUP2_PROGRAM_RAM7",
                                         "CMIC_LEDUP2_PROGRAM_RAM8",
                                         "CMIC_LEDUP2_PROGRAM_RAM9",
                                         "CMIC_LEDUP2_STATUS",
                                         "CMIC_MIIM_CLR_SCAN_STATUS",
                                         "CMIC_MIIM_CONFIG",
                                         "CMIC_MIIM_INT_SEL_MAP_0",
                                         "CMIC_MIIM_INT_SEL_MAP_1",
                                         "CMIC_MIIM_INT_SEL_MAP_2",
                                         "CMIC_MIIM_INT_SEL_MAP_3",
                                         "CMIC_MIIM_INT_SEL_MAP_4",
                                         "CMIC_MIIM_INT_SEL_MAP_5",
                                         "CMIC_MIIM_SCAN_CTRL",
                                         "CMIC_MISC_STATUS",
                                         "CMIC_PCIE_USERIF_PURGE_CONTROL",
                                         "CMIC_RATE_ADJUST_EXT_MDIO",
                                         "CMIC_RATE_ADJUST_INT_MDIO",
                                         "CMIC_RPE_IRQ_STAT2",
                                         "CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS",
                                         "CMIC_SBUS_RING_MAP_0_7",
                                         "CMIC_SBUS_RING_MAP_104_111",
                                         "CMIC_SBUS_RING_MAP_112_119",
                                         "CMIC_SBUS_RING_MAP_120_127",
                                         "CMIC_SBUS_RING_MAP_16_23",
                                         "CMIC_SBUS_RING_MAP_24_31",
                                         "CMIC_SBUS_RING_MAP_32_39",
                                         "CMIC_SBUS_RING_MAP_40_47",
                                         "CMIC_SBUS_RING_MAP_48_55",
                                         "CMIC_SBUS_RING_MAP_56_63",
                                         "CMIC_SBUS_RING_MAP_64_71",
                                         "CMIC_SBUS_RING_MAP_72_79",
                                         "CMIC_SBUS_RING_MAP_80_87",
                                         "CMIC_SBUS_RING_MAP_8_15",
                                         "CMIC_SBUS_RING_MAP_88_95",
                                         "CMIC_SBUS_RING_MAP_96_103",
                                         "CMIC_SBUS_TIMEOUT",
                                         "CRPS_CRPS_CNT_SRC_CFG",
                                         "CRPS_CRPS_CNT_SRC_GROUP_SIZES",
                                         "CRPS_CRPS_DO_NOT_COUNT_FILTER",
                                         "CRPS_CRPS_GENERAL_CFG",
                                         "CRPS_CRPS_INIT_ON",
                                         "CRPS_CRPS_PREFETCH_TIMER_PERIOD_CFG",
                                         "CRPS_CRPS_PREFETCH_TIMERS_CFG",
                                         "CRPS_CRPS_THRESHOLDS_CFG",
                                         "CRPS_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "CRPS_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "CRPS_EGQ_0_OFFSET_BMAP_A",
                                         "CRPS_INDIRECT_COMMAND_ADDRESS",
                                         "CRPS_INDIRECT_FORCE_BUBBLE",
                                         "CRPS_IQM_0_OFFSET_BMAP_A",
                                         "CRPS_IRPP_0_OFFSET_BMAP_A",
                                         "CRPS_IRPP_0_OFFSET_BMAP_B",
                                         "CRPS_RESERVED_MTCD",
                                         "DRCA_AC_OPERATING_CONDITIONS_1",
                                         "DRCA_AC_OPERATING_CONDITIONS_2",
                                         "DRCA_AC_OPERATING_CONDITIONS_3",
                                         "DRCA_AC_OPERATING_CONDITIONS_4",
                                         "DRCA_AC_OPERATING_CONDITIONS_5",
                                         "DRCA_ADDR_BANK_MAP",
                                         "DRCA_ADDR_WITH_RD_CRC",
                                         "DRCA_ADDR_WITH_WR_CRC",
                                         "DRCA_BIST_CONFIGURATIONS",
                                         "DRCA_BIST_END_ADDRESS",
                                         "DRCA_BIST_LAST_ADDR_ERR",
                                         "DRCA_BIST_LAST_READ_DATA_LSB",
                                         "DRCA_BIST_NUMBER_OF_ACTIONS",
                                         "DRCA_BIST_PATTERN_WORD_0",
                                         "DRCA_BIST_PATTERN_WORD_1",
                                         "DRCA_BIST_PATTERN_WORD_2",
                                         "DRCA_BIST_PATTERN_WORD_3",
                                         "DRCA_BIST_PATTERN_WORD_4",
                                         "DRCA_BIST_PATTERN_WORD_5",
                                         "DRCA_BIST_PATTERN_WORD_6",
                                         "DRCA_BIST_PATTERN_WORD_7",
                                         "DRCA_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCA_BIST_STATUSES",
                                         "DRCA_CPU_COMMANDS",
                                         "DRCA_DDR_PHY_PLL_CTRL",
                                         "DRCA_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCA_DDR_PHY_PLL_RC",
                                         "DRCA_DDR_PHY_PLL_RESET",
                                         "DRCA_DDR_PHY_PLL_STATUS",
                                         "DRCA_DDR_PHY_UPDATE_ENABLE",
                                         "DRCA_DPRC_ENABLERS",
                                         "DRCA_DQ_BYTE_0_MAP",
                                         "DRCA_DQ_BYTE_1_MAP",
                                         "DRCA_DQ_BYTE_2_MAP",
                                         "DRCA_DQ_BYTE_3_MAP",
                                         "DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCA_DRAM_INIT_FINISHED",
                                         "DRCA_DRAM_MR_0",
                                         "DRCA_DRAM_MR_1",
                                         "DRCA_DRAM_MR_2",
                                         "DRCA_DRAM_MR_3",
                                         "DRCA_DRAM_MR_5",
                                         "DRCA_DRAM_MR_6",
                                         "DRCA_DRAM_SPECIAL_FEATURES",
                                         "DRCA_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCA_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCA_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCA_GENERAL_CONFIGURATIONS",
                                         "DRCA_GTIMER_CONFIGURATION",
                                         "DRCA_INITIALIZATION_CONTROLL",
                                         "DRCA_INIT_SEQUENCE_REGISTER",
                                         "DRCA_PAR_ERR_MEM_MASK",
                                         "DRCA_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCA_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCA_REGISTER_CONTROL_WDATA",
                                         "DRCA_RESERVED_MTCD",
                                         "DRCA_SHADOW_DRAM_MR_6",
                                         "DRCA_TRAIN_INIT_TRIGERS",
                                         "DRCA_WRITE_READ_RATES",
                                         "DRCB_AC_OPERATING_CONDITIONS_1",
                                         "DRCB_AC_OPERATING_CONDITIONS_2",
                                         "DRCB_AC_OPERATING_CONDITIONS_3",
                                         "DRCB_AC_OPERATING_CONDITIONS_4",
                                         "DRCB_AC_OPERATING_CONDITIONS_5",
                                         "DRCB_ADDR_BANK_MAP",
                                         "DRCB_ADDR_WITH_RD_CRC",
                                         "DRCB_ADDR_WITH_WR_CRC",
                                         "DRCB_BIST_CONFIGURATIONS",
                                         "DRCB_BIST_END_ADDRESS",
                                         "DRCB_BIST_LAST_ADDR_ERR",
                                         "DRCB_BIST_LAST_READ_DATA_LSB",
                                         "DRCB_BIST_NUMBER_OF_ACTIONS",
                                         "DRCB_BIST_PATTERN_WORD_0",
                                         "DRCB_BIST_PATTERN_WORD_1",
                                         "DRCB_BIST_PATTERN_WORD_2",
                                         "DRCB_BIST_PATTERN_WORD_3",
                                         "DRCB_BIST_PATTERN_WORD_4",
                                         "DRCB_BIST_PATTERN_WORD_5",
                                         "DRCB_BIST_PATTERN_WORD_6",
                                         "DRCB_BIST_PATTERN_WORD_7",
                                         "DRCB_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCB_BIST_STATUSES",
                                         "DRCB_CPU_COMMANDS",
                                         "DRCB_DDR_PHY_PLL_CTRL",
                                         "DRCB_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCB_DDR_PHY_PLL_RC",
                                         "DRCB_DDR_PHY_PLL_RESET",
                                         "DRCB_DDR_PHY_PLL_STATUS",
                                         "DRCB_DDR_PHY_UPDATE_ENABLE",
                                         "DRCB_DPRC_ENABLERS",
                                         "DRCB_DQ_BYTE_0_MAP",
                                         "DRCB_DQ_BYTE_1_MAP",
                                         "DRCB_DQ_BYTE_2_MAP",
                                         "DRCB_DQ_BYTE_3_MAP",
                                         "DRCB_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCB_DRAM_INIT_FINISHED",
                                         "DRCB_DRAM_MR_0",
                                         "DRCB_DRAM_MR_1",
                                         "DRCB_DRAM_MR_2",
                                         "DRCB_DRAM_MR_3",
                                         "DRCB_DRAM_MR_5",
                                         "DRCB_DRAM_MR_6",
                                         "DRCB_DRAM_SPECIAL_FEATURES",
                                         "DRCB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCB_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCB_GENERAL_CONFIGURATIONS",
                                         "DRCB_GTIMER_CONFIGURATION",
                                         "DRCB_INITIALIZATION_CONTROLL",
                                         "DRCB_INIT_SEQUENCE_REGISTER",
                                         "DRCB_PAR_ERR_MEM_MASK",
                                         "DRCB_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCB_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCB_REGISTER_CONTROL",
                                         "DRCB_REGISTER_CONTROL_WDATA",
                                         "DRCB_RESERVED_MTCD",
                                         "DRCB_SHADOW_DRAM_MR_6",
                                         "DRCB_TRAIN_INIT_TRIGERS",
                                         "DRCB_WRITE_READ_RATES",
                                         "DRCC_AC_OPERATING_CONDITIONS_1",
                                         "DRCC_AC_OPERATING_CONDITIONS_2",
                                         "DRCC_AC_OPERATING_CONDITIONS_3",
                                         "DRCC_AC_OPERATING_CONDITIONS_4",
                                         "DRCC_AC_OPERATING_CONDITIONS_5",
                                         "DRCC_ADDR_BANK_MAP",
                                         "DRCC_ADDR_WITH_RD_CRC",
                                         "DRCC_ADDR_WITH_WR_CRC",
                                         "DRCC_BIST_CONFIGURATIONS",
                                         "DRCC_BIST_END_ADDRESS",
                                         "DRCC_BIST_LAST_ADDR_ERR",
                                         "DRCC_BIST_LAST_READ_DATA_LSB",
                                         "DRCC_BIST_NUMBER_OF_ACTIONS",
                                         "DRCC_BIST_PATTERN_WORD_0",
                                         "DRCC_BIST_PATTERN_WORD_1",
                                         "DRCC_BIST_PATTERN_WORD_2",
                                         "DRCC_BIST_PATTERN_WORD_3",
                                         "DRCC_BIST_PATTERN_WORD_4",
                                         "DRCC_BIST_PATTERN_WORD_5",
                                         "DRCC_BIST_PATTERN_WORD_6",
                                         "DRCC_BIST_PATTERN_WORD_7",
                                         "DRCC_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCC_BIST_STATUSES",
                                         "DRCC_CPU_COMMANDS",
                                         "DRCC_DDR_PHY_PLL_CTRL",
                                         "DRCC_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCC_DDR_PHY_PLL_RC",
                                         "DRCC_DDR_PHY_PLL_RESET",
                                         "DRCC_DDR_PHY_PLL_STATUS",
                                         "DRCC_DDR_PHY_UPDATE_ENABLE",
                                         "DRCC_DPRC_ENABLERS",
                                         "DRCC_DQ_BYTE_0_MAP",
                                         "DRCC_DQ_BYTE_1_MAP",
                                         "DRCC_DQ_BYTE_2_MAP",
                                         "DRCC_DQ_BYTE_3_MAP",
                                         "DRCC_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCC_DRAM_INIT_FINISHED",
                                         "DRCC_DRAM_MR_0",
                                         "DRCC_DRAM_MR_1",
                                         "DRCC_DRAM_MR_2",
                                         "DRCC_DRAM_MR_3",
                                         "DRCC_DRAM_MR_5",
                                         "DRCC_DRAM_MR_6",
                                         "DRCC_DRAM_SPECIAL_FEATURES",
                                         "DRCC_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCC_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCC_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCC_GENERAL_CONFIGURATIONS",
                                         "DRCC_GTIMER_CONFIGURATION",
                                         "DRCC_INITIALIZATION_CONTROLL",
                                         "DRCC_INIT_SEQUENCE_REGISTER",
                                         "DRCC_PAR_ERR_MEM_MASK",
                                         "DRCC_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCC_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCC_RESERVED_MTCD",
                                         "DRCC_SHADOW_DRAM_MR_6",
                                         "DRCC_TRAIN_INIT_TRIGERS",
                                         "DRCC_WRITE_READ_RATES",
                                         "DRCD_AC_OPERATING_CONDITIONS_1",
                                         "DRCD_AC_OPERATING_CONDITIONS_2",
                                         "DRCD_AC_OPERATING_CONDITIONS_3",
                                         "DRCD_AC_OPERATING_CONDITIONS_4",
                                         "DRCD_AC_OPERATING_CONDITIONS_5",
                                         "DRCD_ADDR_BANK_MAP",
                                         "DRCD_ADDR_WITH_RD_CRC",
                                         "DRCD_ADDR_WITH_WR_CRC",
                                         "DRCD_BIST_CONFIGURATIONS",
                                         "DRCD_BIST_END_ADDRESS",
                                         "DRCD_BIST_LAST_ADDR_ERR",
                                         "DRCD_BIST_LAST_READ_DATA_LSB",
                                         "DRCD_BIST_NUMBER_OF_ACTIONS",
                                         "DRCD_BIST_PATTERN_WORD_0",
                                         "DRCD_BIST_PATTERN_WORD_1",
                                         "DRCD_BIST_PATTERN_WORD_2",
                                         "DRCD_BIST_PATTERN_WORD_3",
                                         "DRCD_BIST_PATTERN_WORD_4",
                                         "DRCD_BIST_PATTERN_WORD_5",
                                         "DRCD_BIST_PATTERN_WORD_6",
                                         "DRCD_BIST_PATTERN_WORD_7",
                                         "DRCD_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCD_BIST_STATUSES",
                                         "DRCD_CPU_COMMANDS",
                                         "DRCD_DDR_PHY_PLL_CTRL",
                                         "DRCD_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCD_DDR_PHY_PLL_RC",
                                         "DRCD_DDR_PHY_PLL_RESET",
                                         "DRCD_DDR_PHY_PLL_STATUS",
                                         "DRCD_DDR_PHY_UPDATE_ENABLE",
                                         "DRCD_DPRC_ENABLERS",
                                         "DRCD_DQ_BYTE_0_MAP",
                                         "DRCD_DQ_BYTE_1_MAP",
                                         "DRCD_DQ_BYTE_2_MAP",
                                         "DRCD_DQ_BYTE_3_MAP",
                                         "DRCD_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCD_DRAM_INIT_FINISHED",
                                         "DRCD_DRAM_MR_0",
                                         "DRCD_DRAM_MR_1",
                                         "DRCD_DRAM_MR_2",
                                         "DRCD_DRAM_MR_3",
                                         "DRCD_DRAM_MR_5",
                                         "DRCD_DRAM_MR_6",
                                         "DRCD_DRAM_SPECIAL_FEATURES",
                                         "DRCD_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCD_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCD_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCD_GENERAL_CONFIGURATIONS",
                                         "DRCD_GTIMER_CONFIGURATION",
                                         "DRCD_INITIALIZATION_CONTROLL",
                                         "DRCD_INIT_SEQUENCE_REGISTER",
                                         "DRCD_PAR_ERR_MEM_MASK",
                                         "DRCD_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCD_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCD_REGISTER_CONTROL",
                                         "DRCD_REGISTER_CONTROL_WDATA",
                                         "DRCD_RESERVED_MTCD",
                                         "DRCD_SHADOW_DRAM_MR_6",
                                         "DRCD_TRAIN_INIT_TRIGERS",
                                         "DRCD_WRITE_READ_RATES",
                                         "DRCE_AC_OPERATING_CONDITIONS_1",
                                         "DRCE_AC_OPERATING_CONDITIONS_2",
                                         "DRCE_AC_OPERATING_CONDITIONS_3",
                                         "DRCE_AC_OPERATING_CONDITIONS_4",
                                         "DRCE_AC_OPERATING_CONDITIONS_5",
                                         "DRCE_ADDR_BANK_MAP",
                                         "DRCE_ADDR_WITH_RD_CRC",
                                         "DRCE_ADDR_WITH_WR_CRC",
                                         "DRCE_BIST_CONFIGURATIONS",
                                         "DRCE_BIST_END_ADDRESS",
                                         "DRCE_BIST_LAST_ADDR_ERR",
                                         "DRCE_BIST_LAST_READ_DATA_LSB",
                                         "DRCE_BIST_NUMBER_OF_ACTIONS",
                                         "DRCE_BIST_PATTERN_WORD_0",
                                         "DRCE_BIST_PATTERN_WORD_1",
                                         "DRCE_BIST_PATTERN_WORD_2",
                                         "DRCE_BIST_PATTERN_WORD_3",
                                         "DRCE_BIST_PATTERN_WORD_4",
                                         "DRCE_BIST_PATTERN_WORD_5",
                                         "DRCE_BIST_PATTERN_WORD_6",
                                         "DRCE_BIST_PATTERN_WORD_7",
                                         "DRCE_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCE_BIST_STATUSES",
                                         "DRCE_CPU_COMMANDS",
                                         "DRCE_DDR_PHY_PLL_CTRL",
                                         "DRCE_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCE_DDR_PHY_PLL_RC",
                                         "DRCE_DDR_PHY_PLL_RESET",
                                         "DRCE_DDR_PHY_PLL_STATUS",
                                         "DRCE_DDR_PHY_UPDATE_ENABLE",
                                         "DRCE_DPRC_ENABLERS",
                                         "DRCE_DQ_BYTE_0_MAP",
                                         "DRCE_DQ_BYTE_1_MAP",
                                         "DRCE_DQ_BYTE_2_MAP",
                                         "DRCE_DQ_BYTE_3_MAP",
                                         "DRCE_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCE_DRAM_INIT_FINISHED",
                                         "DRCE_DRAM_MR_0",
                                         "DRCE_DRAM_MR_1",
                                         "DRCE_DRAM_MR_2",
                                         "DRCE_DRAM_MR_3",
                                         "DRCE_DRAM_MR_5",
                                         "DRCE_DRAM_MR_6",
                                         "DRCE_DRAM_SPECIAL_FEATURES",
                                         "DRCE_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCE_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCE_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCE_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCE_GENERAL_CONFIGURATIONS",
                                         "DRCE_GTIMER_CONFIGURATION",
                                         "DRCE_INITIALIZATION_CONTROLL",
                                         "DRCE_INIT_SEQUENCE_REGISTER",
                                         "DRCE_PAR_ERR_MEM_MASK",
                                         "DRCE_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCE_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCE_REGISTER_CONTROL",
                                         "DRCE_REGISTER_CONTROL_WDATA",
                                         "DRCE_RESERVED_MTCD",
                                         "DRCE_SHADOW_DRAM_MR_6",
                                         "DRCE_TRAIN_INIT_TRIGERS",
                                         "DRCE_WRITE_READ_RATES",
                                         "DRCF_AC_OPERATING_CONDITIONS_1",
                                         "DRCF_AC_OPERATING_CONDITIONS_2",
                                         "DRCF_AC_OPERATING_CONDITIONS_3",
                                         "DRCF_AC_OPERATING_CONDITIONS_4",
                                         "DRCF_AC_OPERATING_CONDITIONS_5",
                                         "DRCF_ADDR_BANK_MAP",
                                         "DRCF_ADDR_WITH_RD_CRC",
                                         "DRCF_ADDR_WITH_WR_CRC",
                                         "DRCF_BIST_CONFIGURATIONS",
                                         "DRCF_BIST_END_ADDRESS",
                                         "DRCF_BIST_LAST_ADDR_ERR",
                                         "DRCF_BIST_LAST_READ_DATA_LSB",
                                         "DRCF_BIST_NUMBER_OF_ACTIONS",
                                         "DRCF_BIST_PATTERN_WORD_0",
                                         "DRCF_BIST_PATTERN_WORD_1",
                                         "DRCF_BIST_PATTERN_WORD_2",
                                         "DRCF_BIST_PATTERN_WORD_3",
                                         "DRCF_BIST_PATTERN_WORD_4",
                                         "DRCF_BIST_PATTERN_WORD_5",
                                         "DRCF_BIST_PATTERN_WORD_6",
                                         "DRCF_BIST_PATTERN_WORD_7",
                                         "DRCF_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCF_BIST_STATUSES",
                                         "DRCF_CPU_COMMANDS",
                                         "DRCF_DDR_PHY_PLL_CTRL",
                                         "DRCF_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCF_DDR_PHY_PLL_RC",
                                         "DRCF_DDR_PHY_PLL_RESET",
                                         "DRCF_DDR_PHY_PLL_STATUS",
                                         "DRCF_DDR_PHY_UPDATE_ENABLE",
                                         "DRCF_DPRC_ENABLERS",
                                         "DRCF_DQ_BYTE_0_MAP",
                                         "DRCF_DQ_BYTE_1_MAP",
                                         "DRCF_DQ_BYTE_2_MAP",
                                         "DRCF_DQ_BYTE_3_MAP",
                                         "DRCF_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCF_DRAM_INIT_FINISHED",
                                         "DRCF_DRAM_MR_0",
                                         "DRCF_DRAM_MR_1",
                                         "DRCF_DRAM_MR_2",
                                         "DRCF_DRAM_MR_3",
                                         "DRCF_DRAM_MR_5",
                                         "DRCF_DRAM_MR_6",
                                         "DRCF_DRAM_SPECIAL_FEATURES",
                                         "DRCF_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCF_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCF_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCF_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCF_GENERAL_CONFIGURATIONS",
                                         "DRCF_GTIMER_CONFIGURATION",
                                         "DRCF_INITIALIZATION_CONTROLL",
                                         "DRCF_INIT_SEQUENCE_REGISTER",
                                         "DRCF_PAR_ERR_MEM_MASK",
                                         "DRCF_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCF_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCF_REGISTER_CONTROL",
                                         "DRCF_REGISTER_CONTROL_WDATA",
                                         "DRCF_RESERVED_MTCD",
                                         "DRCF_SHADOW_DRAM_MR_6",
                                         "DRCF_TRAIN_INIT_TRIGERS",
                                         "DRCF_WRITE_READ_RATES",
                                         "DRCG_AC_OPERATING_CONDITIONS_1",
                                         "DRCG_AC_OPERATING_CONDITIONS_2",
                                         "DRCG_AC_OPERATING_CONDITIONS_3",
                                         "DRCG_AC_OPERATING_CONDITIONS_4",
                                         "DRCG_AC_OPERATING_CONDITIONS_5",
                                         "DRCG_ADDR_BANK_MAP",
                                         "DRCG_ADDR_WITH_RD_CRC",
                                         "DRCG_ADDR_WITH_WR_CRC",
                                         "DRCG_BIST_CONFIGURATIONS",
                                         "DRCG_BIST_END_ADDRESS",
                                         "DRCG_BIST_LAST_ADDR_ERR",
                                         "DRCG_BIST_LAST_READ_DATA_LSB",
                                         "DRCG_BIST_NUMBER_OF_ACTIONS",
                                         "DRCG_BIST_PATTERN_WORD_0",
                                         "DRCG_BIST_PATTERN_WORD_1",
                                         "DRCG_BIST_PATTERN_WORD_2",
                                         "DRCG_BIST_PATTERN_WORD_3",
                                         "DRCG_BIST_PATTERN_WORD_4",
                                         "DRCG_BIST_PATTERN_WORD_5",
                                         "DRCG_BIST_PATTERN_WORD_6",
                                         "DRCG_BIST_PATTERN_WORD_7",
                                         "DRCG_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCG_BIST_STATUSES",
                                         "DRCG_CPU_COMMANDS",
                                         "DRCG_DDR_PHY_PLL_CTRL",
                                         "DRCG_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCG_DDR_PHY_PLL_RC",
                                         "DRCG_DDR_PHY_PLL_RESET",
                                         "DRCG_DDR_PHY_PLL_STATUS",
                                         "DRCG_DDR_PHY_UPDATE_ENABLE",
                                         "DRCG_DPRC_ENABLERS",
                                         "DRCG_DQ_BYTE_0_MAP",
                                         "DRCG_DQ_BYTE_1_MAP",
                                         "DRCG_DQ_BYTE_2_MAP",
                                         "DRCG_DQ_BYTE_3_MAP",
                                         "DRCG_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCG_DRAM_INIT_FINISHED",
                                         "DRCG_DRAM_MR_0",
                                         "DRCG_DRAM_MR_1",
                                         "DRCG_DRAM_MR_2",
                                         "DRCG_DRAM_MR_3",
                                         "DRCG_DRAM_MR_5",
                                         "DRCG_DRAM_MR_6",
                                         "DRCG_DRAM_SPECIAL_FEATURES",
                                         "DRCG_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCG_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCG_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCG_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCG_GENERAL_CONFIGURATIONS",
                                         "DRCG_GTIMER_CONFIGURATION",
                                         "DRCG_INITIALIZATION_CONTROLL",
                                         "DRCG_INIT_SEQUENCE_REGISTER",
                                         "DRCG_PAR_ERR_MEM_MASK",
                                         "DRCG_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCG_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCG_REGISTER_CONTROL",
                                         "DRCG_REGISTER_CONTROL_WDATA",
                                         "DRCG_RESERVED_MTCD",
                                         "DRCG_SHADOW_DRAM_MR_6",
                                         "DRCG_TRAIN_INIT_TRIGERS",
                                         "DRCG_WRITE_READ_RATES",
                                         "DRCH_AC_OPERATING_CONDITIONS_1",
                                         "DRCH_AC_OPERATING_CONDITIONS_2",
                                         "DRCH_AC_OPERATING_CONDITIONS_3",
                                         "DRCH_AC_OPERATING_CONDITIONS_4",
                                         "DRCH_AC_OPERATING_CONDITIONS_5",
                                         "DRCH_ADDR_BANK_MAP",
                                         "DRCH_ADDR_WITH_RD_CRC",
                                         "DRCH_ADDR_WITH_WR_CRC",
                                         "DRCH_BIST_CONFIGURATIONS",
                                         "DRCH_BIST_END_ADDRESS",
                                         "DRCH_BIST_LAST_ADDR_ERR",
                                         "DRCH_BIST_LAST_READ_DATA_LSB",
                                         "DRCH_BIST_NUMBER_OF_ACTIONS",
                                         "DRCH_BIST_PATTERN_WORD_0",
                                         "DRCH_BIST_PATTERN_WORD_1",
                                         "DRCH_BIST_PATTERN_WORD_2",
                                         "DRCH_BIST_PATTERN_WORD_3",
                                         "DRCH_BIST_PATTERN_WORD_4",
                                         "DRCH_BIST_PATTERN_WORD_5",
                                         "DRCH_BIST_PATTERN_WORD_6",
                                         "DRCH_BIST_PATTERN_WORD_7",
                                         "DRCH_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCH_BIST_STATUSES",
                                         "DRCH_CPU_COMMANDS",
                                         "DRCH_DDR_PHY_PLL_CTRL",
                                         "DRCH_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCH_DDR_PHY_PLL_RC",
                                         "DRCH_DDR_PHY_PLL_RESET",
                                         "DRCH_DDR_PHY_PLL_STATUS",
                                         "DRCH_DDR_PHY_UPDATE_ENABLE",
                                         "DRCH_DPRC_ENABLERS",
                                         "DRCH_DQ_BYTE_0_MAP",
                                         "DRCH_DQ_BYTE_1_MAP",
                                         "DRCH_DQ_BYTE_2_MAP",
                                         "DRCH_DQ_BYTE_3_MAP",
                                         "DRCH_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCH_DRAM_INIT_FINISHED",
                                         "DRCH_DRAM_MR_0",
                                         "DRCH_DRAM_MR_1",
                                         "DRCH_DRAM_MR_2",
                                         "DRCH_DRAM_MR_3",
                                         "DRCH_DRAM_MR_5",
                                         "DRCH_DRAM_MR_6",
                                         "DRCH_DRAM_SPECIAL_FEATURES",
                                         "DRCH_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCH_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCH_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCH_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCH_GENERAL_CONFIGURATIONS",
                                         "DRCH_GTIMER_CONFIGURATION",
                                         "DRCH_INITIALIZATION_CONTROLL",
                                         "DRCH_INIT_SEQUENCE_REGISTER",
                                         "DRCH_PAR_ERR_MEM_MASK",
                                         "DRCH_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCH_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCH_REG_0087",
                                         "DRCH_REGISTER_CONTROL",
                                         "DRCH_REGISTER_CONTROL_WDATA",
                                         "DRCH_RESERVED_MTCD",
                                         "DRCH_SHADOW_DRAM_MR_6",
                                         "DRCH_TRAIN_INIT_TRIGERS",
                                         "DRCH_WRITE_READ_RATES",
                                         "EDB_AC_ENTRY_WITH_DATA_FORMAT",
                                         "EDB_AC_HALF_ENTRY_FORMAT",
                                         "EDB_DATA_FORMAT",
                                         "EDB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "EDB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "EDB_EEDB_BANK",
                                         "EDB_EEDB_TOP_BANK",
                                         "EDB_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "EDB_ESEM_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "EDB_ESEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
                                         "EDB_ESEM_REQUESTS_COUNTER",
                                         "EDB_ESEM_RESET_STATUS_REGISTER",
                                         "EDB_ESEM_STEP_TABLE",
                                         "EDB_GLEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
                                         "EDB_GLEM_REQUESTS_COUNTER",
                                         "EDB_GLEM_RESET_STATUS_REGISTER",
                                         "EDB_GLEM_STEP_TABLE",
                                         "EDB_GLOBAL_GENERAL_CFG_2",
                                         "EDB_INDIRECT_COMMAND",
                                         "EDB_INDIRECT_COMMAND_ADDRESS",
                                         "EDB_INDIRECT_COMMAND_RD_DATA",
                                         "EDB_IPV4_TUNNEL_FORMAT",
                                         "EDB_LINK_LAYER_OR_ARP_FORMAT",
                                         "EDB_LINK_LAYER_OR_ARP_NEW_FORMAT",
                                         "EDB_MAP_OUTLIF_TO_DSP",
                                         "EDB_MPLS_POP_FORMAT",
                                         "EDB_MPLS_PUSH_FORMAT",
                                         "EDB_MPLS_SWAP_FORMAT",
                                         "EDB_OUT_RIF_FORMAT",
                                         "EDB_PAR_ERR_MEM_MASK",
                                         "EDB_RESERVED_MTCD",
                                         "EDB_TRILL_FORMAT_FULL_ENTRY",
                                         "EDB_TRILL_FORMAT_HALF_ENTRY",
                                         "EDB_XOR_INIT_DONE",
                                         "EGQ_ACCEPTABLE_FRAME_TYPE_TABLE",
                                         "EGQ_ACTION_PROFILE_1",
                                         "EGQ_ACTION_PROFILE_2",
                                         "EGQ_ACTION_PROFILE_TABLE",
                                         "EGQ_CCM",
                                         "EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_1",
                                         "EGQ_CH_SCM_4",
                                         "EGQ_CH_SCM_5",
                                         "EGQ_CH_SCM_6",
                                         "EGQ_CONTEXT_FIFO_THRESHOLD_VALUES",
                                         "EGQ_DBG_COMMAND",
                                         "EGQ_DELETE_FIFO_CONFIGURATION",
                                         "EGQ_DELETE_FIFO_STATUS",
                                         "EGQ_DSP_PTR_MAP",
                                         "EGQ_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "EGQ_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "EGQ_EGQ_BLOCK_INIT_STATUS",
                                         "EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION",
                                         "EGQ_EGRESS_QUEUES_EMPTY",
                                         "EGQ_EGRESS_REPLICATION_GENERAL_CONFIG",
                                         "EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTH",
                                         "EGQ_EGRESS_SHAPER_CONFIGURATION",
                                         "EGQ_EGRESS_SHAPER_ENABLE_SETTINGS",
                                         "EGQ_ETHERNET_TYPES",
                                         "EGQ_FBM",
                                         "EGQ_FDM",
                                         "EGQ_FQP_2_PQP_RDY",
                                         "EGQ_FQP_NIF_PORT_MUX",
                                         "EGQ_GENERAL_RQP_CONFIG",
                                         "EGQ_GENERAL_RQP_DEBUG_CONFIG",
                                         "EGQ_GLOBAL_CONFIG",
                                         "EGQ_GLOBAL_GENERAL_CFG_1",
                                         "EGQ_GLOBAL_GENERAL_CFG_2",
                                         "EGQ_GLOBAL_GENERAL_CFG_3",
                                         "EGQ_GLOBAL_PP_2",
                                         "EGQ_GLOBAL_PP_5",
                                         "EGQ_GLOBAL_PP_8",
                                         "EGQ_IFC_IS_CHANNELIZED",
                                         "EGQ_INDIRECT_COMMAND_ADDRESS",
                                         "EGQ_INDIRECT_FORCE_BUBBLE",
                                         "EGQ_IVEC_TABLE",
                                         "EGQ_KEYA_DATA_BASE_PROFILE",
                                         "EGQ_KEYB_DATA_BASE_PROFILE",
                                         "EGQ_LAG_FILTER_ENABLE",
                                         "EGQ_MAP_PS_TO_IFC",
                                         "EGQ_MC_PRIORITY_LOOKUP_TABLE",
                                         "EGQ_MC_SP_TC_MAP",
                                         "EGQ_MULTICAST_OFFSET_ADDRESS",
                                         "EGQ_NIF_FLOW_CONTROL",
                                         "EGQ_NONCH_SCM",
                                         "EGQ_NRDY_TH_0_2",
                                         "EGQ_NRDY_TH_3_5",
                                         "EGQ_OUTRIF_MAX_VALUE",
                                         "EGQ_PAR_ERR_MEM_MASK",
                                         "EGQ_PCT",
                                         "EGQ_PDCT_TABLE",
                                         "EGQ_PER_IFC_CFG",
                                         "EGQ_PMC",
                                         "EGQ_PMF_PROGRAM_SELECTION_CAM",
                                         "EGQ_PP_CONFIG",
                                         "EGQ_PPCT",
                                         "EGQ_PQP_AND_FQP_CALENDER_SETTING",
                                         "EGQ_PQP_NIF_PORT_MUX",
                                         "EGQ_PQST_TABLE",
                                         "EGQ_PRIVATE_VLAN_FILTER",
                                         "EGQ_PS_MODE",
                                         "EGQ_QDCT_TABLE",
                                         "EGQ_QP_PMC",
                                         "EGQ_QP_SCM",
                                         "EGQ_QQST_TABLE",
                                         "EGQ_RCM",
                                         "EGQ_RCM_DEBUG",
                                         "EGQ_RESERVED_MTCD",
                                         "EGQ_SBUS_BROADCAST_ID",
                                         "EGQ_SBUS_LAST_IN_CHAIN",
                                         "EGQ_SYSTEM_HEADERS_FORMAT_CODE",
                                         "EGQ_TC_DP_MAP",
                                         "EGQ_TCG_PMC",
                                         "EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A",
                                         "EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B",
                                         "EGQ_VLAN_TABLE",
                                         "EPNI_CFG_ACC_FRAME_TYPE_TRAP",
                                         "EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_1",
                                         "EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_2",
                                         "EPNI_CFG_DC_OVERLAY",
                                         "EPNI_CFG_EEI_MAPPING_IS_REQUIRED",
                                         "EPNI_CFG_EES_ACTION_TRAP",
                                         "EPNI_CFG_ENABLE_FILTERING_PER_FWD_CODE",
                                         "EPNI_CFG_GLEM_LKUP_CONFIG",
                                         "EPNI_CFG_GLEM_TRAP",
                                         "EPNI_CFG_LINK_FIFOS_FIXED_LATENCY_SETTING",
                                         "EPNI_CFG_MAP_OUTLIF_PROFILE_TO_ORIENTATION",
                                         "EPNI_CFG_MTU_TRAP",
                                         "EPNI_CFG_OUTLIF_MAPPING_IS_REQUIRED",
                                         "EPNI_CFG_PROTECTION_PATH_TRAP",
                                         "EPNI_CFG_PROTECTION_PTR_MODE",
                                         "EPNI_CFG_SPLIT_HORIZON_FILTER",
                                         "EPNI_CFG_SPLIT_HORIZON_TRAP",
                                         "EPNI_CFG_STP_STATE_TRAP",
                                         "EPNI_CFG_VSI_MEMBERSHIP_FILTER",
                                         "EPNI_COUNTER_OUT_LIF_RANGE_0",
                                         "EPNI_COUNTER_OUT_LIF_RANGE_1",
                                         "EPNI_COUNTER_SOURCE_MAP",
                                         "EPNI_DBG_COMMAND",
                                         "EPNI_DSCP_REMARK",
                                         "EPNI_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "EPNI_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "EPNI_ECN_IP_MAP",
                                         "EPNI_ECN_MPLS_MAP",
                                         "EPNI_EEDB_OUTLIF_ACCESS",
                                         "EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATION",
                                         "EPNI_ETPP_PIPE_LENGTH",
                                         "EPNI_EXP_REMARK",
                                         "EPNI_FHEI_MPLS_COMMAND",
                                         "EPNI_GLOBAL_CONFIG",
                                         "EPNI_GLOBAL_GENERAL_CFG_1",
                                         "EPNI_GLOBAL_GENERAL_CFG_2",
                                         "EPNI_GLOBAL_GENERAL_CFG_3",
                                         "EPNI_GLOBAL_PP_2",
                                         "EPNI_GLOBAL_PP_5",
                                         "EPNI_GLOBAL_PP_6",
                                         "EPNI_GLOBAL_PP_8",
                                         "EPNI_HEADER_EDITING_SIZE",
                                         "EPNI_IEEE_1588",
                                         "EPNI_INDIRECT_FORCE_BUBBLE",
                                         "EPNI_IPV4_EXP_TO_TOS_MAP",
                                         "EPNI_IPV4_UNKNOWN_HEADER_CODE_CFG",
                                         "EPNI_IPV6_EXP_TO_TC_MAP",
                                         "EPNI_IVEC_TABLE",
                                         "EPNI_LFEM_FIELD_SELECT_MAP",
                                         "EPNI_LINK_FILTER_ENABLE",
                                         "EPNI_LINK_LAYER_VLAN_PROCESSING_LLVP",
                                         "EPNI_MAPPING_RECYCLE_TRAFFICTO_INGRESS_PIPE",
                                         "EPNI_MIRR_AND_TRAP_FIFO_CONFIGURATION",
                                         "EPNI_OUTRIF_MAX_VALUE",
                                         "EPNI_PAR_ERR_MEM_MASK",
                                         "EPNI_PMC_PARITY_EN",
                                         "EPNI_PMF_MIRROR_PROFILE_TABLE",
                                         "EPNI_PP_CONFIG",
                                         "EPNI_PRGE_PROGRAM",
                                         "EPNI_PRGE_PROGRAM_SELECTION_CAM",
                                         "EPNI_REMARK_IPV4_TO_DSCP",
                                         "EPNI_REMARK_IPV4_TO_EXP",
                                         "EPNI_REMARK_IPV6_TO_DSCP",
                                         "EPNI_REMARK_IPV6_TO_EXP",
                                         "EPNI_REMARK_MPLS_TO_DSCP",
                                         "EPNI_REMARK_MPLS_TO_EXP",
                                         "EPNI_REMARK_PROFILE_CONFIGURATION",
                                         "EPNI_RESERVED_MTCD",
                                         "EPNI_SBUS_BROADCAST_ID",
                                         "EPNI_SBUS_LAST_IN_CHAIN",
                                         "EPNI_TTL_DECREMENT_ENABLE",
                                         "FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS",
                                         "FCR_CONNECTIVITY_MAP_REGISTERS",
                                         "FCR_CRMA_WATERMARKS",
                                         "FCR_CRMB_WATERMARKS",
                                         "FCR_EFMS_CONFIGURATION",
                                         "FCR_EFMS_SOURCE_PIPE",
                                         "FCR_GLOBAL_GENERAL_CFG_2",
                                         "FCR_INDIRECT_COMMAND",
                                         "FCR_INDIRECT_COMMAND_ADDRESS",
                                         "FCR_INDIRECT_COMMAND_RD_DATA",
                                         "FCR_PAR_ERR_MEM_MASK",
                                         "FCR_REG_01B8",
                                         "FCR_RESERVED_MTCD",
                                         "FCT_FCT_ENABLER_REGISTER",
                                         "FCT_GLOBAL_GENERAL_CFG_1",
                                         "FCT_GLOBAL_GENERAL_CFG_2",
                                         "FCT_RESERVED_MTCD",
                                         "FDA_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "FDA_FDA_EGQ_FABRIC_RCI",
                                         "FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING",
                                         "FDA_GLOBAL_GENERAL_CFG_1",
                                         "FDA_GLOBAL_GENERAL_CFG_2",
                                         "FDA_INDIRECT_COMMAND_ADDRESS",
                                         "FDA_PAR_ERR_MEM_MASK",
                                         "FDA_REG_0153",
                                         "FDA_RESERVED_MTCD",
                                         "FDR_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FDR_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FDR_FDR_ENABLERS_REGISTER_1",
                                         "FDR_FDR_ENABLERS_REGISTER_3",
                                         "FDR_GLOBAL_GENERAL_CFG_1",
                                         "FDR_GLOBAL_GENERAL_CFG_2",
                                         "FDR_LINK_LEVEL_FLOW_CONTROL",
                                         "FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY",
                                         "FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY",
                                         "FDR_P_1_FDR_DISCARD_COUNTER_A",
                                         "FDR_P_1_FDR_DISCARD_COUNTER_B",
                                         "FDR_PAR_ERR_MEM_MASK",
                                         "FDR_REG_011E",
                                         "FDR_REG_024A",
                                         "FDR_REG_0250",
                                         "FDR_REG_025C",
                                         "FDR_REG_0262",
                                         "FDR_RESERVED_MTCD",
                                         "FDT_FDT_CONTEXTS_FABRIC_MAPPING",
                                         "FDT_FDT_CONTEXTS_INTERLEAVING",
                                         "FDT_FDT_ENABLER_REGISTER",
                                         "FDT_GLOBAL_GENERAL_CFG_1",
                                         "FDT_GLOBAL_GENERAL_CFG_2",
                                         "FDT_INDIRECT_COMMAND_ADDRESS",
                                         "FDT_IPT_MESH_MC",
                                         "FDT_LINK_BITMAP_CONFIGURATION",
                                         "FDT_LOAD_BALANCING_CONFIGURATION",
                                         "FDT_PAR_ERR_MEM_MASK",
                                         "FDT_RESERVED_MTCD",
                                         "FMAC_ASYNC_FIFO_CONFIGURATION",
                                         "FMAC_FMAL_GENERAL_CONFIGURATION",
                                         "FMAC_FMAL_RX_GENERAL_CONFIGURATION",
                                         "FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION",
                                         "FMAC_FPS_CONFIGURATION_RX_SYNC",
                                         "FMAC_GENERAL_CONFIGURATION_REGISTER",
                                         "FMAC_GLOBAL_GENERAL_CFG_1",
                                         "FMAC_LEAKY_BUCKET_CONTROL_REGISTER",
                                         "FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER",
                                         "FMAC_LINK_TOPO_MODE_REG_0",
                                         "FMAC_LINK_TOPO_MODE_REG_2",
                                         "FMAC_PAR_ERR_MEM_MASK",
                                         "FMAC_RECEIVE_RESET_REGISTER",
                                         "FMAC_REG_0102",
                                         "FMAC_REG_0151",
                                         "FMAC_RESERVED_MTCD",
                                         "FMAC_RSF_CONFIGURATION",
                                         "FMAC_SBUS_BROADCAST_ID",
                                         "FMAC_SBUS_LAST_IN_CHAIN",
                                         "FSRD_INDIRECT_COMMAND",
                                         "FSRD_INDIRECT_COMMAND_ADDRESS",
                                         "FSRD_RES_CAL_STATUS",
                                         "FSRD_RES_CAL_STICKY_CONFIG",
                                         "FSRD_RESERVED_MTCD",
                                         "FSRD_SBUS_BROADCAST_ID",
                                         "FSRD_SBUS_LAST_IN_CHAIN",
                                         "FSRD_SRD_QUAD_CTRL",
                                         "FSRD_SRD_QUAD_STATUS",
                                         "FSRD_WC_UC_MEM_MASK_BITMAP",
                                         "IDR_BUFFER_CHANGE_CONFIGURATION",
                                         "IDR_DRAM_BUFFER_TYPE",
                                         "IDR_DRAM_FIFO_RECYCLE_TIMEOUT_CONFIGURATION",
                                         "IDR_DRAM_REJECT_MULTICAST_RANGE",
                                         "IDR_DROP_PRECEDENCE_MAPPING",
                                         "IDR_DYNAMIC_CONFIGURATION",
                                         "IDR_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IDR_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IDR_FBC_BANK_IS_USED_BY_OCB",
                                         "IDR_FBC_CACHE_POINTERS",
                                         "IDR_FBC_EXTERNAL_CONFIGURATION",
                                         "IDR_FBC_EXTERNAL_LIMITS",
                                         "IDR_FBC_EXTERNAL_POINTERS",
                                         "IDR_FBC_RRG_POINTER_COUNT",
                                         "IDR_FULL_MULTICAST_AUTOGEN_PTR",
                                         "IDR_GLOBAL_ADDR_TRANS_CFG",
                                         "IDR_GLOBAL_DRAM_NUMBER_SWAPPING",
                                         "IDR_GLOBAL_FULL_MC_DB_RANGE_0",
                                         "IDR_GLOBAL_FULL_MC_DB_RANGE_1",
                                         "IDR_GLOBAL_GENERAL_CFG_2",
                                         "IDR_GLOBAL_GENERAL_CFG_3",
                                         "IDR_GLOBAL_MINI_MC_DB_RANGE_0",
                                         "IDR_GLOBAL_MINI_MC_DB_RANGE_1",
                                         "IDR_GLOBAL_OCB_BANK_RANGE",
                                         "IDR_GLOBAL_OCB_BUF_RANGE_0",
                                         "IDR_GLOBAL_OCB_BUF_RANGE_1",
                                         "IDR_INDIRECT_COMMAND",
                                         "IDR_INDIRECT_COMMAND_ADDRESS",
                                         "IDR_INDIRECT_FORCE_BUBBLE",
                                         "IDR_IQM_RETURNED_BUFFER",
                                         "IDR_IRDB",
                                         "IDR_IRR_INTERFACE_COUNTER",
                                         "IDR_MEM_13_INTERNAL",
                                         "IDR_MEM_4_INTERNAL",
                                         "IDR_MINI_MULTICAST_AUTOGEN_PTR",
                                         "IDR_MRPS_0_IN_DP_MAPPING",
                                         "IDR_MRPS_1_IN_DP_MAPPING",
                                         "IDR_OCB_BUFFER_FIFO_WATERMARK_REG",
                                         "IDR_OCB_COMMITTED_MULTICAST_RANGE",
                                         "IDR_OCB_INTERFACE_COUNTER",
                                         "IDR_OCB_USE_SHAPER",
                                         "IDR_OCCUPIED_DBUFF_THRESHOLD",
                                         "IDR_PAUSE_PIPE_STATUS_BMP",
                                         "IDR_QUEUE_IS_DRAM_ELIGIBLE",
                                         "IDR_QUEUE_IS_OCB_ELIGIBLE",
                                         "IDR_REASSEMBLY_CONTEXT_PIPE_MAP",
                                         "IDR_REASSEMBLY_TIMEOUT",
                                         "IDR_RESERVED_MTCD",
                                         "IDR_RESET_STATUS_REGISTER",
                                         "IDR_SNOOP_MIRROR_IS_OCB_ELIGIBLE",
                                         "IDR_STATIC_CONFIGURATION",
                                         "IDR_WATERMARK_REG",
                                         "IHB_COE_CFGS",
                                         "IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPS",
                                         "IHB_CONSISTENT_HASHING_LB_KEY_CFG",
                                         "IHB_CONSISTENT_HASHING_PROGRAM_VARIABLES",
                                         "IHB_CONSISTENT_HASHING_VARIABLES",
                                         "IHB_DESTINATION_STATUS",
                                         "IHB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IHB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IHB_ECMP_LB_KEY_CFG",
                                         "IHB_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IHB_FEM_0_4B_MAP_TABLE",
                                         "IHB_FEM_10_19B_MAP_TABLE",
                                         "IHB_FEM_11_19B_MAP_TABLE",
                                         "IHB_FEM_12_19B_MAP_TABLE",
                                         "IHB_FEM_13_19B_MAP_TABLE",
                                         "IHB_FEM_14_24B_MAP_TABLE",
                                         "IHB_FEM_1_4B_MAP_TABLE",
                                         "IHB_FEM_15_24B_MAP_TABLE",
                                         "IHB_FEM_2_19B_MAP_TABLE",
                                         "IHB_FEM_3_19B_MAP_TABLE",
                                         "IHB_FEM_4_19B_MAP_TABLE",
                                         "IHB_FEM_5_19B_MAP_TABLE",
                                         "IHB_FEM_6_24B_MAP_TABLE",
                                         "IHB_FEM_7_24B_MAP_TABLE",
                                         "IHB_FEM_8_4B_MAP_TABLE",
                                         "IHB_FEM_9_4B_MAP_TABLE",
                                         "IHB_FEM_BIT_SELECT",
                                         "IHB_FEM_MAP_INDEX_TABLE",
                                         "IHB_FER_GENERAL_CONFIGURATIONS",
                                         "IHB_GLOBAL_GENERAL_CFG_3",
                                         "IHB_GLOBAL_PP_1",
                                         "IHB_GLOBAL_PP_8",
                                         "IHB_HEADER_PROFILE",
                                         "IHB_INDIRECT_FORCE_BUBBLE",
                                         "IHB_INDIRECT_WR_MASK",
                                         "IHB_IN_LIF_ORIENTATION_MAP",
                                         "IHB_ISEM_DIAGNOSTICS",
                                         "IHB_ISEM_DIAGNOSTICS_KEY",
                                         "IHB_ISEM_DIAGNOSTICS_READ_RESULT",
                                         "IHB_ISEM_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "IHB_ISEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
                                         "IHB_ISEM_REQUESTS_COUNTER",
                                         "IHB_ISEM_RESET_STATUS_REGISTER",
                                         "IHB_ISEM_STEP_TABLE",
                                         "IHB_L_4_OPS",
                                         "IHB_LAG_LB_KEY_CFG",
                                         "IHB_LB_KEY_PARSER_LEAF_CONTEXT_PROFILE",
                                         "IHB_LBP_GENERAL_CONFIG_0",
                                         "IHB_LBP_GENERAL_CONFIG_1",
                                         "IHB_LB_VECTOR_PROGRAM_MAP",
                                         "IHB_OUT_LIF_RANGE",
                                         "IHB_OUT_RIF_RANGE",
                                         "IHB_PACKET_HEADER_SIZE_RANGE",
                                         "IHB_PAR_ERR_MEM_MASK",
                                         "IHB_PFC_INFO",
                                         "IHB_PMF_GENERAL",
                                         "IHB_PMF_PFC_ACL_MAPPING",
                                         "IHB_PMF_PFC_IS_ETH",
                                         "IHB_PMF_PFC_PS_MAPPING",
                                         "IHB_PMF_PROGRAM_COUNTERS",
                                         "IHB_PMF_PROGRAM_SELECTION_CAM",
                                         "IHB_PPH_FHEI_EEI_SIZE",
                                         "IHB_PPH_FHEI_FWD_SIZE",
                                         "IHB_PPH_FHEI_IVE_SIZE",
                                         "IHB_PPH_VSI_SOURCE",
                                         "IHB_PTC_KEY_GEN_VAR",
                                         "IHB_REG_00FE",
                                         "IHB_RESERVED_MTCD",
                                         "IHB_RESERVED_SPARE_0",
                                         "IHB_SBUS_BROADCAST_ID",
                                         "IHB_SBUS_LAST_IN_CHAIN",
                                         "IHP_ACTION_PROFILE_ACCEPTABLE_FRAME_TYPES",
                                         "IHP_ACTION_PROFILE_IEEE_1588",
                                         "IHP_ACTION_PROFILE_SA_DROP_MAP",
                                         "IHP_ACTION_PROFILE_SAME_INTERFACE",
                                         "IHP_ACTION_PROFILE_SA_NOT_FOUND_MAP",
                                         "IHP_CONSISTENT_HASHING_PROGRAM_SEL_TCAM",
                                         "IHP_DBG_FLP_CONSISTENT_HASHING_PROGRAM",
                                         "IHP_DE_TO_DP_MAP",
                                         "IHP_DROP_PRECEDENCE_MAP_PCP",
                                         "IHP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IHP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IHP_ELK_PAYLOAD_FORMAT",
                                         "IHP_FLP_GENERAL_CFG",
                                         "IHP_FLP_PROGRAM_SELECTION_CAM",
                                         "IHP_GLOBAL_GENERAL_CFG_3",
                                         "IHP_GLOBAL_PP_2",
                                         "IHP_GLOBAL_PP_5",
                                         "IHP_GLOBAL_PP_6",
                                         "IHP_GLOBAL_PP_8",
                                         "IHP_IEEE_1588_IDENTIFICATION_CAM",
                                         "IHP_IHP_ENABLERS",
                                         "IHP_INDIRECT_FORCE_BUBBLE",
                                         "IHP_INDIRECT_WR_MASK",
                                         "IHP_LEARNING_CFG",
                                         "IQM_PAR_ERR_MEM_MASK",
                                         "IQM_PQDMS",
                                         "IQM_PQRED",
                                         "IQM_PQWQ",
                                         "IQM_REJECT_ADMISSION",
                                         "IQM_REJECT_CONFIGURATION_FULL_MC_D_BS",
                                         "IQM_REJECT_CONFIGURATION_MINI_MC_D_BS",
                                         "IQM_REJECT_CONFIGURATION_OCBS",
                                         "IQM_RESERVED_MTCD",
                                         "IQM_RESERVED_SPARE_2",
                                         "IQM_RJCT_GLBL_TESTS_MASK",
                                         "IQM_SBUS_BROADCAST_ID",
                                         "IQM_SBUS_LAST_IN_CHAIN",
                                         "IQM_SCH_CCCP",
                                         "IQM_SRC_VSQ_GLBL_OCB_MAX_TH",
                                         "IQM_STE_ENABLERS",
                                         "IQM_STE_RJCT_TESTS_MASK",
                                         "IQMT_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IQMT_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IQMT_EGR_RPT_CPM",
                                         "IQMT_GLOBAL_FULL_MC_DB_RANGE_0",
                                         "IQMT_GLOBAL_FULL_MC_DB_RANGE_1",
                                         "IQMT_GLOBAL_GENERAL_CFG_4",
                                         "IQMT_GLOBAL_MINI_MC_DB_RANGE_0",
                                         "IQMT_GLOBAL_MINI_MC_DB_RANGE_1",
                                         "IQMT_GLOBAL_OCB_BUF_RANGE_0",
                                         "IQMT_GLOBAL_OCB_BUF_RANGE_1",
                                         "IQMT_INDIRECT_COMMAND",
                                         "IQMT_INDIRECT_COMMAND_ADDRESS",
                                         "IQMT_INDIRECT_FORCE_BUBBLE",
                                         "IQMT_ING_RPT_CPM",
                                         "IQMT_IQMT_INIT",
                                         "IQMT_MEM_BANK_SELECT",
                                         "IQMT_PAR_ERR_MEM_MASK",
                                         "IQMT_RESERVED_MTCD",
                                         "IQMT_RPT_PKTSIZE_COMPENSATION_SETTING",
                                         "IQM_VSQA_PRM",
                                         "IQM_VSQB_PRM",
                                         "IQM_VSQC_PRM",
                                         "IQM_VSQD_PRM",
                                         "IQM_VSQE_PRM",
                                         "IQM_VSQF_PRM",
                                         "IRE_BLAME_REGISTER",
                                         "IRE_CPU_CHANNEL_PIPE_MAP",
                                         "IRE_CTXT_MAP",
                                         "IRE_DYNAMIC_CONFIGURATION",
                                         "IRE_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IRE_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IRE_GLOBAL_GENERAL_CFG_2",
                                         "IRE_INDIRECT_COMMAND_ADDRESS",
                                         "IRE_INDIRECT_FORCE_BUBBLE",
                                         "IRE_NIF_PORT_TO_CTXT_BIT_MAP",
                                         "IRE_OAMP_REASSEMBLY_CONTEXT_CONFIGURATION",
                                         "IRE_OLP_REASSEMBLY_CONTEXT_CONFIGURATION",
                                         "IRE_RESERVED_MTCD",
                                         "IRE_RESET_STATUS_REGISTER",
                                         "IRE_STATIC_CONFIGURATION",
                                         "IRE_TAG_SWAP_CONFIGURATION",
                                         "IRE_TDM_SIZE",
                                         "IRR_DESTINATION_TABLE",
                                         "IRR_DYNAMIC_CONFIGURATION",
                                         "IRR_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IRR_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IRR_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IRR_FREE_PCB_MEMORY",
                                         "IRR_GLOBAL_GENERAL_CFG_3",
                                         "IRR_INDIRECT_COMMAND_ADDRESS",
                                         "IRR_INDIRECT_FORCE_BUBBLE",
                                         "IRR_IS_FREE_PCB_MEMORY",
                                         "IRR_MIRROR_SIZE",
                                         "IRR_MULTICAST_FIFO_THRESHOLDS",
                                         "IRR_RESERVED_MTCD",
                                         "IRR_RESET_STATUS_REGISTER",
                                         "IRR_SMOOTH_DIVISION",
                                         "IRR_STATIC_CONFIGURATION",
                                         "IRR_TRAFFIC_CLASS_MAPPING_0",
                                         "IRR_TRAFFIC_CLASS_MAPPING_1",
                                         "IRR_UNICAST_FIFO_THRESHOLDS",
                                         "IRR_WATERMARK_REG",
                                         "KAPS_CONFIG",
                                         "KAPS_CONFIG_CFIFO",
                                         "KAPS_CONFIG_RFIFO",
                                         "KAPS_GLOBAL_EVENT",
                                         "KAPS_PD_ASSIST_DEBUG",
                                         "KAPS_R_5_CORE_CONFIGA",
                                         "KAPS_R_5_CORE_CONFIGB",
                                         "KAPS_R_5_CORE_CONTROL",
                                         "KAPS_R_5_CORE_MEM_CONTROL",
                                         "KAPS_R_5_DEBUG_CONFIGA",
                                         "KAPS_R_5_DEBUG_STATUS",
                                         "KAPS_R_5_ECC_ERR_RD_TCM_A",
                                         "KAPS_R_5_ECC_ERR_RD_TCM_B_0",
                                         "KAPS_R_5_ECC_ERR_RD_TCM_B_1",
                                         "KAPS_R_5_ECC_ERR_WR_TCM_A",
                                         "KAPS_R_5_ECC_ERR_WR_TCM_B_0",
                                         "KAPS_R_5_ECC_ERR_WR_TCM_B_1",
                                         "MAC_PFC_CTRL",
                                         "MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNT",
                                         "MESH_TOPOLOGY_GLOBAL_GENERAL_CFG_1",
                                         "MESH_TOPOLOGY_GLOBAL_GENERAL_CFG_2",
                                         "MESH_TOPOLOGY_INIT",
                                         "MESH_TOPOLOGY_MESH_TOPOLOGY",
                                         "MESH_TOPOLOGY_REG_0117",
                                         "MESH_TOPOLOGY_REG_01C3",
                                         "MESH_TOPOLOGY_SYS_CONFIG_2",
                                         "MESH_TOPOLOGY_THRESHOLDS",
                                         "MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS",
                                         "MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_2",
                                         "MMU_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1",
                                         "MMU_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1",
                                         "MMU_GENERAL_CONFIGURATION_REGISTER",
                                         "MMU_GLOBAL_ADDR_TRANS_CFG",
                                         "MMU_GLOBAL_DRAM_NUMBER_SWAPPING",
                                         "MMU_GLOBAL_FULL_MC_DB_RANGE_0",
                                         "MMU_GLOBAL_FULL_MC_DB_RANGE_1",
                                         "MMU_GLOBAL_GENERAL_CFG_3",
                                         "MMU_INDIRECT_COMMAND",
                                         "MMU_INDIRECT_COMMAND_ADDRESS",
                                         "MMU_PAR_ERR_MEM_MASK",
                                         "MMU_PDC_CONFIGURATION_REGISTER",
                                         "MMU_RESERVED_MTCD",
                                         "MRPS_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "MRPS_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "MRPS_GLBL_CFG",
                                         "MRPS_GLOBAL_GENERAL_CFG_2",
                                         "MRPS_INDIRECT_COMMAND_ADDRESS",
                                         "MRPS_INDIRECT_FORCE_BUBBLE",
                                         "MRPS_INIT_SEQ_ON",
                                         "MRPS_MCDA_CFG",
                                         "MRPS_MCDA_PRFCFG_0",
                                         "MRPS_MCDA_PRFCFG_1",
                                         "MRPS_MCDA_PRFCFG_SHARING_DIS",
                                         "MRPS_MCDA_PRFCFG_SHARING_EN",
                                         "MRPS_MCDA_WRAP_INDEX",
                                         "MRPS_MCDB_CFG",
                                         "MRPS_MCDB_PRFCFG_0",
                                         "MRPS_MCDB_PRFCFG_1",
                                         "MRPS_MCDB_WRAP_INDEX",
                                         "MRPS_PCD_MAP",
                                         "MRPS_RESERVED_MTCD",
                                         "MTRPS_EM_ECC_1B_ERR_CNT",
                                         "MTRPS_EM_ECC_2B_ERR_CNT",
                                         "MTRPS_EM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "MTRPS_EM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "MTRPS_EM_GLBL_CFG",
                                         "MTRPS_EM_GLOBAL_GENERAL_CFG_2",
                                         "MTRPS_EM_INDIRECT_COMMAND",
                                         "MTRPS_EM_INDIRECT_COMMAND_ADDRESS",
                                         "MTRPS_EM_INIT_SEQ_ON",
                                         "MTRPS_EM_MCDA_CFG",
                                         "MTRPS_EM_MCDA_PRFCFG_0",
                                         "MTRPS_EM_MCDA_PRFCFG_1",
                                         "MTRPS_EM_MCDA_PRFCFG_SHARING_DIS",
                                         "MTRPS_EM_MCDA_PRFCFG_SHARING_EN",
                                         "MTRPS_EM_MCDA_WRAP_INDEX",
                                         "MTRPS_EM_MCDB_CFG",
                                         "MTRPS_EM_MCDB_PRFCFG_0",
                                         "MTRPS_EM_MCDB_PRFCFG_1",
                                         "MTRPS_EM_MCDB_WRAP_INDEX",
                                         "MTRPS_EM_PCD_MAP",
                                         "MTRPS_EM_RESERVED_MTCD",
                                         "NBIH_BIST_EVENTS_STATUS",
                                         "NBIH_ECC_1B_ERR_CNT",
                                         "NBIH_ECC_2B_ERR_CNT",
                                         "NBIH_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "NBIH_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "NBIH_EGQ_CORE_FOR_NIF_QMLF",
                                         "NBIH_EGQ_PORT_FOR_HRF",
                                         "NBIH_EGQ_PORT_FOR_NIF_PORT",
                                         "NBIH_ENABLE_INTERLAKEN",
                                         "NBIH_ENABLE_INTERLAKEN_HRF",
                                         "NBIH_FC_RESET",
                                         "NBIH_FC_RX_MUBITS_TO_CFC",
                                         "NBIH_FC_TX_GEN_LLFC_TO_PM",
                                         "NBIH_GLOBAL_GENERAL_CFG_2",
                                         "NBIH_GLOBAL_GENERAL_CFG_4",
                                         "NBIH_HRF_RESET",
                                         "NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY",
                                         "NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF",
                                         "NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF",
                                         "NBIH_LAST_RECEIVED_CONTROLS",
                                         "NBIH_LAST_RECEIVED_DATA",
                                         "NBIH_LAST_RECEIVED_DATA_ON_SOP",
                                         "NBIH_LAST_SENT_CONTROLS",
                                         "NBIH_LAST_SENT_DATA",
                                         "NBIH_LAST_SENT_DATA_ON_SOP",
                                         "NBIH_NIF_PM_ILKN_TX_RSTN",
                                         "NBIH_PAR_ERR_MEM_MASK",
                                         "NBIH_PARITY_ERR_CNT",
                                         "NBIH_PM_EEE_LPI_DETECT",
                                         "NBIH_PM_TX_PLL_LOCK_STATUS",
                                         "NBIH_RES_CAL_0_STATUS",
                                         "NBIH_RES_CAL_1_STATUS",
                                         "NBIH_RESERVED_MTCD",
                                         "NBIH_RX_MLF_LEVEL_PM",
                                         "NBIH_RX_PORTS_SRSTN",
                                         "NBIH_RX_QMLF_CONFIG",
                                         "NBIH_RX_REQ_PIPE_0_HIGH_EN",
                                         "NBIH_RX_REQ_PIPE_1_HIGH_EN",
                                         "NBIH_RX_SCH_CONFIG_HRF",
                                         "NBIH_RX_SCH_CONFIG_HRF_4",
                                         "NBIH_RX_SCH_DEBUG_RESULT",
                                         "NBIH_SYNC_ETH_COUNTER",
                                         "NBIH_TX_MLF_NUM_CREDITS_FROM_PM",
                                         "NBIH_TX_PORTS_SRSTN",
                                         "NBIH_TX_QMLF_CONFIG",
                                         "NBIL_ECC_2B_ERR_CNT",
                                         "NBIL_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "NBIL_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "NBIL_ENABLE_INTERLAKEN",
                                         "NBIL_GLOBAL_GENERAL_CFG_2",
                                         "NBIL_GLOBAL_GENERAL_CFG_4",
                                         "NBIL_HRF_RESET",
                                         "NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY",
                                         "NBIL_HRF_RX_MEM_CONFIG",
                                         "NBIL_HRF_TX_MEM_CONFIG",
                                         "NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF",
                                         "NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF",
                                         "NBIL_LAST_RECEIVED_CONTROLS",
                                         "NBIL_LAST_RECEIVED_DATA",
                                         "NBIL_LAST_RECEIVED_DATA_ON_SOP",
                                         "NBIL_LAST_SENT_CONTROLS",
                                         "NBIL_LAST_SENT_DATA",
                                         "NBIL_LAST_SENT_DATA_ON_SOP",
                                         "NBIL_NIF_PM_ILKN_TX_RSTN",
                                         "NBIL_PAR_ERR_MEM_MASK",
                                         "NBIL_PARITY_ERR_CNT",
                                         "NBIL_PM_TX_PLL_LOCK_STATUS",
                                         "NBIL_PORT_EEE_LPI_DETECT",
                                         "NBIL_RESERVED_MTCD",
                                         "NBIL_RX_MLF_LEVEL_PM",
                                         "NBIL_RX_MLF_LEVEL_PM_4",
                                         "NBIL_RX_MLF_LEVEL_PM_5",
                                         "NBIL_RX_PORTS_SRSTN",
                                         "NBIL_RX_QMLF_CONFIG",
                                         "NBIL_TX_MLF_NUM_CREDITS_FROM_PM",
                                         "NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4",
                                         "NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5",
                                         "NBIL_TX_PORTS_SRSTN",
                                         "NBIL_TX_QMLF_CONFIG",
                                         "OAMP_CCM_TPID_MAP",
                                         "OAMP_DMA_TX_CONTROL",
                                         "OAMP_ECC_1B_ERR_CNT",
                                         "OAMP_ECC_2B_ERR_CNT",
                                         "OAMP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "OAMP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "OAMP_FLOW_STAT_1_SEC_ENTRY_3",
                                         "OAMP_GTIMER_CONFIGURATION",
                                         "OAMP_INDIRECT_COMMAND",
                                         "OAMP_INDIRECT_COMMAND_ADDRESS",
                                         "OAMP_PAR_ERR_MEM_MASK",
                                         "OAMP_PARITY_ERR_CNT",
                                         "OAMP_PE_0_PROG_TCAM",
                                         "OAMP_PE_1_PROG_TCAM",
                                         "OAMP_PE_CONST",
                                         "OAMP_PE_FEM_CFG_1",
                                         "OAMP_PE_FEM_CFG_2",
                                         "OAMP_PE_INST",
                                         "OAMP_PE_PROF",
                                         "OAMP_PE_PTR",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_STEP_TABLE",
                                         "OAMP_RESERVED_MTCD",
                                         "OAMP_SAT_GEN_CONFIG",
                                         "OCB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "OCB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "OCB_GLOBAL_GENERAL_CFG_3",
                                         "OCB_GLOBAL_OCB_BANK_RANGE",
                                         "OCB_INDIRECT_FORCE_BUBBLE",
                                         "OCB_LAST_WR_BANK",
                                         "OCB_LAST_WR_DBUFF_POINTER",
                                         "OCB_PAR_ERR_MEM_MASK",
                                         "OCB_RESERVED_MTCD",
                                         "OLP_DSP_ENGINE_CONFIGURATION",
                                         "OLP_DSP_EVENT_ROUTE",
                                         "OLP_DSP_HEADER",
                                         "OLP_ECC_1B_ERR_CNT",
                                         "OLP_ECC_2B_ERR_CNT",
                                         "OLP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "OLP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "OLP_GLOBAL_PP_1",
                                         "OLP_HEAD_OF_CPU_DSPG_CMD_FIFO",
                                         "OLP_INDIRECT_COMMAND_ADDRESS",
                                         "OLP_INDIRECT_FORCE_BUBBLE",
                                         "OLP_PAR_ERR_MEM_MASK",
                                         "OLP_RESERVED_MTCD",
                                         "OLP_RX_CONFIGS_DSP_IDENTIFIER",
                                         "OLP_RX_CONFIGS_GENERAL",
                                         "PFC_XOFF_TIMER",
                                         "PPDB_A_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "PPDB_A_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "PPDB_A_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "PPDB_A_FEC_SUPER_ENTRY_BANK",
                                         "PPDB_A_INDIRECT_COMMAND",
                                         "PPDB_A_INDIRECT_COMMAND_ADDRESS",
                                         "PPDB_A_INDIRECT_COMMAND_RD_DATA",
                                         "PPDB_A_INDIRECT_WR_MASK",
                                         "PPDB_A_OEMA_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "PPDB_A_OEMA_REQUESTS_COUNTER",
                                         "PPDB_A_OEMA_RESET_STATUS_REGISTER",
                                         "PPDB_A_OEMA_STEP_TABLE",
                                         "PPDB_A_OEMB_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "PPDB_A_OEMB_REQUESTS_COUNTER",
                                         "PPDB_A_OEMB_RESET_STATUS_REGISTER",
                                         "PPDB_A_OEMB_STEP_TABLE",
                                         "PPDB_A_REG_0100",
                                         "PPDB_A_RESERVED_MTCD",
                                         "PPDB_A_TCAM_ACCESS_PROFILE",
                                         "PPDB_A_TCAM_BANK",
                                         "PPDB_A_TCAM_BANK_COMMAND",
                                         "PPDB_A_TCAM_BANK_REPLY",
                                         "PPDB_B_CONSISTENT_HASHING_CONFIGRATION",
                                         "PPDB_B_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "PPDB_B_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "PPDB_B_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "PPDB_B_GLOBAL_GENERAL_CFG_3",
                                         "PPDB_B_GLOBAL_PP_1",
                                         "PPDB_B_GLOBAL_SYS_HEADER_CFG",
                                         "PPDB_B_INDIRECT_WR_MASK",
                                         "PPDB_B_LARGE_EM_AGE_AGING_MODE",
                                         "PPDB_B_LARGE_EM_AGE_AGING_RESOLUTION",
                                         "PPDB_B_LARGE_EM_AGING_CONFIGURATION_TABLE",
                                         "PPDB_B_LARGE_EM_AMSG_FIFO",
                                         "PPDB_B_LARGE_EM_AR_TO_JR_TRANSLATION",
                                         "PPDB_B_LARGE_EM_CMD_TO_CMD_TRANSLATION",
                                         "PPDB_B_LARGE_EM_COUNTER_DB_CNTR_PTR_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_COUNTER_LIMIT_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_EVENT_FIFO_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_FID_COUNTER_PROFILE_DB",
                                         "PPDB_B_LARGE_EM_FLU_MACHINE_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_FMSG_FIFO",
                                         "PPDB_B_LARGE_EM_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "PPDB_B_LARGE_EM_JR_TO_AR_TRANSLATION",
                                         "PPDB_B_LARGE_EM_LEARN_FILTER_PROPERTIES",
                                         "PPDB_B_LARGE_EM_LOOKUP_FILTER_PROPERTIES",
                                         "PPDB_B_LARGE_EM_LOOKUP_LOOKUP_MODE",
                                         "PPDB_B_LARGE_EM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_FLU_DB_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_PORT_MINE_TABLE_PHYSICAL_PORT",
                                         "PPDB_B_LARGE_EM_REPLY",
                                         "PPDB_B_LARGE_EM_REPLY_FIFO_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_RESET_STATUS_REGISTER",
                                         "PPDB_B_LARGE_EM_STEP_TABLE",
                                         "PPDB_B_LARGE_EM_TRANSLATION_ERR",
                                         "PPDB_B_LIF_TABLE_AC_2_EEI",
                                         "PPDB_B_LIF_TABLE_AC_2_OUT_LIF",
                                         "PPDB_B_LIF_TABLE_AC_MP",
                                         "PPDB_B_LIF_TABLE_IP_TT",
                                         "PPDB_B_LIF_TABLE_ISID_MP",
                                         "PPDB_B_LIF_TABLE_ISID_P2P",
                                         "PPDB_B_LIF_TABLE_LABEL_DOUBLE_DATA",
                                         "PPDB_B_LIF_TABLE_LABEL_PROTOCOL_OR_LSP",
                                         "PPDB_B_LIF_TABLE_LABEL_PWE_MP",
                                         "PPDB_B_LIF_TABLE_LABEL_PWE_P2P",
                                         "PPDB_B_LIF_TABLE_TRILL",
                                         "PPDB_B_REG_0100",
                                         "PPDB_B_RESERVED_MTCD",
                                         "RTP_ACL_RECEIVED",
                                         "RTP_ECC_1B_ERR_CNT",
                                         "RTP_ECC_2B_ERR_CNT",
                                         "RTP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "RTP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "RTP_GLOBAL_GENERAL_CFG_2",
                                         "RTP_INDIRECT_COMMAND",
                                         "RTP_INDIRECT_COMMAND_ADDRESS",
                                         "RTP_INDIRECT_FORCE_BUBBLE",
                                         "RTP_LINK_ACTIVE_MASK",
                                         "RTP_LINK_STATE_FOR_SC_HAND_FDT",
                                         "RTP_LOCALLY_GENERATED_ACL",
                                         "RTP_MC_DISTRIBUTION_MAP",
                                         "RTP_MULTICAST_DISTRIBUTION_CONFIGURATION",
                                         "RTP_PAR_ERR_MEM_MASK",
                                         "RTP_RESERVED_MTCD",
                                         "RTP_RTP_ENABLE",
                                         "RTP_UNICAST_DISTRIBUTION_MEMORY",
                                         "RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_CTRL_CELLS",
                                         "SCH_ASSIGNED_CREDIT_CONFIGURATION",
                                         "SCH_ASSIGNED_CREDIT_CONFIGURATION_1",
                                         "SCH_CH_NIF_CALENDAR_CONFIGURATION_CNCC",
                                         "SCH_CH_NIF_RATES_CONFIGURATION_CNRC",
                                         "SCH_CIR_SHAPER_CALENDAR_CSC",
                                         "SCH_CIR_SHAPERS_CONFIGURATION",
                                         "SCH_CIR_SHAPERS_CONFIGURATION_1",
                                         "SCH_CIR_SHAPERS_DYNAMIC_TABEL_CSDT",
                                         "SCH_DBG_DVS_LINK_STATUS",
                                         "SCH_DELETE_MECHANISM_CONFIGURATION_REGISTER",
                                         "SCH_DEVICE_RATE_MEMORY_DRM",
                                         "SCH_DSP_2_PORT_MAP_DSPP",
                                         "SCH_DVS_CONFIG",
                                         "SCH_DVS_CREDIT_SHARE_CONFIGURATION",
                                         "SCH_DVS_NIF_CONFIG",
                                         "SCH_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "SCH_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "SCH_FC_MAP_FCM",
                                         "SCH_FLOW_GROUP_MEMORY_FGM",
                                         "SCH_FLOW_TO_FIP_MAPPING_FFM",
                                         "SCH_FLOW_TO_QUEUE_MAPPING_FQM",
                                         "SCH_FSF_COMPOSITE_CONFIGURATION",
                                         "SCH_HR_PRIORITY_MASK",
                                         "SCH_HR_SCHEDULER_CONFIGURATION_SHC",
                                         "SCH_INDIRECT_COMMAND_ADDRESS",
                                         "SCH_INDIRECT_WR_MASK",
                                         "SCH_MEM_01C00000",
                                         "SCH_ONE_PORT_NIF_CONFIGURATION_OPNC",
                                         "SCH_PAR_ERR_MEM_MASK",
                                         "SCH_PIR_SHAPER_CALENDAR_PSC",
                                         "SCH_PIR_SHAPERS_CONFIGURATION",
                                         "SCH_PIR_SHAPERS_CONFIGURATION_1",
                                         "SCH_PIR_SHAPERS_DYNAMIC_TABEL_PSDT",
                                         "SCH_PORT_ENABLE_PORTEN",
                                         "SCH_PORT_GROUP_PFGM",
                                         "SCH_PORT_SCHEDULER_MAP_PSM",
                                         "SCH_PORT_SCHEDULER_WEIGHTS_PSW",
                                         "SCH_PS_2P_PRIORITY_MODE_REGISTER",
                                         "SCH_PS_8P_RATES_PSR",
                                         "SCH_PS_CALENDAR_SELECT",
                                         "SCH_RCI_PARAMS",
                                         "SCH_REBOUNDED_CREDIT_CONFIGURATION",
                                         "SCH_REBOUNDED_CREDIT_CONFIGURATION_1",
                                         "SCH_RESERVED_MTCD",
                                         "SCH_SBUS_BROADCAST_ID",
                                         "SCH_SBUS_LAST_IN_CHAIN",
                                         "SCH_SCHEDULER_CONFIGURATION_REGISTER",
                                         "SCH_SCHEDULER_ENABLE_MEMORY_SEM",
                                         "SCH_SCHEDULER_ENABLE_MEMORY_SEM_B",
                                         "SCH_SELECT_FLOW_TO_QUEUE_MAPPING",
                                         "SCH_SHAPER_CONFIGURATION_REGISTER_1",
                                         "SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS",
                                         "SCH_SHARED_DEVICE_RATE_SHARED_DRM",
                                         "SCH_SLOW_SCALE_A_SSA",
                                         "SCH_SLOW_SCALE_B_SSB",
                                         "SCH_SMP_BACK_UP_MESSAGES",
                                         "SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS",
                                         "TX_PREAMBLE",
                                         "XLMAC_CTRL",
                                         "XLMAC_E2ECC_DATA_HDR_0",
                                         "XLMAC_E2ECC_DATA_HDR_1",
                                         "XLMAC_E2ECC_MODULE_HDR_0",
                                         "XLMAC_E2ECC_MODULE_HDR_1",
                                         "XLMAC_E2E_CTRL",
                                         "XLMAC_E2EFC_DATA_HDR_0",
                                         "XLMAC_E2EFC_DATA_HDR_1",
                                         "XLMAC_E2EFC_MODULE_HDR_0",
                                         "XLMAC_E2EFC_MODULE_HDR_1",
                                         "XLMAC_ECC_CTRL",
                                         "XLMAC_ECC_FORCE_DOUBLE_BIT_ERR",
                                         "XLMAC_MEM_CTRL",
                                         "XLMAC_PAUSE_CTRL",
                                         "XLMAC_PFC_CTRL",
                                         "XLMAC_RX_LSS_CTRL",
                                         "XLMAC_RX_LSS_STATUS",
                                         "XLMAC_RX_MAX_SIZE",
                                         "XLMAC_TX_CRC_CORRUPT_CTRL",
                                         "XLMAC_TX_CTRL",
                                         "XLMAC_TXFIFO_CELL_CNT",
                                         "XLMAC_VERSION_ID",
                                         "XLPORT_EEE_DURATION_TIMER_PULSE",
                                         "XLPORT_ENABLE_REG",
                                         "XLPORT_FAULT_LINK_STATUS",
                                         "XLPORT_MAC_CONTROL",
                                         "XLPORT_MAC_RSV_MASK",
                                         "XLPORT_MODE_REG",
                                         "XLPORT_SBUS_CONTROL",
                                         "XLPORT_XGXS0_CTRL_REG",
                                         "XLPORT_XGXS_COUNTER_MODE",
                                         "XLP_REG_2022300",
                                         "A9JTAG_M0_IDM_IDM_RESET_STATUS",
                                         "A9JTAG_M0_IDM_IO_CONTROL_DIRECT",
                                         "A9JTAG_M0_IDM_IO_STATUS",
                                         "A9JTAG_M0_IDM_RESET_CONTROL",
                                         "A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "A9JTAG_S0_IDM_IDM_ERROR_LOG_ID",
                                         "A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "A9JTAG_S0_IDM_IDM_RESET_READ_ID",
                                         "A9JTAG_S0_IDM_IDM_RESET_STATUS",
                                         "A9JTAG_S0_IDM_IDM_RESET_WRITE_ID",
                                         "A9JTAG_S0_IDM_RESET_CONTROL",
                                         "APBX_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "APBX_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "APBX_IDM_IDM_ERROR_LOG_CONTROL",
                                         "APBX_IDM_IDM_ERROR_LOG_FLAGS",
                                         "APBX_IDM_IDM_ERROR_LOG_ID",
                                         "APBX_IDM_IDM_ERROR_LOG_STATUS",
                                         "APBX_IDM_IDM_IO_CONTROL_DIRECT",
                                         "APBX_IDM_IDM_RESET_CONTROL",
                                         "APBX_IDM_IDM_RESET_READ_ID",
                                         "APBX_IDM_IDM_RESET_STATUS",
                                         "APBX_IDM_IDM_RESET_WRITE_ID",
                                         "APBY_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "APBY_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "APBY_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "APBY_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "APBY_S0_IDM_IDM_ERROR_LOG_ID",
                                         "APBY_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "APBY_S0_IDM_IDM_RESET_CONTROL",
                                         "APBY_S0_IDM_IDM_RESET_READ_ID",
                                         "APBY_S0_IDM_IDM_RESET_STATUS",
                                         "APBY_S0_IDM_IDM_RESET_WRITE_ID",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_ID",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "APBZ_S0_IDM_IDM_RESET_CONTROL",
                                         "APBZ_S0_IDM_IDM_RESET_READ_ID",
                                         "APBZ_S0_IDM_IDM_RESET_STATUS",
                                         "APBZ_S0_IDM_IDM_RESET_WRITE_ID",
                                         "AXIIC_CMCID_M0_AR_B",
                                         "AXIIC_CMCID_M0_AR_P",
                                         "AXIIC_CMCID_M0_AR_R",
                                         "AXIIC_CMCID_M0_AW_B",
                                         "AXIIC_CMCID_M0_AW_P",
                                         "AXIIC_CMCID_M0_AW_R",
                                         "AXIIC_CMCID_M0_FN_MOD",
                                         "AXIIC_CMCID_M0_KI",
                                         "AXIIC_CMCID_M0_MAX_COMB_OT",
                                         "AXIIC_CMCID_M0_MAX_OT",
                                         "AXIIC_CMCID_M0_QOS_CNTL",
                                         "AXIIC_CMCID_M0_QOS_RANGE",
                                         "AXIIC_CMCID_M0_READ_QOS",
                                         "AXIIC_CMCID_M0_TGT_LATENCY",
                                         "AXIIC_CMCID_M0_WRITE_QOS",
                                         "AXIIC_CMICD_S0_FN_MOD_BM_ISS",
                                         "AXIIC_COMPONENT_ID0",
                                         "AXIIC_COMPONENT_ID1",
                                         "AXIIC_COMPONENT_ID2",
                                         "AXIIC_COMPONENT_ID3",
                                         "AXIIC_CR5JTAG_M0_READ_QOS",
                                         "AXIIC_CR5JTAG_M0_WRITE_QOS",
                                         "AXIIC_DMA_M0_AR_B",
                                         "AXIIC_DMA_M0_AR_P",
                                         "AXIIC_DMA_M0_AR_R",
                                         "AXIIC_DMA_M0_AW_B",
                                         "AXIIC_DMA_M0_AW_P",
                                         "AXIIC_DMA_M0_AW_R",
                                         "AXIIC_DMA_M0_FN_MOD",
                                         "AXIIC_DMA_M0_KI",
                                         "AXIIC_DMA_M0_MAX_COMB_OT",
                                         "AXIIC_DMA_M0_MAX_OT",
                                         "AXIIC_DMA_M0_QOS_CNTL",
                                         "AXIIC_DMA_M0_QOS_RANGE",
                                         "AXIIC_DMA_M0_READ_QOS",
                                         "AXIIC_DMA_M0_TGT_LATENCY",
                                         "AXIIC_DMA_M0_WRITE_QOS",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_ADDR_LSB",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_COMPLETE",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_CONTROL",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_FLAGS",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_ID",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_STATUS",
                                         "AXIIC_DS_0_IDM_RESET_READ_ID",
                                         "AXIIC_DS_0_IDM_RESET_STATUS",
                                         "AXIIC_DS_0_IDM_RESET_WRITE_ID",
                                         "AXIIC_DS_3_IDM_ERROR_LOG_ADDR_LSB",
                                         "AXIIC_DS_3_IDM_ERROR_LOG_COMPLETE",
                                         "AXIIC_DS_3_IDM_ERROR_LOG_CONTROL",
                                         "AXIIC_DS_3_IDM_ERROR_LOG_FLAGS",
                                         "AXIIC_DS_3_IDM_ERROR_LOG_ID",
                                         "AXIIC_DS_3_IDM_ERROR_LOG_STATUS",
                                         "AXIIC_DS_3_IDM_RESET_READ_ID",
                                         "AXIIC_DS_3_IDM_RESET_STATUS",
                                         "AXIIC_DS_3_IDM_RESET_WRITE_ID",
                                         "AXIIC_EXT_M0_AR_B",
                                         "AXIIC_EXT_M0_AR_P",
                                         "AXIIC_EXT_M0_AR_R",
                                         "AXIIC_EXT_M0_AW_B",
                                         "AXIIC_EXT_M0_AW_P",
                                         "AXIIC_EXT_M0_AW_R",
                                         "AXIIC_EXT_M0_FN_MOD",
                                         "AXIIC_EXT_M0_KI",
                                         "AXIIC_EXT_M0_MAX_COMB_OT",
                                         "AXIIC_EXT_M0_MAX_OT",
                                         "AXIIC_EXT_M0_QOS_CNTL",
                                         "AXIIC_EXT_M0_QOS_RANGE",
                                         "AXIIC_EXT_M0_READ_QOS",
                                         "AXIIC_EXT_M0_TGT_LATENCY",
                                         "AXIIC_EXT_M0_WRITE_QOS",
                                         "AXIIC_EXT_S0_FN_MOD_BM_ISS",
                                         "AXIIC_MHOST0_M0_AR_B",
                                         "AXIIC_MHOST0_M0_AR_P",
                                         "AXIIC_MHOST0_M0_AR_R",
                                         "AXIIC_MHOST0_M0_AW_B",
                                         "AXIIC_MHOST0_M0_AW_P",
                                         "AXIIC_MHOST0_M0_AW_R",
                                         "AXIIC_MHOST0_M0_FN_MOD",
                                         "AXIIC_MHOST0_M0_KI",
                                         "AXIIC_MHOST0_M0_MAX_COMB_OT",
                                         "AXIIC_MHOST0_M0_MAX_OT",
                                         "AXIIC_MHOST0_M0_QOS_CNTL",
                                         "AXIIC_MHOST0_M0_QOS_RANGE",
                                         "AXIIC_MHOST0_M0_READ_QOS",
                                         "AXIIC_MHOST0_M0_TGT_LATENCY",
                                         "AXIIC_MHOST0_M0_WRITE_QOS",
                                         "AXIIC_MHOST0_S0_FN_MOD_BM_ISS",
                                         "AXIIC_MHOST1_M0_AR_B",
                                         "AXIIC_MHOST1_M0_AR_P",
                                         "AXIIC_MHOST1_M0_AR_R",
                                         "AXIIC_MHOST1_M0_AW_B",
                                         "AXIIC_MHOST1_M0_AW_P",
                                         "AXIIC_MHOST1_M0_AW_R",
                                         "AXIIC_MHOST1_M0_FN_MOD",
                                         "AXIIC_MHOST1_M0_KI",
                                         "AXIIC_MHOST1_M0_MAX_COMB_OT",
                                         "AXIIC_MHOST1_M0_MAX_OT",
                                         "AXIIC_MHOST1_M0_QOS_CNTL",
                                         "AXIIC_MHOST1_M0_QOS_RANGE",
                                         "AXIIC_MHOST1_M0_READ_QOS",
                                         "AXIIC_MHOST1_M0_TGT_LATENCY",
                                         "AXIIC_MHOST1_M0_WRITE_QOS",
                                         "AXIIC_MHOST1_S0_FN_MOD_BM_ISS",
                                         "AXIIC_PCIE0_M0_AR_B",
                                         "AXIIC_PCIE0_M0_AR_P",
                                         "AXIIC_PCIE0_M0_AR_R",
                                         "AXIIC_PCIE0_M0_AW_B",
                                         "AXIIC_PCIE0_M0_AW_P",
                                         "AXIIC_PCIE0_M0_AW_R",
                                         "AXIIC_PCIE0_M0_FN_MOD",
                                         "AXIIC_PCIE0_M0_KI",
                                         "AXIIC_PCIE0_M0_MAX_COMB_OT",
                                         "AXIIC_PCIE0_M0_MAX_OT",
                                         "AXIIC_PCIE0_M0_QOS_CNTL",
                                         "AXIIC_PCIE0_M0_QOS_RANGE",
                                         "AXIIC_PCIE0_M0_READ_QOS",
                                         "AXIIC_PCIE0_M0_TGT_LATENCY",
                                         "AXIIC_PCIE0_M0_WRITE_QOS",
                                         "AXIIC_PCIE0_S0_FN_MOD_BM_ISS",
                                         "AXIIC_PERIPHERAL_ID0",
                                         "AXIIC_PERIPHERAL_ID1",
                                         "AXIIC_PERIPHERAL_ID2",
                                         "AXIIC_PERIPHERAL_ID3",
                                         "AXIIC_PERIPHERAL_ID4",
                                         "AXIIC_PERIPHERAL_ID5",
                                         "AXIIC_PERIPHERAL_ID6",
                                         "AXIIC_PERIPHERAL_ID7",
                                         "AXIIC_SRAM_S0_FN_MOD",
                                         "AXI_PCIE_M0_IDM_IDM_RESET_STATUS",
                                         "AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT",
                                         "AXI_PCIE_M0_IDM_IO_STATUS",
                                         "AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROL",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ID",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "AXI_PCIE_S0_IDM_IDM_RESET_READ_ID",
                                         "AXI_PCIE_S0_IDM_IDM_RESET_STATUS",
                                         "AXI_PCIE_S0_IDM_IDM_RESET_WRITE_ID",
                                         "AXI_PCIE_S0_IDM_S_IDM_RESET_CONTROL",
                                         "BRDC_FMAC_FBIST_STATUS",
                                         "BRDC_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION",
                                         "BRDC_FMAC_FMAL_TX_GENERAL_CONFIGURATION",
                                         "BRDC_FMAC_FPS_CONFIGURATION_BER",
                                         "BRDC_FMAC_FPS_RX_FEC_CONFIGURATION",
                                         "BRDC_FMAC_FPS_RX_STATUS",
                                         "BRDC_FMAC_FPS_TX_CONFIGURATION",
                                         "BRDC_FMAC_GTIMER_TRIGGER",
                                         "BRDC_FMAC_KPCS_CONFIGURATION",
                                         "BRDC_FMAC_KPCS_RX_STATUS",
                                         "BRDC_FMAC_KPCS_TEST_RX_CONFIGURATION",
                                         "BRDC_FMAC_KPCS_TEST_RX_STATUS",
                                         "BRDC_FMAC_KPCS_TEST_TX_CONFIGURATION",
                                         "BRDC_FMAC_PARITY_ERR_CNT",
                                         "BRDC_FMAC_REG_0139",
                                         "BRDC_FMAC_RESERVED_SPARE_1",
                                         "BRDC_FMAC_RESERVED_SPARE_2",
                                         "BRDC_FSRD_FSRD_WL_EXT_MEM",
                                         "BRDC_FSRD_GTIMER_TRIGGER",
                                         "BRDC_FSRD_OUTPUT_DROP_COUNTER",
                                         "BRDC_FSRD_REG_017B",
                                         "BRDC_FSRD_SRD_QUAD_LN_STRAPS",
                                         "CFC_CAT_2_TC_CGM_MAP_HCFC",
                                         "CFC_CAT_2_TC_CGM_MAP_NIF",
                                         "CFC_CAT_2_TC_IQM_0_MAP_HCFC",
                                         "CFC_CAT_2_TC_IQM_0_MAP_NIF",
                                         "CFC_CAT_2_TC_IQM_1_MAP_HCFC",
                                         "CFC_CAT_2_TC_IQM_1_MAP_NIF",
                                         "CFC_CAT_2_TC_MAP_HCFC_ENA",
                                         "CFC_CAT_2_TC_MAP_NIF_ENA",
                                         "CFC_CLR_CMIC_FC",
                                         "CFC_CLR_EGQ_PFC",
                                         "CFC_CLR_NIF_FAST_LLFC",
                                         "CFC_CLR_NIF_LNK_FC",
                                         "CFC_CLR_NIF_PFC",
                                         "CFC_CLR_SCH_FC",
                                         "CFC_CLR_SCH_IF_FC",
                                         "CFC_CLR_SCH_PFC",
                                         "CFC_CMIC_RX_FC_MAP",
                                         "CFC_CMIC_RX_FC_MASK",
                                         "CFC_CMIC_TX_FC",
                                         "CFC_CMIC_TX_FC_STATUS",
                                         "CFC_ECC_ERR_1B_INITIATE",
                                         "CFC_ECC_ERR_2B_INITIATE",
                                         "CFC_EGQ_CNM_LLFC_STATUS",
                                         "CFC_EGQ_CNM_PFC_STATUS",
                                         "CFC_EGQ_FC_STATUS",
                                         "CFC_EGQ_IF_FC_STATUS",
                                         "CFC_EGQ_PFC_STATUS",
                                         "CFC_EGQ_SEL",
                                         "CFC_EGQ_STATUS_SEL",
                                         "CFC_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "CFC_ERROR_INITIATION_DATA",
                                         "CFC_FRC_CMIC_FC",
                                         "CFC_FRC_EGQ_PFC",
                                         "CFC_FRC_NIF_FAST_LLFC",
                                         "CFC_FRC_NIF_LNK_FC",
                                         "CFC_FRC_NIF_PFC",
                                         "CFC_FRC_SCH_FC",
                                         "CFC_FRC_SCH_IF_FC",
                                         "CFC_FRC_SCH_PFC",
                                         "CFC_GENERIC_BITMAP_IQM_0_MAP",
                                         "CFC_GENERIC_BITMAP_IQM_1_MAP",
                                         "CFC_GENERIC_BITMAP_NIF_0_MAP",
                                         "CFC_GENERIC_BITMAP_NIF_1_MAP",
                                         "CFC_GENERIC_BITMAP_NIF_2_MAP",
                                         "CFC_GENERIC_BITMAP_NIF_3_MAP",
                                         "CFC_GENERIC_BITMAP_NIF_4_MAP",
                                         "CFC_GENERIC_BITMAP_NIF_5_MAP",
                                         "CFC_GENERIC_BITMAP_NIF_6_MAP",
                                         "CFC_GENERIC_BITMAP_NIF_7_MAP",
                                         "CFC_GLB_RSC_CGM_MAP",
                                         "CFC_GLB_RSC_IQM_0_MAP",
                                         "CFC_GLB_RSC_IQM_1_MAP",
                                         "CFC_GLB_RSC_IQM_MASK",
                                         "CFC_GLB_RSC_MIX_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_MIX_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_MIX_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_MIX_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_OCB_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_OCB_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_OCB_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_OCB_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_POOL_0_CGM_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_POOL_1_CGM_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLOBAL_MEM_OPTIONS",
                                         "CFC_GTIMER_TRIGGER",
                                         "CFC_HCFC_OOB_0_CHANNEL_BASE_CFG",
                                         "CFC_HCFC_OOB_0_MESSAGE_CFG",
                                         "CFC_HCFC_OOB_1_CHANNEL_BASE_CFG",
                                         "CFC_HCFC_OOB_1_MESSAGE_CFG",
                                         "CFC_HCFC_OOB_RX_0_CRC_ERR_CTR",
                                         "CFC_HCFC_OOB_RX_0_WD_PERIOD_CFG",
                                         "CFC_HCFC_OOB_RX_1_CRC_ERR_CTR",
                                         "CFC_HCFC_OOB_RX_1_WD_PERIOD_CFG",
                                         "CFC_HCFC_OOB_RX_CRC_ERR_CTR",
                                         "CFC_HCFC_OOB_RX_HEADER_CHECK_DISABLE",
                                         "CFC_HCFC_OOB_RX_WD_EN_CFG",
                                         "CFC_HCFC_OOB_RX_WD_ERR_STATUS",
                                         "CFC_HCFC_OOB_TX_0_GENERAL_CFG",
                                         "CFC_HCFC_OOB_TX_1_GENERAL_CFG",
                                         "CFC_IHB_0_PP_INBAND",
                                         "CFC_IHB_1_PP_INBAND",
                                         "CFC_ILKN_INB_RX_0_FC_STATUS",
                                         "CFC_ILKN_INB_RX_1_FC_STATUS",
                                         "CFC_ILKN_INB_RX_2_FC_STATUS",
                                         "CFC_ILKN_INB_RX_3_FC_STATUS",
                                         "CFC_ILKN_INB_RX_4_FC_STATUS",
                                         "CFC_ILKN_INB_RX_5_FC_STATUS",
                                         "CFC_ILKN_MUB_ENABLE",
                                         "CFC_ILKN_MUB_RX_IF_ENA",
                                         "CFC_ILKN_OOB_POLARITY_CFG",
                                         "CFC_ILKN_OOB_RX_0_FC_STATUS",
                                         "CFC_ILKN_OOB_RX_1_FC_STATUS",
                                         "CFC_ILKN_OOB_RX_FC_STATUS",
                                         "CFC_ILKN_RX_CONFIGURATION",
                                         "CFC_INDIRECT_FORCE_BUBBLE",
                                         "CFC_IQM_GLBL_FC_STATUS",
                                         "CFC_IQM_SEL",
                                         "CFC_IQM_VSQ_FC_STATUS_SEL",
                                         "CFC_IQM_VSQ_GRPS_ABCD_FC_STATUS",
                                         "CFC_IQM_VSQ_LLFC_STATUS",
                                         "CFC_IQM_VSQ_PFC_STATUS",
                                         "CFC_NIF_PFC_STATUS",
                                         "CFC_NIF_PFC_STATUS_SEL",
                                         "CFC_OOB_PAD_CONFIGURATION",
                                         "CFC_PAR_ERR_INITIATE",
                                         "CFC_RCL_VSQ_IQM_0_MAP",
                                         "CFC_RCL_VSQ_IQM_1_MAP",
                                         "CFC_RESERVED_MIRROR_ADDR",
                                         "CFC_RESERVED_MTCP",
                                         "CFC_RESERVED_SPARE_0",
                                         "CFC_RESERVED_SPARE_1",
                                         "CFC_RESERVED_SPARE_2",
                                         "CFC_RESERVED_SPARE_3",
                                         "CFC_SBUS_BROADCAST_ID",
                                         "CFC_SBUS_LAST_IN_CHAIN",
                                         "CFC_SCH_OOB_RX_CFG",
                                         "CFC_SPI_OOB_CONFIGURATION",
                                         "CFC_SPI_OOB_RX_0_ERROR_COUNTER",
                                         "CFC_SPI_OOB_RX_0_LLFC_STATUS",
                                         "CFC_SPI_OOB_RX_0_PFC_STATUS",
                                         "CFC_SPI_OOB_RX_1_ERROR_COUNTER",
                                         "CFC_SPI_OOB_RX_1_LLFC_STATUS",
                                         "CFC_SPI_OOB_RX_1_PFC_STATUS",
                                         "CFC_SPI_OOB_RX_CONFIGURATION_0",
                                         "CFC_SPI_OOB_RX_CONFIGURATION_1",
                                         "CFC_SPI_OOB_RX_ERR_CFG",
                                         "CFC_SPI_OOB_RX_ERROR_COUNTER",
                                         "CFC_SPI_OOB_RX_LLFC_STATUS",
                                         "CFC_SPI_OOB_RX_PFC_SEL",
                                         "CFC_SPI_OOB_RX_PFC_STATUS",
                                         "CFC_SPI_OOB_RX_WD_EN_CFG",
                                         "CFC_SPI_OOB_RX_WD_PERIOD_CFG",
                                         "CFC_SPI_OOB_TX_CONFIGURATION",
                                         "CGM_CGM_DB_TH_SP_OR_SHARED",
                                         "CGM_CGM_DISABLE_DISCARDS_TO_PQP",
                                         "CGM_CGM_DISABLE_DISCARDS_TO_RQP",
                                         "CGM_CGM_DP_ELIGIBLE_TO_USE_RESOURCES",
                                         "CGM_CGM_DROP_CTR_PKT_OR_DB",
                                         "CGM_CGM_MAP_IF_2_TH",
                                         "CGM_CGM_MC_INTERFACE_MAP_TH",
                                         "CGM_CGM_MC_INTERFACE_PD_TH",
                                         "CGM_CGM_MC_PD_PER_PORT_DYN_TH_DEBUG",
                                         "CGM_CGM_PD_TH_SP_OR_SHARED",
                                         "CGM_CGM_QUEUE_IS_DISABLED",
                                         "CGM_CGM_REP_AROUND_INT_REG_TEST",
                                         "CGM_CGM_UC_PD_INTERFACE_FC_ALPHA",
                                         "CGM_CGM_UC_PD_INTERFACE_FC_MAX_TH",
                                         "CGM_CGM_UC_PD_INTERFACE_FC_MIN_TH",
                                         "CGM_CGM_UC_SIZE_256_INTERFACE_FC_ALPHA",
                                         "CGM_CGM_UC_SIZE_256_INTERFACE_FC_MAX_TH",
                                         "CGM_CGM_UC_SIZE_256_INTERFACE_FC_MIN_TH",
                                         "CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_ALPHA",
                                         "CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MINIMUM_THRESHOLDS",
                                         "CGM_CONGESTION_TRACKING_MULTICAST_DB_MAX_VALUE",
                                         "CGM_CONGESTION_TRACKING_MULTICAST_D_BPER_SP_TC_MAX_VALUE",
                                         "CGM_CONGESTION_TRACKING_MULTICAST_DBSP_0_MAX_VALUE",
                                         "CGM_CONGESTION_TRACKING_MULTICAST_DBSP_1_MAX_VALUE",
                                         "CGM_CONGESTION_TRACKING_MULTICAST_PD_MAX_VALUE",
                                         "CGM_CONGESTION_TRACKING_MULTICAST_P_DPER_SP_TC_MAX_VALUE",
                                         "CGM_CONGESTION_TRACKING_MULTICAST_PDSP_0_MAX_VALUE",
                                         "CGM_CONGESTION_TRACKING_MULTICAST_PDSP_1_MAX_VALUE",
                                         "CGM_CONGESTION_TRACKING_TOTAL_DB_MAX_VALUE",
                                         "CGM_CONGESTION_TRACKING_TOTAL_PD_MAX_VALUE",
                                         "CGM_CONGESTION_TRACKING_UNICAST_DB_MAX_VALUE",
                                         "CGM_CONGESTION_TRACKING_UNICAST_PD_MAX_VALUE",
                                         "CGM_CRPS_PP_1_PQP_DROP_REASONS_MASK",
                                         "CGM_CRPS_PP_2_PQP_DROP_REASONS_MASK",
                                         "CGM_CRPS_TM_PQP_DROP_REASONS_MASK",
                                         "CGM_DUMMY_REG",
                                         "CGM_GTIMER_CONFIGURATION",
                                         "CGM_GTIMER_TRIGGER",
                                         "CGM_MC_DB_SP_TC_CNT",
                                         "CGM_MC_PD_SP_TC_CNT",
                                         "CGM_MULTICAST_DATA_BUFFERS_COUNTER",
                                         "CGM_MULTICAST_DATA_BUFFERS_DROP_COUNTER",
                                         "CGM_MULTICAST_REPLICATIONS_PACKET_DESCRIPTORS_COUNTER",
                                         "CGM_MULTICAST_REPLICATIONS_PACKET_DESCRIPTORS_DROP_COUNTER",
                                         "CGM_MULTICAST_REPLICATIONS_QUEUE_LENGTH_DROP_COUNTER",
                                         "CGM_PQP_DISCARD_REASONS",
                                         "CGM_RESERVED_MIRROR_ADDR",
                                         "CGM_RESERVED_MTCP",
                                         "CGM_RESERVED_SPARE_0",
                                         "CGM_RESERVED_SPARE_1",
                                         "CGM_RESERVED_SPARE_2",
                                         "CGM_RESERVED_SPARE_3",
                                         "CGM_RQP_DISCARD_REASONS",
                                         "CGM_SERVICE_POOL_0_MULTICAST_DATA_BUFFERS_COUNTER",
                                         "CGM_SERVICE_POOL_0_MULTICAST_PACKET_DESCRIPTORS_COUNTER",
                                         "CGM_SERVICE_POOL_1_MULTICAST_DATA_BUFFERS_COUNTER",
                                         "CGM_SERVICE_POOL_1_MULTICAST_PACKET_DESCRIPTORS_COUNTER",
                                         "CGM_STATISTICS_TRACKING_CONTROL",
                                         "CGM_TOTAL_DATA_BUFFERS_COUNTER",
                                         "CGM_TOTAL_PACKET_DESCRIPTORS_COUNTER",
                                         "CGM_UNICAST_DATA_BUFFERS_COUNTER",
                                         "CGM_UNICAST_DATA_BUFFERS_DROP_BY_PQP_COUNTER",
                                         "CGM_UNICAST_DATA_BUFFERS_DROP_BY_RQP_COUNTER",
                                         "CGM_UNICAST_PACKET_DESCRIPTORS_COUNTER",
                                         "CGM_UNICAST_PACKET_DESCRIPTORS_DROP_COUNTER",
                                         "CHIPCOMMONG_GP_AUX_SEL",
                                         "CHIPCOMMONG_GP_DATA_IN",
                                         "CHIPCOMMONG_GP_DATA_OUT",
                                         "CHIPCOMMONG_GP_INIT_VAL",
                                         "CHIPCOMMONG_GP_INT_CLR",
                                         "CHIPCOMMONG_GP_INT_DE",
                                         "CHIPCOMMONG_GP_INT_EDGE",
                                         "CHIPCOMMONG_GP_INT_MSK",
                                         "CHIPCOMMONG_GP_INT_MSTAT",
                                         "CHIPCOMMONG_GP_INT_STAT",
                                         "CHIPCOMMONG_GP_INT_TYPE",
                                         "CHIPCOMMONG_GP_OUT_EN",
                                         "CHIPCOMMONG_GP_PAD_RES",
                                         "CHIPCOMMONG_GP_PRB_ENABLE",
                                         "CHIPCOMMONG_GP_PRB_OE",
                                         "CHIPCOMMONG_GP_RES_EN",
                                         "CHIPCOMMONG_GP_TEST_ENABLE",
                                         "CHIPCOMMONG_GP_TEST_INPUT",
                                         "CHIPCOMMONG_GP_TEST_OUTPUT",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_ADDRESS",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_BIT_BANG_CONTROL",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_CONFIG",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_EVENT_ENABLE",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_EVENT_STATUS",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_MASTER_COMMAND",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_MASTER_DATA_READ",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_MASTER_DATA_WRITE",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_MASTER_FIFO_CONTROL",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_SLAVE_COMMAND",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_SLAVE_DATA_READ",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_SLAVE_DATA_WRITE",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_SLAVE_FIFO_CONTROL",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_TIMING_CONFIG",
                                         "CHIPCOMMONG_SMBUS0_SMBUS_TIMING_CONFIG_2",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_ADDRESS",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_BIT_BANG_CONTROL",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_CONFIG",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_EVENT_ENABLE",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_EVENT_STATUS",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_MASTER_COMMAND",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_MASTER_DATA_READ",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_MASTER_DATA_WRITE",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_MASTER_FIFO_CONTROL",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_SLAVE_COMMAND",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_SLAVE_DATA_READ",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_SLAVE_DATA_WRITE",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_SLAVE_FIFO_CONTROL",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_TIMING_CONFIG",
                                         "CHIPCOMMONG_SMBUS1_SMBUS_TIMING_CONFIG_2",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER1BGLOAD",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER1CONTROL",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER1INTCLR",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER1LOAD",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER1MIS",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER1RIS",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER1VALUE",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER2BGLOAD",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER2CONTROL",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER2INTCLR",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER2LOAD",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER2MIS",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER2RIS",
                                         "CHIPCOMMONG_TIM0_TIM_TIMER2VALUE",
                                         "CHIPCOMMONG_TIM0_TIM_TIMERITCR",
                                         "CHIPCOMMONG_TIM0_TIM_TIMERITOP",
                                         "CHIPCOMMONG_TIM0_TIM_TIMERPCELLID0",
                                         "CHIPCOMMONG_TIM0_TIM_TIMERPCELLID1",
                                         "CHIPCOMMONG_TIM0_TIM_TIMERPCELLID2",
                                         "CHIPCOMMONG_TIM0_TIM_TIMERPCELLID3",
                                         "CHIPCOMMONG_TIM0_TIM_TIMERPERIPHID0",
                                         "CHIPCOMMONG_TIM0_TIM_TIMERPERIPHID1",
                                         "CHIPCOMMONG_TIM0_TIM_TIMERPERIPHID2",
                                         "CHIPCOMMONG_TIM0_TIM_TIMERPERIPHID3",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER1BGLOAD",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER1CONTROL",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER1INTCLR",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER1LOAD",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER1MIS",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER1RIS",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER1VALUE",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER2BGLOAD",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER2CONTROL",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER2INTCLR",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER2LOAD",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER2MIS",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER2RIS",
                                         "CHIPCOMMONG_TIM1_TIM_TIMER2VALUE",
                                         "CHIPCOMMONG_TIM1_TIM_TIMERITCR",
                                         "CHIPCOMMONG_TIM1_TIM_TIMERITOP",
                                         "CHIPCOMMONG_TIM1_TIM_TIMERPCELLID0",
                                         "CHIPCOMMONG_TIM1_TIM_TIMERPCELLID1",
                                         "CHIPCOMMONG_TIM1_TIM_TIMERPCELLID2",
                                         "CHIPCOMMONG_TIM1_TIM_TIMERPCELLID3",
                                         "CHIPCOMMONG_TIM1_TIM_TIMERPERIPHID0",
                                         "CHIPCOMMONG_TIM1_TIM_TIMERPERIPHID1",
                                         "CHIPCOMMONG_TIM1_TIM_TIMERPERIPHID2",
                                         "CHIPCOMMONG_TIM1_TIM_TIMERPERIPHID3",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER1BGLOAD",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER1CONTROL",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER1INTCLR",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER1LOAD",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER1MIS",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER1RIS",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER1VALUE",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER2BGLOAD",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER2CONTROL",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER2INTCLR",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER2LOAD",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER2MIS",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER2RIS",
                                         "CHIPCOMMONG_TIM2_TIM_TIMER2VALUE",
                                         "CHIPCOMMONG_TIM2_TIM_TIMERITCR",
                                         "CHIPCOMMONG_TIM2_TIM_TIMERITOP",
                                         "CHIPCOMMONG_TIM2_TIM_TIMERPCELLID0",
                                         "CHIPCOMMONG_TIM2_TIM_TIMERPCELLID1",
                                         "CHIPCOMMONG_TIM2_TIM_TIMERPCELLID2",
                                         "CHIPCOMMONG_TIM2_TIM_TIMERPCELLID3",
                                         "CHIPCOMMONG_TIM2_TIM_TIMERPERIPHID0",
                                         "CHIPCOMMONG_TIM2_TIM_TIMERPERIPHID1",
                                         "CHIPCOMMONG_TIM2_TIM_TIMERPERIPHID2",
                                         "CHIPCOMMONG_TIM2_TIM_TIMERPERIPHID3",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER1BGLOAD",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER1CONTROL",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER1INTCLR",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER1LOAD",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER1MIS",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER1RIS",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER1VALUE",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER2BGLOAD",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER2CONTROL",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER2INTCLR",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER2LOAD",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER2MIS",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER2RIS",
                                         "CHIPCOMMONG_TIM3_TIM_TIMER2VALUE",
                                         "CHIPCOMMONG_TIM3_TIM_TIMERITCR",
                                         "CHIPCOMMONG_TIM3_TIM_TIMERITOP",
                                         "CHIPCOMMONG_TIM3_TIM_TIMERPCELLID0",
                                         "CHIPCOMMONG_TIM3_TIM_TIMERPCELLID1",
                                         "CHIPCOMMONG_TIM3_TIM_TIMERPCELLID2",
                                         "CHIPCOMMONG_TIM3_TIM_TIMERPCELLID3",
                                         "CHIPCOMMONG_TIM3_TIM_TIMERPERIPHID0",
                                         "CHIPCOMMONG_TIM3_TIM_TIMERPERIPHID1",
                                         "CHIPCOMMONG_TIM3_TIM_TIMERPERIPHID2",
                                         "CHIPCOMMONG_TIM3_TIM_TIMERPERIPHID3",
                                         "CHIPCOMMONG_UART0_UART_CPR",
                                         "CHIPCOMMONG_UART0_UART_CTR",
                                         "CHIPCOMMONG_UART0_UART_DLH_IER",
                                         "CHIPCOMMONG_UART0_UART_DMASA",
                                         "CHIPCOMMONG_UART0_UART_FAR",
                                         "CHIPCOMMONG_UART0_UART_HTX",
                                         "CHIPCOMMONG_UART0_UART_IIR_FCR",
                                         "CHIPCOMMONG_UART0_UART_LCR",
                                         "CHIPCOMMONG_UART0_UART_LSR",
                                         "CHIPCOMMONG_UART0_UART_MCR",
                                         "CHIPCOMMONG_UART0_UART_MSR",
                                         "CHIPCOMMONG_UART0_UART_RBR_THR_DLL",
                                         "CHIPCOMMONG_UART0_UART_RFL",
                                         "CHIPCOMMONG_UART0_UART_RFW",
                                         "CHIPCOMMONG_UART0_UART_SBCR",
                                         "CHIPCOMMONG_UART0_UART_SCR",
                                         "CHIPCOMMONG_UART0_UART_SDMAM",
                                         "CHIPCOMMONG_UART0_UART_SFE",
                                         "CHIPCOMMONG_UART0_UART_SRBR_STHR",
                                         "CHIPCOMMONG_UART0_UART_SRR",
                                         "CHIPCOMMONG_UART0_UART_SRT",
                                         "CHIPCOMMONG_UART0_UART_SRTS",
                                         "CHIPCOMMONG_UART0_UART_STET",
                                         "CHIPCOMMONG_UART0_UART_TFL",
                                         "CHIPCOMMONG_UART0_UART_TFR",
                                         "CHIPCOMMONG_UART0_UART_UCV",
                                         "CHIPCOMMONG_UART0_UART_USR",
                                         "CHIPCOMMONG_UART1_UART_CPR",
                                         "CHIPCOMMONG_UART1_UART_CTR",
                                         "CHIPCOMMONG_UART1_UART_DLH_IER",
                                         "CHIPCOMMONG_UART1_UART_DMASA",
                                         "CHIPCOMMONG_UART1_UART_FAR",
                                         "CHIPCOMMONG_UART1_UART_HTX",
                                         "CHIPCOMMONG_UART1_UART_IIR_FCR",
                                         "CHIPCOMMONG_UART1_UART_LCR",
                                         "CHIPCOMMONG_UART1_UART_LSR",
                                         "CHIPCOMMONG_UART1_UART_MCR",
                                         "CHIPCOMMONG_UART1_UART_MSR",
                                         "CHIPCOMMONG_UART1_UART_RBR_THR_DLL",
                                         "CHIPCOMMONG_UART1_UART_RFL",
                                         "CHIPCOMMONG_UART1_UART_RFW",
                                         "CHIPCOMMONG_UART1_UART_SBCR",
                                         "CHIPCOMMONG_UART1_UART_SCR",
                                         "CHIPCOMMONG_UART1_UART_SDMAM",
                                         "CHIPCOMMONG_UART1_UART_SFE",
                                         "CHIPCOMMONG_UART1_UART_SRBR_STHR",
                                         "CHIPCOMMONG_UART1_UART_SRR",
                                         "CHIPCOMMONG_UART1_UART_SRT",
                                         "CHIPCOMMONG_UART1_UART_SRTS",
                                         "CHIPCOMMONG_UART1_UART_STET",
                                         "CHIPCOMMONG_UART1_UART_TFL",
                                         "CHIPCOMMONG_UART1_UART_TFR",
                                         "CHIPCOMMONG_UART1_UART_UCV",
                                         "CHIPCOMMONG_UART1_UART_USR",
                                         "CHIP_CONFIG",
                                         "CHIP_INDACC_CTLSTS",
                                         "CHIP_INDACC_RDATA",
                                         "CHIP_INDACC_WDATA",
                                         "CHIP_SBUS_CFG",
                                         "CHIP_SWRST",
                                         "CHIP_TEST",
                                         "CHIP_UMACSPEED",
                                         "CLMAC_CLEAR_ECC_STATUS",
                                         "CLMAC_CLEAR_FIFO_STATUS",
                                         "CLMAC_CLEAR_RX_LSS_STATUS",
                                         "CLMAC_ECC_FORCE_SINGLE_BIT_ERR",
                                         "CLMAC_EEE_1_SEC_LINK_STATUS_TIMER",
                                         "CLMAC_EEE_CTRL",
                                         "CLMAC_EEE_TIMERS",
                                         "CLMAC_FIFO_STATUS",
                                         "CLMAC_GMII_EEE_CTRL",
                                         "CLMAC_HIGIG_HDR_0",
                                         "CLMAC_HIGIG_HDR_1",
                                         "CLMAC_LAG_FAILOVER_STATUS",
                                         "CLMAC_LLFC_CTRL",
                                         "CLMAC_MODE",
                                         "CLMAC_PFC_DA",
                                         "CLMAC_PFC_OPCODE",
                                         "CLMAC_PFC_TYPE",
                                         "CLMAC_RX_CDC_ECC_STATUS",
                                         "CLMAC_RX_CTRL",
                                         "CLMAC_RX_LLFC_MSG_FIELDS",
                                         "CLMAC_RX_LSS_CTRL",
                                         "CLMAC_RX_MAC_SA",
                                         "CLMAC_RX_TS_MEM_ECC_STATUS",
                                         "CLMAC_RX_VLAN_TAG",
                                         "CLMAC_SPARE0",
                                         "CLMAC_SPARE1",
                                         "CLMAC_TIMESTAMP_ADJUST",
                                         "CLMAC_TX_CDC_ECC_STATUS",
                                         "CLMAC_TXFIFO_CELL_REQ_CNT",
                                         "CLMAC_TX_LLFC_MSG_FIELDS",
                                         "CLMAC_TX_MAC_SA",
                                         "CLMAC_TX_TIMESTAMP_FIFO_DATA",
                                         "CLMAC_TX_TIMESTAMP_FIFO_STATUS",
                                         "CLPORT_CNTMAXSIZE",
                                         "CLPORT_CONFIG",
                                         "CLPORT_ECC_CONTROL",
                                         "CLPORT_EEE_CLOCK_GATE",
                                         "CLPORT_EEE_CORE0_CLOCK_GATE_COUNTER",
                                         "CLPORT_EEE_COUNTER_MODE",
                                         "CLPORT_FLOW_CONTROL_CONFIG",
                                         "CLPORT_FORCE_DOUBLE_BIT_ERROR",
                                         "CLPORT_FORCE_SINGLE_BIT_ERROR",
                                         "CLPORT_INTR_ENABLE",
                                         "CLPORT_INTR_STATUS",
                                         "CLPORT_LAG_FAILOVER_CONFIG",
                                         "CLPORT_LINKSTATUS_DOWN",
                                         "CLPORT_LINKSTATUS_DOWN_CLEAR",
                                         "CLPORT_MIB_RESET",
                                         "CLPORT_MIB_RSC0_ECC_STATUS",
                                         "CLPORT_MIB_RSC1_ECC_STATUS",
                                         "CLPORT_MIB_RSC_RAM_CONTROL",
                                         "CLPORT_MIB_TSC0_ECC_STATUS",
                                         "CLPORT_MIB_TSC1_ECC_STATUS",
                                         "CLPORT_MIB_TSC_RAM_CONTROL",
                                         "CLPORT_POWER_SAVE",
                                         "CLPORT_SGNDET_EARLYCRS",
                                         "CLPORT_SOFT_RESET",
                                         "CLPORT_SPARE0_REG",
                                         "CLPORT_SW_FLOW_CONTROL",
                                         "CLPORT_TS_TIMER_31_0_REG",
                                         "CLPORT_TS_TIMER_47_32_REG",
                                         "CLPORT_WC_UCMEM_CTRL",
                                         "CLPORT_XGXS0_LN0_STATUS0_REG",
                                         "CLPORT_XGXS0_LN1_STATUS0_REG",
                                         "CLPORT_XGXS0_LN2_STATUS0_REG",
                                         "CLPORT_XGXS0_LN3_STATUS0_REG",
                                         "CMIC_BROADSYNC_REF_CLK_GEN_CTRL",
                                         "CMIC_BS0_HEARTBEAT_CTRL",
                                         "CMIC_BS0_HEARTBEAT_DOWN_DURATION",
                                         "CMIC_BS0_HEARTBEAT_UP_DURATION",
                                         "CMIC_BS0_INITIAL_CRC",
                                         "CMIC_BS0_INPUT_TIME_0",
                                         "CMIC_BS0_INPUT_TIME_1",
                                         "CMIC_BS0_INPUT_TIME_2",
                                         "CMIC_BS0_OUTPUT_TIME_0",
                                         "CMIC_BS0_OUTPUT_TIME_1",
                                         "CMIC_BS0_OUTPUT_TIME_2",
                                         "CMIC_BS1_HEARTBEAT_CTRL",
                                         "CMIC_BS1_HEARTBEAT_DOWN_DURATION",
                                         "CMIC_BS1_HEARTBEAT_UP_DURATION",
                                         "CMIC_BS1_INITIAL_CRC",
                                         "CMIC_BS1_INPUT_TIME_0",
                                         "CMIC_BS1_INPUT_TIME_1",
                                         "CMIC_BS1_INPUT_TIME_2",
                                         "CMIC_BS1_OUTPUT_TIME_0",
                                         "CMIC_BS1_OUTPUT_TIME_1",
                                         "CMIC_BS1_OUTPUT_TIME_2",
                                         "CMIC_CMC0_2BIT_ECC_ERROR_STATUS",
                                         "CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASK",
                                         "CMIC_CMC0_AXIIC_TM_CONTROL_0",
                                         "CMIC_CMC0_AXIIC_TM_CONTROL_1",
                                         "CMIC_CMC0_AXIIC_TM_CONTROL_2",
                                         "CMIC_CMC0_CCM_DMA_CFG",
                                         "CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR",
                                         "CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDR",
                                         "CMIC_CMC0_CCM_DMA_ECCERR_ADDR",
                                         "CMIC_CMC0_CCM_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC0_CCM_DMA_ENTRY_COUNT",
                                         "CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR",
                                         "CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDR",
                                         "CMIC_CMC0_CCM_DMA_STAT",
                                         "CMIC_CMC0_CCM_DMA_STATUS_CLR",
                                         "CMIC_CMC0_CCMDMA_TM_CONTROL_0",
                                         "CMIC_CMC0_CCMDMA_TM_CONTROL_1",
                                         "CMIC_CMC0_CH0_COS_CTRL_RX_0",
                                         "CMIC_CMC0_CH0_COS_CTRL_RX_1",
                                         "CMIC_CMC0_CH0_DMA_CURR_DESC",
                                         "CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_CH2_COS_CTRL_RX_0",
                                         "CMIC_CMC0_CH2_COS_CTRL_RX_1",
                                         "CMIC_CMC0_CH2_DMA_CURR_DESC",
                                         "CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_CH3_COS_CTRL_RX_0",
                                         "CMIC_CMC0_CH3_COS_CTRL_RX_1",
                                         "CMIC_CMC0_CH3_DMA_CURR_DESC",
                                         "CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_CONFIG",
                                         "CMIC_CMC0_DMA_CH0_DESC_HALT_ADDR",
                                         "CMIC_CMC0_DMA_CH0_INTR_COAL",
                                         "CMIC_CMC0_DMA_CH1_DESC_HALT_ADDR",
                                         "CMIC_CMC0_DMA_CH1_INTR_COAL",
                                         "CMIC_CMC0_DMA_CH2_DESC_HALT_ADDR",
                                         "CMIC_CMC0_DMA_CH2_INTR_COAL",
                                         "CMIC_CMC0_DMA_CH3_DESC_HALT_ADDR",
                                         "CMIC_CMC0_DMA_CH3_INTR_COAL",
                                         "CMIC_CMC0_DMA_DESC0",
                                         "CMIC_CMC0_DMA_DESC2",
                                         "CMIC_CMC0_DMA_DESC3",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODE",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_STAT",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLR",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODE",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_STAT",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLR",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODE",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_STAT",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLR",
                                         "CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0",
                                         "CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1",
                                         "CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0",
                                         "CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1",
                                         "CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0",
                                         "CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1",
                                         "CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0",
                                         "CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1",
                                         "CMIC_CMC0_FSCHAN_ADDRESS",
                                         "CMIC_CMC0_FSCHAN_DATA32",
                                         "CMIC_CMC0_FSCHAN_DATA64_HI",
                                         "CMIC_CMC0_FSCHAN_DATA64_LO",
                                         "CMIC_CMC0_FSCHAN_OPCODE",
                                         "CMIC_CMC0_FSCHAN_STATUS",
                                         "CMIC_CMC0_IRQ_STAT1",
                                         "CMIC_CMC0_IRQ_STAT3",
                                         "CMIC_CMC0_IRQ_STAT4",
                                         "CMIC_CMC0_IRQ_STAT5",
                                         "CMIC_CMC0_IRQ_STAT6",
                                         "CMIC_CMC0_MIIM_CTRL",
                                         "CMIC_CMC0_MIIM_STAT",
                                         "CMIC_CMC0_PCIE_IRQ_MASK1",
                                         "CMIC_CMC0_PCIE_MISCEL",
                                         "CMIC_CMC0_PKT_COUNT_CH0_RXPKT",
                                         "CMIC_CMC0_PKT_COUNT_CH0_TXPKT",
                                         "CMIC_CMC0_PKT_COUNT_CH1_RXPKT",
                                         "CMIC_CMC0_PKT_COUNT_CH1_TXPKT",
                                         "CMIC_CMC0_PKT_COUNT_CH2_RXPKT",
                                         "CMIC_CMC0_PKT_COUNT_CH2_TXPKT",
                                         "CMIC_CMC0_PKT_COUNT_CH3_RXPKT",
                                         "CMIC_CMC0_PKT_COUNT_CH3_TXPKT",
                                         "CMIC_CMC0_PKT_COUNT_RXPKT",
                                         "CMIC_CMC0_PKT_COUNT_TXPKT",
                                         "CMIC_CMC0_PROGRAMMABLE_COS_MASK0",
                                         "CMIC_CMC0_PROGRAMMABLE_COS_MASK1",
                                         "CMIC_CMC0_RCPU_IRQ_MASK0",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH0_TIMER",
                                         "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0",
                                         "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1",
                                         "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH1_TIMER",
                                         "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0",
                                         "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1",
                                         "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2",
                                         "CMIC_CMC0_SBUSDMA_CH2_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH2_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG",
                                         "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH2_TIMER",
                                         "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0",
                                         "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1",
                                         "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2",
                                         "CMIC_CMC0_SCHAN_CTRL",
                                         "CMIC_CMC0_SCHAN_ERR",
                                         "CMIC_CMC0_SCHAN_MESSAGE10",
                                         "CMIC_CMC0_SCHAN_MESSAGE11",
                                         "CMIC_CMC0_SCHAN_MESSAGE12",
                                         "CMIC_CMC0_SCHAN_MESSAGE13",
                                         "CMIC_CMC0_SCHAN_MESSAGE14",
                                         "CMIC_CMC0_SCHAN_MESSAGE15",
                                         "CMIC_CMC0_SCHAN_MESSAGE16",
                                         "CMIC_CMC0_SCHAN_MESSAGE17",
                                         "CMIC_CMC0_SCHAN_MESSAGE18",
                                         "CMIC_CMC0_SCHAN_MESSAGE19",
                                         "CMIC_CMC0_SCHAN_MESSAGE2",
                                         "CMIC_CMC0_SCHAN_MESSAGE20",
                                         "CMIC_CMC0_SCHAN_MESSAGE21",
                                         "CMIC_CMC0_SCHAN_MESSAGE3",
                                         "CMIC_CMC0_SCHAN_MESSAGE4",
                                         "CMIC_CMC0_SCHAN_MESSAGE5",
                                         "CMIC_CMC0_SCHAN_MESSAGE6",
                                         "CMIC_CMC0_SCHAN_MESSAGE9",
                                         "CMIC_CMC0_STAT",
                                         "CMIC_CMC0_SW_INTR_CONFIG",
                                         "CMIC_CMC0_UC0_IRQ_MASK0",
                                         "CMIC_CMC0_UC0_IRQ_MASK1",
                                         "CMIC_CMC0_UC0_IRQ_MASK2",
                                         "CMIC_CMC0_UC0_IRQ_MASK3",
                                         "CMIC_CMC0_UC0_IRQ_MASK4",
                                         "CMIC_CMC0_UC0_IRQ_MASK5",
                                         "CMIC_CMC0_UC0_IRQ_MASK6",
                                         "CMIC_CMC0_UC1_IRQ_MASK0",
                                         "CMIC_CMC0_UC1_IRQ_MASK1",
                                         "CMIC_CMC0_UC1_IRQ_MASK2",
                                         "CMIC_CMC0_UC1_IRQ_MASK3",
                                         "CMIC_CMC0_UC1_IRQ_MASK4",
                                         "CMIC_CMC0_UC1_IRQ_MASK5",
                                         "CMIC_CMC0_UC1_IRQ_MASK6",
                                         "CMIC_CMC1_2BIT_ECC_ERROR_STATUS",
                                         "CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASK",
                                         "CMIC_CMC1_AXIIC_TM_CONTROL_0",
                                         "CMIC_CMC1_AXIIC_TM_CONTROL_1",
                                         "CMIC_CMC1_AXIIC_TM_CONTROL_2",
                                         "CMIC_CMC1_CCM_DMA_CFG",
                                         "CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDR",
                                         "CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDR",
                                         "CMIC_CMC1_CCM_DMA_ECCERR_ADDR",
                                         "CMIC_CMC1_CCM_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC1_CCM_DMA_ENTRY_COUNT",
                                         "CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDR",
                                         "CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDR",
                                         "CMIC_CMC1_CCM_DMA_STAT",
                                         "CMIC_CMC1_CCM_DMA_STATUS_CLR",
                                         "CMIC_CMC1_CCMDMA_TM_CONTROL_0",
                                         "CMIC_CMC1_CCMDMA_TM_CONTROL_1",
                                         "CMIC_CMC1_CH0_COS_CTRL_RX_0",
                                         "CMIC_CMC1_CH0_COS_CTRL_RX_1",
                                         "CMIC_CMC1_CH0_DMA_CURR_DESC",
                                         "CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_CH1_COS_CTRL_RX_0",
                                         "CMIC_CMC1_CH1_COS_CTRL_RX_1",
                                         "CMIC_CMC1_CH1_DMA_CURR_DESC",
                                         "CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_CH2_COS_CTRL_RX_0",
                                         "CMIC_CMC1_CH2_COS_CTRL_RX_1",
                                         "CMIC_CMC1_CH2_DMA_CURR_DESC",
                                         "CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_CH3_COS_CTRL_RX_0",
                                         "CMIC_CMC1_CH3_COS_CTRL_RX_1",
                                         "CMIC_CMC1_CH3_DMA_CURR_DESC",
                                         "CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_CONFIG",
                                         "CMIC_CMC1_DMA_CH0_DESC_HALT_ADDR",
                                         "CMIC_CMC1_DMA_CH0_INTR_COAL",
                                         "CMIC_CMC1_DMA_CH1_DESC_HALT_ADDR",
                                         "CMIC_CMC1_DMA_CH1_INTR_COAL",
                                         "CMIC_CMC1_DMA_CH2_DESC_HALT_ADDR",
                                         "CMIC_CMC1_DMA_CH2_INTR_COAL",
                                         "CMIC_CMC1_DMA_CH3_DESC_HALT_ADDR",
                                         "CMIC_CMC1_DMA_CH3_INTR_COAL",
                                         "CMIC_CMC1_DMA_DESC0",
                                         "CMIC_CMC1_DMA_DESC1",
                                         "CMIC_CMC1_DMA_DESC2",
                                         "CMIC_CMC1_DMA_DESC3",
                                         "CMIC_CMC1_DMA_STAT",
                                         "CMIC_CMC1_DMA_STAT_CLR",
                                         "CMIC_CMC1_DMA_STAT_HI",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODE",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_STAT",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLR",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODE",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_STAT",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLR",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODE",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_STAT",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLR",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODE",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_STAT",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLR",
                                         "CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0",
                                         "CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1",
                                         "CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0",
                                         "CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1",
                                         "CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0",
                                         "CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1",
                                         "CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0",
                                         "CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1",
                                         "CMIC_CMC1_FSCHAN_ADDRESS",
                                         "CMIC_CMC1_FSCHAN_DATA32",
                                         "CMIC_CMC1_FSCHAN_DATA64_HI",
                                         "CMIC_CMC1_FSCHAN_DATA64_LO",
                                         "CMIC_CMC1_FSCHAN_OPCODE",
                                         "CMIC_CMC1_FSCHAN_STATUS",
                                         "CMIC_CMC1_HOSTMEM_ADDR_REMAP_0",
                                         "CMIC_CMC1_HOSTMEM_ADDR_REMAP_1",
                                         "CMIC_CMC1_HOSTMEM_ADDR_REMAP_2",
                                         "CMIC_CMC1_HOSTMEM_ADDR_REMAP_3",
                                         "CMIC_CMC1_IRQ_STAT0",
                                         "CMIC_CMC1_IRQ_STAT1",
                                         "CMIC_CMC1_IRQ_STAT3",
                                         "CMIC_CMC1_IRQ_STAT4",
                                         "CMIC_CMC1_IRQ_STAT5",
                                         "CMIC_CMC1_IRQ_STAT6",
                                         "CMIC_CMC1_MIIM_ADDRESS",
                                         "CMIC_CMC1_MIIM_CTRL",
                                         "CMIC_CMC1_MIIM_PARAM",
                                         "CMIC_CMC1_MIIM_READ_DATA",
                                         "CMIC_CMC1_MIIM_STAT",
                                         "CMIC_CMC1_PCIE_IRQ_MASK0",
                                         "CMIC_CMC1_PCIE_IRQ_MASK1",
                                         "CMIC_CMC1_PCIE_IRQ_MASK2",
                                         "CMIC_CMC1_PCIE_IRQ_MASK3",
                                         "CMIC_CMC1_PCIE_IRQ_MASK4",
                                         "CMIC_CMC1_PCIE_IRQ_MASK5",
                                         "CMIC_CMC1_PCIE_IRQ_MASK6",
                                         "CMIC_CMC1_PCIE_MISCEL",
                                         "CMIC_CMC1_PKT_COUNT_CH0_RXPKT",
                                         "CMIC_CMC1_PKT_COUNT_CH0_TXPKT",
                                         "CMIC_CMC1_PKT_COUNT_CH1_RXPKT",
                                         "CMIC_CMC1_PKT_COUNT_CH1_TXPKT",
                                         "CMIC_CMC1_PKT_COUNT_CH2_RXPKT",
                                         "CMIC_CMC1_PKT_COUNT_CH2_TXPKT",
                                         "CMIC_CMC1_PKT_COUNT_CH3_RXPKT",
                                         "CMIC_CMC1_PKT_COUNT_CH3_TXPKT",
                                         "CMIC_CMC1_PKT_COUNT_RXPKT",
                                         "CMIC_CMC1_PKT_COUNT_TXPKT",
                                         "CMIC_CMC1_PROGRAMMABLE_COS_MASK0",
                                         "CMIC_CMC1_PROGRAMMABLE_COS_MASK1",
                                         "CMIC_CMC1_RCPU_IRQ_MASK0",
                                         "CMIC_CMC1_SBUSDMA_CH0_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH0_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG",
                                         "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_STATUS",
                                         "CMIC_CMC1_SBUSDMA_CH0_TIMER",
                                         "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0",
                                         "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1",
                                         "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2",
                                         "CMIC_CMC1_SBUSDMA_CH1_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH1_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG",
                                         "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_STATUS",
                                         "CMIC_CMC1_SBUSDMA_CH1_TIMER",
                                         "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0",
                                         "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1",
                                         "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2",
                                         "CMIC_CMC1_SBUSDMA_CH2_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH2_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG",
                                         "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_STATUS",
                                         "CMIC_CMC1_SBUSDMA_CH2_TIMER",
                                         "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0",
                                         "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1",
                                         "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2",
                                         "CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNT",
                                         "CMIC_CMC1_SCHAN_CTRL",
                                         "CMIC_CMC1_SCHAN_ERR",
                                         "CMIC_CMC1_SCHAN_MESSAGE0",
                                         "CMIC_CMC1_SCHAN_MESSAGE1",
                                         "CMIC_CMC1_SCHAN_MESSAGE10",
                                         "CMIC_CMC1_SCHAN_MESSAGE11",
                                         "CMIC_CMC1_SCHAN_MESSAGE12",
                                         "CMIC_CMC1_SCHAN_MESSAGE13",
                                         "CMIC_CMC1_SCHAN_MESSAGE14",
                                         "CMIC_CMC1_SCHAN_MESSAGE15",
                                         "CMIC_CMC1_SCHAN_MESSAGE16",
                                         "CMIC_CMC1_SCHAN_MESSAGE17",
                                         "CMIC_CMC1_SCHAN_MESSAGE18",
                                         "CMIC_CMC1_SCHAN_MESSAGE19",
                                         "CMIC_CMC1_SCHAN_MESSAGE2",
                                         "CMIC_CMC1_SCHAN_MESSAGE20",
                                         "CMIC_CMC1_SCHAN_MESSAGE21",
                                         "CMIC_CMC1_SCHAN_MESSAGE3",
                                         "CMIC_CMC1_SCHAN_MESSAGE4",
                                         "CMIC_CMC1_SCHAN_MESSAGE5",
                                         "CMIC_CMC1_SCHAN_MESSAGE6",
                                         "CMIC_CMC1_SCHAN_MESSAGE7",
                                         "CMIC_CMC1_SCHAN_MESSAGE8",
                                         "CMIC_CMC1_SCHAN_MESSAGE9",
                                         "CMIC_CMC1_STAT",
                                         "CMIC_CMC1_SW_INTR_CONFIG",
                                         "CMIC_CMC1_UC0_IRQ_MASK0",
                                         "CMIC_CMC1_UC0_IRQ_MASK1",
                                         "CMIC_CMC1_UC0_IRQ_MASK2",
                                         "CMIC_CMC1_UC0_IRQ_MASK3",
                                         "CMIC_CMC1_UC0_IRQ_MASK4",
                                         "CMIC_CMC1_UC0_IRQ_MASK5",
                                         "CMIC_CMC1_UC0_IRQ_MASK6",
                                         "CMIC_CMC1_UC1_IRQ_MASK0",
                                         "CMIC_CMC1_UC1_IRQ_MASK1",
                                         "CMIC_CMC1_UC1_IRQ_MASK2",
                                         "CMIC_CMC1_UC1_IRQ_MASK3",
                                         "CMIC_CMC1_UC1_IRQ_MASK4",
                                         "CMIC_CMC1_UC1_IRQ_MASK5",
                                         "CMIC_CMC1_UC1_IRQ_MASK6",
                                         "CMIC_CMC2_2BIT_ECC_ERROR_STATUS",
                                         "CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASK",
                                         "CMIC_CMC2_AXIIC_TM_CONTROL_0",
                                         "CMIC_CMC2_AXIIC_TM_CONTROL_1",
                                         "CMIC_CMC2_AXIIC_TM_CONTROL_2",
                                         "CMIC_CMC2_CCM_DMA_CFG",
                                         "CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDR",
                                         "CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDR",
                                         "CMIC_CMC2_CCM_DMA_ECCERR_ADDR",
                                         "CMIC_CMC2_CCM_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC2_CCM_DMA_ENTRY_COUNT",
                                         "CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDR",
                                         "CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDR",
                                         "CMIC_CMC2_CCM_DMA_STAT",
                                         "CMIC_CMC2_CCM_DMA_STATUS_CLR",
                                         "CMIC_CMC2_CCMDMA_TM_CONTROL_0",
                                         "CMIC_CMC2_CCMDMA_TM_CONTROL_1",
                                         "CMIC_CMC2_CH0_COS_CTRL_RX_0",
                                         "CMIC_CMC2_CH0_COS_CTRL_RX_1",
                                         "CMIC_CMC2_CH0_DMA_CURR_DESC",
                                         "CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC2_CH1_COS_CTRL_RX_0",
                                         "CMIC_CMC2_CH1_COS_CTRL_RX_1",
                                         "CMIC_CMC2_CH1_DMA_CURR_DESC",
                                         "CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC2_CH2_COS_CTRL_RX_0",
                                         "CMIC_CMC2_CH2_COS_CTRL_RX_1",
                                         "CMIC_CMC2_CH2_DMA_CURR_DESC",
                                         "CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC2_CH3_COS_CTRL_RX_0",
                                         "CMIC_CMC2_CH3_COS_CTRL_RX_1",
                                         "CMIC_CMC2_CH3_DMA_CURR_DESC",
                                         "CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC2_CONFIG",
                                         "CMIC_CMC2_DMA_CH0_DESC_HALT_ADDR",
                                         "CMIC_CMC2_DMA_CH0_INTR_COAL",
                                         "CMIC_CMC2_DMA_CH1_DESC_HALT_ADDR",
                                         "CMIC_CMC2_DMA_CH1_INTR_COAL",
                                         "CMIC_CMC2_DMA_CH2_DESC_HALT_ADDR",
                                         "CMIC_CMC2_DMA_CH2_INTR_COAL",
                                         "CMIC_CMC2_DMA_CH3_DESC_HALT_ADDR",
                                         "CMIC_CMC2_DMA_CH3_INTR_COAL",
                                         "CMIC_CMC2_DMA_DESC0",
                                         "CMIC_CMC2_DMA_DESC1",
                                         "CMIC_CMC2_DMA_DESC2",
                                         "CMIC_CMC2_DMA_DESC3",
                                         "CMIC_CMC2_DMA_STAT",
                                         "CMIC_CMC2_DMA_STAT_CLR",
                                         "CMIC_CMC2_DMA_STAT_HI",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODE",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_STAT",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLR",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODE",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_STAT",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLR",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODE",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_STAT",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLR",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROL",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODE",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_STAT",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLR",
                                         "CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0",
                                         "CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1",
                                         "CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0",
                                         "CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1",
                                         "CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0",
                                         "CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1",
                                         "CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0",
                                         "CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1",
                                         "CMIC_CMC2_FSCHAN_ADDRESS",
                                         "CMIC_CMC2_FSCHAN_DATA32",
                                         "CMIC_CMC2_FSCHAN_DATA64_HI",
                                         "CMIC_CMC2_FSCHAN_DATA64_LO",
                                         "CMIC_CMC2_FSCHAN_OPCODE",
                                         "CMIC_CMC2_FSCHAN_STATUS",
                                         "CMIC_CMC2_HOSTMEM_ADDR_REMAP_0",
                                         "CMIC_CMC2_HOSTMEM_ADDR_REMAP_1",
                                         "CMIC_CMC2_HOSTMEM_ADDR_REMAP_2",
                                         "CMIC_CMC2_HOSTMEM_ADDR_REMAP_3",
                                         "CMIC_CMC2_IRQ_STAT0",
                                         "CMIC_CMC2_IRQ_STAT1",
                                         "CMIC_CMC2_IRQ_STAT3",
                                         "CMIC_CMC2_IRQ_STAT4",
                                         "CMIC_CMC2_IRQ_STAT5",
                                         "CMIC_CMC2_IRQ_STAT6",
                                         "CMIC_CMC2_MIIM_ADDRESS",
                                         "CMIC_CMC2_MIIM_CTRL",
                                         "CMIC_CMC2_MIIM_PARAM",
                                         "CMIC_CMC2_MIIM_READ_DATA",
                                         "CMIC_CMC2_MIIM_STAT",
                                         "CMIC_CMC2_PCIE_IRQ_MASK0",
                                         "CMIC_CMC2_PCIE_IRQ_MASK1",
                                         "CMIC_CMC2_PCIE_IRQ_MASK2",
                                         "CMIC_CMC2_PCIE_IRQ_MASK3",
                                         "CMIC_CMC2_PCIE_IRQ_MASK4",
                                         "CMIC_CMC2_PCIE_IRQ_MASK5",
                                         "CMIC_CMC2_PCIE_IRQ_MASK6",
                                         "CMIC_CMC2_PCIE_MISCEL",
                                         "CMIC_CMC2_PKT_COUNT_CH0_RXPKT",
                                         "CMIC_CMC2_PKT_COUNT_CH0_TXPKT",
                                         "CMIC_CMC2_PKT_COUNT_CH1_RXPKT",
                                         "CMIC_CMC2_PKT_COUNT_CH1_TXPKT",
                                         "CMIC_CMC2_PKT_COUNT_CH2_RXPKT",
                                         "CMIC_CMC2_PKT_COUNT_CH2_TXPKT",
                                         "CMIC_CMC2_PKT_COUNT_CH3_RXPKT",
                                         "CMIC_CMC2_PKT_COUNT_CH3_TXPKT",
                                         "CMIC_CMC2_PKT_COUNT_RXPKT",
                                         "CMIC_CMC2_PKT_COUNT_TXPKT",
                                         "CMIC_CMC2_PROGRAMMABLE_COS_MASK0",
                                         "CMIC_CMC2_PROGRAMMABLE_COS_MASK1",
                                         "CMIC_CMC2_RCPU_IRQ_MASK0",
                                         "CMIC_CMC2_SBUSDMA_CH0_COUNT",
                                         "CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH0_ITER_COUNT",
                                         "CMIC_CMC2_SBUSDMA_CH0_OPCODE",
                                         "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG",
                                         "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL",
                                         "CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH0_STATUS",
                                         "CMIC_CMC2_SBUSDMA_CH0_TIMER",
                                         "CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0",
                                         "CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1",
                                         "CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2",
                                         "CMIC_CMC2_SBUSDMA_CH1_COUNT",
                                         "CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH1_ITER_COUNT",
                                         "CMIC_CMC2_SBUSDMA_CH1_OPCODE",
                                         "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG",
                                         "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL",
                                         "CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH1_STATUS",
                                         "CMIC_CMC2_SBUSDMA_CH1_TIMER",
                                         "CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0",
                                         "CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1",
                                         "CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2",
                                         "CMIC_CMC2_SBUSDMA_CH2_COUNT",
                                         "CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH2_ITER_COUNT",
                                         "CMIC_CMC2_SBUSDMA_CH2_OPCODE",
                                         "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG",
                                         "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL",
                                         "CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESS",
                                         "CMIC_CMC2_SBUSDMA_CH2_STATUS",
                                         "CMIC_CMC2_SBUSDMA_CH2_TIMER",
                                         "CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0",
                                         "CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1",
                                         "CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2",
                                         "CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNT",
                                         "CMIC_CMC2_SCHAN_CTRL",
                                         "CMIC_CMC2_SCHAN_ERR",
                                         "CMIC_CMC2_SCHAN_MESSAGE0",
                                         "CMIC_CMC2_SCHAN_MESSAGE1",
                                         "CMIC_CMC2_SCHAN_MESSAGE10",
                                         "CMIC_CMC2_SCHAN_MESSAGE11",
                                         "CMIC_CMC2_SCHAN_MESSAGE12",
                                         "CMIC_CMC2_SCHAN_MESSAGE13",
                                         "CMIC_CMC2_SCHAN_MESSAGE14",
                                         "CMIC_CMC2_SCHAN_MESSAGE15",
                                         "CMIC_CMC2_SCHAN_MESSAGE16",
                                         "CMIC_CMC2_SCHAN_MESSAGE17",
                                         "CMIC_CMC2_SCHAN_MESSAGE18",
                                         "CMIC_CMC2_SCHAN_MESSAGE19",
                                         "CMIC_CMC2_SCHAN_MESSAGE2",
                                         "CMIC_CMC2_SCHAN_MESSAGE20",
                                         "CMIC_CMC2_SCHAN_MESSAGE21",
                                         "CMIC_CMC2_SCHAN_MESSAGE3",
                                         "CMIC_CMC2_SCHAN_MESSAGE4",
                                         "CMIC_CMC2_SCHAN_MESSAGE5",
                                         "CMIC_CMC2_SCHAN_MESSAGE6",
                                         "CMIC_CMC2_SCHAN_MESSAGE7",
                                         "CMIC_CMC2_SCHAN_MESSAGE8",
                                         "CMIC_CMC2_SCHAN_MESSAGE9",
                                         "CMIC_CMC2_STAT",
                                         "CMIC_CMC2_SW_INTR_CONFIG",
                                         "CMIC_CMC2_UC0_IRQ_MASK0",
                                         "CMIC_CMC2_UC0_IRQ_MASK1",
                                         "CMIC_CMC2_UC0_IRQ_MASK2",
                                         "CMIC_CMC2_UC0_IRQ_MASK3",
                                         "CMIC_CMC2_UC0_IRQ_MASK4",
                                         "CMIC_CMC2_UC0_IRQ_MASK5",
                                         "CMIC_CMC2_UC0_IRQ_MASK6",
                                         "CMIC_CMC2_UC1_IRQ_MASK0",
                                         "CMIC_CMC2_UC1_IRQ_MASK1",
                                         "CMIC_CMC2_UC1_IRQ_MASK2",
                                         "CMIC_CMC2_UC1_IRQ_MASK3",
                                         "CMIC_CMC2_UC1_IRQ_MASK4",
                                         "CMIC_CMC2_UC1_IRQ_MASK5",
                                         "CMIC_CMC2_UC1_IRQ_MASK6",
                                         "CMIC_COMMON_BSPI_BIGENDIAN",
                                         "CMIC_COMMON_I2C_PIO_ENDIANESS",
                                         "CMIC_COMMON_MIIM_ADDRESS",
                                         "CMIC_COMMON_MIIM_CTRL",
                                         "CMIC_COMMON_MIIM_PARAM",
                                         "CMIC_COMMON_MIIM_READ_DATA",
                                         "CMIC_COMMON_MIIM_STAT",
                                         "CMIC_COMMON_PCIE_PIO_ENDIANESS",
                                         "CMIC_COMMON_RPE_PIO_ENDIANESS",
                                         "CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNT",
                                         "CMIC_COMMON_SCHAN_CTRL",
                                         "CMIC_COMMON_SCHAN_ERR",
                                         "CMIC_COMMON_SCHAN_MESSAGE0",
                                         "CMIC_COMMON_SCHAN_MESSAGE1",
                                         "CMIC_COMMON_SCHAN_MESSAGE10",
                                         "CMIC_COMMON_SCHAN_MESSAGE11",
                                         "CMIC_COMMON_SCHAN_MESSAGE12",
                                         "CMIC_COMMON_SCHAN_MESSAGE13",
                                         "CMIC_COMMON_SCHAN_MESSAGE14",
                                         "CMIC_COMMON_SCHAN_MESSAGE15",
                                         "CMIC_COMMON_SCHAN_MESSAGE16",
                                         "CMIC_COMMON_SCHAN_MESSAGE17",
                                         "CMIC_COMMON_SCHAN_MESSAGE18",
                                         "CMIC_COMMON_SCHAN_MESSAGE19",
                                         "CMIC_COMMON_SCHAN_MESSAGE2",
                                         "CMIC_COMMON_SCHAN_MESSAGE20",
                                         "CMIC_COMMON_SCHAN_MESSAGE21",
                                         "CMIC_COMMON_SCHAN_MESSAGE3",
                                         "CMIC_COMMON_SCHAN_MESSAGE4",
                                         "CMIC_COMMON_SCHAN_MESSAGE5",
                                         "CMIC_COMMON_SCHAN_MESSAGE6",
                                         "CMIC_COMMON_SCHAN_MESSAGE7",
                                         "CMIC_COMMON_SCHAN_MESSAGE8",
                                         "CMIC_COMMON_SCHAN_MESSAGE9",
                                         "CMIC_COMMON_SPI_PIO_ENDIANESS",
                                         "CMIC_COMMON_STRAP_STATUS_1",
                                         "CMIC_COMMON_UC0_PIO_ENDIANESS",
                                         "CMIC_COMMON_UC1_PIO_ENDIANESS",
                                         "CMIC_CPS_RESET",
                                         "CMICD_M0_IDM_IDM_RESET_CONTROL",
                                         "CMICD_M0_IDM_IDM_RESET_STATUS",
                                         "CMICD_M0_IDM_IO_CONTROL_DIRECT",
                                         "CMICD_M0_IDM_IO_STATUS",
                                         "CMICD_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "CMICD_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "CMICD_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "CMICD_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "CMICD_S0_IDM_IDM_ERROR_LOG_ID",
                                         "CMICD_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "CMICD_S0_IDM_IDM_IO_CONTROL_DIRECT",
                                         "CMICD_S0_IDM_IDM_IO_STATUS",
                                         "CMICD_S0_IDM_IDM_RESET_CONTROL",
                                         "CMICD_S0_IDM_IDM_RESET_READ_ID",
                                         "CMICD_S0_IDM_IDM_RESET_STATUS",
                                         "CMICD_S0_IDM_IDM_RESET_WRITE_ID",
                                         "CMIC_FINE_GRAIN_COUNTERS_CTRL",
                                         "CMIC_FINE_GRAIN_COUNTERS_NS_VALUE",
                                         "CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE",
                                         "CMIC_FSCHAN_ADDRESS",
                                         "CMIC_FSCHAN_DATA32",
                                         "CMIC_FSCHAN_DATA64_HI",
                                         "CMIC_FSCHAN_DATA64_LO",
                                         "CMIC_FSCHAN_OPCODE",
                                         "CMIC_FSCHAN_STATUS",
                                         "CMIC_FSRF_STBY_CONTROL",
                                         "CMIC_GP_AUX_SEL",
                                         "CMIC_GP_DATA_OUT",
                                         "CMIC_GP_INT_CLR",
                                         "CMIC_GP_INT_DE",
                                         "CMIC_GP_INT_EDGE",
                                         "CMIC_GP_INT_MSK",
                                         "CMIC_GP_INT_MSTAT",
                                         "CMIC_GP_INT_STAT",
                                         "CMIC_GP_INT_TYPE",
                                         "CMIC_GP_OUT_EN",
                                         "CMIC_GP_PAD_RES",
                                         "CMIC_GP_PRB_ENABLE",
                                         "CMIC_GP_PRB_OE",
                                         "CMIC_GP_RES_EN",
                                         "CMIC_GP_TEST_ENABLE",
                                         "CMIC_GP_TEST_INPUT",
                                         "CMIC_GP_TEST_OUTPUT",
                                         "CMIC_I2CM_SMBUS_ADDRESS",
                                         "CMIC_I2CM_SMBUS_BIT_BANG_CONTROL",
                                         "CMIC_I2CM_SMBUS_EVENT_ENABLE",
                                         "CMIC_I2CM_SMBUS_EVENT_STATUS",
                                         "CMIC_I2CM_SMBUS_MASTER_COMMAND",
                                         "CMIC_I2CM_SMBUS_MASTER_DATA_READ",
                                         "CMIC_I2CM_SMBUS_MASTER_DATA_WRITE",
                                         "CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL",
                                         "CMIC_I2CM_SMBUS_SLAVE_COMMAND",
                                         "CMIC_I2CM_SMBUS_SLAVE_DATA_READ",
                                         "CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE",
                                         "CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL",
                                         "CMIC_I2CM_SMBUS_TIMING_CONFIG",
                                         "CMIC_INTR_PKT_PACING_DELAY",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_24_27",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_28_31",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_32_35",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_36_39",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_40_43",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_44_47",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_48_51",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_52_55",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_56_59",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_60_63",
                                         "CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR",
                                         "CMIC_LEDUP0_SCANOUT_COUNT_UPPER",
                                         "CMIC_LEDUP0_TM_CONTROL",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_24_27",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_28_31",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_32_35",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_36_39",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_40_43",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_44_47",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_48_51",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_52_55",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_56_59",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_60_63",
                                         "CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR",
                                         "CMIC_LEDUP1_SCANOUT_COUNT_UPPER",
                                         "CMIC_LEDUP1_TM_CONTROL",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_24_27",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_28_31",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_32_35",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_36_39",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_40_43",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_44_47",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_48_51",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_52_55",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_56_59",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_60_63",
                                         "CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDR",
                                         "CMIC_LEDUP2_SCANOUT_COUNT_UPPER",
                                         "CMIC_LEDUP2_TM_CONTROL",
                                         "CMICM_BSPI_B0_CNTRL",
                                         "CMICM_BSPI_B0_STATUS",
                                         "CMICM_BSPI_B1_CNTRL",
                                         "CMICM_BSPI_B1_STATUS",
                                         "CMICM_BSPI_BUSY_STATUS",
                                         "CMICM_BSPI_INTR_STATUS",
                                         "CMICM_BSPI_MAST_N_BOOT",
                                         "CMICM_COMMON_CONFIG",
                                         "CMIC_MIIM_AUTO_SCAN_ADDRESS",
                                         "CMIC_MIIM_BUS_SEL_MAP_109_100",
                                         "CMIC_MIIM_BUS_SEL_MAP_119_110",
                                         "CMIC_MIIM_BUS_SEL_MAP_129_120",
                                         "CMIC_MIIM_BUS_SEL_MAP_139_130",
                                         "CMIC_MIIM_BUS_SEL_MAP_149_140",
                                         "CMIC_MIIM_BUS_SEL_MAP_159_150",
                                         "CMIC_MIIM_BUS_SEL_MAP_169_160",
                                         "CMIC_MIIM_BUS_SEL_MAP_179_170",
                                         "CMIC_MIIM_BUS_SEL_MAP_189_180",
                                         "CMIC_MIIM_BUS_SEL_MAP_19_10",
                                         "CMIC_MIIM_BUS_SEL_MAP_191_190",
                                         "CMIC_MIIM_BUS_SEL_MAP_29_20",
                                         "CMIC_MIIM_BUS_SEL_MAP_39_30",
                                         "CMIC_MIIM_BUS_SEL_MAP_49_40",
                                         "CMIC_MIIM_BUS_SEL_MAP_59_50",
                                         "CMIC_MIIM_BUS_SEL_MAP_69_60",
                                         "CMIC_MIIM_BUS_SEL_MAP_79_70",
                                         "CMIC_MIIM_BUS_SEL_MAP_89_80",
                                         "CMIC_MIIM_BUS_SEL_MAP_9_0",
                                         "CMIC_MIIM_BUS_SEL_MAP_99_90",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92",
                                         "CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96",
                                         "CMIC_MIIM_LINK_STATUS_0",
                                         "CMIC_MIIM_LINK_STATUS_1",
                                         "CMIC_MIIM_LINK_STATUS_2",
                                         "CMIC_MIIM_LINK_STATUS_3",
                                         "CMIC_MIIM_LINK_STATUS_4",
                                         "CMIC_MIIM_LINK_STATUS_5",
                                         "CMIC_MIIM_PAUSE_MIIM_ADDRESS",
                                         "CMIC_MIIM_PAUSE_SCAN_PORTS_0",
                                         "CMIC_MIIM_PAUSE_SCAN_PORTS_1",
                                         "CMIC_MIIM_PAUSE_SCAN_PORTS_2",
                                         "CMIC_MIIM_PAUSE_SCAN_PORTS_3",
                                         "CMIC_MIIM_PAUSE_SCAN_PORTS_4",
                                         "CMIC_MIIM_PAUSE_SCAN_PORTS_5",
                                         "CMIC_MIIM_PROTOCOL_MAP_0",
                                         "CMIC_MIIM_PROTOCOL_MAP_1",
                                         "CMIC_MIIM_PROTOCOL_MAP_2",
                                         "CMIC_MIIM_PROTOCOL_MAP_3",
                                         "CMIC_MIIM_PROTOCOL_MAP_4",
                                         "CMIC_MIIM_PROTOCOL_MAP_5",
                                         "CMIC_MIIM_RX_PAUSE_CAPABILITY_0",
                                         "CMIC_MIIM_RX_PAUSE_CAPABILITY_1",
                                         "CMIC_MIIM_RX_PAUSE_CAPABILITY_2",
                                         "CMIC_MIIM_RX_PAUSE_CAPABILITY_3",
                                         "CMIC_MIIM_RX_PAUSE_CAPABILITY_4",
                                         "CMIC_MIIM_RX_PAUSE_CAPABILITY_5",
                                         "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0",
                                         "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1",
                                         "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2",
                                         "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3",
                                         "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4",
                                         "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5",
                                         "CMIC_MIIM_RX_PAUSE_STATUS_0",
                                         "CMIC_MIIM_RX_PAUSE_STATUS_1",
                                         "CMIC_MIIM_RX_PAUSE_STATUS_2",
                                         "CMIC_MIIM_RX_PAUSE_STATUS_3",
                                         "CMIC_MIIM_RX_PAUSE_STATUS_4",
                                         "CMIC_MIIM_RX_PAUSE_STATUS_5",
                                         "CMIC_MIIM_SCAN_PORTS_0",
                                         "CMIC_MIIM_SCAN_PORTS_1",
                                         "CMIC_MIIM_SCAN_PORTS_2",
                                         "CMIC_MIIM_SCAN_PORTS_3",
                                         "CMIC_MIIM_SCAN_PORTS_4",
                                         "CMIC_MIIM_SCAN_PORTS_5",
                                         "CMIC_MIIM_SCAN_STATUS",
                                         "CMIC_MIIM_TX_PAUSE_CAPABILITY_0",
                                         "CMIC_MIIM_TX_PAUSE_CAPABILITY_1",
                                         "CMIC_MIIM_TX_PAUSE_CAPABILITY_2",
                                         "CMIC_MIIM_TX_PAUSE_CAPABILITY_3",
                                         "CMIC_MIIM_TX_PAUSE_CAPABILITY_4",
                                         "CMIC_MIIM_TX_PAUSE_CAPABILITY_5",
                                         "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0",
                                         "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1",
                                         "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2",
                                         "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3",
                                         "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4",
                                         "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5",
                                         "CMIC_MIIM_TX_PAUSE_STATUS_0",
                                         "CMIC_MIIM_TX_PAUSE_STATUS_1",
                                         "CMIC_MIIM_TX_PAUSE_STATUS_2",
                                         "CMIC_MIIM_TX_PAUSE_STATUS_3",
                                         "CMIC_MIIM_TX_PAUSE_STATUS_4",
                                         "CMIC_MIIM_TX_PAUSE_STATUS_5",
                                         "CMIC_MISC_CONTROL",
                                         "CMIC_MMU_COSLC_COUNT_ADDR",
                                         "CMIC_MMU_COSLC_COUNT_DATA",
                                         "CMICM_REVID",
                                         "CMIC_OVERRIDE_STRAP",
                                         "CMIC_PCIE_CONFIG",
                                         "CMIC_PCIE_ERROR_STATUS",
                                         "CMIC_PCIE_ERROR_STATUS_CLR",
                                         "CMIC_PCIE_USERIF_PURGE_STATUS",
                                         "CMIC_PCIE_USERIF_STATUS",
                                         "CMIC_PCIE_USERIF_STATUS_CLR",
                                         "CMIC_PCIE_USERIF_STATUS_MASK",
                                         "CMIC_PCIE_USERIF_TIMEOUT",
                                         "CMIC_PIO_IC_AR_ARB_MI0",
                                         "CMIC_PIO_IC_AR_ARB_MI1",
                                         "CMIC_PIO_IC_AR_ARB_MI2",
                                         "CMIC_PIO_IC_AR_ARB_MI3",
                                         "CMIC_PIO_IC_AR_ARB_MI4",
                                         "CMIC_PIO_IC_AR_ARB_MI5",
                                         "CMIC_PIO_IC_AR_ARB_MI6",
                                         "CMIC_PIO_IC_AR_ARB_MI7",
                                         "CMIC_PIO_IC_AW_ARB_MI0",
                                         "CMIC_PIO_IC_AW_ARB_MI1",
                                         "CMIC_PIO_IC_AW_ARB_MI2",
                                         "CMIC_PIO_IC_AW_ARB_MI3",
                                         "CMIC_PIO_IC_AW_ARB_MI4",
                                         "CMIC_PIO_IC_AW_ARB_MI5",
                                         "CMIC_PIO_IC_AW_ARB_MI6",
                                         "CMIC_PIO_IC_AW_ARB_MI7",
                                         "CMIC_PIO_IC_CFG_REG_0",
                                         "CMIC_PIO_IC_CFG_REG_1",
                                         "CMIC_PIO_IC_CFG_REG_2",
                                         "CMIC_PIO_IC_ID_REG_0",
                                         "CMIC_PIO_IC_ID_REG_1",
                                         "CMIC_PIO_IC_ID_REG_2",
                                         "CMIC_PIO_IC_ID_REG_3",
                                         "CMIC_PIO_IC_PER_REG_0",
                                         "CMIC_PIO_IC_PER_REG_1",
                                         "CMIC_PIO_IC_PER_REG_2",
                                         "CMIC_PIO_IC_PER_REG_3",
                                         "CMIC_PIO_MCS_ACCESS_PAGE",
                                         "CMIC_PKT_COS_0",
                                         "CMIC_PKT_COS_1",
                                         "CMIC_PKT_COS_QUEUES_HI",
                                         "CMIC_PKT_COS_QUEUES_LO",
                                         "CMIC_PKT_COUNT_FROMCPU",
                                         "CMIC_PKT_COUNT_FROMCPU_MH",
                                         "CMIC_PKT_COUNT_INTR",
                                         "CMIC_PKT_COUNT_PIO",
                                         "CMIC_PKT_COUNT_PIO_REPLY",
                                         "CMIC_PKT_COUNT_SCHAN",
                                         "CMIC_PKT_COUNT_SCHAN_REP",
                                         "CMIC_PKT_COUNT_TOCPUD",
                                         "CMIC_PKT_COUNT_TOCPUDM",
                                         "CMIC_PKT_COUNT_TOCPUE",
                                         "CMIC_PKT_COUNT_TOCPUEM",
                                         "CMIC_PKT_CTRL",
                                         "CMIC_PKT_ETHER_SIG",
                                         "CMIC_PKT_LMAC0_HI",
                                         "CMIC_PKT_LMAC0_LO",
                                         "CMIC_PKT_LMAC1_HI",
                                         "CMIC_PKT_LMAC1_LO",
                                         "CMIC_PKT_PORTS_0",
                                         "CMIC_PKT_PORTS_1",
                                         "CMIC_PKT_PORTS_2",
                                         "CMIC_PKT_PORTS_3",
                                         "CMIC_PKT_PORTS_4",
                                         "CMIC_PKT_PORTS_5",
                                         "CMIC_PKT_PORTS_6",
                                         "CMIC_PKT_PORTS_7",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_0",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_1",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_10",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_11",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_12",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_13",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_14",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_15",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_16",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_17",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_18",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_19",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_2",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_20",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_21",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_22",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_23",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_24",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_25",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_26",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_27",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_28",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_29",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_3",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_30",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_31",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_32",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_33",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_34",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_35",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_36",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_37",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_38",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_39",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_4",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_40",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_41",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_42",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_43",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_44",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_45",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_46",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_47",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_48",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_49",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_5",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_50",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_51",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_52",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_53",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_54",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_55",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_56",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_57",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_58",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_59",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_6",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_60",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_61",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_62",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_63",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_7",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_8",
                                         "CMIC_PKT_PRI_MAP_TABLE_ENTRY_9",
                                         "CMIC_PKT_REASON_0_TYPE0",
                                         "CMIC_PKT_REASON_0_TYPE1",
                                         "CMIC_PKT_REASON_0_TYPE10",
                                         "CMIC_PKT_REASON_0_TYPE11",
                                         "CMIC_PKT_REASON_0_TYPE12",
                                         "CMIC_PKT_REASON_0_TYPE13",
                                         "CMIC_PKT_REASON_0_TYPE14",
                                         "CMIC_PKT_REASON_0_TYPE15",
                                         "CMIC_PKT_REASON_0_TYPE2",
                                         "CMIC_PKT_REASON_0_TYPE3",
                                         "CMIC_PKT_REASON_0_TYPE4",
                                         "CMIC_PKT_REASON_0_TYPE5",
                                         "CMIC_PKT_REASON_0_TYPE6",
                                         "CMIC_PKT_REASON_0_TYPE7",
                                         "CMIC_PKT_REASON_0_TYPE8",
                                         "CMIC_PKT_REASON_0_TYPE9",
                                         "CMIC_PKT_REASON_1_TYPE0",
                                         "CMIC_PKT_REASON_1_TYPE1",
                                         "CMIC_PKT_REASON_1_TYPE10",
                                         "CMIC_PKT_REASON_1_TYPE11",
                                         "CMIC_PKT_REASON_1_TYPE12",
                                         "CMIC_PKT_REASON_1_TYPE13",
                                         "CMIC_PKT_REASON_1_TYPE14",
                                         "CMIC_PKT_REASON_1_TYPE15",
                                         "CMIC_PKT_REASON_1_TYPE2",
                                         "CMIC_PKT_REASON_1_TYPE3",
                                         "CMIC_PKT_REASON_1_TYPE4",
                                         "CMIC_PKT_REASON_1_TYPE5",
                                         "CMIC_PKT_REASON_1_TYPE6",
                                         "CMIC_PKT_REASON_1_TYPE7",
                                         "CMIC_PKT_REASON_1_TYPE8",
                                         "CMIC_PKT_REASON_1_TYPE9",
                                         "CMIC_PKT_REASON_2_TYPE0",
                                         "CMIC_PKT_REASON_2_TYPE1",
                                         "CMIC_PKT_REASON_2_TYPE10",
                                         "CMIC_PKT_REASON_2_TYPE11",
                                         "CMIC_PKT_REASON_2_TYPE12",
                                         "CMIC_PKT_REASON_2_TYPE13",
                                         "CMIC_PKT_REASON_2_TYPE14",
                                         "CMIC_PKT_REASON_2_TYPE15",
                                         "CMIC_PKT_REASON_2_TYPE2",
                                         "CMIC_PKT_REASON_2_TYPE3",
                                         "CMIC_PKT_REASON_2_TYPE4",
                                         "CMIC_PKT_REASON_2_TYPE5",
                                         "CMIC_PKT_REASON_2_TYPE6",
                                         "CMIC_PKT_REASON_2_TYPE7",
                                         "CMIC_PKT_REASON_2_TYPE8",
                                         "CMIC_PKT_REASON_2_TYPE9",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE0",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE1",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE10",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE11",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE12",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE13",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE14",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE15",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE2",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE3",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE4",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE5",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE6",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE7",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE8",
                                         "CMIC_PKT_REASON_DIRECT_0_TYPE9",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE0",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE1",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE10",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE11",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE12",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE13",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE14",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE15",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE2",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE3",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE4",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE5",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE6",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE7",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE8",
                                         "CMIC_PKT_REASON_DIRECT_1_TYPE9",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE0",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE1",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE10",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE11",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE12",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE13",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE14",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE15",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE2",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE3",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE4",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE5",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE6",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE7",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE8",
                                         "CMIC_PKT_REASON_DIRECT_2_TYPE9",
                                         "CMIC_PKT_REASON_MINI_0_TYPE0",
                                         "CMIC_PKT_REASON_MINI_0_TYPE1",
                                         "CMIC_PKT_REASON_MINI_0_TYPE10",
                                         "CMIC_PKT_REASON_MINI_0_TYPE11",
                                         "CMIC_PKT_REASON_MINI_0_TYPE12",
                                         "CMIC_PKT_REASON_MINI_0_TYPE13",
                                         "CMIC_PKT_REASON_MINI_0_TYPE14",
                                         "CMIC_PKT_REASON_MINI_0_TYPE15",
                                         "CMIC_PKT_REASON_MINI_0_TYPE2",
                                         "CMIC_PKT_REASON_MINI_0_TYPE3",
                                         "CMIC_PKT_REASON_MINI_0_TYPE4",
                                         "CMIC_PKT_REASON_MINI_0_TYPE5",
                                         "CMIC_PKT_REASON_MINI_0_TYPE6",
                                         "CMIC_PKT_REASON_MINI_0_TYPE7",
                                         "CMIC_PKT_REASON_MINI_0_TYPE8",
                                         "CMIC_PKT_REASON_MINI_0_TYPE9",
                                         "CMIC_PKT_REASON_MINI_1_TYPE0",
                                         "CMIC_PKT_REASON_MINI_1_TYPE1",
                                         "CMIC_PKT_REASON_MINI_1_TYPE10",
                                         "CMIC_PKT_REASON_MINI_1_TYPE11",
                                         "CMIC_PKT_REASON_MINI_1_TYPE12",
                                         "CMIC_PKT_REASON_MINI_1_TYPE13",
                                         "CMIC_PKT_REASON_MINI_1_TYPE14",
                                         "CMIC_PKT_REASON_MINI_1_TYPE15",
                                         "CMIC_PKT_REASON_MINI_1_TYPE2",
                                         "CMIC_PKT_REASON_MINI_1_TYPE3",
                                         "CMIC_PKT_REASON_MINI_1_TYPE4",
                                         "CMIC_PKT_REASON_MINI_1_TYPE5",
                                         "CMIC_PKT_REASON_MINI_1_TYPE6",
                                         "CMIC_PKT_REASON_MINI_1_TYPE7",
                                         "CMIC_PKT_REASON_MINI_1_TYPE8",
                                         "CMIC_PKT_REASON_MINI_1_TYPE9",
                                         "CMIC_PKT_REASON_MINI_2_TYPE0",
                                         "CMIC_PKT_REASON_MINI_2_TYPE1",
                                         "CMIC_PKT_REASON_MINI_2_TYPE10",
                                         "CMIC_PKT_REASON_MINI_2_TYPE11",
                                         "CMIC_PKT_REASON_MINI_2_TYPE12",
                                         "CMIC_PKT_REASON_MINI_2_TYPE13",
                                         "CMIC_PKT_REASON_MINI_2_TYPE14",
                                         "CMIC_PKT_REASON_MINI_2_TYPE15",
                                         "CMIC_PKT_REASON_MINI_2_TYPE2",
                                         "CMIC_PKT_REASON_MINI_2_TYPE3",
                                         "CMIC_PKT_REASON_MINI_2_TYPE4",
                                         "CMIC_PKT_REASON_MINI_2_TYPE5",
                                         "CMIC_PKT_REASON_MINI_2_TYPE6",
                                         "CMIC_PKT_REASON_MINI_2_TYPE7",
                                         "CMIC_PKT_REASON_MINI_2_TYPE8",
                                         "CMIC_PKT_REASON_MINI_2_TYPE9",
                                         "CMIC_PKT_RMAC",
                                         "CMIC_PKT_RMAC_HI",
                                         "CMIC_PKT_RMH0",
                                         "CMIC_PKT_RMH1",
                                         "CMIC_PKT_RMH2",
                                         "CMIC_PKT_RMH3",
                                         "CMIC_PKT_VLAN",
                                         "CMIC_RPE0_MAX_CELL_LIMIT",
                                         "CMIC_RPE1_MAX_CELL_LIMIT",
                                         "CMIC_RPE_DEBUG",
                                         "CMIC_RPE_IRQ_STAT0",
                                         "CMIC_RPE_IRQ_STAT1",
                                         "CMIC_RPE_IRQ_STAT3",
                                         "CMIC_RPE_IRQ_STAT4",
                                         "CMIC_RPE_IRQ_STAT5",
                                         "CMIC_RPE_IRQ_STAT6",
                                         "CMIC_RPE_MAX_CELL_LIMIT",
                                         "CMIC_RPE_MIIM_ADDRESS",
                                         "CMIC_RPE_MIIM_CTRL",
                                         "CMIC_RPE_MIIM_PARAM",
                                         "CMIC_RPE_MIIM_READ_DATA",
                                         "CMIC_RPE_MIIM_STAT",
                                         "CMIC_RPE_PCIE_IRQ_MASK0",
                                         "CMIC_RPE_RCPU_IRQ_MASK0",
                                         "CMIC_RPE_RCPU_IRQ_MASK1",
                                         "CMIC_RPE_RCPU_IRQ_MASK2",
                                         "CMIC_RPE_RCPU_IRQ_MASK3",
                                         "CMIC_RPE_RCPU_IRQ_MASK4",
                                         "CMIC_RPE_RCPU_IRQ_MASK5",
                                         "CMIC_RPE_RCPU_IRQ_MASK6",
                                         "CMIC_RPE_STAT",
                                         "CMIC_RPE_STAT_CLR",
                                         "CMIC_RPE_SW_INTR_CONFIG",
                                         "CMIC_RPE_UC0_IRQ_MASK0",
                                         "CMIC_RPE_UC1_IRQ_MASK0",
                                         "CMIC_RXBUF_BLOCK_DATABUF_ALLOC",
                                         "CMIC_RXBUF_BLOCK_STATUSBUF_ALLOC",
                                         "CMIC_RXBUF_CONFIG",
                                         "CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES",
                                         "CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES",
                                         "CMIC_RXBUF_DATABUF_TM_0",
                                         "CMIC_RXBUF_DATABUF_TM_1",
                                         "CMIC_RXBUF_DATABUF_TM_2",
                                         "CMIC_RXBUF_ECCERR_CONTROL",
                                         "CMIC_RXBUF_EPINTF_BUF_DEPTH",
                                         "CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS",
                                         "CMIC_RXBUF_STATBUF_TM_0",
                                         "CMIC_RXBUF_STATBUF_TM_1",
                                         "CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIES",
                                         "CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIES",
                                         "CMIC_SEMAPHORE_10_SHADOW",
                                         "CMIC_SEMAPHORE_11_SHADOW",
                                         "CMIC_SEMAPHORE_12_SHADOW",
                                         "CMIC_SEMAPHORE_13_SHADOW",
                                         "CMIC_SEMAPHORE_14_SHADOW",
                                         "CMIC_SEMAPHORE_15_SHADOW",
                                         "CMIC_SEMAPHORE_16_SHADOW",
                                         "CMIC_SEMAPHORE_17_SHADOW",
                                         "CMIC_SEMAPHORE_18_SHADOW",
                                         "CMIC_SEMAPHORE_19_SHADOW",
                                         "CMIC_SEMAPHORE_1_SHADOW",
                                         "CMIC_SEMAPHORE_20_SHADOW",
                                         "CMIC_SEMAPHORE_21_SHADOW",
                                         "CMIC_SEMAPHORE_22_SHADOW",
                                         "CMIC_SEMAPHORE_23_SHADOW",
                                         "CMIC_SEMAPHORE_24_SHADOW",
                                         "CMIC_SEMAPHORE_25_SHADOW",
                                         "CMIC_SEMAPHORE_26_SHADOW",
                                         "CMIC_SEMAPHORE_27_SHADOW",
                                         "CMIC_SEMAPHORE_28_SHADOW",
                                         "CMIC_SEMAPHORE_29_SHADOW",
                                         "CMIC_SEMAPHORE_2_SHADOW",
                                         "CMIC_SEMAPHORE_30_SHADOW",
                                         "CMIC_SEMAPHORE_31_SHADOW",
                                         "CMIC_SEMAPHORE_32_SHADOW",
                                         "CMIC_SEMAPHORE_3_SHADOW",
                                         "CMIC_SEMAPHORE_4_SHADOW",
                                         "CMIC_SEMAPHORE_5_SHADOW",
                                         "CMIC_SEMAPHORE_6_SHADOW",
                                         "CMIC_SEMAPHORE_7_SHADOW",
                                         "CMIC_SEMAPHORE_8_SHADOW",
                                         "CMIC_SEMAPHORE_9_SHADOW",
                                         "CMIC_SRAM_TM0_CONTROL",
                                         "CMIC_SRAM_TM1_CONTROL",
                                         "CMIC_SRAM_TM2_CONTROL",
                                         "CMIC_SRAM_TM3_CONTROL",
                                         "CMIC_SW_RST",
                                         "CMIC_TIM0_TIMER1BGLOAD",
                                         "CMIC_TIM0_TIMER1CONTROL",
                                         "CMIC_TIM0_TIMER1INTCLR",
                                         "CMIC_TIM0_TIMER1LOAD",
                                         "CMIC_TIM0_TIMER1MIS",
                                         "CMIC_TIM0_TIMER1RIS",
                                         "CMIC_TIM0_TIMER1VALUE",
                                         "CMIC_TIM0_TIMER2BGLOAD",
                                         "CMIC_TIM0_TIMER2CONTROL",
                                         "CMIC_TIM0_TIMER2INTCLR",
                                         "CMIC_TIM0_TIMER2LOAD",
                                         "CMIC_TIM0_TIMER2MIS",
                                         "CMIC_TIM0_TIMER2RIS",
                                         "CMIC_TIM0_TIMER2VALUE",
                                         "CMIC_TIM0_TIMERITCR",
                                         "CMIC_TIM0_TIMERITOP",
                                         "CMIC_TIM0_TIMERPCELLID0",
                                         "CMIC_TIM0_TIMERPCELLID1",
                                         "CMIC_TIM0_TIMERPCELLID2",
                                         "CMIC_TIM0_TIMERPCELLID3",
                                         "CMIC_TIM0_TIMERPERIPHID0",
                                         "CMIC_TIM0_TIMERPERIPHID1",
                                         "CMIC_TIM0_TIMERPERIPHID2",
                                         "CMIC_TIM0_TIMERPERIPHID3",
                                         "CMIC_TIM1_TIMER1BGLOAD",
                                         "CMIC_TIM1_TIMER1CONTROL",
                                         "CMIC_TIM1_TIMER1INTCLR",
                                         "CMIC_TIM1_TIMER1LOAD",
                                         "CMIC_TIM1_TIMER1MIS",
                                         "CMIC_TIM1_TIMER1RIS",
                                         "CMIC_TIM1_TIMER1VALUE",
                                         "CMIC_TIM1_TIMER2BGLOAD",
                                         "CMIC_TIM1_TIMER2CONTROL",
                                         "CMIC_TIM1_TIMER2INTCLR",
                                         "CMIC_TIM1_TIMER2LOAD",
                                         "CMIC_TIM1_TIMER2MIS",
                                         "CMIC_TIM1_TIMER2RIS",
                                         "CMIC_TIM1_TIMER2VALUE",
                                         "CMIC_TIM1_TIMERITCR",
                                         "CMIC_TIM1_TIMERITOP",
                                         "CMIC_TIM1_TIMERPCELLID0",
                                         "CMIC_TIM1_TIMERPCELLID1",
                                         "CMIC_TIM1_TIMERPCELLID2",
                                         "CMIC_TIM1_TIMERPCELLID3",
                                         "CMIC_TIM1_TIMERPERIPHID0",
                                         "CMIC_TIM1_TIMERPERIPHID1",
                                         "CMIC_TIM1_TIMERPERIPHID2",
                                         "CMIC_TIM1_TIMERPERIPHID3",
                                         "CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRL",
                                         "CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRL",
                                         "CMIC_TIMESYNC_CAPTURE_STATUS_1",
                                         "CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1",
                                         "CMIC_TIMESYNC_COUNTER_CONFIG_SELECT",
                                         "CMIC_TIMESYNC_FIFO_STATUS",
                                         "CMIC_TIMESYNC_GPIO_0_CTRL",
                                         "CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_0_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_1_CTRL",
                                         "CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_1_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_2_CTRL",
                                         "CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_2_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_3_CTRL",
                                         "CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_3_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_4_CTRL",
                                         "CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_4_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_5_CTRL",
                                         "CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_5_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER",
                                         "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER",
                                         "CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRL",
                                         "CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRL",
                                         "CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRL",
                                         "CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRL",
                                         "CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRL",
                                         "CMIC_TIMESYNC_TIME_CAPTURE_CONTROL",
                                         "CMIC_TIMESYNC_TIME_CAPTURE_MODE",
                                         "CMIC_TIMESYNC_TM",
                                         "CMIC_TIMESYNC_TS0_COUNTER_ENABLE",
                                         "CMIC_TIMESYNC_TS0_FREQ_CTRL_FRAC",
                                         "CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWER",
                                         "CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPER",
                                         "CMIC_TIMESYNC_TS1_COUNTER_ENABLE",
                                         "CMIC_TIMESYNC_TS1_FREQ_CTRL_FRAC",
                                         "CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWER",
                                         "CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPER",
                                         "CMIC_TXBUF_CMC0_PKT_CNT",
                                         "CMIC_TXBUF_CMC1_PKT_CNT",
                                         "CMIC_TXBUF_CMC2_PKT_CNT",
                                         "CMIC_TXBUF_CONFIG",
                                         "CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES",
                                         "CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES",
                                         "CMIC_TXBUF_DATABUF_TM_0",
                                         "CMIC_TXBUF_DATABUF_TM_1",
                                         "CMIC_TXBUF_DEBUG",
                                         "CMIC_TXBUF_ECCERR_CONTROL",
                                         "CMIC_TXBUF_IPINTF_BUF_DEPTH",
                                         "CMIC_TXBUF_IPINTF_INTERFACE_CREDITS",
                                         "CMIC_TXBUF_MAX_BUF_LIMITS",
                                         "CMIC_TXBUF_MHDRBUF_TM_0",
                                         "CMIC_TXBUF_MIN_BUF_LIMITS",
                                         "CMIC_TXBUF_RPE_PKT_CNT",
                                         "CMIC_TXBUF_STAT",
                                         "CMIC_TXBUF_STAT_CLR",
                                         "CMIC_UC0_CONFIG",
                                         "CMIC_UC1_CONFIG",
                                         "COMMAND_CONFIG",
                                         "CRPS_CNTCMD_PKTSIZE_COMPENSATION_SETTING",
                                         "CRPS_CNT_PROCESSOR_READ",
                                         "CRPS_CNT_PROCESSOR_READ_16",
                                         "CRPS_CNT_PROCESSOR_READ_17",
                                         "CRPS_CRPS_0_CNTS_MEM",
                                         "CRPS_CRPS_0_OVTH_MEM",
                                         "CRPS_CRPS_0_PRE_READ_MEM",
                                         "CRPS_CRPS_0_TO_3_PRE_RD_FIFO_STS_1",
                                         "CRPS_CRPS_0_TO_3_PRE_READ_MEM",
                                         "CRPS_CRPS_10_CNTS_MEM",
                                         "CRPS_CRPS_10_OVTH_MEM",
                                         "CRPS_CRPS_10_PRE_READ_MEM",
                                         "CRPS_CRPS_11_CNTS_MEM",
                                         "CRPS_CRPS_11_OVTH_MEM",
                                         "CRPS_CRPS_11_PRE_READ_MEM",
                                         "CRPS_CRPS_12_CNTS_MEM",
                                         "CRPS_CRPS_12_OVTH_MEM",
                                         "CRPS_CRPS_12_PRE_READ_MEM",
                                         "CRPS_CRPS_12_TO_17_PRE_RD_FIFO_STS_1",
                                         "CRPS_CRPS_12_TO_17_PRE_READ_MEM",
                                         "CRPS_CRPS_13_CNTS_MEM",
                                         "CRPS_CRPS_13_OVTH_MEM",
                                         "CRPS_CRPS_13_PRE_READ_MEM",
                                         "CRPS_CRPS_14_CNTS_MEM",
                                         "CRPS_CRPS_14_OVTH_MEM",
                                         "CRPS_CRPS_14_PRE_READ_MEM",
                                         "CRPS_CRPS_15_CNTS_MEM",
                                         "CRPS_CRPS_15_OVTH_MEM",
                                         "CRPS_CRPS_15_PRE_READ_MEM",
                                         "CRPS_CRPS_16_CNTS_MEM",
                                         "CRPS_CRPS_16_OVTH_MEM",
                                         "CRPS_CRPS_16_PRE_READ_MEM",
                                         "CRPS_CRPS_17_CNTS_MEM",
                                         "CRPS_CRPS_17_OVTH_MEM",
                                         "CRPS_CRPS_17_PRE_READ_MEM",
                                         "CRPS_CRPS_1_CNTS_MEM",
                                         "CRPS_CRPS_1_OVTH_MEM",
                                         "CRPS_CRPS_1_PRE_READ_MEM",
                                         "CRPS_CRPS_2_CNTS_MEM",
                                         "CRPS_CRPS_2_OVTH_MEM",
                                         "CRPS_CRPS_2_PRE_READ_MEM",
                                         "CRPS_CRPS_3_CNTS_MEM",
                                         "CRPS_CRPS_3_OVTH_MEM",
                                         "CRPS_CRPS_3_PRE_READ_MEM",
                                         "CRPS_CRPS_4_CNTS_MEM",
                                         "CRPS_CRPS_4_OVTH_MEM",
                                         "CRPS_CRPS_4_PRE_READ_MEM",
                                         "CRPS_CRPS_4_TO_7_PRE_RD_FIFO_STS_1",
                                         "CRPS_CRPS_4_TO_7_PRE_READ_MEM",
                                         "CRPS_CRPS_5_CNTS_MEM",
                                         "CRPS_CRPS_5_OVTH_MEM",
                                         "CRPS_CRPS_5_PRE_READ_MEM",
                                         "CRPS_CRPS_6_CNTS_MEM",
                                         "CRPS_CRPS_6_OVTH_MEM",
                                         "CRPS_CRPS_6_PRE_READ_MEM",
                                         "CRPS_CRPS_7_CNTS_MEM",
                                         "CRPS_CRPS_7_OVTH_MEM",
                                         "CRPS_CRPS_7_PRE_READ_MEM",
                                         "CRPS_CRPS_8_CNTS_MEM",
                                         "CRPS_CRPS_8_OVTH_MEM",
                                         "CRPS_CRPS_8_PRE_READ_MEM",
                                         "CRPS_CRPS_8_TO_11_PRE_RD_FIFO_STS_1",
                                         "CRPS_CRPS_8_TO_11_PRE_READ_MEM",
                                         "CRPS_CRPS_9_CNTS_MEM",
                                         "CRPS_CRPS_9_OVTH_MEM",
                                         "CRPS_CRPS_9_PRE_READ_MEM",
                                         "CRPS_CRPS_CACHE_RD_RESULTS_0_TO_3",
                                         "CRPS_CRPS_CACHE_RD_RESULTS_12_TO_17",
                                         "CRPS_CRPS_CACHE_RD_RESULTS_4_TO_7",
                                         "CRPS_CRPS_CACHE_RD_RESULTS_8_TO_11",
                                         "CRPS_CRPS_CNT_OVRF_STS",
                                         "CRPS_CRPS_CNT_SRC_MODE",
                                         "CRPS_CRPS_COUNTER_STS_1",
                                         "CRPS_CRPS_DIRECT_RD_RESULT",
                                         "CRPS_CRPS_DIRECT_RD_RESULT_16",
                                         "CRPS_CRPS_DIRECT_RD_RESULT_17",
                                         "CRPS_CRPS_ECC_ERR_DATA_RST_CFG",
                                         "CRPS_CRPS_LAST_CMD_RCVD",
                                         "CRPS_CRPS_MAX_REFRESH_CFG",
                                         "CRPS_CRPS_MAX_REFRESH_CFG_16",
                                         "CRPS_CRPS_MAX_REFRESH_CFG_17",
                                         "CRPS_CRPS_OVTH_MEM_STS_SEL",
                                         "CRPS_CRPS_SEQUENTIAL_TMR_CFG",
                                         "CRPS_CRPS_SEQUENTIAL_TMR_CFG_16",
                                         "CRPS_CRPS_SEQUENTIAL_TMR_CFG_17",
                                         "CRPS_ECC_1B_ERR_CNT",
                                         "CRPS_ECC_2B_ERR_CNT",
                                         "CRPS_ECC_ERR_1B_INITIATE",
                                         "CRPS_ECC_ERR_2B_INITIATE",
                                         "CRPS_EGQ_0_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE",
                                         "CRPS_EGQ_0_OFFSET_BMAP_B",
                                         "CRPS_EGQ_0_POINTER_MASK_A",
                                         "CRPS_EGQ_0_POINTER_MASK_B",
                                         "CRPS_EGQ_0_TM_OFFSET_BMAP",
                                         "CRPS_EGQ_0_TM_POINTER_MASK",
                                         "CRPS_EGQ_1_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE",
                                         "CRPS_EGQ_1_OFFSET_BMAP_A",
                                         "CRPS_EGQ_1_OFFSET_BMAP_B",
                                         "CRPS_EGQ_1_POINTER_MASK_A",
                                         "CRPS_EGQ_1_POINTER_MASK_B",
                                         "CRPS_EGQ_1_TM_OFFSET_BMAP",
                                         "CRPS_EGQ_1_TM_POINTER_MASK",
                                         "CRPS_EGQ_TM_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE",
                                         "CRPS_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "CRPS_EPNI_0_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE",
                                         "CRPS_EPNI_0_OFFSET_BMAP_A",
                                         "CRPS_EPNI_0_OFFSET_BMAP_B",
                                         "CRPS_EPNI_0_POINTER_MASK_A",
                                         "CRPS_EPNI_0_POINTER_MASK_B",
                                         "CRPS_EPNI_1_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE",
                                         "CRPS_EPNI_1_OFFSET_BMAP_A",
                                         "CRPS_EPNI_1_OFFSET_BMAP_B",
                                         "CRPS_EPNI_1_POINTER_MASK_A",
                                         "CRPS_EPNI_1_POINTER_MASK_B",
                                         "CRPS_ERROR_INITIATION_DATA",
                                         "CRPS_GLOBAL_MEM_OPTIONS",
                                         "CRPS_GTIMER_CONFIGURATION",
                                         "CRPS_GTIMER_TRIGGER",
                                         "CRPS_HEADER_APPEND_PTR_TO_EGQ_0_CNTCMD_HDR_CMP_MAPPING_TABLE",
                                         "CRPS_HEADER_APPEND_PTR_TO_EGQ_1_CNTCMD_HDR_CMP_MAPPING_TABLE",
                                         "CRPS_HEADER_APPEND_PTR_TO_EGQ_TM_CNTCMD_HDR_CMP_MAPPING_TABLE",
                                         "CRPS_HEADER_APPEND_PTR_TO_EPNI_0_CNTCMD_HDR_CMP_MAPPING_TABLE",
                                         "CRPS_HEADER_APPEND_PTR_TO_EPNI_1_CNTCMD_HDR_CMP_MAPPING_TABLE",
                                         "CRPS_IHB_0_POINTER_MASK",
                                         "CRPS_IHB_1_POINTER_MASK",
                                         "CRPS_IN_PP_PORT_TO_EGQ_0_CNTCMD_HDR_CMP_PROFILE_TABLE",
                                         "CRPS_IN_PP_PORT_TO_EGQ_1_CNTCMD_HDR_CMP_PROFILE_TABLE",
                                         "CRPS_IN_PP_PORT_TO_EGQ_TM_CNTCMD_HDR_CMP_PROFILE_TABLE",
                                         "CRPS_IN_PP_PORT_TO_EPNI_0_CNTCMD_HDR_CMP_PROFILE_TABLE",
                                         "CRPS_IN_PP_PORT_TO_EPNI_1_CNTCMD_HDR_CMP_PROFILE_TABLE",
                                         "CRPS_IPT_0_POINTER_MASK",
                                         "CRPS_IPT_1_POINTER_MASK",
                                         "CRPS_IQM_0_OFFSET_BMAP_B",
                                         "CRPS_IQM_0_POINTER_MASK_A",
                                         "CRPS_IQM_0_POINTER_MASK_B",
                                         "CRPS_IQM_1_OFFSET_BMAP_A",
                                         "CRPS_IQM_1_OFFSET_BMAP_B",
                                         "CRPS_IQM_1_POINTER_MASK_A",
                                         "CRPS_IQM_1_POINTER_MASK_B",
                                         "CRPS_IRPP_0_POINTER_MASK_A",
                                         "CRPS_IRPP_0_POINTER_MASK_B",
                                         "CRPS_IRPP_1_OFFSET_BMAP_A",
                                         "CRPS_IRPP_1_OFFSET_BMAP_B",
                                         "CRPS_IRPP_1_POINTER_MASK_A",
                                         "CRPS_IRPP_1_POINTER_MASK_B",
                                         "CRPS_RESERVED_MIRROR_ADDR",
                                         "CRPS_RESERVED_MTCP",
                                         "CRPS_RESERVED_PCMI_0",
                                         "CRPS_RESERVED_PCMI_0_S",
                                         "CRPS_RESERVED_PCMI_0_T",
                                         "CRPS_RESERVED_PCMI_1",
                                         "CRPS_RESERVED_PCMI_1_S",
                                         "CRPS_RESERVED_PCMI_1_T",
                                         "CRPS_RESERVED_PCMI_2",
                                         "CRPS_RESERVED_PCMI_2_S",
                                         "CRPS_RESERVED_PCMI_2_T",
                                         "CRPS_RESERVED_PCMI_3",
                                         "CRPS_RESERVED_PCMI_3_S",
                                         "CRPS_RESERVED_PCMI_3_T",
                                         "CRPS_RESERVED_PCMI_4",
                                         "CRPS_RESERVED_PCMI_4_S",
                                         "CRPS_RESERVED_PCMI_4_T",
                                         "CRPS_RESERVED_SPARE_0",
                                         "CRPS_RESERVED_SPARE_1",
                                         "CRPS_RESERVED_SPARE_2",
                                         "CRPS_RESERVED_SPARE_3",
                                         "CRPS_SBUS_BROADCAST_ID",
                                         "CRPS_SBUS_LAST_IN_CHAIN",
                                         "CRU_CONTROL",
                                         "CRU_CPU0_POWERDOWN",
                                         "CRU_DEBUG",
                                         "CRU_IHOST_PWRDWN_EN",
                                         "CRU_IHOST_PWRDWN_STATUS",
                                         "DMAC_M0_IDM_IDM_RESET_STATUS",
                                         "DMAC_M0_IDM_IO_CONTROL_DIRECT",
                                         "DMAC_M0_IDM_IO_STATUS",
                                         "DMAC_M0_IDM_RESET_CONTROL",
                                         "DMAC_PL330_CC_0",
                                         "DMAC_PL330_CC_1",
                                         "DMAC_PL330_CC_2",
                                         "DMAC_PL330_CC_3",
                                         "DMAC_PL330_CC_4",
                                         "DMAC_PL330_CC_5",
                                         "DMAC_PL330_CC_6",
                                         "DMAC_PL330_CC_7",
                                         "DMAC_PL330_CPC0",
                                         "DMAC_PL330_CPC1",
                                         "DMAC_PL330_CPC2",
                                         "DMAC_PL330_CPC3",
                                         "DMAC_PL330_CPC4",
                                         "DMAC_PL330_CPC5",
                                         "DMAC_PL330_CPC6",
                                         "DMAC_PL330_CPC7",
                                         "DMAC_PL330_CR0",
                                         "DMAC_PL330_CR1",
                                         "DMAC_PL330_CR2",
                                         "DMAC_PL330_CR3",
                                         "DMAC_PL330_CR4",
                                         "DMAC_PL330_CRDN",
                                         "DMAC_PL330_CS0",
                                         "DMAC_PL330_CS1",
                                         "DMAC_PL330_CS2",
                                         "DMAC_PL330_CS3",
                                         "DMAC_PL330_CS4",
                                         "DMAC_PL330_CS5",
                                         "DMAC_PL330_CS6",
                                         "DMAC_PL330_CS7",
                                         "DMAC_PL330_DA_0",
                                         "DMAC_PL330_DA_1",
                                         "DMAC_PL330_DA_2",
                                         "DMAC_PL330_DA_3",
                                         "DMAC_PL330_DA_4",
                                         "DMAC_PL330_DA_5",
                                         "DMAC_PL330_DA_6",
                                         "DMAC_PL330_DA_7",
                                         "DMAC_PL330_DBGCMD",
                                         "DMAC_PL330_DBGINST0",
                                         "DMAC_PL330_DBGINST1",
                                         "DMAC_PL330_DBGSTATUS",
                                         "DMAC_PL330_DPC",
                                         "DMAC_PL330_DS",
                                         "DMAC_PL330_FSC",
                                         "DMAC_PL330_FSM",
                                         "DMAC_PL330_FTC0",
                                         "DMAC_PL330_FTC1",
                                         "DMAC_PL330_FTC2",
                                         "DMAC_PL330_FTC3",
                                         "DMAC_PL330_FTC4",
                                         "DMAC_PL330_FTC5",
                                         "DMAC_PL330_FTC6",
                                         "DMAC_PL330_FTC7",
                                         "DMAC_PL330_FTM",
                                         "DMAC_PL330_INTCLR",
                                         "DMAC_PL330_INTEN",
                                         "DMAC_PL330_INT_EVENT_RIS",
                                         "DMAC_PL330_INTSTATUS",
                                         "DMAC_PL330_LC0_0",
                                         "DMAC_PL330_LC0_1",
                                         "DMAC_PL330_LC0_2",
                                         "DMAC_PL330_LC0_3",
                                         "DMAC_PL330_LC0_4",
                                         "DMAC_PL330_LC0_5",
                                         "DMAC_PL330_LC0_6",
                                         "DMAC_PL330_LC0_7",
                                         "DMAC_PL330_LC1_0",
                                         "DMAC_PL330_LC1_1",
                                         "DMAC_PL330_LC1_2",
                                         "DMAC_PL330_LC1_3",
                                         "DMAC_PL330_LC1_4",
                                         "DMAC_PL330_LC1_5",
                                         "DMAC_PL330_LC1_6",
                                         "DMAC_PL330_LC1_7",
                                         "DMAC_PL330_SA_0",
                                         "DMAC_PL330_SA_1",
                                         "DMAC_PL330_SA_2",
                                         "DMAC_PL330_SA_3",
                                         "DMAC_PL330_SA_4",
                                         "DMAC_PL330_SA_5",
                                         "DMAC_PL330_SA_6",
                                         "DMAC_PL330_SA_7",
                                         "DMAC_PL330_WD",
                                         "DMU_CRU_IHOST_PWR_CONTROL",
                                         "DMU_CRU_IHOST_PWR_CONTROL_STATUS",
                                         "DMU_CRU_IPROC_DEBUG_SEL",
                                         "DMU_CRU_IPROC_DEBUG_STATUS",
                                         "DMU_CRU_RESET",
                                         "DMU_PCU_CHIP_PLL_LOCK_CONTROL",
                                         "DMU_PCU_CHIP_PLL_LOCK_STATUS",
                                         "DMU_PCU_CRU_RESET_REASON",
                                         "DMU_PCU_DEBUG_BUS",
                                         "DMU_PCU_DEBUG_BUS_SEL",
                                         "DMU_PCU_IPROC_CONTROL",
                                         "DMU_PCU_IPROC_RESET_REASON",
                                         "DMU_PCU_IPROC_STATUS",
                                         "DMU_PCU_IPROC_STRAPS_CAPTURED",
                                         "DMU_PCU_IPROC_STRAPS_SW_OVERRIDE",
                                         "DMU_PCU_OTP_CONFIG",
                                         "DMU_PCU_OTP_SW_OVERRIDE",
                                         "DMU_PCU_OTP_SW_OVERRIDE_EN",
                                         "DMU_PCU_PCIE_SLAVE_RESET_MODE",
                                         "DMU_PCU_POR_CONTROL",
                                         "DMU_PCU_SOFT_RESET",
                                         "DMU_PCU_SWITCH_RESET_REASON",
                                         "DMU_PCU_WATCHDOG_RESET_MODE",
                                         "DRCA_ALIGN_ERR_INDICATION",
                                         "DRCA_AUXS_MUX",
                                         "DRCA_BIST_DBI_ERR_OCCURED",
                                         "DRCA_BIST_EDC_ERR_OCCURED",
                                         "DRCA_BIST_ERROR_OCCURRED",
                                         "DRCA_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCA_BIST_FULL_MASK_WORD_0",
                                         "DRCA_BIST_FULL_MASK_WORD_1",
                                         "DRCA_BIST_FULL_MASK_WORD_2",
                                         "DRCA_BIST_FULL_MASK_WORD_3",
                                         "DRCA_BIST_FULL_MASK_WORD_4",
                                         "DRCA_BIST_FULL_MASK_WORD_5",
                                         "DRCA_BIST_FULL_MASK_WORD_6",
                                         "DRCA_BIST_FULL_MASK_WORD_7",
                                         "DRCA_BIST_GLOBAL_ERROR_COUNTER",
                                         "DRCA_BIST_LAST_DATA_ERR_LSB",
                                         "DRCA_BIST_LAST_DATA_ERR_MSB",
                                         "DRCA_BIST_LAST_READ_DATA_MSB",
                                         "DRCA_BIST_MPR_STAGGER_PATTERNS",
                                         "DRCA_BIST_MPR_STAGGER_WEIGHTS",
                                         "DRCA_BIST_PATTERN_REPETITION",
                                         "DRCA_BIST_PRBS_ADDR_SEED",
                                         "DRCA_BIST_RATE_LIMITER",
                                         "DRCA_BIST_REPEAT_PATTERN_1_LSB",
                                         "DRCA_BIST_REPEAT_PATTERN_1_MSB",
                                         "DRCA_BIST_REPEAT_PATTERN_2_LSB",
                                         "DRCA_BIST_REPEAT_PATTERN_2_MSB",
                                         "DRCA_BIST_REPEAT_PATTERN_3_LSB",
                                         "DRCA_BIST_REPEAT_PATTERN_3_MSB",
                                         "DRCA_BIST_REPEAT_PATTERN_4_LSB",
                                         "DRCA_BIST_REPEAT_PATTERN_4_MSB",
                                         "DRCA_BIST_REPEAT_PATTERN_5_LSB",
                                         "DRCA_BIST_REPEAT_PATTERN_5_MSB",
                                         "DRCA_BIST_REPEAT_PATTERN_6_LSB",
                                         "DRCA_BIST_REPEAT_PATTERN_6_MSB",
                                         "DRCA_BIST_REPEAT_PATTERN_7_LSB",
                                         "DRCA_BIST_REPEAT_PATTERN_7_MSB",
                                         "DRCA_BIST_SINGLE_BIT_MASK",
                                         "DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
                                         "DRCA_BIST_START_ADDRESS",
                                         "DRCA_CALIB_BIST_DBI_ERROR_OCCURRED",
                                         "DRCA_CALIB_BIST_DBI_FULL_MASK_ERROR_COUNTER",
                                         "DRCA_CALIB_BIST_ERROR_OCCURRED",
                                         "DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCA_CLAM_SHELL",
                                         "DRCA_CNT_BIST_DBI_ERR_GLOBAL",
                                         "DRCA_CNT_BIST_EDC_ERR_GLOBAL",
                                         "DRCA_CNT_GDDR_5_BIST_ADT_ERR_GLOBAL",
                                         "DRCA_CNT_GDDR_5_BIST_DATA_ERR_GLOBAL",
                                         "DRCA_CNT_GDDR_5_BIST_DBI_ERR_GLOBAL",
                                         "DRCA_CNT_GDDR_5_BIST_EDC_ERR_GLOBAL",
                                         "DRCA_DRAM_ERROR_DETECT",
                                         "DRCA_DRAM_ERROR_INNITATE",
                                         "DRCA_DRAM_ERROR_RECOVERY",
                                         "DRCA_DRAM_MR_4",
                                         "DRCA_DRAM_MR_7",
                                         "DRCA_DRAM_MR_8",
                                         "DRCA_ECC_1B_ERR_CNT",
                                         "DRCA_ECC_2B_ERR_CNT",
                                         "DRCA_ECC_ERR_1B_INITIATE",
                                         "DRCA_ECC_ERR_2B_INITIATE",
                                         "DRCA_ERROR_INITIATION_DATA",
                                         "DRCA_EVENT_TRIGGER_ON_PARITY_PAD_CONFIG",
                                         "DRCA_EXT_PHY_CTRL_STATUS",
                                         "DRCA_GDDR_5_BIST_ADT_ERR_OCCURED",
                                         "DRCA_GDDR_5_BIST_ADT_PATTERNS_0",
                                         "DRCA_GDDR_5_BIST_ADT_PATTERNS_1",
                                         "DRCA_GDDR_5_BIST_CONFIGURATIONS",
                                         "DRCA_GDDR_5_BIST_DATA_ERR_OCCURED",
                                         "DRCA_GDDR_5_BIST_DBI_ERR_OCCURED",
                                         "DRCA_GDDR_5_BIST_EDC_ERR_OCCURED",
                                         "DRCA_GDDR_5_BIST_FINISH_PRD",
                                         "DRCA_GDDR_5_BIST_PRBS_ADT_SEED",
                                         "DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSB",
                                         "DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCA_GDDR_5_BIST_PRBS_DBI_SEED",
                                         "DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0",
                                         "DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1",
                                         "DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2",
                                         "DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3",
                                         "DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4",
                                         "DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5",
                                         "DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6",
                                         "DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7",
                                         "DRCA_GDDR_5_BIST_STATUSES",
                                         "DRCA_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDS",
                                         "DRCA_GDDR_5_BIST_WR_RD_DBI_PATTERN",
                                         "DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSB",
                                         "DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSB",
                                         "DRCA_GLOBAL_MEM_OPTIONS",
                                         "DRCA_GTIMER_TRIGGER",
                                         "DRCA_INTIAL_CALIB_USE_MPR",
                                         "DRCA_LOOPBACK_ADDR_CTRL_ERROR_OCCURRED",
                                         "DRCA_LOOPBACK_ADDR_CTRL_FULL_ERR_CNT",
                                         "DRCA_LOOPBACK_ADDR_CTRL_MASK_WORD",
                                         "DRCA_LOOPBACK_ADDR_CTRL_PATTERN_WORD",
                                         "DRCA_LOOPBACK_CONFIG",
                                         "DRCA_LOOPBACK_CONTROL",
                                         "DRCA_LOOPBACK_DBI_ERROR_OCCURRED",
                                         "DRCA_LOOPBACK_DBI_FULL_ERR_CNT",
                                         "DRCA_LOOPBACK_DBI_MASK_WORD",
                                         "DRCA_LOOPBACK_DBI_PATTERN_WORD",
                                         "DRCA_LOOPBACK_ERROR_OCCURRED",
                                         "DRCA_LOOPBACK_FULL_ERR_CNT",
                                         "DRCA_LOOPBACK_MASK_WORD",
                                         "DRCA_LOOPBACK_PATTERN_WORD",
                                         "DRCA_LOOPBACK_PRBS_ADDR_CTRL_SEED",
                                         "DRCA_LOOPBACK_PRBS_DATA_SEED",
                                         "DRCA_LOOPBACK_PRBS_DBI_SEED",
                                         "DRCA_ODT_CONFIGURATION_REGISTER",
                                         "DRCA_PAR_ERR_INITIATE",
                                         "DRCA_PARITY_ERR_CNT",
                                         "DRCA_PERIODIC_DRAM_TEMP_SENS_CFG",
                                         "DRCA_PERIODIC_PHY_CDR_MONITOR_CFG",
                                         "DRCA_PHY_CALIB_FINISHED",
                                         "DRCA_PHY_CALIBRATION_CFG",
                                         "DRCA_PHY_CALIBRATION_CTRL",
                                         "DRCA_PHY_CALIBRATION_RES_FIFO_CFG",
                                         "DRCA_PPR_ACTIVE",
                                         "DRCA_PPR_CFG",
                                         "DRCA_PWD_CLOCK_CONTROL",
                                         "DRCA_REG_0087",
                                         "DRCA_REGISTER_ACCESS_RD_DATA_VALID",
                                         "DRCA_RESERVED_MIRROR_ADDR",
                                         "DRCA_RESERVED_MTCP",
                                         "DRCA_RESERVED_SPARE_0",
                                         "DRCA_RESERVED_SPARE_1",
                                         "DRCA_RESERVED_SPARE_2",
                                         "DRCA_RESERVED_SPARE_3",
                                         "DRCA_RETRANSMIT_STATUS",
                                         "DRCA_RXI_MEM",
                                         "DRCA_RXI_WATERMARK",
                                         "DRCA_SBUS_BROADCAST_ID",
                                         "DRCA_SHADOW_DRAM_MR_0",
                                         "DRCA_SHADOW_DRAM_MR_1",
                                         "DRCA_SHADOW_DRAM_MR_12",
                                         "DRCA_SHADOW_DRAM_MR_14",
                                         "DRCA_SHADOW_DRAM_MR_15",
                                         "DRCA_SHADOW_DRAM_MR_2",
                                         "DRCA_SHADOW_DRAM_MR_3",
                                         "DRCA_SHADOW_DRAM_MR_4",
                                         "DRCA_SHADOW_DRAM_MR_5",
                                         "DRCA_SHADOW_DRAM_MR_7",
                                         "DRCA_SHADOW_DRAM_MR_8",
                                         "DRCA_WR_CRC_FIFO",
                                         "DRCA_WR_CRC_WATERMARK",
                                         "DRCB_ALIGN_ERR_INDICATION",
                                         "DRCB_AUXS_MUX",
                                         "DRCB_BIST_DBI_ERR_OCCURED",
                                         "DRCB_BIST_EDC_ERR_OCCURED",
                                         "DRCB_BIST_ERROR_OCCURRED",
                                         "DRCB_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCB_BIST_FULL_MASK_WORD_0",
                                         "DRCB_BIST_FULL_MASK_WORD_1",
                                         "DRCB_BIST_FULL_MASK_WORD_2",
                                         "DRCB_BIST_FULL_MASK_WORD_3",
                                         "DRCB_BIST_FULL_MASK_WORD_4",
                                         "DRCB_BIST_FULL_MASK_WORD_5",
                                         "DRCB_BIST_FULL_MASK_WORD_6",
                                         "DRCB_BIST_FULL_MASK_WORD_7",
                                         "DRCB_BIST_GLOBAL_ERROR_COUNTER",
                                         "DRCB_BIST_LAST_DATA_ERR_LSB",
                                         "DRCB_BIST_LAST_DATA_ERR_MSB",
                                         "DRCB_BIST_LAST_READ_DATA_MSB",
                                         "DRCB_BIST_MPR_STAGGER_PATTERNS",
                                         "DRCB_BIST_MPR_STAGGER_WEIGHTS",
                                         "DRCB_BIST_PATTERN_REPETITION",
                                         "DRCB_BIST_PRBS_ADDR_SEED",
                                         "DRCB_BIST_RATE_LIMITER",
                                         "DRCB_BIST_REPEAT_PATTERN_1_LSB",
                                         "DRCB_BIST_REPEAT_PATTERN_1_MSB",
                                         "DRCB_BIST_REPEAT_PATTERN_2_LSB",
                                         "DRCB_BIST_REPEAT_PATTERN_2_MSB",
                                         "DRCB_BIST_REPEAT_PATTERN_3_LSB",
                                         "DRCB_BIST_REPEAT_PATTERN_3_MSB",
                                         "DRCB_BIST_REPEAT_PATTERN_4_LSB",
                                         "DRCB_BIST_REPEAT_PATTERN_4_MSB",
                                         "DRCB_BIST_REPEAT_PATTERN_5_LSB",
                                         "DRCB_BIST_REPEAT_PATTERN_5_MSB",
                                         "DRCB_BIST_REPEAT_PATTERN_6_LSB",
                                         "DRCB_BIST_REPEAT_PATTERN_6_MSB",
                                         "DRCB_BIST_REPEAT_PATTERN_7_LSB",
                                         "DRCB_BIST_REPEAT_PATTERN_7_MSB",
                                         "DRCB_BIST_SINGLE_BIT_MASK",
                                         "DRCB_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
                                         "DRCB_BIST_START_ADDRESS",
                                         "DRCB_CALIB_BIST_DBI_ERROR_OCCURRED",
                                         "DRCB_CALIB_BIST_DBI_FULL_MASK_ERROR_COUNTER",
                                         "DRCB_CALIB_BIST_ERROR_OCCURRED",
                                         "DRCB_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCB_CLAM_SHELL",
                                         "DRCB_CNT_BIST_DBI_ERR_GLOBAL",
                                         "DRCB_CNT_BIST_EDC_ERR_GLOBAL",
                                         "DRCB_CNT_GDDR_5_BIST_ADT_ERR_GLOBAL",
                                         "DRCB_CNT_GDDR_5_BIST_DATA_ERR_GLOBAL",
                                         "DRCB_CNT_GDDR_5_BIST_DBI_ERR_GLOBAL",
                                         "DRCB_CNT_GDDR_5_BIST_EDC_ERR_GLOBAL",
                                         "DRCB_DRAM_ERROR_DETECT",
                                         "DRCB_DRAM_ERROR_INNITATE",
                                         "DRCB_DRAM_ERROR_RECOVERY",
                                         "DRCB_DRAM_MR_4",
                                         "DRCB_DRAM_MR_7",
                                         "DRCB_DRAM_MR_8",
                                         "DRCB_ECC_1B_ERR_CNT",
                                         "DRCB_ECC_2B_ERR_CNT",
                                         "DRCB_ECC_ERR_1B_INITIATE",
                                         "DRCB_ECC_ERR_2B_INITIATE",
                                         "DRCB_ERROR_INITIATION_DATA",
                                         "DRCB_EVENT_TRIGGER_ON_PARITY_PAD_CONFIG",
                                         "DRCB_EXT_PHY_CTRL_STATUS",
                                         "DRCB_GDDR_5_BIST_ADT_ERR_OCCURED",
                                         "DRCB_GDDR_5_BIST_ADT_PATTERNS_0",
                                         "DRCB_GDDR_5_BIST_ADT_PATTERNS_1",
                                         "DRCB_GDDR_5_BIST_CONFIGURATIONS",
                                         "DRCB_GDDR_5_BIST_DATA_ERR_OCCURED",
                                         "DRCB_GDDR_5_BIST_DBI_ERR_OCCURED",
                                         "DRCB_GDDR_5_BIST_EDC_ERR_OCCURED",
                                         "DRCB_GDDR_5_BIST_FINISH_PRD",
                                         "DRCB_GDDR_5_BIST_PRBS_ADT_SEED",
                                         "DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSB",
                                         "DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCB_GDDR_5_BIST_PRBS_DBI_SEED",
                                         "DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0",
                                         "DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1",
                                         "DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2",
                                         "DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3",
                                         "DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4",
                                         "DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5",
                                         "DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6",
                                         "DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7",
                                         "DRCB_GDDR_5_BIST_STATUSES",
                                         "DRCB_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDS",
                                         "DRCB_GDDR_5_BIST_WR_RD_DBI_PATTERN",
                                         "DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSB",
                                         "DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSB",
                                         "DRCB_GLOBAL_MEM_OPTIONS",
                                         "DRCB_GTIMER_TRIGGER",
                                         "DRCB_INTIAL_CALIB_USE_MPR",
                                         "DRCB_LOOPBACK_ADDR_CTRL_ERROR_OCCURRED",
                                         "DRCB_LOOPBACK_ADDR_CTRL_FULL_ERR_CNT",
                                         "DRCB_LOOPBACK_ADDR_CTRL_MASK_WORD",
                                         "DRCB_LOOPBACK_ADDR_CTRL_PATTERN_WORD",
                                         "DRCB_LOOPBACK_CONFIG",
                                         "DRCB_LOOPBACK_CONTROL",
                                         "DRCB_LOOPBACK_DBI_ERROR_OCCURRED",
                                         "DRCB_LOOPBACK_DBI_FULL_ERR_CNT",
                                         "DRCB_LOOPBACK_DBI_MASK_WORD",
                                         "DRCB_LOOPBACK_DBI_PATTERN_WORD",
                                         "DRCB_LOOPBACK_ERROR_OCCURRED",
                                         "DRCB_LOOPBACK_FULL_ERR_CNT",
                                         "DRCB_LOOPBACK_MASK_WORD",
                                         "DRCB_LOOPBACK_PATTERN_WORD",
                                         "DRCB_LOOPBACK_PRBS_ADDR_CTRL_SEED",
                                         "DRCB_LOOPBACK_PRBS_DATA_SEED",
                                         "DRCB_LOOPBACK_PRBS_DBI_SEED",
                                         "DRCB_ODT_CONFIGURATION_REGISTER",
                                         "DRCB_PAR_ERR_INITIATE",
                                         "DRCB_PARITY_ERR_CNT",
                                         "DRCB_PERIODIC_DRAM_TEMP_SENS_CFG",
                                         "DRCB_PERIODIC_PHY_CDR_MONITOR_CFG",
                                         "DRCB_PHY_CALIB_FINISHED",
                                         "DRCB_PHY_CALIBRATION_CFG",
                                         "DRCB_PHY_CALIBRATION_CTRL",
                                         "DRCB_PHY_CALIBRATION_RES_FIFO_CFG",
                                         "DRCB_PPR_ACTIVE",
                                         "DRCB_PPR_CFG",
                                         "DRCB_PWD_CLOCK_CONTROL",
                                         "DRCB_REG_0087",
                                         "DRCB_REGISTER_ACCESS_RD_DATA_VALID",
                                         "DRCB_RESERVED_MIRROR_ADDR",
                                         "DRCB_RESERVED_MTCP",
                                         "DRCB_RESERVED_SPARE_0",
                                         "DRCB_RESERVED_SPARE_1",
                                         "DRCB_RESERVED_SPARE_2",
                                         "DRCB_RESERVED_SPARE_3",
                                         "DRCB_RETRANSMIT_STATUS",
                                         "DRCBROADCAST_BIST_ERROR_OCCURRED",
                                         "DRCBROADCAST_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCBROADCAST_BIST_GLOBAL_ERROR_COUNTER",
                                         "DRCBROADCAST_BIST_LAST_ADDR_ERR",
                                         "DRCBROADCAST_BIST_LAST_DATA_ERR_LSB",
                                         "DRCBROADCAST_BIST_LAST_DATA_ERR_MSB",
                                         "DRCBROADCAST_BIST_LAST_READ_DATA_LSB",
                                         "DRCBROADCAST_BIST_LAST_READ_DATA_MSB",
                                         "DRCBROADCAST_BIST_STATUSES",
                                         "DRCBROADCAST_CALIB_BIST_DBI_ERROR_OCCURRED",
                                         "DRCBROADCAST_CALIB_BIST_DBI_FULL_MASK_ERROR_COUNTER",
                                         "DRCBROADCAST_CALIB_BIST_ERROR_OCCURRED",
                                         "DRCBROADCAST_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCBROADCAST_DDR_PHY_PLL_STATUS",
                                         "DRCBROADCAST_DRAM_INIT_FINISHED",
                                         "DRCBROADCAST_GDDR_5_BIST_STATUSES",
                                         "DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSB",
                                         "DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSB",
                                         "DRCBROADCAST_GTIMER_TRIGGER",
                                         "DRCBROADCAST_LOOPBACK_ADDR_CTRL_ERROR_OCCURRED",
                                         "DRCBROADCAST_LOOPBACK_ADDR_CTRL_FULL_ERR_CNT",
                                         "DRCBROADCAST_LOOPBACK_DBI_ERROR_OCCURRED",
                                         "DRCBROADCAST_LOOPBACK_DBI_FULL_ERR_CNT",
                                         "DRCBROADCAST_LOOPBACK_ERROR_OCCURRED",
                                         "DRCBROADCAST_LOOPBACK_FULL_ERR_CNT",
                                         "DRCBROADCAST_PHY_CALIB_FINISHED",
                                         "DRCBROADCAST_REGISTER_ACCESS_RD_DATA_VALID",
                                         "DRCB_RXI_MEM",
                                         "DRCB_RXI_WATERMARK",
                                         "DRCB_SBUS_BROADCAST_ID",
                                         "DRCB_SHADOW_DRAM_MR_0",
                                         "DRCB_SHADOW_DRAM_MR_1",
                                         "DRCB_SHADOW_DRAM_MR_12",
                                         "DRCB_SHADOW_DRAM_MR_14",
                                         "DRCB_SHADOW_DRAM_MR_15",
                                         "DRCB_SHADOW_DRAM_MR_2",
                                         "DRCB_SHADOW_DRAM_MR_3",
                                         "DRCB_SHADOW_DRAM_MR_4",
                                         "DRCB_SHADOW_DRAM_MR_5",
                                         "DRCB_SHADOW_DRAM_MR_7",
                                         "DRCB_SHADOW_DRAM_MR_8",
                                         "DRCB_WR_CRC_FIFO",
                                         "DRCB_WR_CRC_WATERMARK",
                                         "DRCC_ALIGN_ERR_INDICATION",
                                         "DRCC_AUXS_MUX",
                                         "DRCC_BIST_DBI_ERR_OCCURED",
                                         "DRCC_BIST_EDC_ERR_OCCURED",
                                         "DRCC_BIST_ERROR_OCCURRED",
                                         "DRCC_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCC_BIST_FULL_MASK_WORD_0",
                                         "DRCC_BIST_FULL_MASK_WORD_1",
                                         "DRCC_BIST_FULL_MASK_WORD_2",
                                         "DRCC_BIST_FULL_MASK_WORD_3",
                                         "DRCC_BIST_FULL_MASK_WORD_4",
                                         "DRCC_BIST_FULL_MASK_WORD_5",
                                         "DRCC_BIST_FULL_MASK_WORD_6",
                                         "DRCC_BIST_FULL_MASK_WORD_7",
                                         "DRCC_BIST_GLOBAL_ERROR_COUNTER",
                                         "DRCC_BIST_LAST_DATA_ERR_LSB",
                                         "DRCC_BIST_LAST_DATA_ERR_MSB",
                                         "DRCC_BIST_LAST_READ_DATA_MSB",
                                         "DRCC_BIST_MPR_STAGGER_PATTERNS",
                                         "DRCC_BIST_MPR_STAGGER_WEIGHTS",
                                         "DRCC_BIST_PATTERN_REPETITION",
                                         "DRCC_BIST_PRBS_ADDR_SEED",
                                         "DRCC_BIST_RATE_LIMITER",
                                         "DRCC_BIST_REPEAT_PATTERN_1_LSB",
                                         "DRCC_BIST_REPEAT_PATTERN_1_MSB",
                                         "DRCC_BIST_REPEAT_PATTERN_2_LSB",
                                         "DRCC_BIST_REPEAT_PATTERN_2_MSB",
                                         "DRCC_BIST_REPEAT_PATTERN_3_LSB",
                                         "DRCC_BIST_REPEAT_PATTERN_3_MSB",
                                         "DRCC_BIST_REPEAT_PATTERN_4_LSB",
                                         "DRCC_BIST_REPEAT_PATTERN_4_MSB",
                                         "DRCC_BIST_REPEAT_PATTERN_5_LSB",
                                         "DRCC_BIST_REPEAT_PATTERN_5_MSB",
                                         "DRCC_BIST_REPEAT_PATTERN_6_LSB",
                                         "DRCC_BIST_REPEAT_PATTERN_6_MSB",
                                         "DRCC_BIST_REPEAT_PATTERN_7_LSB",
                                         "DRCC_BIST_REPEAT_PATTERN_7_MSB",
                                         "DRCC_BIST_SINGLE_BIT_MASK",
                                         "DRCC_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
                                         "DRCC_BIST_START_ADDRESS",
                                         "DRCC_CALIB_BIST_DBI_ERROR_OCCURRED",
                                         "DRCC_CALIB_BIST_DBI_FULL_MASK_ERROR_COUNTER",
                                         "DRCC_CALIB_BIST_ERROR_OCCURRED",
                                         "DRCC_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCC_CLAM_SHELL",
                                         "DRCC_CNT_BIST_DBI_ERR_GLOBAL",
                                         "DRCC_CNT_BIST_EDC_ERR_GLOBAL",
                                         "DRCC_CNT_GDDR_5_BIST_ADT_ERR_GLOBAL",
                                         "DRCC_CNT_GDDR_5_BIST_DATA_ERR_GLOBAL",
                                         "DRCC_CNT_GDDR_5_BIST_DBI_ERR_GLOBAL",
                                         "DRCC_CNT_GDDR_5_BIST_EDC_ERR_GLOBAL",
                                         "DRCC_DRAM_ERROR_DETECT",
                                         "DRCC_DRAM_ERROR_INNITATE",
                                         "DRCC_DRAM_ERROR_RECOVERY",
                                         "DRCC_DRAM_MR_4",
                                         "DRCC_DRAM_MR_7",
                                         "DRCC_DRAM_MR_8",
                                         "DRCC_ECC_1B_ERR_CNT",
                                         "DRCC_ECC_2B_ERR_CNT",
                                         "DRCC_ECC_ERR_1B_INITIATE",
                                         "DRCC_ECC_ERR_2B_INITIATE",
                                         "DRCC_ERROR_INITIATION_DATA",
                                         "DRCC_EVENT_TRIGGER_ON_PARITY_PAD_CONFIG",
                                         "DRCC_EXT_PHY_CTRL_STATUS",
                                         "DRCC_GDDR_5_BIST_ADT_ERR_OCCURED",
                                         "DRCC_GDDR_5_BIST_ADT_PATTERNS_0",
                                         "DRCC_GDDR_5_BIST_ADT_PATTERNS_1",
                                         "DRCC_GDDR_5_BIST_CONFIGURATIONS",
                                         "DRCC_GDDR_5_BIST_DATA_ERR_OCCURED",
                                         "DRCC_GDDR_5_BIST_DBI_ERR_OCCURED",
                                         "DRCC_GDDR_5_BIST_EDC_ERR_OCCURED",
                                         "DRCC_GDDR_5_BIST_FINISH_PRD",
                                         "DRCC_GDDR_5_BIST_PRBS_ADT_SEED",
                                         "DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSB",
                                         "DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCC_GDDR_5_BIST_PRBS_DBI_SEED",
                                         "DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0",
                                         "DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1",
                                         "DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2",
                                         "DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3",
                                         "DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4",
                                         "DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5",
                                         "DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6",
                                         "DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7",
                                         "DRCC_GDDR_5_BIST_STATUSES",
                                         "DRCC_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDS",
                                         "DRCC_GDDR_5_BIST_WR_RD_DBI_PATTERN",
                                         "DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSB",
                                         "DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSB",
                                         "DRCC_GLOBAL_MEM_OPTIONS",
                                         "DRCC_GTIMER_TRIGGER",
                                         "DRCC_INTIAL_CALIB_USE_MPR",
                                         "DRCC_LOOPBACK_ADDR_CTRL_ERROR_OCCURRED",
                                         "DRCC_LOOPBACK_ADDR_CTRL_FULL_ERR_CNT",
                                         "DRCC_LOOPBACK_ADDR_CTRL_MASK_WORD",
                                         "DRCC_LOOPBACK_ADDR_CTRL_PATTERN_WORD",
                                         "DRCC_LOOPBACK_CONFIG",
                                         "DRCC_LOOPBACK_CONTROL",
                                         "DRCC_LOOPBACK_DBI_ERROR_OCCURRED",
                                         "DRCC_LOOPBACK_DBI_FULL_ERR_CNT",
                                         "DRCC_LOOPBACK_DBI_MASK_WORD",
                                         "DRCC_LOOPBACK_DBI_PATTERN_WORD",
                                         "DRCC_LOOPBACK_ERROR_OCCURRED",
                                         "DRCC_LOOPBACK_FULL_ERR_CNT",
                                         "DRCC_LOOPBACK_MASK_WORD",
                                         "DRCC_LOOPBACK_PATTERN_WORD",
                                         "DRCC_LOOPBACK_PRBS_ADDR_CTRL_SEED",
                                         "DRCC_LOOPBACK_PRBS_DATA_SEED",
                                         "DRCC_LOOPBACK_PRBS_DBI_SEED",
                                         "DRCC_ODT_CONFIGURATION_REGISTER",
                                         "DRCC_PAR_ERR_INITIATE",
                                         "DRCC_PARITY_ERR_CNT",
                                         "DRCC_PERIODIC_DRAM_TEMP_SENS_CFG",
                                         "DRCC_PERIODIC_PHY_CDR_MONITOR_CFG",
                                         "DRCC_PHY_CALIB_FINISHED",
                                         "DRCC_PHY_CALIBRATION_CFG",
                                         "DRCC_PHY_CALIBRATION_CTRL",
                                         "DRCC_PHY_CALIBRATION_RES_FIFO_CFG",
                                         "DRCC_PPR_ACTIVE",
                                         "DRCC_PPR_CFG",
                                         "DRCC_PWD_CLOCK_CONTROL",
                                         "DRCC_REG_0087",
                                         "DRCC_REGISTER_ACCESS_RD_DATA_VALID",
                                         "DRCC_RESERVED_MIRROR_ADDR",
                                         "DRCC_RESERVED_MTCP",
                                         "DRCC_RESERVED_SPARE_0",
                                         "DRCC_RESERVED_SPARE_1",
                                         "DRCC_RESERVED_SPARE_2",
                                         "DRCC_RESERVED_SPARE_3",
                                         "DRCC_RETRANSMIT_STATUS",
                                         "DRCC_RXI_MEM",
                                         "DRCC_RXI_WATERMARK",
                                         "DRCC_SBUS_BROADCAST_ID",
                                         "DRCC_SHADOW_DRAM_MR_0",
                                         "DRCC_SHADOW_DRAM_MR_1",
                                         "DRCC_SHADOW_DRAM_MR_12",
                                         "DRCC_SHADOW_DRAM_MR_14",
                                         "DRCC_SHADOW_DRAM_MR_15",
                                         "DRCC_SHADOW_DRAM_MR_2",
                                         "DRCC_SHADOW_DRAM_MR_3",
                                         "DRCC_SHADOW_DRAM_MR_4",
                                         "DRCC_SHADOW_DRAM_MR_5",
                                         "DRCC_SHADOW_DRAM_MR_7",
                                         "DRCC_SHADOW_DRAM_MR_8",
                                         "DRCC_WR_CRC_FIFO",
                                         "DRCC_WR_CRC_WATERMARK",
                                         "DRCD_ALIGN_ERR_INDICATION",
                                         "DRCD_AUXS_MUX",
                                         "DRCD_BIST_DBI_ERR_OCCURED",
                                         "DRCD_BIST_EDC_ERR_OCCURED",
                                         "DRCD_BIST_ERROR_OCCURRED",
                                         "DRCD_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCD_BIST_FULL_MASK_WORD_0",
                                         "DRCD_BIST_FULL_MASK_WORD_1",
                                         "DRCD_BIST_FULL_MASK_WORD_2",
                                         "DRCD_BIST_FULL_MASK_WORD_3",
                                         "DRCD_BIST_FULL_MASK_WORD_4",
                                         "DRCD_BIST_FULL_MASK_WORD_5",
                                         "DRCD_BIST_FULL_MASK_WORD_6",
                                         "DRCD_BIST_FULL_MASK_WORD_7",
                                         "DRCD_BIST_GLOBAL_ERROR_COUNTER",
                                         "DRCD_BIST_LAST_DATA_ERR_LSB",
                                         "DRCD_BIST_LAST_DATA_ERR_MSB",
                                         "DRCD_BIST_LAST_READ_DATA_MSB",
                                         "DRCD_BIST_MPR_STAGGER_PATTERNS",
                                         "DRCD_BIST_MPR_STAGGER_WEIGHTS",
                                         "DRCD_BIST_PATTERN_REPETITION",
                                         "DRCD_BIST_PRBS_ADDR_SEED",
                                         "DRCD_BIST_RATE_LIMITER",
                                         "DRCD_BIST_REPEAT_PATTERN_1_LSB",
                                         "DRCD_BIST_REPEAT_PATTERN_1_MSB",
                                         "DRCD_BIST_REPEAT_PATTERN_2_LSB",
                                         "DRCD_BIST_REPEAT_PATTERN_2_MSB",
                                         "DRCD_BIST_REPEAT_PATTERN_3_LSB",
                                         "DRCD_BIST_REPEAT_PATTERN_3_MSB",
                                         "DRCD_BIST_REPEAT_PATTERN_4_LSB",
                                         "DRCD_BIST_REPEAT_PATTERN_4_MSB",
                                         "DRCD_BIST_REPEAT_PATTERN_5_LSB",
                                         "DRCD_BIST_REPEAT_PATTERN_5_MSB",
                                         "DRCD_BIST_REPEAT_PATTERN_6_LSB",
                                         "DRCD_BIST_REPEAT_PATTERN_6_MSB",
                                         "DRCD_BIST_REPEAT_PATTERN_7_LSB",
                                         "DRCD_BIST_REPEAT_PATTERN_7_MSB",
                                         "DRCD_BIST_SINGLE_BIT_MASK",
                                         "DRCD_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
                                         "DRCD_BIST_START_ADDRESS",
                                         "DRCD_CALIB_BIST_DBI_ERROR_OCCURRED",
                                         "DRCD_CALIB_BIST_DBI_FULL_MASK_ERROR_COUNTER",
                                         "DRCD_CALIB_BIST_ERROR_OCCURRED",
                                         "DRCD_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCD_CLAM_SHELL",
                                         "DRCD_CNT_BIST_DBI_ERR_GLOBAL",
                                         "DRCD_CNT_BIST_EDC_ERR_GLOBAL",
                                         "DRCD_CNT_GDDR_5_BIST_ADT_ERR_GLOBAL",
                                         "DRCD_CNT_GDDR_5_BIST_DATA_ERR_GLOBAL",
                                         "DRCD_CNT_GDDR_5_BIST_DBI_ERR_GLOBAL",
                                         "DRCD_CNT_GDDR_5_BIST_EDC_ERR_GLOBAL",
                                         "DRCD_DRAM_ERROR_DETECT",
                                         "DRCD_DRAM_ERROR_INNITATE",
                                         "DRCD_DRAM_ERROR_RECOVERY",
                                         "DRCD_DRAM_MR_4",
                                         "DRCD_DRAM_MR_7",
                                         "DRCD_DRAM_MR_8",
                                         "DRCD_ECC_1B_ERR_CNT",
                                         "DRCD_ECC_2B_ERR_CNT",
                                         "DRCD_ECC_ERR_1B_INITIATE",
                                         "DRCD_ECC_ERR_2B_INITIATE",
                                         "DRCD_ERROR_INITIATION_DATA",
                                         "DRCD_EVENT_TRIGGER_ON_PARITY_PAD_CONFIG",
                                         "DRCD_EXT_PHY_CTRL_STATUS",
                                         "DRCD_GDDR_5_BIST_ADT_ERR_OCCURED",
                                         "DRCD_GDDR_5_BIST_ADT_PATTERNS_0",
                                         "DRCD_GDDR_5_BIST_ADT_PATTERNS_1",
                                         "DRCD_GDDR_5_BIST_CONFIGURATIONS",
                                         "DRCD_GDDR_5_BIST_DATA_ERR_OCCURED",
                                         "DRCD_GDDR_5_BIST_DBI_ERR_OCCURED",
                                         "DRCD_GDDR_5_BIST_EDC_ERR_OCCURED",
                                         "DRCD_GDDR_5_BIST_FINISH_PRD",
                                         "DRCD_GDDR_5_BIST_PRBS_ADT_SEED",
                                         "DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSB",
                                         "DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCD_GDDR_5_BIST_PRBS_DBI_SEED",
                                         "DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0",
                                         "DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1",
                                         "DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2",
                                         "DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3",
                                         "DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4",
                                         "DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5",
                                         "DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6",
                                         "DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7",
                                         "DRCD_GDDR_5_BIST_STATUSES",
                                         "DRCD_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDS",
                                         "DRCD_GDDR_5_BIST_WR_RD_DBI_PATTERN",
                                         "DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSB",
                                         "DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSB",
                                         "DRCD_GLOBAL_MEM_OPTIONS",
                                         "DRCD_GTIMER_TRIGGER",
                                         "DRCD_INTIAL_CALIB_USE_MPR",
                                         "DRCD_LOOPBACK_ADDR_CTRL_ERROR_OCCURRED",
                                         "DRCD_LOOPBACK_ADDR_CTRL_FULL_ERR_CNT",
                                         "DRCD_LOOPBACK_ADDR_CTRL_MASK_WORD",
                                         "DRCD_LOOPBACK_ADDR_CTRL_PATTERN_WORD",
                                         "DRCD_LOOPBACK_CONFIG",
                                         "DRCD_LOOPBACK_CONTROL",
                                         "DRCD_LOOPBACK_DBI_ERROR_OCCURRED",
                                         "DRCD_LOOPBACK_DBI_FULL_ERR_CNT",
                                         "DRCD_LOOPBACK_DBI_MASK_WORD",
                                         "DRCD_LOOPBACK_DBI_PATTERN_WORD",
                                         "DRCD_LOOPBACK_ERROR_OCCURRED",
                                         "DRCD_LOOPBACK_FULL_ERR_CNT",
                                         "DRCD_LOOPBACK_MASK_WORD",
                                         "DRCD_LOOPBACK_PATTERN_WORD",
                                         "DRCD_LOOPBACK_PRBS_ADDR_CTRL_SEED",
                                         "DRCD_LOOPBACK_PRBS_DATA_SEED",
                                         "DRCD_LOOPBACK_PRBS_DBI_SEED",
                                         "DRCD_ODT_CONFIGURATION_REGISTER",
                                         "DRCD_PAR_ERR_INITIATE",
                                         "DRCD_PARITY_ERR_CNT",
                                         "DRCD_PERIODIC_DRAM_TEMP_SENS_CFG",
                                         "DRCD_PERIODIC_PHY_CDR_MONITOR_CFG",
                                         "DRCD_PHY_CALIB_FINISHED",
                                         "DRCD_PHY_CALIBRATION_CFG",
                                         "DRCD_PHY_CALIBRATION_CTRL",
                                         "DRCD_PHY_CALIBRATION_RES_FIFO_CFG",
                                         "DRCD_PPR_ACTIVE",
                                         "DRCD_PPR_CFG",
                                         "DRCD_PWD_CLOCK_CONTROL",
                                         "DRCD_REG_0087",
                                         "DRCD_REGISTER_ACCESS_RD_DATA_VALID",
                                         "DRCD_RESERVED_MIRROR_ADDR",
                                         "DRCD_RESERVED_MTCP",
                                         "DRCD_RESERVED_SPARE_0",
                                         "DRCD_RESERVED_SPARE_1",
                                         "DRCD_RESERVED_SPARE_2",
                                         "DRCD_RESERVED_SPARE_3",
                                         "DRCD_RETRANSMIT_STATUS",
                                         "DRCD_RXI_MEM",
                                         "DRCD_RXI_WATERMARK",
                                         "DRCD_SBUS_BROADCAST_ID",
                                         "DRCD_SHADOW_DRAM_MR_0",
                                         "DRCD_SHADOW_DRAM_MR_1",
                                         "DRCD_SHADOW_DRAM_MR_12",
                                         "DRCD_SHADOW_DRAM_MR_14",
                                         "DRCD_SHADOW_DRAM_MR_15",
                                         "DRCD_SHADOW_DRAM_MR_2",
                                         "DRCD_SHADOW_DRAM_MR_3",
                                         "DRCD_SHADOW_DRAM_MR_4",
                                         "DRCD_SHADOW_DRAM_MR_5",
                                         "DRCD_SHADOW_DRAM_MR_7",
                                         "DRCD_SHADOW_DRAM_MR_8",
                                         "DRCD_WR_CRC_FIFO",
                                         "DRCD_WR_CRC_WATERMARK",
                                         "DRCE_ALIGN_ERR_INDICATION",
                                         "DRCE_AUXS_MUX",
                                         "DRCE_BIST_DBI_ERR_OCCURED",
                                         "DRCE_BIST_EDC_ERR_OCCURED",
                                         "DRCE_BIST_ERROR_OCCURRED",
                                         "DRCE_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCE_BIST_FULL_MASK_WORD_0",
                                         "DRCE_BIST_FULL_MASK_WORD_1",
                                         "DRCE_BIST_FULL_MASK_WORD_2",
                                         "DRCE_BIST_FULL_MASK_WORD_3",
                                         "DRCE_BIST_FULL_MASK_WORD_4",
                                         "DRCE_BIST_FULL_MASK_WORD_5",
                                         "DRCE_BIST_FULL_MASK_WORD_6",
                                         "DRCE_BIST_FULL_MASK_WORD_7",
                                         "DRCE_BIST_GLOBAL_ERROR_COUNTER",
                                         "DRCE_BIST_LAST_DATA_ERR_LSB",
                                         "DRCE_BIST_LAST_DATA_ERR_MSB",
                                         "DRCE_BIST_LAST_READ_DATA_MSB",
                                         "DRCE_BIST_MPR_STAGGER_PATTERNS",
                                         "DRCE_BIST_MPR_STAGGER_WEIGHTS",
                                         "DRCE_BIST_PATTERN_REPETITION",
                                         "DRCE_BIST_PRBS_ADDR_SEED",
                                         "DRCE_BIST_RATE_LIMITER",
                                         "DRCE_BIST_REPEAT_PATTERN_1_LSB",
                                         "DRCE_BIST_REPEAT_PATTERN_1_MSB",
                                         "DRCE_BIST_REPEAT_PATTERN_2_LSB",
                                         "DRCE_BIST_REPEAT_PATTERN_2_MSB",
                                         "DRCE_BIST_REPEAT_PATTERN_3_LSB",
                                         "DRCE_BIST_REPEAT_PATTERN_3_MSB",
                                         "DRCE_BIST_REPEAT_PATTERN_4_LSB",
                                         "DRCE_BIST_REPEAT_PATTERN_4_MSB",
                                         "DRCE_BIST_REPEAT_PATTERN_5_LSB",
                                         "DRCE_BIST_REPEAT_PATTERN_5_MSB",
                                         "DRCE_BIST_REPEAT_PATTERN_6_LSB",
                                         "DRCE_BIST_REPEAT_PATTERN_6_MSB",
                                         "DRCE_BIST_REPEAT_PATTERN_7_LSB",
                                         "DRCE_BIST_REPEAT_PATTERN_7_MSB",
                                         "DRCE_BIST_SINGLE_BIT_MASK",
                                         "DRCE_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
                                         "DRCE_BIST_START_ADDRESS",
                                         "DRCE_CALIB_BIST_DBI_ERROR_OCCURRED",
                                         "DRCE_CALIB_BIST_DBI_FULL_MASK_ERROR_COUNTER",
                                         "DRCE_CALIB_BIST_ERROR_OCCURRED",
                                         "DRCE_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCE_CLAM_SHELL",
                                         "DRCE_CNT_BIST_DBI_ERR_GLOBAL",
                                         "DRCE_CNT_BIST_EDC_ERR_GLOBAL",
                                         "DRCE_CNT_GDDR_5_BIST_ADT_ERR_GLOBAL",
                                         "DRCE_CNT_GDDR_5_BIST_DATA_ERR_GLOBAL",
                                         "DRCE_CNT_GDDR_5_BIST_DBI_ERR_GLOBAL",
                                         "DRCE_CNT_GDDR_5_BIST_EDC_ERR_GLOBAL",
                                         "DRCE_DRAM_ERROR_DETECT",
                                         "DRCE_DRAM_ERROR_INNITATE",
                                         "DRCE_DRAM_ERROR_RECOVERY",
                                         "DRCE_DRAM_MR_4",
                                         "DRCE_DRAM_MR_7",
                                         "DRCE_DRAM_MR_8",
                                         "DRCE_ECC_1B_ERR_CNT",
                                         "DRCE_ECC_2B_ERR_CNT",
                                         "DRCE_ECC_ERR_1B_INITIATE",
                                         "DRCE_ECC_ERR_2B_INITIATE",
                                         "DRCE_ERROR_INITIATION_DATA",
                                         "DRCE_EVENT_TRIGGER_ON_PARITY_PAD_CONFIG",
                                         "DRCE_EXT_PHY_CTRL_STATUS",
                                         "DRCE_GDDR_5_BIST_ADT_ERR_OCCURED",
                                         "DRCE_GDDR_5_BIST_ADT_PATTERNS_0",
                                         "DRCE_GDDR_5_BIST_ADT_PATTERNS_1",
                                         "DRCE_GDDR_5_BIST_CONFIGURATIONS",
                                         "DRCE_GDDR_5_BIST_DATA_ERR_OCCURED",
                                         "DRCE_GDDR_5_BIST_DBI_ERR_OCCURED",
                                         "DRCE_GDDR_5_BIST_EDC_ERR_OCCURED",
                                         "DRCE_GDDR_5_BIST_FINISH_PRD",
                                         "DRCE_GDDR_5_BIST_PRBS_ADT_SEED",
                                         "DRCE_GDDR_5_BIST_PRBS_DATA_SEED_LSB",
                                         "DRCE_GDDR_5_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCE_GDDR_5_BIST_PRBS_DBI_SEED",
                                         "DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_0",
                                         "DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_1",
                                         "DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_2",
                                         "DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_3",
                                         "DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_4",
                                         "DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_5",
                                         "DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_6",
                                         "DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_7",
                                         "DRCE_GDDR_5_BIST_STATUSES",
                                         "DRCE_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDS",
                                         "DRCE_GDDR_5_BIST_WR_RD_DBI_PATTERN",
                                         "DRCE_GDDR_5_BIST_WR_RD_PATTERN_LSB",
                                         "DRCE_GDDR_5_BIST_WR_RD_PATTERN_MSB",
                                         "DRCE_GLOBAL_MEM_OPTIONS",
                                         "DRCE_GTIMER_TRIGGER",
                                         "DRCE_INTIAL_CALIB_USE_MPR",
                                         "DRCE_LOOPBACK_ADDR_CTRL_ERROR_OCCURRED",
                                         "DRCE_LOOPBACK_ADDR_CTRL_FULL_ERR_CNT",
                                         "DRCE_LOOPBACK_ADDR_CTRL_MASK_WORD",
                                         "DRCE_LOOPBACK_ADDR_CTRL_PATTERN_WORD",
                                         "DRCE_LOOPBACK_CONFIG",
                                         "DRCE_LOOPBACK_CONTROL",
                                         "DRCE_LOOPBACK_DBI_ERROR_OCCURRED",
                                         "DRCE_LOOPBACK_DBI_FULL_ERR_CNT",
                                         "DRCE_LOOPBACK_DBI_MASK_WORD",
                                         "DRCE_LOOPBACK_DBI_PATTERN_WORD",
                                         "DRCE_LOOPBACK_ERROR_OCCURRED",
                                         "DRCE_LOOPBACK_FULL_ERR_CNT",
                                         "DRCE_LOOPBACK_MASK_WORD",
                                         "DRCE_LOOPBACK_PATTERN_WORD",
                                         "DRCE_LOOPBACK_PRBS_ADDR_CTRL_SEED",
                                         "DRCE_LOOPBACK_PRBS_DATA_SEED",
                                         "DRCE_LOOPBACK_PRBS_DBI_SEED",
                                         "DRCE_ODT_CONFIGURATION_REGISTER",
                                         "DRCE_PAR_ERR_INITIATE",
                                         "DRCE_PARITY_ERR_CNT",
                                         "DRCE_PERIODIC_DRAM_TEMP_SENS_CFG",
                                         "DRCE_PERIODIC_PHY_CDR_MONITOR_CFG",
                                         "DRCE_PHY_CALIB_FINISHED",
                                         "DRCE_PHY_CALIBRATION_CFG",
                                         "DRCE_PHY_CALIBRATION_CTRL",
                                         "DRCE_PHY_CALIBRATION_RES_FIFO_CFG",
                                         "DRCE_PPR_ACTIVE",
                                         "DRCE_PPR_CFG",
                                         "DRCE_PWD_CLOCK_CONTROL",
                                         "DRCE_REG_0087",
                                         "DRCE_REGISTER_ACCESS_RD_DATA_VALID",
                                         "DRCE_RESERVED_MIRROR_ADDR",
                                         "DRCE_RESERVED_MTCP",
                                         "DRCE_RESERVED_SPARE_0",
                                         "DRCE_RESERVED_SPARE_1",
                                         "DRCE_RESERVED_SPARE_2",
                                         "DRCE_RESERVED_SPARE_3",
                                         "DRCE_RETRANSMIT_STATUS",
                                         "DRCE_RXI_MEM",
                                         "DRCE_RXI_WATERMARK",
                                         "DRCE_SBUS_BROADCAST_ID",
                                         "DRCE_SHADOW_DRAM_MR_0",
                                         "DRCE_SHADOW_DRAM_MR_1",
                                         "DRCE_SHADOW_DRAM_MR_12",
                                         "DRCE_SHADOW_DRAM_MR_14",
                                         "DRCE_SHADOW_DRAM_MR_15",
                                         "DRCE_SHADOW_DRAM_MR_2",
                                         "DRCE_SHADOW_DRAM_MR_3",
                                         "DRCE_SHADOW_DRAM_MR_4",
                                         "DRCE_SHADOW_DRAM_MR_5",
                                         "DRCE_SHADOW_DRAM_MR_7",
                                         "DRCE_SHADOW_DRAM_MR_8",
                                         "DRCE_WR_CRC_FIFO",
                                         "DRCE_WR_CRC_WATERMARK",
                                         "DRCF_ALIGN_ERR_INDICATION",
                                         "DRCF_AUXS_MUX",
                                         "DRCF_BIST_DBI_ERR_OCCURED",
                                         "DRCF_BIST_EDC_ERR_OCCURED",
                                         "DRCF_BIST_ERROR_OCCURRED",
                                         "DRCF_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCF_BIST_FULL_MASK_WORD_0",
                                         "DRCF_BIST_FULL_MASK_WORD_1",
                                         "DRCF_BIST_FULL_MASK_WORD_2",
                                         "DRCF_BIST_FULL_MASK_WORD_3",
                                         "DRCF_BIST_FULL_MASK_WORD_4",
                                         "DRCF_BIST_FULL_MASK_WORD_5",
                                         "DRCF_BIST_FULL_MASK_WORD_6",
                                         "DRCF_BIST_FULL_MASK_WORD_7",
                                         "DRCF_BIST_GLOBAL_ERROR_COUNTER",
                                         "DRCF_BIST_LAST_DATA_ERR_LSB",
                                         "DRCF_BIST_LAST_DATA_ERR_MSB",
                                         "DRCF_BIST_LAST_READ_DATA_MSB",
                                         "DRCF_BIST_MPR_STAGGER_PATTERNS",
                                         "DRCF_BIST_MPR_STAGGER_WEIGHTS",
                                         "DRCF_BIST_PATTERN_REPETITION",
                                         "DRCF_BIST_PRBS_ADDR_SEED",
                                         "DRCF_BIST_RATE_LIMITER",
                                         "DRCF_BIST_REPEAT_PATTERN_1_LSB",
                                         "DRCF_BIST_REPEAT_PATTERN_1_MSB",
                                         "DRCF_BIST_REPEAT_PATTERN_2_LSB",
                                         "DRCF_BIST_REPEAT_PATTERN_2_MSB",
                                         "DRCF_BIST_REPEAT_PATTERN_3_LSB",
                                         "DRCF_BIST_REPEAT_PATTERN_3_MSB",
                                         "DRCF_BIST_REPEAT_PATTERN_4_LSB",
                                         "DRCF_BIST_REPEAT_PATTERN_4_MSB",
                                         "DRCF_BIST_REPEAT_PATTERN_5_LSB",
                                         "DRCF_BIST_REPEAT_PATTERN_5_MSB",
                                         "DRCF_BIST_REPEAT_PATTERN_6_LSB",
                                         "DRCF_BIST_REPEAT_PATTERN_6_MSB",
                                         "DRCF_BIST_REPEAT_PATTERN_7_LSB",
                                         "DRCF_BIST_REPEAT_PATTERN_7_MSB",
                                         "DRCF_BIST_SINGLE_BIT_MASK",
                                         "DRCF_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
                                         "DRCF_BIST_START_ADDRESS",
                                         "DRCF_CALIB_BIST_DBI_ERROR_OCCURRED",
                                         "DRCF_CALIB_BIST_DBI_FULL_MASK_ERROR_COUNTER",
                                         "DRCF_CALIB_BIST_ERROR_OCCURRED",
                                         "DRCF_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCF_CLAM_SHELL",
                                         "DRCF_CNT_BIST_DBI_ERR_GLOBAL",
                                         "DRCF_CNT_BIST_EDC_ERR_GLOBAL",
                                         "DRCF_CNT_GDDR_5_BIST_ADT_ERR_GLOBAL",
                                         "DRCF_CNT_GDDR_5_BIST_DATA_ERR_GLOBAL",
                                         "DRCF_CNT_GDDR_5_BIST_DBI_ERR_GLOBAL",
                                         "DRCF_CNT_GDDR_5_BIST_EDC_ERR_GLOBAL",
                                         "DRCF_DRAM_ERROR_DETECT",
                                         "DRCF_DRAM_ERROR_INNITATE",
                                         "DRCF_DRAM_ERROR_RECOVERY",
                                         "DRCF_DRAM_MR_4",
                                         "DRCF_DRAM_MR_7",
                                         "DRCF_DRAM_MR_8",
                                         "DRCF_ECC_1B_ERR_CNT",
                                         "DRCF_ECC_2B_ERR_CNT",
                                         "DRCF_ECC_ERR_1B_INITIATE",
                                         "DRCF_ECC_ERR_2B_INITIATE",
                                         "DRCF_ERROR_INITIATION_DATA",
                                         "DRCF_EVENT_TRIGGER_ON_PARITY_PAD_CONFIG",
                                         "DRCF_EXT_PHY_CTRL_STATUS",
                                         "DRCF_GDDR_5_BIST_ADT_ERR_OCCURED",
                                         "DRCF_GDDR_5_BIST_ADT_PATTERNS_0",
                                         "DRCF_GDDR_5_BIST_ADT_PATTERNS_1",
                                         "DRCF_GDDR_5_BIST_CONFIGURATIONS",
                                         "DRCF_GDDR_5_BIST_DATA_ERR_OCCURED",
                                         "DRCF_GDDR_5_BIST_DBI_ERR_OCCURED",
                                         "DRCF_GDDR_5_BIST_EDC_ERR_OCCURED",
                                         "DRCF_GDDR_5_BIST_FINISH_PRD",
                                         "DRCF_GDDR_5_BIST_PRBS_ADT_SEED",
                                         "DRCF_GDDR_5_BIST_PRBS_DATA_SEED_LSB",
                                         "DRCF_GDDR_5_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCF_GDDR_5_BIST_PRBS_DBI_SEED",
                                         "DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_0",
                                         "DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_1",
                                         "DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_2",
                                         "DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_3",
                                         "DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_4",
                                         "DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_5",
                                         "DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_6",
                                         "DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_7",
                                         "DRCF_GDDR_5_BIST_STATUSES",
                                         "DRCF_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDS",
                                         "DRCF_GDDR_5_BIST_WR_RD_DBI_PATTERN",
                                         "DRCF_GDDR_5_BIST_WR_RD_PATTERN_LSB",
                                         "DRCF_GDDR_5_BIST_WR_RD_PATTERN_MSB",
                                         "DRCF_GLOBAL_MEM_OPTIONS",
                                         "DRCF_GTIMER_TRIGGER",
                                         "DRCF_INTIAL_CALIB_USE_MPR",
                                         "DRCF_LOOPBACK_ADDR_CTRL_ERROR_OCCURRED",
                                         "DRCF_LOOPBACK_ADDR_CTRL_FULL_ERR_CNT",
                                         "DRCF_LOOPBACK_ADDR_CTRL_MASK_WORD",
                                         "DRCF_LOOPBACK_ADDR_CTRL_PATTERN_WORD",
                                         "DRCF_LOOPBACK_CONFIG",
                                         "DRCF_LOOPBACK_CONTROL",
                                         "DRCF_LOOPBACK_DBI_ERROR_OCCURRED",
                                         "DRCF_LOOPBACK_DBI_FULL_ERR_CNT",
                                         "DRCF_LOOPBACK_DBI_MASK_WORD",
                                         "DRCF_LOOPBACK_DBI_PATTERN_WORD",
                                         "DRCF_LOOPBACK_ERROR_OCCURRED",
                                         "DRCF_LOOPBACK_FULL_ERR_CNT",
                                         "DRCF_LOOPBACK_MASK_WORD",
                                         "DRCF_LOOPBACK_PATTERN_WORD",
                                         "DRCF_LOOPBACK_PRBS_ADDR_CTRL_SEED",
                                         "DRCF_LOOPBACK_PRBS_DATA_SEED",
                                         "DRCF_LOOPBACK_PRBS_DBI_SEED",
                                         "DRCF_ODT_CONFIGURATION_REGISTER",
                                         "DRCF_PAR_ERR_INITIATE",
                                         "DRCF_PARITY_ERR_CNT",
                                         "DRCF_PERIODIC_DRAM_TEMP_SENS_CFG",
                                         "DRCF_PERIODIC_PHY_CDR_MONITOR_CFG",
                                         "DRCF_PHY_CALIB_FINISHED",
                                         "DRCF_PHY_CALIBRATION_CFG",
                                         "DRCF_PHY_CALIBRATION_CTRL",
                                         "DRCF_PHY_CALIBRATION_RES_FIFO_CFG",
                                         "DRCF_PPR_ACTIVE",
                                         "DRCF_PPR_CFG",
                                         "DRCF_PWD_CLOCK_CONTROL",
                                         "DRCF_REG_0087",
                                         "DRCF_REGISTER_ACCESS_RD_DATA_VALID",
                                         "DRCF_RESERVED_MIRROR_ADDR",
                                         "DRCF_RESERVED_MTCP",
                                         "DRCF_RESERVED_SPARE_0",
                                         "DRCF_RESERVED_SPARE_1",
                                         "DRCF_RESERVED_SPARE_2",
                                         "DRCF_RESERVED_SPARE_3",
                                         "DRCF_RETRANSMIT_STATUS",
                                         "DRCF_RXI_MEM",
                                         "DRCF_RXI_WATERMARK",
                                         "DRCF_SBUS_BROADCAST_ID",
                                         "DRCF_SHADOW_DRAM_MR_0",
                                         "DRCF_SHADOW_DRAM_MR_1",
                                         "DRCF_SHADOW_DRAM_MR_12",
                                         "DRCF_SHADOW_DRAM_MR_14",
                                         "DRCF_SHADOW_DRAM_MR_15",
                                         "DRCF_SHADOW_DRAM_MR_2",
                                         "DRCF_SHADOW_DRAM_MR_3",
                                         "DRCF_SHADOW_DRAM_MR_4",
                                         "DRCF_SHADOW_DRAM_MR_5",
                                         "DRCF_SHADOW_DRAM_MR_7",
                                         "DRCF_SHADOW_DRAM_MR_8",
                                         "DRCF_WR_CRC_FIFO",
                                         "DRCF_WR_CRC_WATERMARK",
                                         "DRCG_ALIGN_ERR_INDICATION",
                                         "DRCG_AUXS_MUX",
                                         "DRCG_BIST_DBI_ERR_OCCURED",
                                         "DRCG_BIST_EDC_ERR_OCCURED",
                                         "DRCG_BIST_ERROR_OCCURRED",
                                         "DRCG_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCG_BIST_FULL_MASK_WORD_0",
                                         "DRCG_BIST_FULL_MASK_WORD_1",
                                         "DRCG_BIST_FULL_MASK_WORD_2",
                                         "DRCG_BIST_FULL_MASK_WORD_3",
                                         "DRCG_BIST_FULL_MASK_WORD_4",
                                         "DRCG_BIST_FULL_MASK_WORD_5",
                                         "DRCG_BIST_FULL_MASK_WORD_6",
                                         "DRCG_BIST_FULL_MASK_WORD_7",
                                         "DRCG_BIST_GLOBAL_ERROR_COUNTER",
                                         "DRCG_BIST_LAST_DATA_ERR_LSB",
                                         "DRCG_BIST_LAST_DATA_ERR_MSB",
                                         "DRCG_BIST_LAST_READ_DATA_MSB",
                                         "DRCG_BIST_MPR_STAGGER_PATTERNS",
                                         "DRCG_BIST_MPR_STAGGER_WEIGHTS",
                                         "DRCG_BIST_PATTERN_REPETITION",
                                         "DRCG_BIST_PRBS_ADDR_SEED",
                                         "DRCG_BIST_RATE_LIMITER",
                                         "DRCG_BIST_REPEAT_PATTERN_1_LSB",
                                         "DRCG_BIST_REPEAT_PATTERN_1_MSB",
                                         "DRCG_BIST_REPEAT_PATTERN_2_LSB",
                                         "DRCG_BIST_REPEAT_PATTERN_2_MSB",
                                         "DRCG_BIST_REPEAT_PATTERN_3_LSB",
                                         "DRCG_BIST_REPEAT_PATTERN_3_MSB",
                                         "DRCG_BIST_REPEAT_PATTERN_4_LSB",
                                         "DRCG_BIST_REPEAT_PATTERN_4_MSB",
                                         "DRCG_BIST_REPEAT_PATTERN_5_LSB",
                                         "DRCG_BIST_REPEAT_PATTERN_5_MSB",
                                         "DRCG_BIST_REPEAT_PATTERN_6_LSB",
                                         "DRCG_BIST_REPEAT_PATTERN_6_MSB",
                                         "DRCG_BIST_REPEAT_PATTERN_7_LSB",
                                         "DRCG_BIST_REPEAT_PATTERN_7_MSB",
                                         "DRCG_BIST_SINGLE_BIT_MASK",
                                         "DRCG_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
                                         "DRCG_BIST_START_ADDRESS",
                                         "DRCG_CALIB_BIST_DBI_ERROR_OCCURRED",
                                         "DRCG_CALIB_BIST_DBI_FULL_MASK_ERROR_COUNTER",
                                         "DRCG_CALIB_BIST_ERROR_OCCURRED",
                                         "DRCG_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCG_CLAM_SHELL",
                                         "DRCG_CNT_BIST_DBI_ERR_GLOBAL",
                                         "DRCG_CNT_BIST_EDC_ERR_GLOBAL",
                                         "DRCG_CNT_GDDR_5_BIST_ADT_ERR_GLOBAL",
                                         "DRCG_CNT_GDDR_5_BIST_DATA_ERR_GLOBAL",
                                         "DRCG_CNT_GDDR_5_BIST_DBI_ERR_GLOBAL",
                                         "DRCG_CNT_GDDR_5_BIST_EDC_ERR_GLOBAL",
                                         "DRCG_DRAM_ERROR_DETECT",
                                         "DRCG_DRAM_ERROR_INNITATE",
                                         "DRCG_DRAM_ERROR_RECOVERY",
                                         "DRCG_DRAM_MR_4",
                                         "DRCG_DRAM_MR_7",
                                         "DRCG_DRAM_MR_8",
                                         "DRCG_ECC_1B_ERR_CNT",
                                         "DRCG_ECC_2B_ERR_CNT",
                                         "DRCG_ECC_ERR_1B_INITIATE",
                                         "DRCG_ECC_ERR_2B_INITIATE",
                                         "DRCG_ERROR_INITIATION_DATA",
                                         "DRCG_EVENT_TRIGGER_ON_PARITY_PAD_CONFIG",
                                         "DRCG_EXT_PHY_CTRL_STATUS",
                                         "DRCG_GDDR_5_BIST_ADT_ERR_OCCURED",
                                         "DRCG_GDDR_5_BIST_ADT_PATTERNS_0",
                                         "DRCG_GDDR_5_BIST_ADT_PATTERNS_1",
                                         "DRCG_GDDR_5_BIST_CONFIGURATIONS",
                                         "DRCG_GDDR_5_BIST_DATA_ERR_OCCURED",
                                         "DRCG_GDDR_5_BIST_DBI_ERR_OCCURED",
                                         "DRCG_GDDR_5_BIST_EDC_ERR_OCCURED",
                                         "DRCG_GDDR_5_BIST_FINISH_PRD",
                                         "DRCG_GDDR_5_BIST_PRBS_ADT_SEED",
                                         "DRCG_GDDR_5_BIST_PRBS_DATA_SEED_LSB",
                                         "DRCG_GDDR_5_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCG_GDDR_5_BIST_PRBS_DBI_SEED",
                                         "DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_0",
                                         "DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_1",
                                         "DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_2",
                                         "DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_3",
                                         "DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_4",
                                         "DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_5",
                                         "DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_6",
                                         "DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_7",
                                         "DRCG_GDDR_5_BIST_STATUSES",
                                         "DRCG_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDS",
                                         "DRCG_GDDR_5_BIST_WR_RD_DBI_PATTERN",
                                         "DRCG_GDDR_5_BIST_WR_RD_PATTERN_LSB",
                                         "DRCG_GDDR_5_BIST_WR_RD_PATTERN_MSB",
                                         "DRCG_GLOBAL_MEM_OPTIONS",
                                         "DRCG_GTIMER_TRIGGER",
                                         "DRCG_INTIAL_CALIB_USE_MPR",
                                         "DRCG_LOOPBACK_ADDR_CTRL_ERROR_OCCURRED",
                                         "DRCG_LOOPBACK_ADDR_CTRL_FULL_ERR_CNT",
                                         "DRCG_LOOPBACK_ADDR_CTRL_MASK_WORD",
                                         "DRCG_LOOPBACK_ADDR_CTRL_PATTERN_WORD",
                                         "DRCG_LOOPBACK_CONFIG",
                                         "DRCG_LOOPBACK_CONTROL",
                                         "DRCG_LOOPBACK_DBI_ERROR_OCCURRED",
                                         "DRCG_LOOPBACK_DBI_FULL_ERR_CNT",
                                         "DRCG_LOOPBACK_DBI_MASK_WORD",
                                         "DRCG_LOOPBACK_DBI_PATTERN_WORD",
                                         "DRCG_LOOPBACK_ERROR_OCCURRED",
                                         "DRCG_LOOPBACK_FULL_ERR_CNT",
                                         "DRCG_LOOPBACK_MASK_WORD",
                                         "DRCG_LOOPBACK_PATTERN_WORD",
                                         "DRCG_LOOPBACK_PRBS_ADDR_CTRL_SEED",
                                         "DRCG_LOOPBACK_PRBS_DATA_SEED",
                                         "DRCG_LOOPBACK_PRBS_DBI_SEED",
                                         "DRCG_ODT_CONFIGURATION_REGISTER",
                                         "DRCG_PAR_ERR_INITIATE",
                                         "DRCG_PARITY_ERR_CNT",
                                         "DRCG_PERIODIC_DRAM_TEMP_SENS_CFG",
                                         "DRCG_PERIODIC_PHY_CDR_MONITOR_CFG",
                                         "DRCG_PHY_CALIB_FINISHED",
                                         "DRCG_PHY_CALIBRATION_CFG",
                                         "DRCG_PHY_CALIBRATION_CTRL",
                                         "DRCG_PHY_CALIBRATION_RES_FIFO_CFG",
                                         "DRCG_PPR_ACTIVE",
                                         "DRCG_PPR_CFG",
                                         "DRCG_PWD_CLOCK_CONTROL",
                                         "DRCG_REG_0087",
                                         "DRCG_REGISTER_ACCESS_RD_DATA_VALID",
                                         "DRCG_RESERVED_MIRROR_ADDR",
                                         "DRCG_RESERVED_MTCP",
                                         "DRCG_RESERVED_SPARE_0",
                                         "DRCG_RESERVED_SPARE_1",
                                         "DRCG_RESERVED_SPARE_2",
                                         "DRCG_RESERVED_SPARE_3",
                                         "DRCG_RETRANSMIT_STATUS",
                                         "DRCG_RXI_MEM",
                                         "DRCG_RXI_WATERMARK",
                                         "DRCG_SBUS_BROADCAST_ID",
                                         "DRCG_SHADOW_DRAM_MR_0",
                                         "DRCG_SHADOW_DRAM_MR_1",
                                         "DRCG_SHADOW_DRAM_MR_12",
                                         "DRCG_SHADOW_DRAM_MR_14",
                                         "DRCG_SHADOW_DRAM_MR_15",
                                         "DRCG_SHADOW_DRAM_MR_2",
                                         "DRCG_SHADOW_DRAM_MR_3",
                                         "DRCG_SHADOW_DRAM_MR_4",
                                         "DRCG_SHADOW_DRAM_MR_5",
                                         "DRCG_SHADOW_DRAM_MR_7",
                                         "DRCG_SHADOW_DRAM_MR_8",
                                         "DRCG_WR_CRC_FIFO",
                                         "DRCG_WR_CRC_WATERMARK",
                                         "DRCH_ALIGN_ERR_INDICATION",
                                         "DRCH_AUXS_MUX",
                                         "DRCH_BIST_DBI_ERR_OCCURED",
                                         "DRCH_BIST_EDC_ERR_OCCURED",
                                         "DRCH_BIST_ERROR_OCCURRED",
                                         "DRCH_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCH_BIST_FULL_MASK_WORD_0",
                                         "DRCH_BIST_FULL_MASK_WORD_1",
                                         "DRCH_BIST_FULL_MASK_WORD_2",
                                         "DRCH_BIST_FULL_MASK_WORD_3",
                                         "DRCH_BIST_FULL_MASK_WORD_4",
                                         "DRCH_BIST_FULL_MASK_WORD_5",
                                         "DRCH_BIST_FULL_MASK_WORD_6",
                                         "DRCH_BIST_FULL_MASK_WORD_7",
                                         "DRCH_BIST_GLOBAL_ERROR_COUNTER",
                                         "DRCH_BIST_LAST_DATA_ERR_LSB",
                                         "DRCH_BIST_LAST_DATA_ERR_MSB",
                                         "DRCH_BIST_LAST_READ_DATA_MSB",
                                         "DRCH_BIST_MPR_STAGGER_PATTERNS",
                                         "DRCH_BIST_MPR_STAGGER_WEIGHTS",
                                         "DRCH_BIST_PATTERN_REPETITION",
                                         "DRCH_BIST_PRBS_ADDR_SEED",
                                         "DRCH_BIST_RATE_LIMITER",
                                         "DRCH_BIST_REPEAT_PATTERN_1_LSB",
                                         "DRCH_BIST_REPEAT_PATTERN_1_MSB",
                                         "DRCH_BIST_REPEAT_PATTERN_2_LSB",
                                         "DRCH_BIST_REPEAT_PATTERN_2_MSB",
                                         "DRCH_BIST_REPEAT_PATTERN_3_LSB",
                                         "DRCH_BIST_REPEAT_PATTERN_3_MSB",
                                         "DRCH_BIST_REPEAT_PATTERN_4_LSB",
                                         "DRCH_BIST_REPEAT_PATTERN_4_MSB",
                                         "DRCH_BIST_REPEAT_PATTERN_5_LSB",
                                         "DRCH_BIST_REPEAT_PATTERN_5_MSB",
                                         "DRCH_BIST_REPEAT_PATTERN_6_LSB",
                                         "DRCH_BIST_REPEAT_PATTERN_6_MSB",
                                         "DRCH_BIST_REPEAT_PATTERN_7_LSB",
                                         "DRCH_BIST_REPEAT_PATTERN_7_MSB",
                                         "DRCH_BIST_SINGLE_BIT_MASK",
                                         "DRCH_BIST_SINGLE_BIT_MASK_ERROR_COUNTER",
                                         "DRCH_BIST_START_ADDRESS",
                                         "DRCH_CALIB_BIST_DBI_ERROR_OCCURRED",
                                         "DRCH_CALIB_BIST_DBI_FULL_MASK_ERROR_COUNTER",
                                         "DRCH_CALIB_BIST_ERROR_OCCURRED",
                                         "DRCH_CALIB_BIST_FULL_MASK_ERROR_COUNTER",
                                         "DRCH_CLAM_SHELL",
                                         "DRCH_CNT_BIST_DBI_ERR_GLOBAL",
                                         "DRCH_CNT_BIST_EDC_ERR_GLOBAL",
                                         "DRCH_CNT_GDDR_5_BIST_ADT_ERR_GLOBAL",
                                         "DRCH_CNT_GDDR_5_BIST_DATA_ERR_GLOBAL",
                                         "DRCH_CNT_GDDR_5_BIST_DBI_ERR_GLOBAL",
                                         "DRCH_CNT_GDDR_5_BIST_EDC_ERR_GLOBAL",
                                         "DRCH_DRAM_ERROR_DETECT",
                                         "DRCH_DRAM_ERROR_INNITATE",
                                         "DRCH_DRAM_ERROR_RECOVERY",
                                         "DRCH_DRAM_MR_4",
                                         "DRCH_DRAM_MR_7",
                                         "DRCH_DRAM_MR_8",
                                         "DRCH_ECC_1B_ERR_CNT",
                                         "DRCH_ECC_2B_ERR_CNT",
                                         "DRCH_ECC_ERR_1B_INITIATE",
                                         "DRCH_ECC_ERR_2B_INITIATE",
                                         "DRCH_ERROR_INITIATION_DATA",
                                         "DRCH_EVENT_TRIGGER_ON_PARITY_PAD_CONFIG",
                                         "DRCH_EXT_PHY_CTRL_STATUS",
                                         "DRCH_GDDR_5_BIST_ADT_ERR_OCCURED",
                                         "DRCH_GDDR_5_BIST_ADT_PATTERNS_0",
                                         "DRCH_GDDR_5_BIST_ADT_PATTERNS_1",
                                         "DRCH_GDDR_5_BIST_CONFIGURATIONS",
                                         "DRCH_GDDR_5_BIST_DATA_ERR_OCCURED",
                                         "DRCH_GDDR_5_BIST_DBI_ERR_OCCURED",
                                         "DRCH_GDDR_5_BIST_EDC_ERR_OCCURED",
                                         "DRCH_GDDR_5_BIST_FINISH_PRD",
                                         "DRCH_GDDR_5_BIST_PRBS_ADT_SEED",
                                         "DRCH_GDDR_5_BIST_PRBS_DATA_SEED_LSB",
                                         "DRCH_GDDR_5_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCH_GDDR_5_BIST_PRBS_DBI_SEED",
                                         "DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_0",
                                         "DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_1",
                                         "DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_2",
                                         "DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_3",
                                         "DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_4",
                                         "DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_5",
                                         "DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_6",
                                         "DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_7",
                                         "DRCH_GDDR_5_BIST_STATUSES",
                                         "DRCH_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDS",
                                         "DRCH_GDDR_5_BIST_WR_RD_DBI_PATTERN",
                                         "DRCH_GDDR_5_BIST_WR_RD_PATTERN_LSB",
                                         "DRCH_GDDR_5_BIST_WR_RD_PATTERN_MSB",
                                         "DRCH_GLOBAL_MEM_OPTIONS",
                                         "DRCH_GTIMER_TRIGGER",
                                         "DRCH_INTIAL_CALIB_USE_MPR",
                                         "DRCH_LOOPBACK_ADDR_CTRL_ERROR_OCCURRED",
                                         "DRCH_LOOPBACK_ADDR_CTRL_FULL_ERR_CNT",
                                         "DRCH_LOOPBACK_ADDR_CTRL_MASK_WORD",
                                         "DRCH_LOOPBACK_ADDR_CTRL_PATTERN_WORD",
                                         "DRCH_LOOPBACK_CONFIG",
                                         "DRCH_LOOPBACK_CONTROL",
                                         "DRCH_LOOPBACK_DBI_ERROR_OCCURRED",
                                         "DRCH_LOOPBACK_DBI_FULL_ERR_CNT",
                                         "DRCH_LOOPBACK_DBI_MASK_WORD",
                                         "DRCH_LOOPBACK_DBI_PATTERN_WORD",
                                         "DRCH_LOOPBACK_ERROR_OCCURRED",
                                         "DRCH_LOOPBACK_FULL_ERR_CNT",
                                         "DRCH_LOOPBACK_MASK_WORD",
                                         "DRCH_LOOPBACK_PATTERN_WORD",
                                         "DRCH_LOOPBACK_PRBS_ADDR_CTRL_SEED",
                                         "DRCH_LOOPBACK_PRBS_DATA_SEED",
                                         "DRCH_LOOPBACK_PRBS_DBI_SEED",
                                         "DRCH_ODT_CONFIGURATION_REGISTER",
                                         "DRCH_PAR_ERR_INITIATE",
                                         "DRCH_PARITY_ERR_CNT",
                                         "DRCH_PERIODIC_DRAM_TEMP_SENS_CFG",
                                         "DRCH_PERIODIC_PHY_CDR_MONITOR_CFG",
                                         "DRCH_PHY_CALIB_FINISHED",
                                         "DRCH_PHY_CALIBRATION_CFG",
                                         "DRCH_PHY_CALIBRATION_CTRL",
                                         "DRCH_PHY_CALIBRATION_RES_FIFO_CFG",
                                         "DRCH_PPR_ACTIVE",
                                         "DRCH_PPR_CFG",
                                         "DRCH_PWD_CLOCK_CONTROL",
                                         "DRCH_REGISTER_ACCESS_RD_DATA_VALID",
                                         "DRCH_RESERVED_MIRROR_ADDR",
                                         "DRCH_RESERVED_MTCP",
                                         "DRCH_RESERVED_SPARE_0",
                                         "DRCH_RESERVED_SPARE_1",
                                         "DRCH_RESERVED_SPARE_2",
                                         "DRCH_RESERVED_SPARE_3",
                                         "DRCH_RETRANSMIT_STATUS",
                                         "DRCH_RXI_MEM",
                                         "DRCH_RXI_WATERMARK",
                                         "DRCH_SBUS_BROADCAST_ID",
                                         "DRCH_SHADOW_DRAM_MR_0",
                                         "DRCH_SHADOW_DRAM_MR_1",
                                         "DRCH_SHADOW_DRAM_MR_12",
                                         "DRCH_SHADOW_DRAM_MR_14",
                                         "DRCH_SHADOW_DRAM_MR_15",
                                         "DRCH_SHADOW_DRAM_MR_2",
                                         "DRCH_SHADOW_DRAM_MR_3",
                                         "DRCH_SHADOW_DRAM_MR_4",
                                         "DRCH_SHADOW_DRAM_MR_5",
                                         "DRCH_SHADOW_DRAM_MR_7",
                                         "DRCH_SHADOW_DRAM_MR_8",
                                         "DRCH_WR_CRC_FIFO",
                                         "DRCH_WR_CRC_WATERMARK",
                                         "ECI_BIST_ENABLES",
                                         "ECI_BLOCKS_POWER_DOWN",
                                         "ECI_BLOCKS_SOFT_INIT",
                                         "ECI_BS_PLL_CONFIG",
                                         "ECI_BS_PLL_STATUS",
                                         "ECI_CMIC_STRAP_CONFIG",
                                         "ECI_CMIC_TS_CLK",
                                         "ECI_ECC_ERR_1B_INITIATE",
                                         "ECI_ECC_ERR_2B_INITIATE",
                                         "ECI_ECIC_MDIO_CONFIG",
                                         "ECI_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "ECI_ERROR_INITIATION_DATA",
                                         "ECI_FMAC_GRACEFULL_POWER_UP_AND_DOWN",
                                         "ECI_GLOBAL_DCH_CAPTURE_CELLS_DCL",
                                         "ECI_GLOBAL_DQCQ_MAP_CFG_2",
                                         "ECI_GLOBAL_FE_DEST_IDS_1",
                                         "ECI_GLOBAL_FE_DEST_IDS_2",
                                         "ECI_GLOBAL_FMC_0",
                                         "ECI_GLOBAL_FMC_1",
                                         "ECI_GLOBAL_GENERAL_FE_CFG_1",
                                         "ECI_GLOBAL_INGRESS_MULTICAST_INDICATION",
                                         "ECI_GLOBAL_ISP_0",
                                         "ECI_GLOBAL_ISP_1",
                                         "ECI_GLOBAL_MEM_OPTIONS",
                                         "ECI_GLOBAL_PP_3",
                                         "ECI_GLOBAL_PP_4",
                                         "ECI_GLOBAL_PP_7",
                                         "ECI_GLOBAL_SYS_HEADER_CFG",
                                         "ECI_GP_CONTROL_0",
                                         "ECI_GP_CONTROL_1",
                                         "ECI_GP_CONTROL_2",
                                         "ECI_GP_CONTROL_3",
                                         "ECI_GP_CONTROL_4",
                                         "ECI_GP_CONTROL_6",
                                         "ECI_GP_CONTROL_7",
                                         "ECI_GP_CONTROL_8",
                                         "ECI_GP_COUNTER_0",
                                         "ECI_GP_COUNTER_1",
                                         "ECI_GP_COUNTER_2",
                                         "ECI_GP_COUNTER_3",
                                         "ECI_GP_STATUS_0",
                                         "ECI_GP_STATUS_1",
                                         "ECI_GP_STATUS_2",
                                         "ECI_GP_STATUS_3",
                                         "ECI_GP_STATUS_4",
                                         "ECI_GTIMER_CONFIGURATION",
                                         "ECI_GTIMER_TRIGGER",
                                         "ECI_INDIRECT_FORCE_BUBBLE",
                                         "ECI_MASTER_SYNCE_PLL_STATUS",
                                         "ECI_MBU_MEM",
                                         "ECI_MEMORY_START_ADDRESS",
                                         "ECI_MET_MON",
                                         "ECI_MIRROR_DATA_REGISTER",
                                         "ECI_NUM_OF_MEM_WR_DONE",
                                         "ECI_OGER_1000",
                                         "ECI_OGER_1003",
                                         "ECI_OGER_1005",
                                         "ECI_OGER_1008",
                                         "ECI_OGER_1009",
                                         "ECI_OGER_1010",
                                         "ECI_PAD_CONFIGURATION_REGISTER",
                                         "ECI_PVT_MON_TRACKER_CONTROL",
                                         "ECI_READ_MIRROR_MEMORY",
                                         "ECI_RECORDING_PARAM",
                                         "ECI_REG_0166",
                                         "ECI_REG_01B4",
                                         "ECI_RES_CAL_CONFIG_01",
                                         "ECI_RES_CAL_CONFIG_23",
                                         "ECI_RESCAL_CTRL",
                                         "ECI_RESERVED_MIRROR_ADDR",
                                         "ECI_RESERVED_MTCP",
                                         "ECI_RESERVED_PCMI_0",
                                         "ECI_RESERVED_PCMI_0_S",
                                         "ECI_RESERVED_PCMI_0_T",
                                         "ECI_RESERVED_PCMI_1",
                                         "ECI_RESERVED_PCMI_1_S",
                                         "ECI_RESERVED_PCMI_1_T",
                                         "ECI_RESERVED_PCMI_2",
                                         "ECI_RESERVED_PCMI_2_S",
                                         "ECI_RESERVED_PCMI_2_T",
                                         "ECI_RESERVED_PCMI_3",
                                         "ECI_RESERVED_PCMI_3_S",
                                         "ECI_RESERVED_PCMI_3_T",
                                         "ECI_RESERVED_PCMI_4",
                                         "ECI_RESERVED_PCMI_4_S",
                                         "ECI_RESERVED_PCMI_4_T",
                                         "ECI_RESERVED_SPARE_0",
                                         "ECI_RESERVED_SPARE_1",
                                         "ECI_RESERVED_SPARE_2",
                                         "ECI_RESERVED_SPARE_3",
                                         "ECI_SBUS_BROADCAST_ID",
                                         "ECI_SCRATCH_PAD_0",
                                         "ECI_SCRATCH_PAD_1",
                                         "ECI_SLAVE_SYNCE_PLL_STATUS",
                                         "ECI_TAP_CONTROL",
                                         "ECI_TAP_CPU_INTERFACE_COMMAND",
                                         "ECI_TAP_CPU_INTERFACE_DATA_IN",
                                         "ECI_TIME_TO_WAIT_BEFORE_TRG_VAL",
                                         "ECI_TIME_TO_WAIT_TO_START_RECORD",
                                         "ECI_TRIGGER_LOGIC_MDATA_MASK_0",
                                         "ECI_TRIGGER_LOGIC_MDATA_MASK_1",
                                         "ECI_TRIGGER_LOGIC_MDATA_MASK_2",
                                         "ECI_TRIGGER_LOGIC_MDATA_MASK_3",
                                         "ECI_TRIGGER_LOGIC_MDATA_MASK_4",
                                         "ECI_TRIGGER_LOGIC_MDATA_VALUE_0",
                                         "ECI_TRIGGER_LOGIC_MDATA_VALUE_1",
                                         "ECI_TRIGGER_LOGIC_MDATA_VALUE_2",
                                         "ECI_TRIGGER_LOGIC_MDATA_VALUE_3",
                                         "ECI_TRIGGER_LOGIC_MDATA_VALUE_4",
                                         "ECI_TS_PLL_CONFIG",
                                         "ECI_TS_PLL_STATUS",
                                         "ECI_UPI_CONTROL",
                                         "ECI_UPI_RES_ICID",
                                         "ECI_UPI_RES_PCM",
                                         "EDB_DBF_0",
                                         "EDB_DBF_1",
                                         "EDB_ECC_1B_ERR_CNT",
                                         "EDB_ECC_2B_ERR_CNT",
                                         "EDB_ECC_ERR_1B_INITIATE",
                                         "EDB_ECC_ERR_2B_INITIATE",
                                         "EDB_EEDB_MAP_TO_PROTECTION_PTR",
                                         "EDB_ERROR_INITIATION_DATA",
                                         "EDB_ESEM_ACDT_AUX",
                                         "EDB_ESEM_ACDT_H",
                                         "EDB_ESEM_CAM_ENTRIES_COUNTER",
                                         "EDB_ESEM_DEFRAG_CONFIGURATION_REGISTER",
                                         "EDB_ESEM_DIAGNOSTICS",
                                         "EDB_ESEM_DIAGNOSTICS_ACCESSED_MODE",
                                         "EDB_ESEM_DIAGNOSTICS_INDEX",
                                         "EDB_ESEM_DIAGNOSTICS_KEY",
                                         "EDB_ESEM_DIAGNOSTICS_LOOKUP_RESULT",
                                         "EDB_ESEM_DIAGNOSTICS_READ_RESULT",
                                         "EDB_ESEM_ENTRIES_COUNTER",
                                         "EDB_ESEM_ERROR_CAM_TABLE_FULL_COUNTER",
                                         "EDB_ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
                                         "EDB_ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
                                         "EDB_ESEM_ERROR_TABLE_COHERENCY_COUNTER",
                                         "EDB_ESEM_KEY_TABLE_ENTRY_LIMIT",
                                         "EDB_ESEM_KEYT_AUX",
                                         "EDB_ESEM_KEYT_PLDT_H",
                                         "EDB_ESEM_KILL_RESET_SEQUENCE",
                                         "EDB_ESEM_LAST_LOOKUP",
                                         "EDB_ESEM_LOOKUP_ARBITER_LOOKUP_COUNTER",
                                         "EDB_ESEM_MAA_CAM",
                                         "EDB_ESEM_MAA_CAM_PAYLOAD",
                                         "EDB_ESEM_MANAGEMENT_MEMORY_H",
                                         "EDB_ESEM_MANAGEMENT_REQUEST",
                                         "EDB_ESEM_MANAGEMENT_UNIT_FAILURE",
                                         "EDB_ESEM_PLDT_AUX",
                                         "EDB_ESEM_WARNING_INSERTED_EXISTING_COUNTER",
                                         "EDB_GLEM_ACDT_AUX",
                                         "EDB_GLEM_ACDT_MASTER_H",
                                         "EDB_GLEM_ACDT_SLAVE_H",
                                         "EDB_GLEM_CAM_ENTRIES_COUNTER",
                                         "EDB_GLEM_DEFRAG_CONFIGURATION_REGISTER",
                                         "EDB_GLEM_DIAGNOSTICS",
                                         "EDB_GLEM_DIAGNOSTICS_ACCESSED_MODE",
                                         "EDB_GLEM_DIAGNOSTICS_INDEX",
                                         "EDB_GLEM_DIAGNOSTICS_KEY",
                                         "EDB_GLEM_DIAGNOSTICS_LOOKUP_RESULT",
                                         "EDB_GLEM_DIAGNOSTICS_READ_RESULT",
                                         "EDB_GLEM_ENTRIES_COUNTER",
                                         "EDB_GLEM_ERROR_CAM_TABLE_FULL_COUNTER",
                                         "EDB_GLEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
                                         "EDB_GLEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
                                         "EDB_GLEM_ERROR_TABLE_COHERENCY_COUNTER",
                                         "EDB_GLEM_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "EDB_GLEM_KEY_TABLE_ENTRY_LIMIT",
                                         "EDB_GLEM_KEYT_AUX",
                                         "EDB_GLEM_KEYT_PLDT_H",
                                         "EDB_GLEM_KILL_RESET_SEQUENCE",
                                         "EDB_GLEM_LAST_LOOKUP_MASTER",
                                         "EDB_GLEM_LAST_LOOKUP_SLAVE",
                                         "EDB_GLEM_LOOKUP_ARBITER_LOOKUP_COUNTER_MASTER",
                                         "EDB_GLEM_LOOKUP_ARBITER_LOOKUP_COUNTER_SLAVE",
                                         "EDB_GLEM_MAA_CAM",
                                         "EDB_GLEM_MAA_CAM_PAYLOAD",
                                         "EDB_GLEM_MANAGEMENT_MEMORY_H",
                                         "EDB_GLEM_MANAGEMENT_REQUEST",
                                         "EDB_GLEM_MANAGEMENT_UNIT_FAILURE",
                                         "EDB_GLEM_PLDT_AUX",
                                         "EDB_GLEM_WARNING_INSERTED_EXISTING_COUNTER",
                                         "EDB_GLOBAL_MEM_OPTIONS",
                                         "EDB_GTIMER_CONFIGURATION",
                                         "EDB_GTIMER_TRIGGER",
                                         "EDB_INDIRECT_FORCE_BUBBLE",
                                         "EDB_INDIRECT_WR_MASK",
                                         "EDB_PAR_ERR_INITIATE",
                                         "EDB_PARITY_ERR_CNT",
                                         "EDB_PROTECTION_ENTRY",
                                         "EDB_RESERVED_MIRROR_ADDR",
                                         "EDB_RESERVED_MTCP",
                                         "EDB_RESERVED_PCMI_0",
                                         "EDB_RESERVED_PCMI_0_S",
                                         "EDB_RESERVED_PCMI_0_T",
                                         "EDB_RESERVED_PCMI_1",
                                         "EDB_RESERVED_PCMI_1_S",
                                         "EDB_RESERVED_PCMI_1_T",
                                         "EDB_RESERVED_PCMI_2",
                                         "EDB_RESERVED_PCMI_2_S",
                                         "EDB_RESERVED_PCMI_2_T",
                                         "EDB_RESERVED_PCMI_3",
                                         "EDB_RESERVED_PCMI_3_S",
                                         "EDB_RESERVED_PCMI_3_T",
                                         "EDB_RESERVED_PCMI_4",
                                         "EDB_RESERVED_PCMI_4_S",
                                         "EDB_RESERVED_PCMI_4_T",
                                         "EDB_RESERVED_SPARE_0",
                                         "EDB_RESERVED_SPARE_1",
                                         "EDB_RESERVED_SPARE_2",
                                         "EDB_RESERVED_SPARE_3",
                                         "EDB_SBUS_BROADCAST_ID",
                                         "EDB_SBUS_LAST_IN_CHAIN",
                                         "EGQ_ACTION_PROFILE_3",
                                         "EGQ_ACTION_PROFILE_4",
                                         "EGQ_ACTION_PROFILE_5",
                                         "EGQ_AUXILIARY_DATA_TABLE",
                                         "EGQ_AUX_TABLE",
                                         "EGQ_BOUNCE_BACK",
                                         "EGQ_BUF_LINK",
                                         "EGQ_CBM",
                                         "EGQ_CELL_DECODER_DEBUG_COUNTERS",
                                         "EGQ_CFC_FLOW_CONTROL",
                                         "EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_2",
                                         "EGQ_CFG_PETRAB_OUT_LIF_SRC",
                                         "EGQ_CFG_SCHEDULER_PKT_SZ_COMP_ENABLE",
                                         "EGQ_CHECK_BW_TO_IFC",
                                         "EGQ_CHECK_BW_TO_OFP",
                                         "EGQ_CH_SCM_0",
                                         "EGQ_CH_SCM_1",
                                         "EGQ_CH_SCM_10",
                                         "EGQ_CH_SCM_11",
                                         "EGQ_CH_SCM_12",
                                         "EGQ_CH_SCM_13",
                                         "EGQ_CH_SCM_14",
                                         "EGQ_CH_SCM_15",
                                         "EGQ_CH_SCM_16",
                                         "EGQ_CH_SCM_17",
                                         "EGQ_CH_SCM_18",
                                         "EGQ_CH_SCM_19",
                                         "EGQ_CH_SCM_2",
                                         "EGQ_CH_SCM_20",
                                         "EGQ_CH_SCM_21",
                                         "EGQ_CH_SCM_22",
                                         "EGQ_CH_SCM_23",
                                         "EGQ_CH_SCM_24",
                                         "EGQ_CH_SCM_25",
                                         "EGQ_CH_SCM_26",
                                         "EGQ_CH_SCM_27",
                                         "EGQ_CH_SCM_28",
                                         "EGQ_CH_SCM_29",
                                         "EGQ_CH_SCM_3",
                                         "EGQ_CH_SCM_30",
                                         "EGQ_CH_SCM_31",
                                         "EGQ_CH_SCM_7",
                                         "EGQ_CH_SCM_8",
                                         "EGQ_CH_SCM_9",
                                         "EGQ_CNM_COUNTER_CFG",
                                         "EGQ_CNM_CPID_TO_FC_TYPE_0",
                                         "EGQ_CNM_CPID_TO_FC_TYPE_1",
                                         "EGQ_CNM_CPID_TO_FC_TYPE_2",
                                         "EGQ_CNM_GENERAL_CONFIG",
                                         "EGQ_CNM_PACKETS_CNT",
                                         "EGQ_CNM_QUANTA_TO_FC_MAP",
                                         "EGQ_CNM_TIMER_GRANULARITY_REG",
                                         "EGQ_COUNTER_PROCESSOR_POINTER_MASKING",
                                         "EGQ_COUNTER_PROFILE_OFFSET",
                                         "EGQ_CRC_DEBUG_COUNTERS",
                                         "EGQ_CRM",
                                         "EGQ_CUP_DEBUG_COUNTERS",
                                         "EGQ_DBG_CDC_ERR_MASK_DIS_CNT",
                                         "EGQ_DBG_CUP_ERR_MASK_DIS_CNT",
                                         "EGQ_DBG_PRP_SOP_DISCARD_MASK_DIS_CNT",
                                         "EGQ_DBG_SOURCE_MASK_DIS_CNT",
                                         "EGQ_DCM",
                                         "EGQ_DFM",
                                         "EGQ_DISABLE_EGRESS_OFP",
                                         "EGQ_DPM",
                                         "EGQ_DPM_8P",
                                         "EGQ_DWM",
                                         "EGQ_DWM_8P",
                                         "EGQ_ECC_1B_ERR_CNT",
                                         "EGQ_ECC_2B_ERR_CNT",
                                         "EGQ_ECC_ERR_1B_INITIATE",
                                         "EGQ_ECC_ERR_2B_INITIATE",
                                         "EGQ_EGRESS_REPLICATION_MCID_MASK",
                                         "EGQ_EGRESS_SHAPERS_CREDIT_MEMORY_INIT_STATUS",
                                         "EGQ_EHP_BUBBLE_CONFIGURATION",
                                         "EGQ_EHP_BUBBLE_TRIGGER",
                                         "EGQ_EHP_DISCARD_PACKET_COUNTER",
                                         "EGQ_EHP_MULTICAST_HIGH_DISCARDS_COUNTER",
                                         "EGQ_EHP_MULTICAST_HIGH_PACKET_COUNTER",
                                         "EGQ_EHP_MULTICAST_LOW_DISCARDS_COUNTER",
                                         "EGQ_EHP_MULTICAST_LOW_PACKET_COUNTER",
                                         "EGQ_EHP_UNICAST_PACKET_COUNTER",
                                         "EGQ_EMPTY_MCID_COUNTER",
                                         "EGQ_EMPTY_PORT_MAX_CREDIT_VALUE",
                                         "EGQ_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "EGQ_ENABLE_IP_ACL_ON_BRIDGE",
                                         "EGQ_ENABLE_MPLS_SAME_INTERFACE_FILTER",
                                         "EGQ_EOPM",
                                         "EGQ_EOPS",
                                         "EGQ_EPS_PRIO_MAP",
                                         "EGQ_ERPP_DISCARD_INT_REG_2_TEST",
                                         "EGQ_ERPP_DISCARD_INT_REG_TEST",
                                         "EGQ_ERPP_LAG_PRUNING_DISCARDS_COUNTER",
                                         "EGQ_ERPP_PMF_DISCARDS_COUNTER",
                                         "EGQ_ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTER",
                                         "EGQ_ERROR_INITIATION_DATA",
                                         "EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS",
                                         "EGQ_FCM",
                                         "EGQ_FDCM",
                                         "EGQ_FDCMAX",
                                         "EGQ_FILETER_DEBUG_COUNTERS",
                                         "EGQ_FORCE_OR_IGNORE_FC",
                                         "EGQ_FQP_BUBBLE_CONFIGURATION",
                                         "EGQ_FQP_BUBBLE_TRIGGER",
                                         "EGQ_FQP_CELL_COUNTER",
                                         "EGQ_FQP_CONFIGURATION",
                                         "EGQ_FQP_DEBUG_HALT_CONFIGURATION",
                                         "EGQ_FQP_PACKET_COUNTER",
                                         "EGQ_FQP_SCHEDULER_CONFIGURATION",
                                         "EGQ_FQP_SCHEDULER_FIX_DIS",
                                         "EGQ_FQSM",
                                         "EGQ_FQSMAX",
                                         "EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATION",
                                         "EGQ_FRM",
                                         "EGQ_GLOBAL_MEM_OPTIONS",
                                         "EGQ_GLOBAL_PP_3",
                                         "EGQ_GLOBAL_PP_4",
                                         "EGQ_GLOBAL_PP_7",
                                         "EGQ_GLOBAL_SYS_HEADER_CFG",
                                         "EGQ_GTIMER_CONFIG",
                                         "EGQ_GTIMER_CONFIG_CONT",
                                         "EGQ_GTIMER_CONFIGURATION",
                                         "EGQ_GTIMER_TRIGGER",
                                         "EGQ_IFC_OK_DEQ",
                                         "EGQ_INDIRECT_WR_MASK",
                                         "EGQ_INIT_FQP_TXI_CMICM",
                                         "EGQ_INIT_FQP_TXI_NIF",
                                         "EGQ_INIT_FQP_TXI_OAM",
                                         "EGQ_INIT_FQP_TXI_OLP",
                                         "EGQ_INIT_FQP_TXI_RCY",
                                         "EGQ_INVALID_OTM",
                                         "EGQ_INVALID_OUTLIF",
                                         "EGQ_LAST_CDC_HEADER",
                                         "EGQ_LAST_PRP_SOP_HEADER",
                                         "EGQ_LAST_REASSEMBLY_ERROR_MCID",
                                         "EGQ_MAXIMUM_AND_MINIMUM_PACKET_SIZE",
                                         "EGQ_MC_1_FIFO",
                                         "EGQ_MC_2_FIFO",
                                         "EGQ_MC_CONTEXT_FIFO_STATUS",
                                         "EGQ_MC_ENQ_FIFO",
                                         "EGQ_MTU",
                                         "EGQ_MTU_CHECK_ENABLE",
                                         "EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A",
                                         "EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B",
                                         "EGQ_MULTICAST_FIFOS_CONFIGURATION",
                                         "EGQ_NETWORK_HEADERS_VALUE_1_OFFSET",
                                         "EGQ_NETWORK_HEADERS_VALUE_2_OFFSET",
                                         "EGQ_NRDY_TH_6_8",
                                         "EGQ_NRDY_TH_9_11",
                                         "EGQ_ONE_PLUS_ONE_PROTECT_EN",
                                         "EGQ_OPP_LEARNING_DISABLE",
                                         "EGQ_OTM_LEARNING_DISABLE",
                                         "EGQ_OTM_PORT_SPR_DIS",
                                         "EGQ_OUTLIF_MSB_MAPPED",
                                         "EGQ_OUTLIF_MSB_MAPPED_SHIFT",
                                         "EGQ_PACKET_RATE_SHAPER_EN",
                                         "EGQ_PAR_ERR_INITIATE",
                                         "EGQ_PARITY_ERR_CNT",
                                         "EGQ_PARSER_LAST_NWK_RECORD",
                                         "EGQ_PARSER_LAST_SYS_RECORD",
                                         "EGQ_PCM",
                                         "EGQ_PDCM",
                                         "EGQ_PDCMAX",
                                         "EGQ_PDM",
                                         "EGQ_PER_QUEUE_HEADER_COMPENSATION",
                                         "EGQ_PETRAB_EEI_CFG",
                                         "EGQ_PETRAB_EEI_MPLS_MAP",
                                         "EGQ_PETRAB_FHEI_SIZE_MAP",
                                         "EGQ_PETRAB_LEARN_ASD_TYPE_MAP",
                                         "EGQ_PKT_REAS_INT_REG_TEST",
                                         "EGQ_PLM",
                                         "EGQ_PMF_KEY_GEN_LSB",
                                         "EGQ_PMF_KEY_GEN_MSB",
                                         "EGQ_PMF_P_7_FIFO",
                                         "EGQ_PORT_ALMOST_EMPTY_FORCE",
                                         "EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY",
                                         "EGQ_PQP_CRPS_CONF",
                                         "EGQ_PQP_DISCARD_MULTICAST_PACKET_COUNTER",
                                         "EGQ_PQP_DISCARD_UNICAST_PACKET_COUNTER",
                                         "EGQ_PQP_MULTICAST_BYTES_COUNTER",
                                         "EGQ_PQP_MULTICAST_PACKET_COUNTER",
                                         "EGQ_PQP_SPECIAL_FLOW_CONTROL",
                                         "EGQ_PQP_UNICAST_BYTES_COUNTER",
                                         "EGQ_PQP_UNICAST_PACKET_COUNTER",
                                         "EGQ_PQSM",
                                         "EGQ_PQSMAX",
                                         "EGQ_PRP_DEBUG_COUNTERS",
                                         "EGQ_QDCM",
                                         "EGQ_QDCMAX",
                                         "EGQ_QM_0",
                                         "EGQ_QM_1",
                                         "EGQ_QM_2",
                                         "EGQ_QM_3",
                                         "EGQ_QPAIR_SPR_DIS",
                                         "EGQ_QP_CBM",
                                         "EGQ_QP_MAX_CREDIT_VALUE",
                                         "EGQ_QQSM",
                                         "EGQ_QQSMAX",
                                         "EGQ_RCNT",
                                         "EGQ_RDM",
                                         "EGQ_REG_01C3",
                                         "EGQ_REG_01C4",
                                         "EGQ_REG_01CC",
                                         "EGQ_REG_01E0",
                                         "EGQ_REG_0231",
                                         "EGQ_RESERVED_MIRROR_ADDR",
                                         "EGQ_RESERVED_MTCP",
                                         "EGQ_RESERVED_PCMI_0",
                                         "EGQ_RESERVED_PCMI_0_S",
                                         "EGQ_RESERVED_PCMI_0_T",
                                         "EGQ_RESERVED_PCMI_1",
                                         "EGQ_RESERVED_PCMI_1_S",
                                         "EGQ_RESERVED_PCMI_1_T",
                                         "EGQ_RESERVED_PCMI_2",
                                         "EGQ_RESERVED_PCMI_2_S",
                                         "EGQ_RESERVED_PCMI_2_T",
                                         "EGQ_RESERVED_PCMI_3",
                                         "EGQ_RESERVED_PCMI_3_S",
                                         "EGQ_RESERVED_PCMI_3_T",
                                         "EGQ_RESERVED_PCMI_4",
                                         "EGQ_RESERVED_PCMI_4_S",
                                         "EGQ_RESERVED_PCMI_4_T",
                                         "EGQ_RESERVED_SPARE_0",
                                         "EGQ_RESERVED_SPARE_1",
                                         "EGQ_RESERVED_SPARE_2",
                                         "EGQ_RESERVED_SPARE_3",
                                         "EGQ_RPDM",
                                         "EGQ_RPDMHDR",
                                         "EGQ_RSM",
                                         "EGQ_SAME_INTERFACE_FILTER",
                                         "EGQ_SEGM",
                                         "EGQ_SOPM",
                                         "EGQ_SOPS",
                                         "EGQ_SPLIT_HORIZON_FILTER",
                                         "EGQ_SYSTEM_HEADERS_VALUE_1_OFFSET",
                                         "EGQ_SYSTEM_HEADERS_VALUE_2_OFFSET",
                                         "EGQ_TCG_CBM",
                                         "EGQ_TCG_SCM",
                                         "EGQ_TCG_SPR_DIS",
                                         "EGQ_TDM_GENERAL_CONFIGURATION",
                                         "EGQ_TDM_MAP_QUEUE_TO_TDM",
                                         "EGQ_TPID_PROFILES",
                                         "EGQ_TRILL_CONFIG",
                                         "EGQ_TSM",
                                         "EGQ_TTL_SCOPE",
                                         "EGQ_TTL_SCOPE",
                                         "EGQ_UCFIFO",
                                         "EGQ_USM",
                                         "EGQ_USMFTMH",
                                         "EGQ_VSI_PROFILE",
                                         "EGQ_WDM",
                                         "EGQ_WDRR_PACKET_SIZE",
                                         "EGQ_WFQ_PACKET_SIZE",
                                         "EGQ_WFQ_TCG_DIS",
                                         "EPNI_ACCEPTABLE_FRAME_TYPE",
                                         "EPNI_ACE_TABLE",
                                         "EPNI_ACE_TO_FHEI",
                                         "EPNI_ACE_TO_OUT_LIF",
                                         "EPNI_ACE_TO_OUT_PP_PORT",
                                         "EPNI_ACM",
                                         "EPNI_ALIGNER_ERROR_STATUS",
                                         "EPNI_ASM",
                                         "EPNI_AUXILIARY_DATA_TABLE",
                                         "EPNI_BSA",
                                         "EPNI_CFG_48_BITS_1588_TS_ENABLE",
                                         "EPNI_CFG_EEDB_ARP_POINTER_MSB",
                                         "EPNI_CFG_ENABLE_DSCP_MARKING",
                                         "EPNI_CFG_ENABLE_ETAG",
                                         "EPNI_CFG_ETHER_TYPE_INDEX",
                                         "EPNI_CFG_EVE_ETAG_FORMAT",
                                         "EPNI_CFG_GRE_ETHERTYPE_ETHERNET",
                                         "EPNI_CFG_GRE_ETHERTYPE_IP",
                                         "EPNI_CFG_KEEP_ING_ECID",
                                         "EPNI_CFG_MAPPING_TO_OAM_PCP",
                                         "EPNI_CFG_MARKING_DP_MAP",
                                         "EPNI_CFG_NATIVE_ETHERNET_COMPENSATION",
                                         "EPNI_CFG_OUTER_TAG",
                                         "EPNI_CFG_PETRAB_OUT_LIF_SRC",
                                         "EPNI_CFG_PP_LIF_COUNTER_MODE",
                                         "EPNI_CFG_PRP_FIFOS_FIXED_LATENCY_SETTING",
                                         "EPNI_CFG_SCHEDULER_PKT_SZ_COMP_ENABLE",
                                         "EPNI_CFG_TRILL_NICKNAME_BRIDGING",
                                         "EPNI_CFG_TRILL_NICKNAME_ROUTING",
                                         "EPNI_CFG_VXLAN_UDP_FIELDS",
                                         "EPNI_CHECK_BW_TO_PACKET_DESCRIPTOR",
                                         "EPNI_CMICM_CREDITS_ON_INIT",
                                         "EPNI_CONFIGURES_EGRESS_INTERFACES",
                                         "EPNI_COS_PROFILE_TABLE",
                                         "EPNI_COUNTER_0_BASE",
                                         "EPNI_COUNTER_1_BASE",
                                         "EPNI_CPM",
                                         "EPNI_DEFAULT_AC_ENTRY",
                                         "EPNI_DISABLE_EGRESS_INTERFACES",
                                         "EPNI_DSCP_EXP_TO_PCP_DEI",
                                         "EPNI_ECC_1B_ERR_CNT",
                                         "EPNI_ECC_2B_ERR_CNT",
                                         "EPNI_ECC_ERR_1B_INITIATE",
                                         "EPNI_ECC_ERR_2B_INITIATE",
                                         "EPNI_ECN_REMARK",
                                         "EPNI_EEDB_OUTLIF_BASE",
                                         "EPNI_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "EPNI_ENTROPY_LABEL_MSBS",
                                         "EPNI_EPE_BYTES_COUNTER",
                                         "EPNI_EPE_DISCARDED_PACKETS_COUNTER",
                                         "EPNI_EPE_PACKET_COUNTER",
                                         "EPNI_ERROR_INITIATION_DATA",
                                         "EPNI_ETHERNET_IP",
                                         "EPNI_ETHERNET_TYPES",
                                         "EPNI_ETHERTYPE_CUSTOM",
                                         "EPNI_ETHERTYPE_DEFAULT",
                                         "EPNI_ETH_OAM_OPCODE_MAP",
                                         "EPNI_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS",
                                         "EPNI_GLOBAL_MEM_OPTIONS",
                                         "EPNI_GLOBAL_PP_3",
                                         "EPNI_GLOBAL_PP_4",
                                         "EPNI_GLOBAL_PP_7",
                                         "EPNI_GLOBAL_SYS_HEADER_CFG",
                                         "EPNI_GTIMER_CONFIG",
                                         "EPNI_GTIMER_CONFIG_CONT",
                                         "EPNI_GTIMER_CONFIGURATION",
                                         "EPNI_GTIMER_TRIGGER",
                                         "EPNI_INDIRECT_WR_MASK",
                                         "EPNI_INIT_TXI_CONFIG",
                                         "EPNI_INVALID_OUTLIF",
                                         "EPNI_IP_PROTOCOL_CUSTOM",
                                         "EPNI_IP_PROTOCOL_GRE",
                                         "EPNI_IP_TOS_MARKING",
                                         "EPNI_IPV4_SIP",
                                         "EPNI_IPV4_SIP_ROUTING",
                                         "EPNI_IPV4_SIZE_WITH_ETH_IP_KEY",
                                         "EPNI_IPV4_SIZE_WITH_GRE_4_KEY",
                                         "EPNI_IPV4_SIZE_WITH_GRE_8_KEY",
                                         "EPNI_IPV4_TOS",
                                         "EPNI_IPV4_TOS_MODEL",
                                         "EPNI_IPV4_TOS_TO_FLAGS",
                                         "EPNI_IPV4_TTL",
                                         "EPNI_IPV4_TTL_MODEL",
                                         "EPNI_IPV4_TUNNEL_REMARK",
                                         "EPNI_ISID_TABLE",
                                         "EPNI_ITAG_TC_DP_MAP",
                                         "EPNI_LINK_P_16_FIFO",
                                         "EPNI_LINK_P_9_FIFO",
                                         "EPNI_MASK_CHECK_BW_TO_PACKET_DESCRIPTOR",
                                         "EPNI_MEF_L_2_CP_TRANSPARANT_BITMAP",
                                         "EPNI_MIRROED_TRAFFIC_SHAPER_CONFIGURATION",
                                         "EPNI_MIRROR_CHANNEL",
                                         "EPNI_MIRROR_VID_REG",
                                         "EPNI_MPLS_CMD_PROFILE",
                                         "EPNI_MPLS_CONTROL_WORD",
                                         "EPNI_MTU",
                                         "EPNI_MY_CFM_MAC_TABLE",
                                         "EPNI_MY_MAC",
                                         "EPNI_NETWORK_HEADERS_VALUE_1_OFFSET",
                                         "EPNI_NETWORK_HEADERS_VALUE_2_OFFSET",
                                         "EPNI_NEW_LLNK_PCP_DEI_PROFILE",
                                         "EPNI_OAM_INVALID_LIF",
                                         "EPNI_OAM_PROCESS_MAP",
                                         "EPNI_OUTLIF_MSB_MAPPED",
                                         "EPNI_OUTLIF_MSB_MAPPED_SHIFT",
                                         "EPNI_OUTLIF_TO_OAM_LIF_PROFILE_MAP",
                                         "EPNI_PACKET_HAS_OUTER_VID",
                                         "EPNI_PAR_ERR_INITIATE",
                                         "EPNI_PARITY_ERR_CNT",
                                         "EPNI_PCP_DEI_PROFILE",
                                         "EPNI_PCP_DEI_TABLE",
                                         "EPNI_PETRAB_EEI",
                                         "EPNI_PETRAB_EEI_MPLS_MAP",
                                         "EPNI_PETRAB_FHEI_SIZE_MAP",
                                         "EPNI_PETRAB_LEARN_ASD_TYPE_MAP",
                                         "EPNI_PMM",
                                         "EPNI_PP_COUNTER_TABLE",
                                         "EPNI_PP_INT_REG",
                                         "EPNI_PP_INT_REG_MASK",
                                         "EPNI_PP_INT_REG_TEST",
                                         "EPNI_PP_REMARK_PROFILE",
                                         "EPNI_PRGE_DATA",
                                         "EPNI_PRGE_MIRROR_TRAP_EN",
                                         "EPNI_PRM",
                                         "EPNI_PROTECTION_PTR_TABLE",
                                         "EPNI_REC_CMD_CONF",
                                         "EPNI_RECYLED_TRAFFIC_SHAPER_CONFIGURATION",
                                         "EPNI_REG_0103",
                                         "EPNI_RESERVED_MIRROR_ADDR",
                                         "EPNI_RESERVED_MTCP",
                                         "EPNI_RESERVED_PCMI_0",
                                         "EPNI_RESERVED_PCMI_0_S",
                                         "EPNI_RESERVED_PCMI_0_T",
                                         "EPNI_RESERVED_PCMI_1",
                                         "EPNI_RESERVED_PCMI_1_S",
                                         "EPNI_RESERVED_PCMI_1_T",
                                         "EPNI_RESERVED_PCMI_2",
                                         "EPNI_RESERVED_PCMI_2_S",
                                         "EPNI_RESERVED_PCMI_2_T",
                                         "EPNI_RESERVED_PCMI_3",
                                         "EPNI_RESERVED_PCMI_3_S",
                                         "EPNI_RESERVED_PCMI_3_T",
                                         "EPNI_RESERVED_PCMI_4",
                                         "EPNI_RESERVED_PCMI_4_S",
                                         "EPNI_RESERVED_PCMI_4_T",
                                         "EPNI_RESERVED_SPARE_0",
                                         "EPNI_RESERVED_SPARE_1",
                                         "EPNI_RESERVED_SPARE_2",
                                         "EPNI_RESERVED_SPARE_3",
                                         "EPNI_ROO_VSI",
                                         "EPNI_SPANNING_TREE_PROTOCOL_STATE_MEMORY_STP",
                                         "EPNI_STATISTICS_REPORTING_CONFIGURATION",
                                         "EPNI_SYSTEM_HEADERS_FORMAT_CODE",
                                         "EPNI_SYSTEM_HEADERS_VALUE_1_OFFSET",
                                         "EPNI_SYSTEM_HEADERS_VALUE_2_OFFSET",
                                         "EPNI_TDM_EPE_CONFIGURATION",
                                         "EPNI_TERMINATE_HEADER",
                                         "EPNI_TPID_PROFILES",
                                         "EPNI_TRAP_TRAFFIC_SHAPER_CONFIGURATION",
                                         "EPNI_TRILL_CONFIG",
                                         "EPNI_USE_PROTECTION_AS_DATA_PER_BANK",
                                         "EXT_M0_IDM_IDM_RESET_CONTROL",
                                         "EXT_M0_IDM_IDM_RESET_STATUS",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_ID",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "EXT_S0_IDM_IDM_RESET_CONTROL",
                                         "EXT_S0_IDM_IDM_RESET_READ_ID",
                                         "EXT_S0_IDM_IDM_RESET_STATUS",
                                         "EXT_S0_IDM_IDM_RESET_WRITE_ID",
                                         "FCR_CELL_DROP_COUNTER_0",
                                         "FCR_CELL_DROP_COUNTER_1",
                                         "FCR_CONTROL_CELL_FIFO_BUFFER",
                                         "FCR_CREDIT_CELLS_COUNTER",
                                         "FCR_ECC_1B_ERR_CNT",
                                         "FCR_ECC_2B_ERR_CNT",
                                         "FCR_ECC_ERR_1B_INITIATE",
                                         "FCR_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FCR_ECC_ERR_2B_INITIATE",
                                         "FCR_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FCR_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "FCR_ERROR_INITIATION_DATA",
                                         "FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK",
                                         "FCR_FLOW_STATUS_CELLS_COUNTER",
                                         "FCR_GLOBAL_MEM_OPTIONS",
                                         "FCR_GTIMER_CONFIGURATION",
                                         "FCR_GTIMER_TRIGGER",
                                         "FCR_INDIRECT_FORCE_BUBBLE",
                                         "FCR_PAR_ERR_INITIATE",
                                         "FCR_PARITY_ERR_CNT",
                                         "FCR_PROGRAMMABLE_CELLS_COUNTER",
                                         "FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER",
                                         "FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0",
                                         "FCR_REG_0167",
                                         "FCR_REG_01B0",
                                         "FCR_REG_01B1",
                                         "FCR_REG_01B2",
                                         "FCR_REG_01B7",
                                         "FCR_RESERVED_MIRROR_ADDR",
                                         "FCR_RESERVED_MTCP",
                                         "FCR_RESERVED_SPARE_0",
                                         "FCR_RESERVED_SPARE_1",
                                         "FCR_RESERVED_SPARE_2",
                                         "FCR_RESERVED_SPARE_3",
                                         "FCR_SBUS_BROADCAST_ID",
                                         "FCR_SBUS_LAST_IN_CHAIN",
                                         "FCT_CPU_TRANSMIT_CELL",
                                         "FCT_CPU_TRANSMIT_CELL_LINK_NUMBER",
                                         "FCT_CPU_TRANSMIT_CELLS_TRIGGER",
                                         "FCT_GLOBAL_MEM_OPTIONS",
                                         "FCT_GTIMER_CONFIGURATION",
                                         "FCT_GTIMER_TRIGGER",
                                         "FCT_LOCAL_ROUTE_CELLS_COUNTER",
                                         "FCT_MIN_NUM_OF_LINKS_DROPS",
                                         "FCT_REG_0101",
                                         "FCT_REG_0109",
                                         "FCT_REG_010A",
                                         "FCT_REG_010C",
                                         "FCT_REG_010D",
                                         "FCT_REG_010F",
                                         "FCT_RESERVED_MIRROR_ADDR",
                                         "FCT_RESERVED_MTCP",
                                         "FCT_RESERVED_SPARE_0",
                                         "FCT_RESERVED_SPARE_1",
                                         "FCT_RESERVED_SPARE_2",
                                         "FCT_RESERVED_SPARE_3",
                                         "FCT_SBUS_BROADCAST_ID",
                                         "FCT_SBUS_LAST_IN_CHAIN",
                                         "FCT_TRANSMITTED_CR_CELLS_COUNTER",
                                         "FCT_TRANSMITTED_FS_CELLS_COUNTER",
                                         "FCT_UNREACHABLE_DESTINATION",
                                         "FDA_ECC_1B_ERR_CNT",
                                         "FDA_ECC_2B_ERR_CNT",
                                         "FDA_ECC_ERR_1B_INITIATE",
                                         "FDA_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FDA_ECC_ERR_2B_INITIATE",
                                         "FDA_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FDA_EGQ_CELLS_IN_CNT_IPT",
                                         "FDA_EGQ_CELLS_IN_CNT_MESHMC",
                                         "FDA_EGQ_CELLS_IN_CNT_TDM",
                                         "FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_0",
                                         "FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_1",
                                         "FDA_EGQ_CELLS_OUT_CNT_FAB_FIFO_2",
                                         "FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0",
                                         "FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1",
                                         "FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2",
                                         "FDA_EGQ_CELLS_OUT_CNT_IPT",
                                         "FDA_EGQ_CELLS_OUT_CNT_MESHMC",
                                         "FDA_EGQ_CELLS_OUT_CNT_TDM",
                                         "FDA_EGQ_FAB_0_OVF_DROP_CNT",
                                         "FDA_EGQ_FAB_1_OVF_DROP_CNT",
                                         "FDA_EGQ_FAB_2_OVF_DROP_CNT",
                                         "FDA_EGQ_FAB_DROP_CNT",
                                         "FDA_EGQ_FABFIF_0_PRIO_0_DROP_CNT",
                                         "FDA_EGQ_FABFIF_0_PRIO_1_DROP_CNT",
                                         "FDA_EGQ_FABFIF_0_PRIO_2_DROP_CNT",
                                         "FDA_EGQ_FABFIF_1_PRIO_0_DROP_CNT",
                                         "FDA_EGQ_FABFIF_1_PRIO_1_DROP_CNT",
                                         "FDA_EGQ_FABFIF_1_PRIO_2_DROP_CNT",
                                         "FDA_EGQ_FABFIF_2_PRIO_0_DROP_CNT",
                                         "FDA_EGQ_FABFIF_2_PRIO_1_DROP_CNT",
                                         "FDA_EGQ_FABFIF_2_PRIO_2_DROP_CNT",
                                         "FDA_EGQ_FAB_FIFOS_WM",
                                         "FDA_EGQ_IPT_DROP_CNT",
                                         "FDA_EGQ_MESHMC_DROP_CNT",
                                         "FDA_EGQ_MESHMC_FIFO_WM",
                                         "FDA_EGQ_MESHMC_OVF_DROP_COUNT",
                                         "FDA_EGQ_MESHMC_PRIO_0_DROP_CNT",
                                         "FDA_EGQ_MESHMC_PRIO_1_DROP_CNT",
                                         "FDA_EGQ_MESHMC_PRIO_2_DROP_CNT",
                                         "FDA_EGQ_TDM_DROP_CNT",
                                         "FDA_EGQ_TDM_FIFO_WM",
                                         "FDA_EGQ_TDM_OVF_DROP_COUNT",
                                         "FDA_ERROR_INITIATION_DATA",
                                         "FDA_FAB_18_SCH_CELLS_IN_CNT_P_1",
                                         "FDA_FAB_18_SCH_CELLS_IN_CNT_P_2",
                                         "FDA_FAB_18_SCH_CELLS_IN_CNT_P_3",
                                         "FDA_FAB_18_SCH_WFQ_CFG",
                                         "FDA_FAB_36_SCH_CELLS_IN_CNT_P_1",
                                         "FDA_FAB_36_SCH_CELLS_IN_CNT_P_2",
                                         "FDA_FAB_36_SCH_CELLS_IN_CNT_P_3",
                                         "FDA_FAB_36_SCH_WFQ_CFG",
                                         "FDA_FAB_MCT_DROP_CNT",
                                         "FDA_FABRIC_18_18",
                                         "FDA_FDA_EGQ_FABFIF_0_PRIO_DROP_THR",
                                         "FDA_FDA_EGQ_FABFIF_1_PRIO_DROP_THR",
                                         "FDA_FDA_EGQ_FABFIF_2_PRIO_DROP_THR",
                                         "FDA_FDA_EGQ_FABRIC_FIFO_PARTITIONING",
                                         "FDA_FDA_EGQ_MESHMC_PRIO_DROP_THR",
                                         "FDA_FDA_EGQ_WFQ",
                                         "FDA_FDA_ENABLERS",
                                         "FDA_FDA_MC",
                                         "FDA_FDA_MESHMC_FC_EN",
                                         "FDA_FDA_TDM_FC_EN",
                                         "FDA_FDA_TDM_FC_THR",
                                         "FDA_GLOBAL_MEM_OPTIONS",
                                         "FDA_GTIMER_CONFIGURATION",
                                         "FDA_GTIMER_TRIGGER",
                                         "FDA_INDIRECT_FORCE_BUBBLE",
                                         "FDA_MEM_1002000",
                                         "FDA_MEM_1003000",
                                         "FDA_MEM_1004000",
                                         "FDA_MEM_1005000",
                                         "FDA_MEM_1006000",
                                         "FDA_MEM_1007000",
                                         "FDA_MEM_1008000",
                                         "FDA_MEM_1009000",
                                         "FDA_MEM_1010000",
                                         "FDA_MEM_1011000",
                                         "FDA_P_1_MTM_INITIATE_ECC_1B_ERRORS",
                                         "FDA_P_1_MTM_INITIATE_ECC_2B_ERRORS",
                                         "FDA_P_1_PSM_ECC_1B_ERR_MONITOR_MEM_MASK",
                                         "FDA_P_1_PSM_ECC_2B_ERR_MONITOR_MEM_MASK",
                                         "FDA_P_2_MTM_INITIATE_ECC_1B_ERRORS",
                                         "FDA_P_2_MTM_INITIATE_ECC_2B_ERRORS",
                                         "FDA_P_2_PSM_ECC_1B_ERR_MONITOR_MEM_MASK",
                                         "FDA_P_2_PSM_ECC_2B_ERR_MONITOR_MEM_MASK",
                                         "FDA_P_3_MTM_INITIATE_ECC_1B_ERRORS",
                                         "FDA_P_3_MTM_INITIATE_ECC_2B_ERRORS",
                                         "FDA_P_3_PSM_ECC_1B_ERR_MONITOR_MEM_MASK",
                                         "FDA_P_3_PSM_ECC_2B_ERR_MONITOR_MEM_MASK",
                                         "FDA_PAR_ERR_INITIATE",
                                         "FDA_PARITY_ERR_CNT",
                                         "FDA_REG_010B",
                                         "FDA_REG_0150",
                                         "FDA_REG_0158",
                                         "FDA_RESERVED_MIRROR_ADDR",
                                         "FDA_RESERVED_MTCP",
                                         "FDA_RESERVED_PCMI_0",
                                         "FDA_RESERVED_PCMI_0_S",
                                         "FDA_RESERVED_PCMI_0_T",
                                         "FDA_RESERVED_PCMI_1",
                                         "FDA_RESERVED_PCMI_1_S",
                                         "FDA_RESERVED_PCMI_1_T",
                                         "FDA_RESERVED_PCMI_2",
                                         "FDA_RESERVED_PCMI_2_S",
                                         "FDA_RESERVED_PCMI_2_T",
                                         "FDA_RESERVED_PCMI_3",
                                         "FDA_RESERVED_PCMI_3_S",
                                         "FDA_RESERVED_PCMI_3_T",
                                         "FDA_RESERVED_PCMI_4",
                                         "FDA_RESERVED_PCMI_4_S",
                                         "FDA_RESERVED_PCMI_4_T",
                                         "FDA_RESERVED_SPARE_0",
                                         "FDA_RESERVED_SPARE_1",
                                         "FDA_RESERVED_SPARE_2",
                                         "FDA_RESERVED_SPARE_3",
                                         "FDA_SBUS_BROADCAST_ID",
                                         "FDA_SBUS_LAST_IN_CHAIN",
                                         "FDA_SINGLE_FAP_MODE_EGQ_SEL",
                                         "FDR_CELL_IN_CNT_TOTAL",
                                         "FDR_ECC_1B_ERR_CNT",
                                         "FDR_ECC_2B_ERR_CNT",
                                         "FDR_ECC_ERR_1B_INITIATE",
                                         "FDR_ECC_ERR_2B_INITIATE",
                                         "FDR_ERROR_FILTER",
                                         "FDR_ERROR_FILTER_2",
                                         "FDR_ERROR_FILTER_MASK",
                                         "FDR_ERROR_FILTER_MASK_2",
                                         "FDR_ERROR_FILTER_MASK_EN",
                                         "FDR_ERROR_INITIATION_DATA",
                                         "FDR_FABRIC_18_18",
                                         "FDR_FDR_ENABLERS_REGISTER_2",
                                         "FDR_FDR_SCH_RCI_SCORE_WM",
                                         "FDR_FILTER_MATCH_INPUT_LINK",
                                         "FDR_GLOBAL_MEM_OPTIONS",
                                         "FDR_GTIMER_CONFIGURATION",
                                         "FDR_GTIMER_TRIGGER",
                                         "FDR_LINK_UP_STATUS_CHANGED_FROM_FDRA_PRIMARY",
                                         "FDR_LINK_UP_STATUS_CHANGED_FROM_FDRB_PRIMARY",
                                         "FDR_LINK_UP_STATUS_FROM_FDRA_P_2",
                                         "FDR_LINK_UP_STATUS_FROM_FDRA_P_3",
                                         "FDR_LINK_UP_STATUS_FROM_FDRB_P_2",
                                         "FDR_LINK_UP_STATUS_FROM_FDRB_P_3",
                                         "FDR_MEM_100000",
                                         "FDR_MEM_200000",
                                         "FDR_MEM_300000",
                                         "FDR_MEM_400000",
                                         "FDR_MEM_500000",
                                         "FDR_MEM_600000",
                                         "FDR_MEM_700000",
                                         "FDR_MEM_800000",
                                         "FDR_MEM_900000",
                                         "FDR_MEM_A00000",
                                         "FDR_MEM_B00000",
                                         "FDR_MEM_C00000",
                                         "FDR_P_1_CELL_IN_CNT",
                                         "FDR_P_1_ECC_1B_ERR_CNT",
                                         "FDR_P_1_ECC_1B_ERR_MONITOR_MEM_MASK",
                                         "FDR_P_1_ECC_2B_ERR_CNT",
                                         "FDR_P_1_ECC_2B_ERR_MONITOR_MEM_MASK",
                                         "FDR_P_1_ERROR_FILTER_CNT",
                                         "FDR_P_1_FDR_FIFO_DISCARD_COUNTER_A",
                                         "FDR_P_1_FDR_FIFO_DISCARD_COUNTER_B",
                                         "FDR_P_1_INITIATE_ECC_1B_ERRORS_A",
                                         "FDR_P_1_INITIATE_ECC_2B_ERRORS_A",
                                         "FDR_P_1_LINK_FIFO_STATUS",
                                         "FDR_P_1_PROGRAMMABLE_CELLS_COUNTER",
                                         "FDR_P_2_CELL_IN_CNT",
                                         "FDR_P_2_ECC_1B_ERR_CNT",
                                         "FDR_P_2_ECC_1B_ERR_MONITOR_MEM_MASK",
                                         "FDR_P_2_ECC_2B_ERR_CNT",
                                         "FDR_P_2_ECC_2B_ERR_MONITOR_MEM_MASK",
                                         "FDR_P_2_ERROR_FILTER_CNT",
                                         "FDR_P_2_FDR_DISCARD_COUNTER_A",
                                         "FDR_P_2_FDR_DISCARD_COUNTER_B",
                                         "FDR_P_2_FDR_FIFO_DISCARD_COUNTER_A",
                                         "FDR_P_2_FDR_FIFO_DISCARD_COUNTER_B",
                                         "FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA",
                                         "FDR_P_2_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B",
                                         "FDR_P_2_INITIATE_ECC_1B_ERRORS",
                                         "FDR_P_2_INITIATE_ECC_2B_ERRORS",
                                         "FDR_P_2_LINK_FIFO_STATUS",
                                         "FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRA",
                                         "FDR_P_2_LINK_UP_STATUS_CHANGED_FROM_FDRB",
                                         "FDR_P_2_PROGRAMMABLE_CELLS_COUNTER",
                                         "FDR_P_3_CELL_IN_CNT",
                                         "FDR_P_3_ECC_1B_ERR_CNT",
                                         "FDR_P_3_ECC_1B_ERR_MONITOR_MEM_MASK",
                                         "FDR_P_3_ECC_2B_ERR_CNT",
                                         "FDR_P_3_ECC_2B_ERR_MONITOR_MEM_MASK",
                                         "FDR_P_3_ERROR_FILTER_CNT",
                                         "FDR_P_3_FDR_DISCARD_COUNTER_A",
                                         "FDR_P_3_FDR_DISCARD_COUNTER_B",
                                         "FDR_P_3_FDR_FIFO_DISCARD_COUNTER_A",
                                         "FDR_P_3_FDR_FIFO_DISCARD_COUNTER_B",
                                         "FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDRA",
                                         "FDR_P_3_FDR_OVERFLOWS_AND_FIFOS_STATUSES_FDR_B",
                                         "FDR_P_3_INITIATE_ECC_1B_ERRORS",
                                         "FDR_P_3_INITIATE_ECC_2B_ERRORS",
                                         "FDR_P_3_LINK_FIFO_STATUS",
                                         "FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRA",
                                         "FDR_P_3_LINK_UP_STATUS_CHANGED_FROM_FDRB",
                                         "FDR_P_3_PROGRAMMABLE_CELLS_COUNTER",
                                         "FDR_PAR_ERR_INITIATE",
                                         "FDR_PARITY_ERR_CNT",
                                         "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0",
                                         "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1",
                                         "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0",
                                         "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1",
                                         "FDR_REG_010D",
                                         "FDR_REG_0112",
                                         "FDR_REG_0228",
                                         "FDR_REG_022A",
                                         "FDR_REG_022C",
                                         "FDR_REG_022E",
                                         "FDR_REG_0268",
                                         "FDR_REG_0269",
                                         "FDR_REG_026A",
                                         "FDR_REG_026C",
                                         "FDR_REG_026D",
                                         "FDR_REG_026E",
                                         "FDR_REG_0270",
                                         "FDR_REG_0271",
                                         "FDR_REG_0272",
                                         "FDR_REG_0274",
                                         "FDR_REG_0275",
                                         "FDR_REG_0276",
                                         "FDR_REG_0278",
                                         "FDR_REG_0279",
                                         "FDR_REG_027A",
                                         "FDR_REG_027C",
                                         "FDR_REG_027D",
                                         "FDR_REG_027E",
                                         "FDR_REG_0290",
                                         "FDR_RESERVED_MIRROR_ADDR",
                                         "FDR_RESERVED_MTCP",
                                         "FDR_RESERVED_PCMI_0",
                                         "FDR_RESERVED_PCMI_0_S",
                                         "FDR_RESERVED_PCMI_0_T",
                                         "FDR_RESERVED_PCMI_1",
                                         "FDR_RESERVED_PCMI_1_S",
                                         "FDR_RESERVED_PCMI_1_T",
                                         "FDR_RESERVED_PCMI_2",
                                         "FDR_RESERVED_PCMI_2_S",
                                         "FDR_RESERVED_PCMI_2_T",
                                         "FDR_RESERVED_PCMI_3",
                                         "FDR_RESERVED_PCMI_3_S",
                                         "FDR_RESERVED_PCMI_3_T",
                                         "FDR_RESERVED_PCMI_4",
                                         "FDR_RESERVED_PCMI_4_S",
                                         "FDR_RESERVED_PCMI_4_T",
                                         "FDR_RESERVED_SPARE_0",
                                         "FDR_RESERVED_SPARE_1",
                                         "FDR_RESERVED_SPARE_2",
                                         "FDR_RESERVED_SPARE_3",
                                         "FDR_SBUS_BROADCAST_ID",
                                         "FDR_SBUS_LAST_IN_CHAIN",
                                         "FDT_BUNDLE_GROUPS",
                                         "FDT_BUNDLE_GROUPS_CNT",
                                         "FDT_CONTEXT_CELL_COUNTER",
                                         "FDT_CPU_DATA_CELL_0",
                                         "FDT_CPU_DATA_CELL_1",
                                         "FDT_CPU_DATA_CELL_2",
                                         "FDT_CPU_DATA_CELL_3",
                                         "FDT_ECC_1B_ERR_CNT",
                                         "FDT_ECC_2B_ERR_CNT",
                                         "FDT_ECC_ERR_1B_INITIATE",
                                         "FDT_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FDT_ECC_ERR_2B_INITIATE",
                                         "FDT_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FDT_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "FDT_ERROR_INITIATION_DATA",
                                         "FDT_FABRIC_DATA_BYTE_CNT",
                                         "FDT_FDT_SEGMENTATION_AND_LLFC_MAPPING",
                                         "FDT_FMC_GCI_FLOW_CONTROL",
                                         "FDT_GCI_LINK_MASK",
                                         "FDT_GLOBAL_MEM_OPTIONS",
                                         "FDT_GTIMER_CONFIGURATION",
                                         "FDT_GTIMER_TRIGGER",
                                         "FDT_IN_BAND_MANAGMENENT",
                                         "FDT_IN_BAND_MEM",
                                         "FDT_IN_BAND_STATUS_A",
                                         "FDT_IN_BAND_STATUS_B",
                                         "FDT_INDIRECT_FORCE_BUBBLE",
                                         "FDT_IPT_0_WFQ_CONFIG",
                                         "FDT_IPT_1_WFQ_CONFIG",
                                         "FDT_IPT_CTRL_FIFO",
                                         "FDT_IPT_CTRL_FIFO_SER_FREEZE",
                                         "FDT_IPT_DESC_CELL_COUNTER",
                                         "FDT_IRE_DESC_CELL_COUNTER",
                                         "FDT_IRE_TDM_FIFO",
                                         "FDT_IRE_TDM_MASKS",
                                         "FDT_LINK_BUNDLE_BITMAP",
                                         "FDT_LINK_LOAD_CONFIGURATION",
                                         "FDT_LOCAL_TDM_CELLS_COUNTER",
                                         "FDT_MESH_MC_RELICATION",
                                         "FDT_MIN_NOF_LINKS_DROP",
                                         "FDT_MULTICAST_ID_MASK",
                                         "FDT_NON_TDM_LINK_MASK",
                                         "FDT_PAR_ERR_INITIATE",
                                         "FDT_PARITY_ERR_CNT",
                                         "FDT_REG_016B",
                                         "FDT_REG_0238",
                                         "FDT_REG_0239",
                                         "FDT_RESERVED_MIRROR_ADDR",
                                         "FDT_RESERVED_MTCP",
                                         "FDT_RESERVED_SPARE_0",
                                         "FDT_RESERVED_SPARE_1",
                                         "FDT_RESERVED_SPARE_2",
                                         "FDT_RESERVED_SPARE_3",
                                         "FDT_SBUS_BROADCAST_ID",
                                         "FDT_SBUS_LAST_IN_CHAIN",
                                         "FDT_SIMPLE_PACKING_CONFIGURATION",
                                         "FDT_TDM_CELLS_COUNTER",
                                         "FDT_TDM_CONFIGURATION",
                                         "FDT_TDM_LINK_MASK",
                                         "FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER",
                                         "FDT_TRANSMIT_DATA_CELL_TRIGGER",
                                         "FDT_TRANSMITTED_DATA_CELLS_COUNTER",
                                         "FDT_UNREACHABLE_DESTINATION_DISCARDED",
                                         "FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER",
                                         "FLUSH_CONTROL",
                                         "FMAC_BER_GEN_BITMAP",
                                         "FMAC_BER_GEN_PERIOD",
                                         "FMAC_ECC_ERR_1B_INITIATE",
                                         "FMAC_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FMAC_ECC_ERR_2B_INITIATE",
                                         "FMAC_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FMAC_ERROR_INITIATION_DATA",
                                         "FMAC_FBIST_CONFIGURATION_A",
                                         "FMAC_FBIST_CONFIGURATION_B",
                                         "FMAC_FBIST_STATUS",
                                         "FMAC_FMAL_STATISTICS_COUNT_CONTROL",
                                         "FMAC_FMAL_STATISTICS_GTIMER",
                                         "FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION",
                                         "FMAC_FMAL_TX_GENERAL_CONFIGURATION",
                                         "FMAC_FPS_CONFIGURATION_BER",
                                         "FMAC_FPS_RX_FEC_CONFIGURATION",
                                         "FMAC_FPS_RX_STATUS",
                                         "FMAC_FPS_TX_CONFIGURATION",
                                         "FMAC_GLOBAL_GENERAL_FE_CFG_1",
                                         "FMAC_GLOBAL_MEM_OPTIONS",
                                         "FMAC_GLOBAL_TEST_RX_IDL_PTRN",
                                         "FMAC_GLOBAL_TEST_TX_IDL_PTRN",
                                         "FMAC_GLOBAL_TEST_TX_PR_SEED_A",
                                         "FMAC_GLOBAL_TEST_TX_PR_SEED_B",
                                         "FMAC_GRACEFULL_POWER_ON_OFF",
                                         "FMAC_GTIMER_CONFIGURATION",
                                         "FMAC_GTIMER_TRIGGER",
                                         "FMAC_KPCS_CONFIGURATION",
                                         "FMAC_KPCS_TEST_RX_CONFIGURATION",
                                         "FMAC_KPCS_TEST_RX_STATUS",
                                         "FMAC_KPCS_TEST_TX_CONFIGURATION",
                                         "FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER",
                                         "FMAC_LOOPBACK_ENABLE_REGISTER",
                                         "FMAC_PAR_ERR_INITIATE",
                                         "FMAC_PARITY_ERR_CNT",
                                         "FMAC_REG_0116",
                                         "FMAC_REG_0118",
                                         "FMAC_REG_0119",
                                         "FMAC_REG_0139",
                                         "FMAC_RESERVED_MIRROR_ADDR",
                                         "FMAC_RESERVED_MTCP",
                                         "FMAC_RESERVED_SPARE_0",
                                         "FMAC_RESERVED_SPARE_1",
                                         "FMAC_RESERVED_SPARE_2",
                                         "FMAC_RESERVED_SPARE_3",
                                         "FMAC_RX_FEC_BUFFER_0",
                                         "FMAC_RX_FEC_BUFFER_1",
                                         "FMAC_TX_CELL_LIMIT",
                                         "FRM_LENGTH",
                                         "FSRD_ECC_ERR_1B_INITIATE",
                                         "FSRD_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FSRD_ECC_ERR_2B_INITIATE",
                                         "FSRD_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "FSRD_ERROR_INITIATION_DATA",
                                         "FSRD_FSRD_WL_EXT_MEM",
                                         "FSRD_GENERAL_CONFIGURTION",
                                         "FSRD_GLOBAL_MEM_OPTIONS",
                                         "FSRD_GTIMER_CONFIGURATION",
                                         "FSRD_GTIMER_TRIGGER",
                                         "FSRD_INDIRECT_FORCE_BUBBLE",
                                         "FSRD_MAC_OUTPUT_BUFFER",
                                         "FSRD_OUTPUT_DROP_COUNTER",
                                         "FSRD_REG_017B",
                                         "FSRD_RES_CAL_CONFIG",
                                         "FSRD_RESERVED_MIRROR_ADDR",
                                         "FSRD_RESERVED_MTCP",
                                         "FSRD_RESERVED_PCMI_0",
                                         "FSRD_RESERVED_PCMI_0_S",
                                         "FSRD_RESERVED_PCMI_0_T",
                                         "FSRD_RESERVED_PCMI_1",
                                         "FSRD_RESERVED_PCMI_1_S",
                                         "FSRD_RESERVED_PCMI_1_T",
                                         "FSRD_RESERVED_PCMI_2",
                                         "FSRD_RESERVED_PCMI_2_S",
                                         "FSRD_RESERVED_PCMI_2_T",
                                         "FSRD_RESERVED_PCMI_4",
                                         "FSRD_RESERVED_PCMI_4_S",
                                         "FSRD_RESERVED_PCMI_4_T",
                                         "FSRD_RESERVED_SPARE_0",
                                         "FSRD_RESERVED_SPARE_1",
                                         "FSRD_RESERVED_SPARE_2",
                                         "FSRD_RESERVED_SPARE_3",
                                         "FSRD_SRD_QUAD_LN_STRAPS",
                                         "FSRD_SYNC_E_SELECT",
                                         "FSRD_WC_UC_MEM_ACCESS",
                                         "GE0_EEE_CONFIG",
                                         "GE0_GBODE_CELL_CNT",
                                         "GE0_GBODE_CELL_REQ_CNT",
                                         "GE0_GBOD_OVRFLW",
                                         "GE1_EEE_CONFIG",
                                         "GE1_GBODE_CELL_CNT",
                                         "GE1_GBODE_CELL_REQ_CNT",
                                         "GE1_GBOD_OVRFLW",
                                         "GE2_EEE_CONFIG",
                                         "GE2_GBODE_CELL_CNT",
                                         "GE2_GBODE_CELL_REQ_CNT",
                                         "GE2_GBOD_OVRFLW",
                                         "GE3_EEE_CONFIG",
                                         "GE3_GBODE_CELL_CNT",
                                         "GE3_GBODE_CELL_REQ_CNT",
                                         "GE3_GBOD_OVRFLW",
                                         "GE4_EEE_CONFIG",
                                         "GE4_GBODE_CELL_CNT",
                                         "GE4_GBODE_CELL_REQ_CNT",
                                         "GE4_GBOD_OVRFLW",
                                         "GE5_EEE_CONFIG",
                                         "GE5_GBODE_CELL_CNT",
                                         "GE5_GBODE_CELL_REQ_CNT",
                                         "GE5_GBOD_OVRFLW",
                                         "GE6_EEE_CONFIG",
                                         "GE6_GBODE_CELL_CNT",
                                         "GE6_GBODE_CELL_REQ_CNT",
                                         "GE6_GBOD_OVRFLW",
                                         "GE7_EEE_CONFIG",
                                         "GE7_GBODE_CELL_CNT",
                                         "GE7_GBODE_CELL_REQ_CNT",
                                         "GE7_GBOD_OVRFLW",
                                         "GMII_EEE_DELAY_ENTRY_TIMER",
                                         "GMII_EEE_WAKE_TIMER",
                                         "GPORT_CNTMAXSIZE",
                                         "GPORT_CONFIG",
                                         "GPORT_LINK_STATUS_TO_CMIC",
                                         "GPORT_MAC_CRS_SEL",
                                         "GPORT_MODE_REG",
                                         "GPORT_RSV_MASK",
                                         "GPORT_SGN_DET_SEL",
                                         "GPORT_STAT_UPDATE_MASK",
                                         "GPORT_SW_FLOW_CONTROL",
                                         "GPORT_TPID",
                                         "GPORT_TS_TIMER_31_0_REG",
                                         "GPORT_TS_TIMER_47_32_REG",
                                         "GR1023",
                                         "GR127",
                                         "GR1518",
                                         "GR2047",
                                         "GR255",
                                         "GR4095",
                                         "GR511",
                                         "GR64",
                                         "GR9216",
                                         "GRALN",
                                         "GRBCA",
                                         "GRBYT",
                                         "GRCDE",
                                         "GRFCR",
                                         "GRFCS",
                                         "GRFLR",
                                         "GRFRG",
                                         "GRJBR",
                                         "GRMCA",
                                         "GRMGV",
                                         "GRMTUE",
                                         "GROVR",
                                         "GRPKT",
                                         "GRPOK",
                                         "GRRBYT",
                                         "GRRPKT",
                                         "GRUC",
                                         "GRUND",
                                         "GRXCF",
                                         "GRX_EEE_LPI_DURATION_COUNTER",
                                         "GRX_EEE_LPI_EVENT_COUNTER",
                                         "GRXPF",
                                         "GRXUO",
                                         "GT1023",
                                         "GT127",
                                         "GT1518",
                                         "GT2047",
                                         "GT255",
                                         "GT4095",
                                         "GT511",
                                         "GT64",
                                         "GT9216",
                                         "GTBCA",
                                         "GTBYT",
                                         "GTDFR",
                                         "GTEDF",
                                         "GTFCS",
                                         "GTFRG",
                                         "GTJBR",
                                         "GTLCL",
                                         "GTMCA",
                                         "GTMCL",
                                         "GTMGV",
                                         "GTNCL",
                                         "GTOVR",
                                         "GTPKT",
                                         "GTPOK",
                                         "GTSCL",
                                         "GTUC",
                                         "GTXCF",
                                         "GTXCL",
                                         "GTX_EEE_LPI_DURATION_COUNTER",
                                         "GTX_EEE_LPI_EVENT_COUNTER",
                                         "GTXPF",
                                         "ICFG_A9JTAG_CONFIG_0",
                                         "ICFG_CHIP_ID_REG",
                                         "ICFG_CHIP_REVISION_ID",
                                         "ICFG_CMICD_BASE_ADDRESS",
                                         "ICFG_DMAC_CONFIG_0",
                                         "ICFG_DMAC_CONFIG_1",
                                         "ICFG_EROM_BASE_ADDRESS",
                                         "ICFG_IP_DISABLE_STRAP_STATUS_0",
                                         "ICFG_IP_REVID_0",
                                         "ICFG_IP_REVID_1",
                                         "ICFG_IP_REVID_2",
                                         "ICFG_IP_REVID_3",
                                         "ICFG_IP_REVID_4",
                                         "ICFG_IPROC_IOPAD_CTRL_0",
                                         "ICFG_IPROC_IOPAD_CTRL_1",
                                         "ICFG_IPROC_IOPAD_CTRL_10",
                                         "ICFG_IPROC_IOPAD_CTRL_11",
                                         "ICFG_IPROC_IOPAD_CTRL_12",
                                         "ICFG_IPROC_IOPAD_CTRL_13",
                                         "ICFG_IPROC_IOPAD_CTRL_2",
                                         "ICFG_IPROC_IOPAD_CTRL_3",
                                         "ICFG_IPROC_IOPAD_CTRL_4",
                                         "ICFG_IPROC_IOPAD_CTRL_5",
                                         "ICFG_IPROC_IOPAD_CTRL_6",
                                         "ICFG_IPROC_IOPAD_CTRL_7",
                                         "ICFG_IPROC_IOPAD_CTRL_8",
                                         "ICFG_IPROC_IOPAD_CTRL_9",
                                         "ICFG_MHOST0_STRAPS",
                                         "ICFG_MHOST1_STRAPS",
                                         "ICFG_PAXB_0_RD_CMPL_BUF_0_MEM_CTRL",
                                         "ICFG_PAXB_0_RD_CMPL_BUF_1_MEM_CTRL",
                                         "ICFG_PAXB_0_WR_DATA_BUF_MEM_CTRL",
                                         "ICFG_PCIE_0_DEBUG_BUF_MEM_CTRL",
                                         "ICFG_PCIE_0_DL_TO_TL_BUF_MEM_CTRL",
                                         "ICFG_PCIE_0_REPLAY_ADDR_BUF_MEM_CTRL",
                                         "ICFG_PCIE_0_REPLAY_DATA_BUF_MEM_CTRL",
                                         "ICFG_PCIE_0_STRAPS",
                                         "ICFG_PCIE_0_TL_TO_DL_BUF_MEM_CTRL",
                                         "ICFG_ROM_STRAPS",
                                         "IDR_BLAME_REGISTER",
                                         "IDR_BUFFER_SELECTION_DECISION",
                                         "IDR_COUNTERS",
                                         "IDR_COUNTERS_REASSEMBLY_CONTEXTS",
                                         "IDR_DISCARDED_BYTES_CNT",
                                         "IDR_DISCARDED_PACKETS_CNT",
                                         "IDR_DRAM_FIFO_READ_DISABLE",
                                         "IDR_DROP_DESTINATION_CONFIGURATION",
                                         "IDR_ECC_1B_ERR_CNT",
                                         "IDR_ECC_2B_ERR_CNT",
                                         "IDR_ECC_ERR_1B_INITIATE",
                                         "IDR_ECC_ERR_2B_INITIATE",
                                         "IDR_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IDR_ERROR_INITIATION_DATA",
                                         "IDR_ETHERNET_METER_CONFIG",
                                         "IDR_FBC_CACHE_CONFIGURATION",
                                         "IDR_FBC_CACHE_WATERMARK_REG",
                                         "IDR_FBC_INTERNAL_THRESHOLDS",
                                         "IDR_FBC_WRG_POINTER_COUNT",
                                         "IDR_FORCE_CRC_ERROR",
                                         "IDR_FULL_DRAM_REJECT_COUNTER",
                                         "IDR_GLOBAL_INGRESS_MULTICAST_INDICATION",
                                         "IDR_GLOBAL_MEM_OPTIONS",
                                         "IDR_GLOBAL_SYS_HEADER_CFG",
                                         "IDR_GTIMER_CONFIGURATION",
                                         "IDR_GTIMER_TRIGGER",
                                         "IDR_IRE_INTERFACE_COUNTER",
                                         "IDR_IRE_RXI_MEM_DATA",
                                         "IDR_IRR_PACKET_CONSTRUCTOR",
                                         "IDR_MEM_12_INTERNAL",
                                         "IDR_MEM_1_INTERNAL",
                                         "IDR_MEM_3_INTERNAL",
                                         "IDR_MEM_5_INTERNAL",
                                         "IDR_MEM_6_INTERNAL",
                                         "IDR_MEM_7_INTERNAL",
                                         "IDR_MEM_8_INTERNAL",
                                         "IDR_MEM_9_INTERNAL",
                                         "IDR_MMU_ECC_ERR_CNT",
                                         "IDR_MMU_ECC_ERR_REG",
                                         "IDR_MRPS_INTERFACE_COUNTER",
                                         "IDR_OCB_ELIGIBLE_MULTICAST_RANGE",
                                         "IDR_OCB_FIFO_READ_DISABLE",
                                         "IDR_OCCUPIED_DBUFF_STATUS",
                                         "IDR_PARTIAL_DRAM_REJECT_CONFIGURATION",
                                         "IDR_PARTIAL_DRAM_REJECT_COUNTER",
                                         "IDR_RCT_CPU_REQUEST_REGISTER",
                                         "IDR_REASSEMBLY_CONTEXT_IS_OCB_ONLY",
                                         "IDR_REASSEMBLY_ERRORS",
                                         "IDR_RECEIVED_BYTES_CNT",
                                         "IDR_RECEIVED_PACKETS_CNT",
                                         "IDR_RESERVED_MIRROR_ADDR",
                                         "IDR_RESERVED_MTCP",
                                         "IDR_RESERVED_PCMI_0",
                                         "IDR_RESERVED_PCMI_0_S",
                                         "IDR_RESERVED_PCMI_0_T",
                                         "IDR_RESERVED_PCMI_1",
                                         "IDR_RESERVED_PCMI_1_S",
                                         "IDR_RESERVED_PCMI_1_T",
                                         "IDR_RESERVED_PCMI_2",
                                         "IDR_RESERVED_PCMI_2_S",
                                         "IDR_RESERVED_PCMI_2_T",
                                         "IDR_RESERVED_PCMI_3",
                                         "IDR_RESERVED_PCMI_3_S",
                                         "IDR_RESERVED_PCMI_3_T",
                                         "IDR_RESERVED_PCMI_4",
                                         "IDR_RESERVED_PCMI_4_S",
                                         "IDR_RESERVED_PCMI_4_T",
                                         "IDR_RESERVED_SPARE_0",
                                         "IDR_RESERVED_SPARE_1",
                                         "IDR_RESERVED_SPARE_2",
                                         "IDR_RESERVED_SPARE_3",
                                         "IDR_RRG_FULL_MULTICAST_POINTERS",
                                         "IDR_RRG_MINI_MULTICAST_POINTERS",
                                         "IDR_SBUS_BROADCAST_ID",
                                         "IDR_SBUS_LAST_IN_CHAIN",
                                         "IDR_TIMEOUT_REG",
                                         "IDR_TIMEOUT_VALID_REG",
                                         "IDR_TRAFFIC_CLASS_IS_OCB_ONLY",
                                         "IDR_WORDS",
                                         "IDR_WRG_COUNT_READY_THRESHOLD",
                                         "IDR_WRG_FULL_MULTICAST_POINTERS_H",
                                         "IDR_WRG_FULL_MULTICAST_POINTERS_L",
                                         "IDR_WRG_FULL_MULTICAST_POINTERS_M",
                                         "IDR_WRG_MINI_MULTICAST_POINTERS_H",
                                         "IDR_WRG_MINI_MULTICAST_POINTERS_L",
                                         "IDR_WRG_MINI_MULTICAST_POINTERS_M",
                                         "IHB_ACTION_DISABLE",
                                         "IHB_ACTION_PROFILE_GENERAL",
                                         "IHB_ACTION_PROFILE_RPF",
                                         "IHB_APP_PREFIX_CONTROL",
                                         "IHB_BAD_REPLIES_COUNTER",
                                         "IHB_BUILD_OAM_TS_HEADER",
                                         "IHB_COE_ACTION_PROFILE",
                                         "IHB_COE_CHANNEL_ID",
                                         "IHB_CPU_INFO_REPLY_COUNTER",
                                         "IHB_CPU_INFO_REPLY_ERROR_COUNTER",
                                         "IHB_CPU_INFO_REPLY_OVF_COUNTER",
                                         "IHB_CPU_LOOKUP_REPLY_COUNTER",
                                         "IHB_CPU_LOOKUP_REPLY_ERROR_COUNTER",
                                         "IHB_CPU_LOOKUP_REPLY_OVF_COUNTER",
                                         "IHB_CPU_RECORD_CONTROL",
                                         "IHB_CPU_RECORD_DATA_LSB",
                                         "IHB_CPU_RECORD_DATA_MSB",
                                         "IHB_CPU_RECORD_OPCODE",
                                         "IHB_CPU_RECORDS_COUNTER",
                                         "IHB_CPU_TRAP_CODE_CTR",
                                         "IHB_CPU_TRAP_CODE_PROFILE",
                                         "IHB_DBG_FER_TRAP",
                                         "IHB_DBG_LAST_RESOLVED_TRAP",
                                         "IHB_DBG_LAST_TRAP_CHANGE_DESTINATION_REG",
                                         "IHB_DBG_PMF_SELECTED_CAM_LINE_0",
                                         "IHB_DBG_PMF_SELECTED_CAM_LINE_1",
                                         "IHB_DBG_PMF_SELECTED_PROGRAM",
                                         "IHB_DEFAULT_LEM_PAYLOAD",
                                         "IHB_DEFAULT_TCAM_ACTION",
                                         "IHB_ECC_1B_ERR_CNT",
                                         "IHB_ECC_2B_ERR_CNT",
                                         "IHB_ECC_ERR_1B_INITIATE",
                                         "IHB_ECC_ERR_2B_INITIATE",
                                         "IHB_ERROR_INITIATION_DATA",
                                         "IHB_FEC_ECMP",
                                         "IHB_FEC_ECMP_IS_STATEFUL",
                                         "IHB_FEC_ENTRY_ACCESSED",
                                         "IHB_FEC_RPF_ECMP",
                                         "IHB_FIFO_DSP_2",
                                         "IHB_FIFO_ELK_RX",
                                         "IHB_FIFO_ELK_TX",
                                         "IHB_FIFO_FCR_PIPE_7",
                                         "IHB_FIFO_FCR_PIPE_9",
                                         "IHB_FIFO_KAPS_PASS_1",
                                         "IHB_FIFO_KAPS_PASS_2",
                                         "IHB_FIFO_LEM",
                                         "IHB_FIFO_PARTIAL_LB",
                                         "IHB_FIFO_PIPE_40_TO_48",
                                         "IHB_FIFO_PIPE_40_TO_50",
                                         "IHB_FIFO_PIPE_44_TO_50",
                                         "IHB_FIFO_PIPE_8_TO_40",
                                         "IHB_FIFO_TCAM_PASS_1",
                                         "IHB_FIFO_TCAM_PASS_2",
                                         "IHB_GENERAL_CFGS",
                                         "IHB_GLOBAL_MEM_OPTIONS",
                                         "IHB_GLOBAL_PP_7",
                                         "IHB_GLOBAL_SYS_HEADER_CFG",
                                         "IHB_GOOD_REPLIES_COUNTER",
                                         "IHB_GTIMER_CONFIGURATION",
                                         "IHB_GTIMER_TRIGGER",
                                         "IHB_IGNORE_CP_CFG",
                                         "IHB_INFO_REPLY",
                                         "IHB_IN_RIF_UC_RPF_MODEL_IS_STRICT",
                                         "IHB_INTERLAKEN_CFGS",
                                         "IHB_INVALID_DESTINATION",
                                         "IHB_IPP_LAG_TO_LAG_RANGE",
                                         "IHB_ISEM_ACDT_AUX",
                                         "IHB_ISEM_ACDT_MASTER_H",
                                         "IHB_ISEM_ACDT_SLAVE_H",
                                         "IHB_ISEM_CAM_ENTRIES_COUNTER",
                                         "IHB_ISEM_DEFRAG_CONFIGURATION_REGISTER",
                                         "IHB_ISEM_ENTRIES_COUNTER",
                                         "IHB_ISEM_ERROR_CAM_TABLE_FULL_COUNTER",
                                         "IHB_ISEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
                                         "IHB_ISEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
                                         "IHB_ISEM_ERROR_TABLE_COHERENCY_COUNTER",
                                         "IHB_ISEM_KEY_TABLE_ENTRY_LIMIT",
                                         "IHB_ISEM_KEYT_AUX",
                                         "IHB_ISEM_KEYT_PLDT_H",
                                         "IHB_ISEM_KILL_RESET_SEQUENCE",
                                         "IHB_ISEM_LAST_LOOKUP_MASTER",
                                         "IHB_ISEM_LAST_LOOKUP_SLAVE",
                                         "IHB_ISEM_LOOKUP_ARBITER_LOOKUP_COUNTER_MASTER",
                                         "IHB_ISEM_LOOKUP_ARBITER_LOOKUP_COUNTER_SLAVE",
                                         "IHB_ISEM_MAA_CAM",
                                         "IHB_ISEM_MAA_CAM_PAYLOAD",
                                         "IHB_ISEM_MANAGEMENT_MEMORY_H",
                                         "IHB_ISEM_MANAGEMENT_REQUEST",
                                         "IHB_ISEM_MANAGEMENT_UNIT_FAILURE",
                                         "IHB_ISEM_PLDT_AUX",
                                         "IHB_ISEM_WARNING_INSERTED_EXISTING_COUNTER",
                                         "IHB_KEY_D_XOR_MASKS",
                                         "IHB_LAST_ERROR_SEQUENCE_RX",
                                         "IHB_LB_INDEX_OFFSET",
                                         "IHB_LBP_FIFOS_STATUS",
                                         "IHB_LBP_GENERAL_CONFIG_3",
                                         "IHB_LEARNS_COUNTER",
                                         "IHB_LOOKUPS_COUNTER",
                                         "IHB_MRR_ACT_PROFILE",
                                         "IHB_NIF_PHYSICAL_ERR_COUNTER",
                                         "IHB_OAM_COUNTER_FIFO",
                                         "IHB_OAM_SUB_TYPE_MAP",
                                         "IHB_OPCODE_MAP_RX",
                                         "IHB_OPCODE_MAP_TX",
                                         "IHB_PACKET_SIZE",
                                         "IHB_PAR_ERR_INITIATE",
                                         "IHB_PARITY_ERR_CNT",
                                         "IHB_PATH_SELECT",
                                         "IHB_PHY_CHANNEL_CFGS",
                                         "IHB_PINFO_COUNTERS",
                                         "IHB_PINFO_FER",
                                         "IHB_PINFO_LBP",
                                         "IHB_PMF_FIFOS_SKIP_ENTRY",
                                         "IHB_PMF_INITIAL_KEY_2ND_PASS",
                                         "IHB_PMF_PASS_1_KEY_GEN_LSB",
                                         "IHB_PMF_PASS_1_KEY_GEN_MSB",
                                         "IHB_PMF_PASS_2_KEY_UPDATE",
                                         "IHB_PTC_INFO_PMF",
                                         "IHB_RECEIVE_FIFO_STATUS",
                                         "IHB_RESERVED_MIRROR_ADDR",
                                         "IHB_RESERVED_MTCP",
                                         "IHB_RESERVED_PCMI_0",
                                         "IHB_RESERVED_PCMI_0_S",
                                         "IHB_RESERVED_PCMI_0_T",
                                         "IHB_RESERVED_PCMI_1",
                                         "IHB_RESERVED_PCMI_1_S",
                                         "IHB_RESERVED_PCMI_1_T",
                                         "IHB_RESERVED_PCMI_2",
                                         "IHB_RESERVED_PCMI_2_S",
                                         "IHB_RESERVED_PCMI_2_T",
                                         "IHB_RESERVED_PCMI_3",
                                         "IHB_RESERVED_PCMI_3_S",
                                         "IHB_RESERVED_PCMI_3_T",
                                         "IHB_RESERVED_PCMI_4",
                                         "IHB_RESERVED_PCMI_4_S",
                                         "IHB_RESERVED_PCMI_4_T",
                                         "IHB_RESERVED_SPARE_1",
                                         "IHB_RESERVED_SPARE_2",
                                         "IHB_RESERVED_SPARE_3",
                                         "IHB_SEQUENCE_EXPECTED",
                                         "IHB_SEQUENCE_TX",
                                         "IHB_SNP_ACT_PROFILE",
                                         "IHB_SPR_CFGS",
                                         "IHB_SPR_DLY_CFGS",
                                         "IHB_TIME_STAMP_FIFO",
                                         "IHB_TOD_LAST_VALUE",
                                         "IHB_TRANSMIT_CFGS",
                                         "IHB_TRANSMIT_FIFO_STATUS",
                                         "IHB_TRAP_IF_ACCESSED",
                                         "IHB_TX_APP_PREFIX",
                                         "IHB_VID_VALID",
                                         "IHP_ACTION_PROFILE_MPLS_VALUE",
                                         "IHP_ACTION_PROFILE_PBP_SA_DROP_MAP",
                                         "IHP_ALL_ESADI_RBRIDGES",
                                         "IHP_ALL_RBRIDGES_MAC_CONFIG",
                                         "IHP_BVD_CFG",
                                         "IHP_BVD_FID_CLASS",
                                         "IHP_BVD_TOPOLOGY_ID",
                                         "IHP_COS_PROFILE_TO_USE_LAYER_2_PCP_MAP",
                                         "IHP_COS_PROFILE_USE_L_2",
                                         "IHP_COS_PROFILE_USE_L_3",
                                         "IHP_COUNTER_IN_LIF_RANGE_0",
                                         "IHP_COUNTER_IN_LIF_RANGE_1",
                                         "IHP_DBG_FLP_FIFO",
                                         "IHP_DBG_FLP_LPM",
                                         "IHP_DBG_FLP_PACKETS_REJECTED_BY_EGW_CNT",
                                         "IHP_DBG_FLP_PROGRAM_SELECTION_CAM_LINE",
                                         "IHP_DBG_FLP_SELECTED_PROGRAM",
                                         "IHP_DBG_FLP_TRAP_0",
                                         "IHP_DBG_FLP_TRAP_1",
                                         "IHP_DBG_IEEE_1588_IDENTIFICATION_CAM_LINE",
                                         "IHP_DBG_LLR_TRAP_0",
                                         "IHP_DBG_LLR_TRAP_1",
                                         "IHP_DESIGNATED_VLAN_TABLE",
                                         "IHP_ECC_1B_ERR_CNT",
                                         "IHP_ECC_2B_ERR_CNT",
                                         "IHP_ECC_ERR_1B_INITIATE",
                                         "IHP_ECC_ERR_2B_INITIATE",
                                         "IHP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IHP_ETHER_IP_CONFIG",
                                         "IHP_ETHERNET_ACTION_PROFILES",
                                         "IHP_ETHERNET_OAM_OPCODE_MAP",
                                         "IHP_FC_ACTION_PROFILES",
                                         "IHP_FID_CLASS_2_FID",
                                         "IHP_FIFO_10_TO_41",
                                         "IHP_FIFO_8_TO_41",
                                         "IHP_FIFO_LEM_1",
                                         "IHP_FIFO_LEM_2",
                                         "IHP_FIFO_LPM_1",
                                         "IHP_FIFO_LPM_2",
                                         "IHP_FIFO_LPM_PUBLIC_1",
                                         "IHP_FIFO_LPM_PUBLIC_2",
                                         "IHP_FIFO_OAM",
                                         "IHP_FIFO_OID_1",
                                         "IHP_FIFO_OID_2",
                                         "IHP_FIFO_PROGRAM_ATTRIBUTES",
                                         "IHP_FIFO_TCAM",
                                         "IHP_FILTERING_ACTION_PROFILES",
                                         "IHP_FLP_CONSISTENT_HASHING_KEY_GEN",
                                         "IHP_FLP_FIFOS_SKIP_ENTRY",
                                         "IHP_FLP_PFC_IS_ETH",
                                         "IHP_FLP_PFC_IS_IPV4",
                                         "IHP_FLP_PFC_IS_IPV6",
                                         "IHP_FLP_PFC_IS_MPLS",
                                         "IHP_FLP_PFC_MPLS_P2P",
                                         "IHP_FLP_PROGRAM_KEY_GEN_VAR",
                                         "IHP_FLP_PTC_PROGRAM_SELECT",
                                         "IHP_GENERAL_TRAP",
                                         "IHP_GLOBAL_MEM_OPTIONS",
                                         "IHP_GLOBAL_PP_3",
                                         "IHP_GLOBAL_PP_4",
                                         "IHP_GLOBAL_PP_7",
                                         "IHP_GRE_ETHERNET_TYPE_CUSTOM",
                                         "IHP_GRE_ETHERNET_TYPE_ETHERNET",
                                         "IHP_GRE_ETHERNET_TYPE_IPV4",
                                         "IHP_GRE_ETHERNET_TYPE_IPV6",
                                         "IHP_GRE_ETHERNET_TYPE_MPLS",
                                         "IHP_GTIMER_CONFIGURATION",
                                         "IHP_GTIMER_TRIGGER",
                                         "IHP_HEADER_STACK_EXCEED_PROGRAM_ADDRESS",
                                         "IHP_ICMP_ACTION_PROFILES",
                                         "IHP_IEEE_1588_ACTION",
                                         "IHP_IGMP_ACTION_PROFILES",
                                         "IHP_INCOMING_UP_MAP",
                                         "IHP_INITIAL_VLAN_ACTION_PROFILES",
                                         "IHP_INNER_ETHERNET_TRAP",
                                         "IHP_INNER_ETHERNET_TRAP_ACTION_PROFILE_VECTOR",
                                         "IHP_IN_RIF_CONFIG_TABLE",
                                         "IHP_INTERNAL_FIELDS_DATA",
                                         "IHP_IP_TOS_TO_OAM_PCP_0",
                                         "IHP_IP_TOS_TO_OAM_PCP_1",
                                         "IHP_IPV4_ACTION_PROFILES",
                                         "IHP_IPV6_ACTION_PROFILES_0",
                                         "IHP_IPV6_ACTION_PROFILES_1",
                                         "IHP_L_4_PORT_RANGES_2_TC_TABLE",
                                         "IHP_LAST_GENERATED_VALUES",
                                         "IHP_LAST_RECEIVED_HEADER_REG_0",
                                         "IHP_LAST_RECEIVED_HEADER_REG_1",
                                         "IHP_LAST_RECEIVED_PORT",
                                         "IHP_LEARN_DATA_VALUES_0",
                                         "IHP_LIF_ACCESSED",
                                         "IHP_LIF_TABLE",
                                         "IHP_VTT_FIFO_P_25_PIPE",
                                         "IHP_VTT_FIFO_P_40_P_50_PIPE",
                                         "IHP_VTT_FIFO_P_56_PIPE",
                                         "IHP_VTT_FIFO_P_8_P_18_PIPE",
                                         "IHP_VTT_FIFO_TT_ISA_RESULT",
                                         "IHP_VTT_FIFO_TT_ISB_RESULT",
                                         "IHP_VTT_FIFO_TT_TCAM_RESULT",
                                         "IHP_VTT_FIFO_VT_ISA_RESULT",
                                         "IHP_VTT_FIFO_VT_ISB_RESULT",
                                         "IHP_VTT_FIFO_VT_TCAM_RESULT",
                                         "IHP_VTT_PROGRAM_ENCOUNTERED",
                                         "ILKN_SLE_RX_AFIFO_WM",
                                         "ILKN_SLE_RX_BURST",
                                         "ILKN_SLE_RX_CAL_ACC",
                                         "ILKN_SLE_RX_CAL_INBAND",
                                         "ILKN_SLE_RX_CAL_INBAND_DYN",
                                         "ILKN_SLE_RX_CAL_OUTBAND",
                                         "ILKN_SLE_RX_CAL_OUTBAND_DYN",
                                         "ILKN_SLE_RX_CAL_WT",
                                         "ILKN_SLE_RX_CFG",
                                         "ILKN_SLE_RX_CTL",
                                         "ILKN_SLE_RX_DEBUG_0",
                                         "ILKN_SLE_RX_DEBUG_1",
                                         "ILKN_SLE_RX_DEBUG_2",
                                         "ILKN_SLE_RX_DEBUG_3",
                                         "ILKN_SLE_RX_DEBUG_HOLD_0",
                                         "ILKN_SLE_RX_DEBUG_HOLD_1",
                                         "ILKN_SLE_RX_DEBUG_HOLD_2",
                                         "ILKN_SLE_RX_DEBUG_HOLD_3",
                                         "ILKN_SLE_RX_ERRINS_0",
                                         "ILKN_SLE_RX_ERRINS_1",
                                         "ILKN_SLE_RX_ERRINS_2",
                                         "ILKN_SLE_RX_ERRINS_3",
                                         "ILKN_SLE_RX_FCOB_RETRANSMIT_SLOT",
                                         "ILKN_SLE_RX_FCOB_RETRANSMIT_SLOT_DY",
                                         "ILKN_SLE_RX_LANE",
                                         "ILKN_SLE_RX_LANE_2",
                                         "ILKN_SLE_RX_METAFRAME",
                                         "ILKN_SLE_RX_REMAP_LANE_14_10",
                                         "ILKN_SLE_RX_REMAP_LANE_19_15",
                                         "ILKN_SLE_RX_REMAP_LANE_24_20",
                                         "ILKN_SLE_RX_REMAP_LANE_29_25",
                                         "ILKN_SLE_RX_REMAP_LANE_34_30",
                                         "ILKN_SLE_RX_REMAP_LANE_39_35",
                                         "ILKN_SLE_RX_REMAP_LANE_4_0",
                                         "ILKN_SLE_RX_REMAP_LANE_44_40",
                                         "ILKN_SLE_RX_REMAP_LANE_47_45",
                                         "ILKN_SLE_RX_REMAP_LANE_9_5",
                                         "ILKN_SLE_RX_RETRANSMIT_CONFIG",
                                         "ILKN_SLE_RX_RETRANSMIT_TIME_CONFIG",
                                         "ILKN_SLE_RX_RETRANSMIT_TIME_CONFIG_2",
                                         "ILKN_SLE_RX_SEGMENT_ENABLE",
                                         "ILKN_SLE_RX_SERDES_TEST_CNTL",
                                         "ILKN_SLE_RX_SERDES_TEST_PATTERNA",
                                         "ILKN_SLE_RX_SERDES_TEST_PATTERNB",
                                         "ILKN_SLE_RX_SERDES_TEST_PATTERNC",
                                         "ILKN_SLE_RX_STATS_ACC",
                                         "ILKN_SLE_RX_STATS_WT_BYTE_LOW",
                                         "ILKN_SLE_RX_STATS_WT_ERR_HIGH",
                                         "ILKN_SLE_RX_STATS_WT_ERR_LOW",
                                         "ILKN_SLE_RX_STATS_WT_PARITY",
                                         "ILKN_SLE_RX_STATS_WT_PKT_LOW",
                                         "ILKN_SLE_TX_AFIFO_WM",
                                         "ILKN_SLE_TX_BURST",
                                         "ILKN_SLE_TX_CAL_ACC",
                                         "ILKN_SLE_TX_CAL_INBAND",
                                         "ILKN_SLE_TX_CAL_INBAND_DYN",
                                         "ILKN_SLE_TX_CAL_OUTBAND",
                                         "ILKN_SLE_TX_CAL_OUTBAND_DYN",
                                         "ILKN_SLE_TX_CAL_WT",
                                         "ILKN_SLE_TX_CFG",
                                         "ILKN_SLE_TX_CTL",
                                         "ILKN_SLE_TX_DEBUG_0",
                                         "ILKN_SLE_TX_DEBUG_1",
                                         "ILKN_SLE_TX_DEBUG_2",
                                         "ILKN_SLE_TX_DEBUG_3",
                                         "ILKN_SLE_TX_DEBUG_HOLD_0",
                                         "ILKN_SLE_TX_DEBUG_HOLD_1",
                                         "ILKN_SLE_TX_DEBUG_HOLD_2",
                                         "ILKN_SLE_TX_DEBUG_HOLD_3",
                                         "ILKN_SLE_TX_ERRINS_0",
                                         "ILKN_SLE_TX_ERRINS_1",
                                         "ILKN_SLE_TX_ERRINS_2",
                                         "ILKN_SLE_TX_ERRINS_3",
                                         "ILKN_SLE_TX_FCOB_RETRANSMIT_SLOT",
                                         "ILKN_SLE_TX_FCOB_RETRANSMIT_SLOT_DY",
                                         "ILKN_SLE_TX_FIFO_CFG",
                                         "ILKN_SLE_TX_LANE",
                                         "ILKN_SLE_TX_LANE_2",
                                         "ILKN_SLE_TX_METAFRAME",
                                         "ILKN_SLE_TX_RATE_1",
                                         "ILKN_SLE_TX_REMAP_LANE_14_10",
                                         "ILKN_SLE_TX_REMAP_LANE_19_15",
                                         "ILKN_SLE_TX_REMAP_LANE_24_20",
                                         "ILKN_SLE_TX_REMAP_LANE_29_25",
                                         "ILKN_SLE_TX_REMAP_LANE_34_30",
                                         "ILKN_SLE_TX_REMAP_LANE_39_35",
                                         "ILKN_SLE_TX_REMAP_LANE_4_0",
                                         "ILKN_SLE_TX_REMAP_LANE_44_40",
                                         "ILKN_SLE_TX_REMAP_LANE_47_45",
                                         "ILKN_SLE_TX_REMAP_LANE_9_5",
                                         "ILKN_SLE_TX_RETRANSMIT_CONFIG",
                                         "ILKN_SLE_TX_SEGMENT_ENABLE",
                                         "ILKN_SLE_TX_SERDES_AFIFO_STALL_SEL",
                                         "ILKN_SLE_TX_SERDES_TEST_CNTL",
                                         "ILKN_SLE_TX_SERDES_TEST_PATTERNA",
                                         "ILKN_SLE_TX_SERDES_TEST_PATTERNB",
                                         "ILKN_SLE_TX_SERDES_TEST_PATTERNC",
                                         "ILKN_SLE_TX_STATS_ACC",
                                         "ILKN_SLE_TX_STATS_WT_BYTE_LOW",
                                         "ILKN_SLE_TX_STATS_WT_ERR_HIGH",
                                         "ILKN_SLE_TX_STATS_WT_ERR_LOW",
                                         "ILKN_SLE_TX_STATS_WT_PARITY",
                                         "ILKN_SLE_TX_STATS_WT_PKT_LOW",
                                         "IPG_HD_BKP_CNTL",
                                         "IPT_DRAM_MIX_RET_DATA",
                                         "IPT_EGQDATA",
                                         "IPT_FDTDATA",
                                         "IPT_OCB_MIX_RET_DATA",
                                         "IPT_OCB_ONLY_RET_DATA",
                                         "IQM_MEM_1400000",
                                         "IQM_PAKCET_DESCRIPTOR_MEMORY_A_DYNAMIC",
                                         "IQM_PAR_ERR_INITIATE",
                                         "IQM_PARITY_ERR_CNT",
                                         "IQM_PDM_BD_EXT_CFG",
                                         "IQM_PDM_READ_RPLY_CNT",
                                         "IQM_PDM_VAL_READ_RPLY_CNT",
                                         "IQM_PG_TC_BITMAP",
                                         "IQM_PORT_PROTECTION_SETTING",
                                         "IQM_PQDMD",
                                         "IQM_PROGRAMMABLE_COUNTER_QUEUE_SELECT",
                                         "IQM_QUEUE_DELETED_PACKET_COUNTER",
                                         "IQM_QUEUE_DEQ_DELETE_BYTE_COUNTER",
                                         "IQM_QUEUE_DEQUEUE_BYTE_COUNTER",
                                         "IQM_QUEUE_DEQUEUE_PACKET_COUNTER",
                                         "IQM_QUEUE_ENQ_DISCARDED_PACKET_COUNTER",
                                         "IQM_QUEUE_ENQ_DSCRD_BYTE_COUNTER",
                                         "IQM_QUEUE_ENQUEUE_BYTE_COUNTER",
                                         "IQM_QUEUE_ENQUEUE_PACKET_COUNTER",
                                         "IQM_QUEUE_MAXIMUM_OCCUPANCY_QUEUE_SIZE",
                                         "IQM_RATE_CLASS_RD_WEIGHT",
                                         "IQM_REG_00A4",
                                         "IQM_REG_00A6",
                                         "IQM_REG_012C",
                                         "IQM_REJECT_STATUS_BMP",
                                         "IQM_RESERVED_MIRROR_ADDR",
                                         "IQM_RESERVED_MTCP",
                                         "IQM_RESERVED_SPARE_0",
                                         "IQM_RESERVED_SPARE_1",
                                         "IQM_RESERVED_SPARE_3",
                                         "IQM_RJCT_BDB_PKT_CNT",
                                         "IQM_RJCT_BDB_PROTCT_PKT_CNT",
                                         "IQM_RJCT_BUFF_TYPE_ERR_PKT_CNT",
                                         "IQM_RJCT_CNM_PCKT_CNT",
                                         "IQM_RJCT_DB_PKT_CNT",
                                         "IQM_RJCT_DRAM_INELIGIBLE_PKT_CNT",
                                         "IQM_RJCT_ISP_DUP_PKT_CNT",
                                         "IQM_RJCT_MC_ERR_PKT_CNT",
                                         "IQM_RJCT_OC_BD_PKT_CNT",
                                         "IQM_RJCT_QNUM_OVF_PKT_CNT",
                                         "IQM_RJCT_QNVALID_ERR_PKT_CNT",
                                         "IQM_RJCT_RSRC_ERR_PKT_CNT",
                                         "IQM_SCH_CMP_PTR_MAP",
                                         "IQM_SCH_CPM",
                                         "IQM_SCH_HAPM",
                                         "IQM_SCH_HCE",
                                         "IQM_SCH_PCM",
                                         "IQM_SCRBUFFTH",
                                         "IQM_SPRDPRM",
                                         "IQM_SRCQRNG",
                                         "IQM_SRC_VSQ_GLBL_MIXED_HEADROOM_MIN_OCCUPANCY_LEVEL",
                                         "IQM_SRC_VSQ_GLBL_MIXED_HEADROOM_OCCUPANCY_LEVEL",
                                         "IQM_SRC_VSQ_GLBL_MIXED_SHARED_POOL_0_MIN_OCCUPANCY_LEVEL",
                                         "IQM_SRC_VSQ_GLBL_MIXED_SHARED_POOL_0_OCCUPANCY_LEVEL",
                                         "IQM_SRC_VSQ_GLBL_MIXED_SHARED_POOL_1_MIN_OCCUPANCY_LEVEL",
                                         "IQM_SRC_VSQ_GLBL_MIXED_SHARED_POOL_1_OCCUPANCY_LEVEL",
                                         "IQM_SRC_VSQ_GLBL_OCB_HEADROOM_MIN_OCCUPANCY_LEVEL",
                                         "IQM_SRC_VSQ_GLBL_OCB_HEADROOM_OCCUPANCY_LEVEL",
                                         "IQM_SRC_VSQ_GLBL_OCB_SHARED_POOL_0_MIN_OCCUPANCY_LEVEL",
                                         "IQM_SRC_VSQ_GLBL_OCB_SHARED_POOL_0_OCCUPANCY_LEVEL",
                                         "IQM_SRC_VSQ_GLBL_OCB_SHARED_POOL_1_MIN_OCCUPANCY_LEVEL",
                                         "IQM_SRC_VSQ_GLBL_OCB_SHARED_POOL_1_OCCUPANCY_LEVEL",
                                         "IQM_SRDPRB",
                                         "IQM_STATISTICS_BILL_REPORT_CONFIGURATION",
                                         "IQM_STATISTICS_REPORT_CONFIGURATIONS_4",
                                         "IQM_STATISTICS_REPORT_QUEUE_RANGE_0",
                                         "IQM_STATISTICS_REPORT_QUEUE_RANGE_1",
                                         "IQM_STATISTICS_SCR_QUEUE_RANGE",
                                         "IQM_STATISTICS_TAG_CONFIGURATION",
                                         "IQM_SYSTEM_RED_FREE_MNMC_DBUFF_THRESHOLD",
                                         "IQM_TAIL",
                                         "IQMT_BANK_SELECT",
                                         "IQMT_ECC_1B_ERR_CNT",
                                         "IQMT_ECC_2B_ERR_CNT",
                                         "IQMT_EGR_RPT_HAPM",
                                         "IQMT_EGR_RPT_PCM",
                                         "IQMT_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IQMT_EPNI_0_EGRESS_ST_DROPPED_REPORT_COUNTER",
                                         "IQMT_EPNI_1_EGRESS_ST_DROPPED_REPORT_COUNTER",
                                         "IQMT_ERROR_INITIATION_DATA",
                                         "IQMT_FLUSCNT",
                                         "IQMT_GLOBAL_ISP_0",
                                         "IQMT_GLOBAL_ISP_1",
                                         "IQMT_GLOBAL_MEM_OPTIONS",
                                         "IQMT_GTIMER_CONFIGURATION",
                                         "IQMT_GTIMER_TRIGGER",
                                         "IQMT_ING_RPT_HAPM",
                                         "IQMT_ING_RPT_PCM",
                                         "IQMT_IQM_0_DEQUEUE_ST_DROPPED_REPORT_COUNTER",
                                         "IQMT_IQM_0_ENQUEUE_ST_DROPPED_REPORT_COUNTER",
                                         "IQMT_IQM_0_ING_ENQ_RPT_DROP_CNT",
                                         "IQMT_IQM_0_INGRESS_DEQ_ST_DROPPED_REPORT_COUNTER",
                                         "IQMT_IQM_0_SCR_PRD",
                                         "IQMT_IQM_1_DEQUEUE_ST_DROPPED_REPORT_COUNTER",
                                         "IQMT_IQM_1_ENQUEUE_ST_DROPPED_REPORT_COUNTER",
                                         "IQMT_IQM_1_INGRESS_DEQ_ST_DROPPED_REPORT_COUNTER",
                                         "IQMT_IQM_1_INGRESS_ENQ_ST_DROPPED_REPORT_COUNTER",
                                         "IQMT_IQM_1_SCR_PRD",
                                         "IQMT_IQM_BDB_OFFSET",
                                         "IQMT_MEM_300000",
                                         "IQMT_MNUSCNT",
                                         "IQM_TOT_DELETE_BYTE_COUNTER",
                                         "IQM_TOT_DSCRD_BYTE_COUNTER",
                                         "IQMT_PAR_ERR_INITIATE",
                                         "IQMT_PARITY_ERR_CNT",
                                         "IQMT_PDM_0",
                                         "IQMT_PDM_1",
                                         "IQMT_PDM_2",
                                         "IQMT_PDM_3",
                                         "IQMT_PDM_4",
                                         "IQMT_PDM_5",
                                         "IQMT_PDM_CONFIGURATION",
                                         "IQMT_REG_00A4",
                                         "IQMT_REG_00A6",
                                         "IQMT_RESERVED_MIRROR_ADDR",
                                         "IQMT_RESERVED_MTCP",
                                         "IQMT_RESERVED_PCMI_0",
                                         "IQMT_RESERVED_PCMI_0_S",
                                         "IQMT_RESERVED_PCMI_0_T",
                                         "IQMT_RESERVED_PCMI_1",
                                         "IQMT_RESERVED_PCMI_1_S",
                                         "IQMT_RESERVED_PCMI_1_T",
                                         "IQMT_RESERVED_PCMI_2",
                                         "IQMT_RESERVED_PCMI_2_S",
                                         "IQMT_RESERVED_PCMI_2_T",
                                         "IQMT_RESERVED_PCMI_3",
                                         "IQMT_RESERVED_PCMI_3_S",
                                         "IQMT_RESERVED_PCMI_3_T",
                                         "IQMT_RESERVED_PCMI_4",
                                         "IQMT_RESERVED_PCMI_4_S",
                                         "IQMT_RESERVED_PCMI_4_T",
                                         "IQMT_RESERVED_SPARE_0",
                                         "IQMT_RESERVED_SPARE_1",
                                         "IQMT_RESERVED_SPARE_2",
                                         "IQMT_RESERVED_SPARE_3",
                                         "IQMT_SBUS_BROADCAST_ID",
                                         "IQMT_SBUS_LAST_IN_CHAIN",
                                         "IQMT_STATISTICS_GENERAL_CONFIGUARTION",
                                         "IQMT_STATISTICS_REPORT_PORT_0",
                                         "IQMT_STATISTICS_REPORT_PORT_1",
                                         "IQMT_ST_RATE_LIMIT_PRD",
                                         "IQMT_ST_TX_FIFO_FLOW_CONTROL_MAP",
                                         "IQMT_ST_TX_FIFO_FLOW_CONTROL_TH",
                                         "IQM_VOQ_FADT_DYN_SIZE_SHRD_TH",
                                         "IQM_VSQA_AVRG",
                                         "IQM_VSQA_FC_PRM",
                                         "IQM_VSQA_MX_OC",
                                         "IQM_VSQA_PQWQ",
                                         "IQM_VSQA_QSZ",
                                         "IQM_VSQA_RC",
                                         "IQM_VSQB_AVRG",
                                         "IQM_VSQB_FC_PRM",
                                         "IQM_VSQB_MX_OC",
                                         "IQM_VSQB_PQWQ",
                                         "IQM_VSQB_QSZ",
                                         "IQM_VSQB_RC",
                                         "IQM_VSQC_AVRG",
                                         "IQM_VSQC_FC_PRM",
                                         "IQM_VSQC_MX_OC",
                                         "IQM_VSQC_PQWQ",
                                         "IQM_VSQC_QSZ",
                                         "IQM_VSQC_RC",
                                         "IQM_VSQD_AVRG",
                                         "IQM_VSQ_DEQUEUE_PACKET_COUNTER",
                                         "IQM_VSQD_FC_PRM",
                                         "IQM_VSQD_MX_OC",
                                         "IQM_VSQD_PQWQ",
                                         "IQM_VSQD_QSZ",
                                         "IQM_VSQD_RC",
                                         "IQM_VSQE_AVRG",
                                         "IQM_VSQE_FC_PRM",
                                         "IQM_VSQE_MAP",
                                         "IQM_VSQE_MX_OC",
                                         "IQM_VSQ_ENQUEUE_PACKET_COUNTER",
                                         "IQM_VSQE_PQWQ",
                                         "IQM_VSQE_QSZ",
                                         "IQM_VSQE_RC",
                                         "IQM_VSQF_AVRG",
                                         "IQM_VSQF_FC_PRM",
                                         "IQM_VSQF_MAP",
                                         "IQM_VSQF_MX_OC",
                                         "IQM_VSQF_PQWQ",
                                         "IQM_VSQF_QSZ",
                                         "IQM_VSQF_RC",
                                         "IQM_VSQ_MAXIMUM_OCCUPANCY_0",
                                         "IQM_VSQ_PG_IS_OCB_ONLY",
                                         "IQM_VSQ_PG_PRM",
                                         "IQM_VSQ_PROGRAMMABLE_COUNTER_SELECT",
                                         "IRE_CMIC_PKT_SRC_ID_DEST_IS_OAMP",
                                         "IRE_CPU_CHANNEL_CONFIGURATION",
                                         "IRE_CPU_CHANNEL_IS_TDM",
                                         "IRE_CPU_CREDITS_COUNTER",
                                         "IRE_CPU_PACKET_COUNTER",
                                         "IRE_CPU_SHAPER",
                                         "IRE_CPU_TDM_CTXT_MAP",
                                         "IRE_ECC_ERR_1B_INITIATE",
                                         "IRE_ECC_ERR_2B_INITIATE",
                                         "IRE_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IRE_ERROR_INITIATION_DATA",
                                         "IRE_GLOBAL_MEM_OPTIONS",
                                         "IRE_GLOBAL_SYS_HEADER_CFG",
                                         "IRE_GTIMER_CONFIGURATION",
                                         "IRE_GTIMER_TRIGGER",
                                         "IRE_HPF_MEM_DATA",
                                         "IRE_IHB_DEBUG_REGISTER_1",
                                         "IRE_IHB_DEBUG_REGISTER_2",
                                         "IRE_IHB_DEBUG_REGISTER_3",
                                         "IRE_IHB_INTERFACE_COUNTER",
                                         "IRE_IHP_DEBUG_REGISTER",
                                         "IRE_IHP_FIFO_STATUS",
                                         "IRE_IHP_FIFO_THRESHOLDS",
                                         "IRE_IHP_SHAPER",
                                         "IRE_INTERFACE_PORT_CONFIGURATION",
                                         "IRE_INVALID_INTERFACE",
                                         "IRE_IRR_DEBUG_REGISTER",
                                         "IRE_LAST_CONTEXT_MAPPING",
                                         "IRE_MEM_1_INTERNAL",
                                         "IRE_MEM_3_INTERNAL",
                                         "IRE_MEM_4_INTERNAL",
                                         "IRE_MEM_5_INTERNAL",
                                         "IRE_MEM_6_INTERNAL",
                                         "IRE_NETWORK_INTERFACE_SHAPER",
                                         "IRE_NIF_CREDITS_COUNTER",
                                         "IRE_NIF_PACKET_COUNTER",
                                         "IRE_NIF_RXI_MEM_DATA",
                                         "IRE_NIF_TDM_CTXT_MAP",
                                         "IRE_OAMP_CREDITS_COUNTER",
                                         "IRE_OAMP_PACKET_COUNTER",
                                         "IRE_OLP_CREDITS_COUNTER",
                                         "IRE_OLP_PACKET_COUNTER",
                                         "IRE_PACKET_EDIT_FIFO_STATUS",
                                         "IRE_PACKET_EDIT_FIFO_THRESHOLDS",
                                         "IRE_PIPE_BAD_REASSEMBLY_CONTEXT_PACKET_COUNTER",
                                         "IRE_PKT_SRC_TO_CHANNEL_MAP",
                                         "IRE_PPLB_CFG",
                                         "IRE_PPLB_CFG",
                                         "IRE_RCY_CREDITS_COUNTER",
                                         "IRE_RCY_PACKET_COUNTER",
                                         "IRE_RCY_RXI_MEM_DATA",
                                         "IRE_RECYCLING_SHAPER",
                                         "IRE_REGISTER_INTERFACE_PACKET_CONTROL",
                                         "IRE_REGISTER_INTERFACE_PACKET_COUNTER",
                                         "IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1023_512",
                                         "IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1535_1024",
                                         "IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_2047_1536",
                                         "IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_511_0",
                                         "IRE_REG_REASSEMBLY_CONTEXT_CONFIGURATION",
                                         "IRE_RESERVED_MIRROR_ADDR",
                                         "IRE_RESERVED_MTCP",
                                         "IRE_RESERVED_SPARE_0",
                                         "IRE_RESERVED_SPARE_1",
                                         "IRE_RESERVED_SPARE_2",
                                         "IRE_RESERVED_SPARE_3",
                                         "IRE_SBUS_BROADCAST_ID",
                                         "IRE_SBUS_LAST_IN_CHAIN",
                                         "IRE_SET_FTMH_VERSION",
                                         "IRE_SYS_CFG_RESERVED_1",
                                         "IRE_TAG_SWAP_0_CFG",
                                         "IRE_TAG_SWAP_1_CFG",
                                         "IRE_TDM_CONFIG",
                                         "IRE_TDM_CONTEXT_DROP",
                                         "IRE_TDM_PACKET_COUNTER",
                                         "IRE_WATERMARK_REG",
                                         "IRE_WDF_MEM_DATA",
                                         "IRE_WORD_FIFO_STATUS",
                                         "IRE_WORD_FIFO_THRESHOLDS",
                                         "IRR_ARBITER_CONFIGURATION",
                                         "IRR_BLAME_REGISTER",
                                         "IRR_ECC_1B_ERR_CNT",
                                         "IRR_ECC_2B_ERR_CNT",
                                         "IRR_ECC_ERR_1B_INITIATE",
                                         "IRR_ECC_ERR_2B_INITIATE",
                                         "IRR_EGQ_INTERFACE_COUNTER",
                                         "IRR_ERROR_INITIATION_DATA",
                                         "IRR_ERR_REPLICATION_REGISTER",
                                         "IRR_FABRIC_MULTICAST_BASE_QUEUE",
                                         "IRR_FLOW_BASE_QUEUE",
                                         "IRR_FLOW_CONTROL_THRESHOLDS",
                                         "IRR_FLOW_TABLE",
                                         "IRR_GLOBAL_INGRESS_MULTICAST_INDICATION",
                                         "IRR_GLOBAL_MEM_OPTIONS",
                                         "IRR_GLOBAL_PP_7",
                                         "IRR_GTIMER_CONFIGURATION",
                                         "IRR_GTIMER_TRIGGER",
                                         "IRR_IDR_INTERFACE_COUNTER",
                                         "IRR_IQM_ENQUEUE_COMMAND",
                                         "IRR_IQM_INVALID_DESTINATION_QUEUE",
                                         "IRR_IQM_SENT_PACKET_COUNTER",
                                         "IRR_ISF_MEMORY",
                                         "IRR_IS_IQM_PC",
                                         "IRR_IS_PCB_LINK_TABLE",
                                         "IRR_IS_PC_MEMORY",
                                         "IRR_LAG_MAPPING",
                                         "IRR_LAG_NEXT_MEMBER",
                                         "IRR_LAG_TO_LAG_RANGE",
                                         "IRR_MAX_REPLICATIONS",
                                         "IRR_MCDB",
                                         "IRR_MC_ERR_STATUS_BMP",
                                         "IRR_MC_FIFO_DROP_CNT",
                                         "IRR_MCR_FIFO_CONFIG",
                                         "IRR_MCR_MEMORY",
                                         "IRR_OUTLIF_SELECTION",
                                         "IRR_PCB_LINK_TABLE",
                                         "IRR_PC_MEMORY",
                                         "IRR_QUEUE_IS_OCB_COMMITTED",
                                         "IRR_REPLICATOION_ENGINES_CONFIGURATION",
                                         "IRR_RESERVED_MIRROR_ADDR",
                                         "IRR_RESERVED_MTCP",
                                         "IRR_RESERVED_PCMI_0",
                                         "IRR_RESERVED_PCMI_0_S",
                                         "IRR_RESERVED_PCMI_0_T",
                                         "IRR_RESERVED_PCMI_1",
                                         "IRR_RESERVED_PCMI_1_S",
                                         "IRR_RESERVED_PCMI_1_T",
                                         "IRR_RESERVED_PCMI_2",
                                         "IRR_RESERVED_PCMI_2_S",
                                         "IRR_RESERVED_PCMI_2_T",
                                         "IRR_RESERVED_PCMI_3",
                                         "IRR_RESERVED_PCMI_3_S",
                                         "IRR_RESERVED_PCMI_3_T",
                                         "IRR_RESERVED_PCMI_4",
                                         "IRR_RESERVED_PCMI_4_S",
                                         "IRR_RESERVED_PCMI_4_T",
                                         "IRR_RESERVED_SPARE_0",
                                         "IRR_RESERVED_SPARE_1",
                                         "IRR_RESERVED_SPARE_2",
                                         "IRR_RESERVED_SPARE_3",
                                         "IRR_SBUS_BROADCAST_ID",
                                         "IRR_SBUS_LAST_IN_CHAIN",
                                         "IRR_SNOOP_MIRROR_DEST_TABLE",
                                         "IRR_SNOOP_MIRROR_TM_TABLE",
                                         "IRR_SNOOP_SIZE",
                                         "IRR_STACK_FEC_RESOLVE",
                                         "IRR_STACK_TRUNK_RESOLVE",
                                         "IRR_UC_FIFO_DROP_CNT",
                                         "KAPS_GLOBAL_DEBUG",
                                         "KAPS_IBC_COMMAND_DATA",
                                         "KAPS_IBC_COMMAND_WORD",
                                         "KAPS_IBC_CONFIG",
                                         "KAPS_IBC_FIFO_CORRECTABLE_STATUS",
                                         "KAPS_IBC_FIFO_ECC_DEBUG",
                                         "KAPS_IBC_FIFO_MEM_CONTROL",
                                         "KAPS_IBC_FIFO_TM_TEST_CTRL",
                                         "KAPS_IBC_FIFO_UNCORRECTABLE_STATUS",
                                         "KAPS_IBC_QUEUE_STATUS",
                                         "KAPS_IBC_RESPONSE_DATA",
                                         "KAPS_IBC_RESPONSE_WORD",
                                         "KAPS_MEMORY_A_ERROR",
                                         "KAPS_MEMORY_A_ERROR_MASK",
                                         "KAPS_MEMORY_B_ERROR",
                                         "KAPS_MEMORY_B_ERROR_MASK",
                                         "KAPS_R_5_ATTN",
                                         "KAPS_R_5_AXI_CONFIG",
                                         "KAPS_R_5_AXI_ERROR_STATUS_0",
                                         "KAPS_R_5_AXI_ERROR_STATUS_1",
                                         "KAPS_R_5_CONFIGA",
                                         "KAPS_R_5_CORE_CONFIGC",
                                         "KAPS_R_5_CORE_CONFIGD",
                                         "KAPS_R_5_CORE_CONFIGE",
                                         "KAPS_R_5_COUNTERS",
                                         "KAPS_R_5_DAP_APB_ADDR",
                                         "KAPS_R_5_DAP_APB_CTRL",
                                         "KAPS_R_5_DAP_APB_RDATA",
                                         "KAPS_R_5_DAP_APB_WDATA",
                                         "KAPS_R_5_DEBUG_CONFIGB",
                                         "KAPS_R_5_DEBUG_EBUS_PATTERN_0",
                                         "KAPS_R_5_DEBUG_EBUS_PATTERN_0_MASK",
                                         "KAPS_R_5_DEBUG_EBUS_PATTERN_1",
                                         "KAPS_R_5_DEBUG_EBUS_PATTERN_1_MASK",
                                         "KAPS_R_5_FIFO_MON_EVENT",
                                         "KAPS_R_5_FIFO_MON_EVENT_MASK",
                                         "KAPS_R_5_TM_TEST_CTRL",
                                         "KAPS_SEARCH_0A_ERROR",
                                         "KAPS_SEARCH_0A_ERROR_MASK",
                                         "KAPS_SEARCH_0B_ERROR",
                                         "KAPS_SEARCH_0B_ERROR_MASK",
                                         "KAPS_SEARCH_1A_ERROR",
                                         "KAPS_SEARCH_1A_ERROR_MASK",
                                         "KAPS_SEARCH_1B_ERROR",
                                         "KAPS_SEARCH_1B_ERROR_MASK",
                                         "KAPS_STATUS_CFIFO",
                                         "KAPS_STATUS_RFIFO",
                                         "MAC_0",
                                         "MAC_1",
                                         "MAC_MODE",
                                         "MAC_PFC_DA_0",
                                         "MAC_PFC_DA_1",
                                         "MAC_PFC_OPCODE",
                                         "MAC_PFC_REFRESH_CTRL",
                                         "MAC_PFC_TYPE",
                                         "MACSEC_CNTRL",
                                         "MACSEC_PROG_TX_CRC",
                                         "MESH_TOPOLOGY_GLOBAL_MEM_OPTIONS",
                                         "MESH_TOPOLOGY_GTIMER_CONFIGURATION",
                                         "MESH_TOPOLOGY_GTIMER_TRIGGER",
                                         "MESH_TOPOLOGY_REG_0101",
                                         "MESH_TOPOLOGY_REG_0106",
                                         "MESH_TOPOLOGY_REG_0108",
                                         "MESH_TOPOLOGY_REG_0109",
                                         "MESH_TOPOLOGY_REG_010B",
                                         "MESH_TOPOLOGY_REG_010E",
                                         "MESH_TOPOLOGY_REG_010F",
                                         "MESH_TOPOLOGY_REG_0111",
                                         "MESH_TOPOLOGY_REG_0113",
                                         "MESH_TOPOLOGY_REG_0114",
                                         "MESH_TOPOLOGY_REG_0115",
                                         "MESH_TOPOLOGY_REG_01A0",
                                         "MESH_TOPOLOGY_REG_01A1",
                                         "MESH_TOPOLOGY_REG_01A2",
                                         "MESH_TOPOLOGY_REG_01A3",
                                         "MESH_TOPOLOGY_REG_01AC",
                                         "MESH_TOPOLOGY_REG_01AD",
                                         "MESH_TOPOLOGY_REG_01AE",
                                         "MESH_TOPOLOGY_REG_01AF",
                                         "MESH_TOPOLOGY_REG_01B0",
                                         "MESH_TOPOLOGY_REG_01B1",
                                         "MESH_TOPOLOGY_REG_01B9",
                                         "MESH_TOPOLOGY_REG_01BB",
                                         "MESH_TOPOLOGY_REG_01BC",
                                         "MESH_TOPOLOGY_REG_01BE",
                                         "MESH_TOPOLOGY_REG_01BF",
                                         "MESH_TOPOLOGY_REG_01C1",
                                         "MESH_TOPOLOGY_REG_01C2",
                                         "MESH_TOPOLOGY_RESERVED_MIRROR_ADDR",
                                         "MESH_TOPOLOGY_RESERVED_MTCP",
                                         "MESH_TOPOLOGY_RESERVED_SPARE_0",
                                         "MESH_TOPOLOGY_RESERVED_SPARE_1",
                                         "MESH_TOPOLOGY_RESERVED_SPARE_2",
                                         "MESH_TOPOLOGY_RESERVED_SPARE_3",
                                         "MESH_TOPOLOGY_SBUS_BROADCAST_ID",
                                         "MESH_TOPOLOGY_SBUS_LAST_IN_CHAIN",
                                         "MESH_TOPOLOGY_STATUS_1",
                                         "MESH_TOPOLOGY_STATUS_2",
                                         "MESH_TOPOLOGY_SYS_CONFIG_0",
                                         "MESH_TOPOLOGY_SYS_CONFIG_1",
                                         "MESH_TOPOLOGY_SYS_CONFIG_3",
                                         "MHOST_0_ARCACHE_REMAP",
                                         "MHOST_0_ARSHARE_REMAP",
                                         "MHOST_0_AWCACHE_REMAP",
                                         "MHOST_0_AWSHARE_REMAP",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ADDRHIGH_0",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ADDRHIGH_1",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ADDRLOW_0",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ADDRLOW_1",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ARBUSY",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ARCYCLES",
                                         "MHOST_0_AXITP_M0_REGS_ATM_AWBUSY",
                                         "MHOST_0_AXITP_M0_REGS_ATM_AWCYCLES",
                                         "MHOST_0_AXITP_M0_REGS_ATM_BBUSY",
                                         "MHOST_0_AXITP_M0_REGS_ATM_BCYCLES",
                                         "MHOST_0_AXITP_M0_REGS_ATM_CMD",
                                         "MHOST_0_AXITP_M0_REGS_ATM_CONFIG",
                                         "MHOST_0_AXITP_M0_REGS_ATM_FILTER_0",
                                         "MHOST_0_AXITP_M0_REGS_ATM_FILTER_1",
                                         "MHOST_0_AXITP_M0_REGS_ATM_OUTIDS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RBUSY",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RCYCLES",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDBEATS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDCMDS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDMAX",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDMIN",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDOUTS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDSUM",
                                         "MHOST_0_AXITP_M0_REGS_ATM_STATUS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WBUSY",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WCYCLES",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WRBEATS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WRCMDS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WRMAX",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WRMIN",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WROUTS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WRSUM",
                                         "MHOST_0_CR5_AXI_FATAL_ERR_STATUS",
                                         "MHOST_0_CR5_CFG_CTRL",
                                         "MHOST_0_CR5_EVENTI_CONTROL",
                                         "MHOST_0_CR5_EVENTO_STATUS",
                                         "MHOST_0_CR5_PPH_CFG_CTRL",
                                         "MHOST_0_CR5_PPV_CFG_CTRL",
                                         "MHOST_0_CR5_PPX_CFG_CTRL",
                                         "MHOST_0_CR5_RST_CTRL",
                                         "MHOST_0_CR5_STANDBY_STATUS",
                                         "MHOST_0_CSATBFUNNEL_AUTHSTATUS",
                                         "MHOST_0_CSATBFUNNEL_CLAIMCLR",
                                         "MHOST_0_CSATBFUNNEL_CLAIMSET",
                                         "MHOST_0_CSATBFUNNEL_COMPID0",
                                         "MHOST_0_CSATBFUNNEL_COMPID1",
                                         "MHOST_0_CSATBFUNNEL_COMPID2",
                                         "MHOST_0_CSATBFUNNEL_COMPID3",
                                         "MHOST_0_CSATBFUNNEL_CTRL_REG",
                                         "MHOST_0_CSATBFUNNEL_DEVID",
                                         "MHOST_0_CSATBFUNNEL_DEVTYPE",
                                         "MHOST_0_CSATBFUNNEL_ITATBCTR0",
                                         "MHOST_0_CSATBFUNNEL_ITATBCTR1",
                                         "MHOST_0_CSATBFUNNEL_ITATBCTR2",
                                         "MHOST_0_CSATBFUNNEL_ITATBDATA0",
                                         "MHOST_0_CSATBFUNNEL_ITCTRL",
                                         "MHOST_0_CSATBFUNNEL_LOCKACCESS",
                                         "MHOST_0_CSATBFUNNEL_LOCKSTATUS",
                                         "MHOST_0_CSATBFUNNEL_PERIPHID0",
                                         "MHOST_0_CSATBFUNNEL_PERIPHID1",
                                         "MHOST_0_CSATBFUNNEL_PERIPHID2",
                                         "MHOST_0_CSATBFUNNEL_PERIPHID3",
                                         "MHOST_0_CSATBFUNNEL_PERIPHID4",
                                         "MHOST_0_CSATBFUNNEL_PRIORITY_CTRL_REG",
                                         "MHOST_0_CSCTI_ASICCTL",
                                         "MHOST_0_CSCTI_AUTHSTATUS",
                                         "MHOST_0_CSCTI_CLAIMCLR",
                                         "MHOST_0_CSCTI_CLAIMSET",
                                         "MHOST_0_CSCTI_COMPID0",
                                         "MHOST_0_CSCTI_COMPID1",
                                         "MHOST_0_CSCTI_COMPID2",
                                         "MHOST_0_CSCTI_COMPID3",
                                         "MHOST_0_CSCTI_CTIAPPCLEAR",
                                         "MHOST_0_CSCTI_CTIAPPPULSE",
                                         "MHOST_0_CSCTI_CTIAPPSET",
                                         "MHOST_0_CSCTI_CTICHINSTATUS",
                                         "MHOST_0_CSCTI_CTICHOUTSTATUS",
                                         "MHOST_0_CSCTI_CTICONTROL",
                                         "MHOST_0_CSCTI_CTIGATE",
                                         "MHOST_0_CSCTI_CTIINEN0",
                                         "MHOST_0_CSCTI_CTIINEN1",
                                         "MHOST_0_CSCTI_CTIINEN2",
                                         "MHOST_0_CSCTI_CTIINEN3",
                                         "MHOST_0_CSCTI_CTIINEN4",
                                         "MHOST_0_CSCTI_CTIINEN5",
                                         "MHOST_0_CSCTI_CTIINEN6",
                                         "MHOST_0_CSCTI_CTIINEN7",
                                         "MHOST_0_CSCTI_CTIINTACK",
                                         "MHOST_0_CSCTI_CTIOUTEN0",
                                         "MHOST_0_CSCTI_CTIOUTEN1",
                                         "MHOST_0_CSCTI_CTIOUTEN2",
                                         "MHOST_0_CSCTI_CTIOUTEN3",
                                         "MHOST_0_CSCTI_CTIOUTEN4",
                                         "MHOST_0_CSCTI_CTIOUTEN5",
                                         "MHOST_0_CSCTI_CTIOUTEN6",
                                         "MHOST_0_CSCTI_CTIOUTEN7",
                                         "MHOST_0_CSCTI_CTITRIGINSTATUS",
                                         "MHOST_0_CSCTI_CTITRIGOUTSTATUS",
                                         "MHOST_0_CSCTI_DEVID",
                                         "MHOST_0_CSCTI_DEVTYPE",
                                         "MHOST_0_CSCTI_ITCHIN",
                                         "MHOST_0_CSCTI_ITCHINACK",
                                         "MHOST_0_CSCTI_ITCHOUT",
                                         "MHOST_0_CSCTI_ITCHOUTACK",
                                         "MHOST_0_CSCTI_ITCTRL",
                                         "MHOST_0_CSCTI_ITTRIGIN",
                                         "MHOST_0_CSCTI_ITTRIGINACK",
                                         "MHOST_0_CSCTI_ITTRIGOUT",
                                         "MHOST_0_CSCTI_ITTRIGOUTACK",
                                         "MHOST_0_CSCTI_LAR",
                                         "MHOST_0_CSCTI_LSR",
                                         "MHOST_0_CSCTI_PERIPHID0",
                                         "MHOST_0_CSCTI_PERIPHID1",
                                         "MHOST_0_CSCTI_PERIPHID2",
                                         "MHOST_0_CSCTI_PERIPHID3",
                                         "MHOST_0_CSCTI_PERIPHID4",
                                         "MHOST_0_GICTR_REGS_GIC_CMD",
                                         "MHOST_0_GICTR_REGS_GIC_CONFIG",
                                         "MHOST_0_GICTR_REGS_GIC_FIQ_LAT0",
                                         "MHOST_0_GICTR_REGS_GIC_FIQ_LAT1",
                                         "MHOST_0_GICTR_REGS_GIC_IRQ_LAT0",
                                         "MHOST_0_GICTR_REGS_GIC_IRQ_LAT1",
                                         "MHOST_0_GICTR_REGS_GIC_OUTIDS",
                                         "MHOST_0_GICTR_REGS_GIC_STATUS",
                                         "MHOST_0_MEM_LVM_CTRL",
                                         "MHOST_0_MEM_TM_CTRL_0",
                                         "MHOST_0_MEM_TM_CTRL_1",
                                         "MHOST_0_MEM_TM_CTRL_10",
                                         "MHOST_0_MEM_TM_CTRL_11",
                                         "MHOST_0_MEM_TM_CTRL_12",
                                         "MHOST_0_MEM_TM_CTRL_13",
                                         "MHOST_0_MEM_TM_CTRL_2",
                                         "MHOST_0_MEM_TM_CTRL_3",
                                         "MHOST_0_MEM_TM_CTRL_4",
                                         "MHOST_0_MEM_TM_CTRL_5",
                                         "MHOST_0_MEM_TM_CTRL_6",
                                         "MHOST_0_MEM_TM_CTRL_7",
                                         "MHOST_0_MEM_TM_CTRL_8",
                                         "MHOST_0_MEM_TM_CTRL_9",
                                         "MHOST_0_MHOST_DEBUG_CTRL",
                                         "MHOST_0_MHOST_INTR_MASK_0",
                                         "MHOST_0_MHOST_INTR_MASK_1",
                                         "MHOST_0_MHOST_INTR_MASK_2",
                                         "MHOST_0_MHOST_INTR_MASK_3",
                                         "MHOST_0_MHOST_INTR_MASK_4",
                                         "MHOST_0_MHOST_INTR_MASK_5",
                                         "MHOST_0_MHOST_INTR_MASK_6",
                                         "MHOST_0_MHOST_INTR_MASK_7",
                                         "MHOST_0_MHOST_INTR_OUT",
                                         "MHOST_0_MHOST_INTR_STATUS_0",
                                         "MHOST_0_MHOST_INTR_STATUS_1",
                                         "MHOST_0_MHOST_INTR_STATUS_2",
                                         "MHOST_0_MHOST_INTR_STATUS_3",
                                         "MHOST_0_MHOST_INTR_STATUS_4",
                                         "MHOST_0_MHOST_INTR_STATUS_5",
                                         "MHOST_0_MHOST_INTR_STATUS_6",
                                         "MHOST_0_MHOST_INTR_STATUS_7",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_0",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_1",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_2",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_3",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_4",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_5",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_6",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_7",
                                         "MHOST_0_MHOST_STRAP_STATUS",
                                         "MHOST_0_SW_STM_REGS_R_CONFIG",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN00",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN01",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN02",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN03",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN04",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN05",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN06",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN07",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN08",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN09",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN10",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN11",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN12",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN13",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN14",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN15",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN16",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN17",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN18",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN19",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN20",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN21",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN22",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN23",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN24",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN25",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN26",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN27",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN28",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN29",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN30",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN31",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN32",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN33",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN34",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN35",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN36",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN37",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN38",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN39",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN40",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN41",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN42",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN43",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN44",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN45",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN46",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN47",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN48",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN49",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN50",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN51",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN52",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN53",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN54",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN55",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN56",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN57",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN58",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN59",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN60",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN61",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN62",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN63",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN64",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN65",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN66",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN67",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN68",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN69",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN70",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN71",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN72",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN73",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN74",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN75",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN76",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN77",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN78",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN79",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN80",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN81",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN82",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN83",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN84",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN85",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN86",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN87",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN88",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN89",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN90",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN91",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN92",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN93",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN94",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN95",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN96",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN97",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN98",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN99",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANED",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN00",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN01",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN02",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN03",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN04",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN05",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN06",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN07",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN08",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN09",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN10",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN11",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN12",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN13",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN14",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN15",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN16",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN17",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN18",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN19",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN20",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN21",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN22",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN23",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN24",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN25",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN26",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN27",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN28",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN29",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN30",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN31",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN32",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN33",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN34",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN35",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN36",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN37",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN38",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN39",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN40",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN41",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN42",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN43",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN44",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN45",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN46",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN47",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN48",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN49",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN50",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN51",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN52",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN53",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN54",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN55",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN56",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN57",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN58",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN59",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN60",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN61",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN62",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN63",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN64",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN65",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN66",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN67",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN68",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN69",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN70",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN71",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN72",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN73",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN74",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN75",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN76",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN77",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN78",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN79",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN80",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN81",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN82",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN83",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN84",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN85",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN86",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN87",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN88",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN89",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN90",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN91",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN92",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN93",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN94",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN95",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN96",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN97",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN98",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN99",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANED",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN00",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN01",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN02",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN03",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN04",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN05",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN06",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN07",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN08",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN09",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN10",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN11",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN12",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN13",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN14",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN15",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN16",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN17",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN18",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN19",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN20",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN21",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN22",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN23",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN24",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN25",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN26",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN27",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN28",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN29",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN30",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN31",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN32",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN33",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN34",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN35",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN36",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN37",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN38",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN39",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN40",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN41",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN42",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN43",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN44",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN45",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN46",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN47",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN48",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN49",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN50",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN51",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN52",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN53",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN54",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN55",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN56",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN57",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN58",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN59",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN60",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN61",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN62",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN63",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN64",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN65",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN66",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN67",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN68",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN69",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN70",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN71",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN72",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN73",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN74",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN75",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN76",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN77",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN78",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN79",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN80",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN81",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN82",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN83",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN84",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN85",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN86",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN87",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN88",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN89",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN90",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN91",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN92",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN93",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN94",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN95",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN96",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN97",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN98",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN99",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANED",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFF",
                                         "MHOST_0_TRACE_GLB_ACK",
                                         "MHOST_0_TRACE_GLB_REQ_CMD",
                                         "MHOST_1_ARCACHE_REMAP",
                                         "MHOST_1_ARSHARE_REMAP",
                                         "MHOST_1_AWCACHE_REMAP",
                                         "MHOST_1_AWSHARE_REMAP",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ADDRHIGH_0",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ADDRHIGH_1",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ADDRLOW_0",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ADDRLOW_1",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ARBUSY",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ARCYCLES",
                                         "MHOST_1_AXITP_M0_REGS_ATM_AWBUSY",
                                         "MHOST_1_AXITP_M0_REGS_ATM_AWCYCLES",
                                         "MHOST_1_AXITP_M0_REGS_ATM_BBUSY",
                                         "MHOST_1_AXITP_M0_REGS_ATM_BCYCLES",
                                         "MHOST_1_AXITP_M0_REGS_ATM_CMD",
                                         "MHOST_1_AXITP_M0_REGS_ATM_CONFIG",
                                         "MHOST_1_AXITP_M0_REGS_ATM_FILTER_0",
                                         "MHOST_1_AXITP_M0_REGS_ATM_FILTER_1",
                                         "MHOST_1_AXITP_M0_REGS_ATM_OUTIDS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RBUSY",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RCYCLES",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDBEATS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDCMDS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDMAX",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDMIN",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDOUTS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDSUM",
                                         "MHOST_1_AXITP_M0_REGS_ATM_STATUS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WBUSY",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WCYCLES",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WRBEATS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WRCMDS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WRMAX",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WRMIN",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WROUTS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WRSUM",
                                         "MHOST_1_CR5_AXI_FATAL_ERR_STATUS",
                                         "MHOST_1_CR5_CFG_CTRL",
                                         "MHOST_1_CR5_EVENTI_CONTROL",
                                         "MHOST_1_CR5_EVENTO_STATUS",
                                         "MHOST_1_CR5_PPH_CFG_CTRL",
                                         "MHOST_1_CR5_PPV_CFG_CTRL",
                                         "MHOST_1_CR5_PPX_CFG_CTRL",
                                         "MHOST_1_CR5_RST_CTRL",
                                         "MHOST_1_CR5_STANDBY_STATUS",
                                         "MHOST_1_CSATBFUNNEL_AUTHSTATUS",
                                         "MHOST_1_CSATBFUNNEL_CLAIMCLR",
                                         "MHOST_1_CSATBFUNNEL_CLAIMSET",
                                         "MHOST_1_CSATBFUNNEL_COMPID0",
                                         "MHOST_1_CSATBFUNNEL_COMPID1",
                                         "MHOST_1_CSATBFUNNEL_COMPID2",
                                         "MHOST_1_CSATBFUNNEL_COMPID3",
                                         "MHOST_1_CSATBFUNNEL_CTRL_REG",
                                         "MHOST_1_CSATBFUNNEL_DEVID",
                                         "MHOST_1_CSATBFUNNEL_DEVTYPE",
                                         "MHOST_1_CSATBFUNNEL_ITATBCTR0",
                                         "MHOST_1_CSATBFUNNEL_ITATBCTR1",
                                         "MHOST_1_CSATBFUNNEL_ITATBCTR2",
                                         "MHOST_1_CSATBFUNNEL_ITATBDATA0",
                                         "MHOST_1_CSATBFUNNEL_ITCTRL",
                                         "MHOST_1_CSATBFUNNEL_LOCKACCESS",
                                         "MHOST_1_CSATBFUNNEL_LOCKSTATUS",
                                         "MHOST_1_CSATBFUNNEL_PERIPHID0",
                                         "MHOST_1_CSATBFUNNEL_PERIPHID1",
                                         "MHOST_1_CSATBFUNNEL_PERIPHID2",
                                         "MHOST_1_CSATBFUNNEL_PERIPHID3",
                                         "MHOST_1_CSATBFUNNEL_PERIPHID4",
                                         "MHOST_1_CSATBFUNNEL_PRIORITY_CTRL_REG",
                                         "MHOST_1_CSCTI_ASICCTL",
                                         "MHOST_1_CSCTI_AUTHSTATUS",
                                         "MHOST_1_CSCTI_CLAIMCLR",
                                         "MHOST_1_CSCTI_CLAIMSET",
                                         "MHOST_1_CSCTI_COMPID0",
                                         "MHOST_1_CSCTI_COMPID1",
                                         "MHOST_1_CSCTI_COMPID2",
                                         "MHOST_1_CSCTI_COMPID3",
                                         "MHOST_1_CSCTI_CTIAPPCLEAR",
                                         "MHOST_1_CSCTI_CTIAPPPULSE",
                                         "MHOST_1_CSCTI_CTIAPPSET",
                                         "MHOST_1_CSCTI_CTICHINSTATUS",
                                         "MHOST_1_CSCTI_CTICHOUTSTATUS",
                                         "MHOST_1_CSCTI_CTICONTROL",
                                         "MHOST_1_CSCTI_CTIGATE",
                                         "MHOST_1_CSCTI_CTIINEN0",
                                         "MHOST_1_CSCTI_CTIINEN1",
                                         "MHOST_1_CSCTI_CTIINEN2",
                                         "MHOST_1_CSCTI_CTIINEN3",
                                         "MHOST_1_CSCTI_CTIINEN4",
                                         "MHOST_1_CSCTI_CTIINEN5",
                                         "MHOST_1_CSCTI_CTIINEN6",
                                         "MHOST_1_CSCTI_CTIINEN7",
                                         "MHOST_1_CSCTI_CTIINTACK",
                                         "MHOST_1_CSCTI_CTIOUTEN0",
                                         "MHOST_1_CSCTI_CTIOUTEN1",
                                         "MHOST_1_CSCTI_CTIOUTEN2",
                                         "MHOST_1_CSCTI_CTIOUTEN3",
                                         "MHOST_1_CSCTI_CTIOUTEN4",
                                         "MHOST_1_CSCTI_CTIOUTEN5",
                                         "MHOST_1_CSCTI_CTIOUTEN6",
                                         "MHOST_1_CSCTI_CTIOUTEN7",
                                         "MHOST_1_CSCTI_CTITRIGINSTATUS",
                                         "MHOST_1_CSCTI_CTITRIGOUTSTATUS",
                                         "MHOST_1_CSCTI_DEVID",
                                         "MHOST_1_CSCTI_DEVTYPE",
                                         "MHOST_1_CSCTI_ITCHIN",
                                         "MHOST_1_CSCTI_ITCHINACK",
                                         "MHOST_1_CSCTI_ITCHOUT",
                                         "MHOST_1_CSCTI_ITCHOUTACK",
                                         "MHOST_1_CSCTI_ITCTRL",
                                         "MHOST_1_CSCTI_ITTRIGIN",
                                         "MHOST_1_CSCTI_ITTRIGINACK",
                                         "MHOST_1_CSCTI_ITTRIGOUT",
                                         "MHOST_1_CSCTI_ITTRIGOUTACK",
                                         "MHOST_1_CSCTI_LAR",
                                         "MHOST_1_CSCTI_LSR",
                                         "MHOST_1_CSCTI_PERIPHID0",
                                         "MHOST_1_CSCTI_PERIPHID1",
                                         "MHOST_1_CSCTI_PERIPHID2",
                                         "MHOST_1_CSCTI_PERIPHID3",
                                         "MHOST_1_CSCTI_PERIPHID4",
                                         "MHOST_1_GICTR_REGS_GIC_CMD",
                                         "MHOST_1_GICTR_REGS_GIC_CONFIG",
                                         "MHOST_1_GICTR_REGS_GIC_FIQ_LAT0",
                                         "MHOST_1_GICTR_REGS_GIC_FIQ_LAT1",
                                         "MHOST_1_GICTR_REGS_GIC_IRQ_LAT0",
                                         "MHOST_1_GICTR_REGS_GIC_IRQ_LAT1",
                                         "MHOST_1_GICTR_REGS_GIC_OUTIDS",
                                         "MHOST_1_GICTR_REGS_GIC_STATUS",
                                         "MHOST_1_MEM_LVM_CTRL",
                                         "MHOST_1_MEM_TM_CTRL_0",
                                         "MHOST_1_MEM_TM_CTRL_1",
                                         "MHOST_1_MEM_TM_CTRL_10",
                                         "MHOST_1_MEM_TM_CTRL_11",
                                         "MHOST_1_MEM_TM_CTRL_12",
                                         "MHOST_1_MEM_TM_CTRL_13",
                                         "MHOST_1_MEM_TM_CTRL_2",
                                         "MHOST_1_MEM_TM_CTRL_3",
                                         "MHOST_1_MEM_TM_CTRL_4",
                                         "MHOST_1_MEM_TM_CTRL_5",
                                         "MHOST_1_MEM_TM_CTRL_6",
                                         "MHOST_1_MEM_TM_CTRL_7",
                                         "MHOST_1_MEM_TM_CTRL_8",
                                         "MHOST_1_MEM_TM_CTRL_9",
                                         "MHOST_1_MHOST_DEBUG_CTRL",
                                         "MHOST_1_MHOST_INTR_MASK_0",
                                         "MHOST_1_MHOST_INTR_MASK_1",
                                         "MHOST_1_MHOST_INTR_MASK_2",
                                         "MHOST_1_MHOST_INTR_MASK_3",
                                         "MHOST_1_MHOST_INTR_MASK_4",
                                         "MHOST_1_MHOST_INTR_MASK_5",
                                         "MHOST_1_MHOST_INTR_MASK_6",
                                         "MHOST_1_MHOST_INTR_MASK_7",
                                         "MHOST_1_MHOST_INTR_OUT",
                                         "MHOST_1_MHOST_INTR_STATUS_0",
                                         "MHOST_1_MHOST_INTR_STATUS_1",
                                         "MHOST_1_MHOST_INTR_STATUS_2",
                                         "MHOST_1_MHOST_INTR_STATUS_3",
                                         "MHOST_1_MHOST_INTR_STATUS_4",
                                         "MHOST_1_MHOST_INTR_STATUS_5",
                                         "MHOST_1_MHOST_INTR_STATUS_6",
                                         "MHOST_1_MHOST_INTR_STATUS_7",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_0",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_1",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_2",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_3",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_4",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_5",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_6",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_7",
                                         "MHOST_1_MHOST_STRAP_STATUS",
                                         "MHOST_1_SW_STM_REGS_R_CONFIG",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN00",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN01",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN02",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN03",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN04",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN05",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN06",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN07",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN08",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN09",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN10",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN11",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN12",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN13",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN14",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN15",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN16",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN17",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN18",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN19",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN20",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN21",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN22",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN23",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN24",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN25",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN26",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN27",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN28",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN29",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN30",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN31",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN32",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN33",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN34",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN35",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN36",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN37",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN38",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN39",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN40",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN41",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN42",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN43",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN44",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN45",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN46",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN47",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN48",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN49",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN50",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN51",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN52",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN53",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN54",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN55",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN56",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN57",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN58",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN59",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN60",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN61",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN62",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN63",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN64",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN65",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN66",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN67",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN68",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN69",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN70",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN71",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN72",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN73",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN74",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN75",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN76",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN77",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN78",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN79",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN80",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN81",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN82",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN83",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN84",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN85",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN86",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN87",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN88",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN89",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN90",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN91",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN92",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN93",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN94",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN95",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN96",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN97",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN98",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN99",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANED",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN00",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN01",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN02",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN03",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN04",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN05",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN06",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN07",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN08",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN09",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN10",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN11",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN12",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN13",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN14",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN15",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN16",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN17",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN18",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN19",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN20",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN21",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN22",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN23",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN24",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN25",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN26",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN27",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN28",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN29",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN30",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN31",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN32",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN33",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN34",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN35",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN36",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN37",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN38",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN39",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN40",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN41",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN42",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN43",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN44",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN45",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN46",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN47",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN48",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN49",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN50",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN51",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN52",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN53",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN54",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN55",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN56",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN57",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN58",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN59",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN60",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN61",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN62",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN63",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN64",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN65",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN66",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN67",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN68",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN69",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN70",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN71",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN72",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN73",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN74",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN75",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN76",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN77",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN78",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN79",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN80",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN81",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN82",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN83",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN84",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN85",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN86",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN87",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN88",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN89",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN90",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN91",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN92",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN93",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN94",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN95",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN96",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN97",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN98",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN99",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANED",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN00",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN01",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN02",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN03",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN04",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN05",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN06",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN07",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN08",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN09",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN10",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN11",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN12",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN13",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN14",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN15",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN16",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN17",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN18",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN19",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN20",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN21",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN22",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN23",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN24",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN25",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN26",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN27",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN28",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN29",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN30",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN31",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN32",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN33",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN34",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN35",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN36",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN37",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN38",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN39",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN40",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN41",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN42",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN43",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN44",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN45",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN46",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN47",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN48",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN49",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN50",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN51",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN52",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN53",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN54",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN55",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN56",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN57",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN58",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN59",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN60",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN61",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN62",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN63",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN64",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN65",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN66",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN67",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN68",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN69",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN70",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN71",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN72",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN73",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN74",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN75",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN76",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN77",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN78",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN79",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN80",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN81",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN82",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN83",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN84",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN85",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN86",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN87",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN88",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN89",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN90",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN91",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN92",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN93",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN94",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN95",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN96",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN97",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN98",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN99",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANED",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFF",
                                         "MHOST_1_TRACE_GLB_ACK",
                                         "MHOST_1_TRACE_GLB_REQ_CMD",
                                         "MHOST_M0_IDM_IDM_RESET_STATUS",
                                         "MHOST_M0_IDM_IO_CONTROL_DIRECT",
                                         "MHOST_M0_IDM_M_IDM_RESET_CONTROL",
                                         "MHOST_M1_IDM_IDM_RESET_STATUS",
                                         "MHOST_M1_IDM_IO_CONTROL_DIRECT",
                                         "MHOST_M1_IDM_M_IDM_RESET_CONTROL",
                                         "MHOST_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "MHOST_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "MHOST_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "MHOST_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "MHOST_S0_IDM_IDM_ERROR_LOG_ID",
                                         "MHOST_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "MHOST_S0_IDM_IDM_RESET_READ_ID",
                                         "MHOST_S0_IDM_IDM_RESET_STATUS",
                                         "MHOST_S0_IDM_IDM_RESET_WRITE_ID",
                                         "MHOST_S0_IDM_S_IDM_RESET_CONTROL",
                                         "MHOST_S1_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "MHOST_S1_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "MHOST_S1_IDM_IDM_ERROR_LOG_CONTROL",
                                         "MHOST_S1_IDM_IDM_ERROR_LOG_FLAGS",
                                         "MHOST_S1_IDM_IDM_ERROR_LOG_ID",
                                         "MHOST_S1_IDM_IDM_ERROR_LOG_STATUS",
                                         "MHOST_S1_IDM_IDM_RESET_READ_ID",
                                         "MHOST_S1_IDM_IDM_RESET_STATUS",
                                         "MHOST_S1_IDM_IDM_RESET_WRITE_ID",
                                         "MHOST_S1_IDM_S_IDM_RESET_CONTROL",
                                         "MHOST_TIM_TIMER1BGLOAD",
                                         "MHOST_TIM_TIMER1CONTROL",
                                         "MHOST_TIM_TIMER1INTCLR",
                                         "MHOST_TIM_TIMER1LOAD",
                                         "MHOST_TIM_TIMER1MIS",
                                         "MHOST_TIM_TIMER1RIS",
                                         "MHOST_TIM_TIMER1VALUE",
                                         "MHOST_TIM_TIMER2BGLOAD",
                                         "MHOST_TIM_TIMER2CONTROL",
                                         "MHOST_TIM_TIMER2INTCLR",
                                         "MHOST_TIM_TIMER2LOAD",
                                         "MHOST_TIM_TIMER2MIS",
                                         "MHOST_TIM_TIMER2RIS",
                                         "MHOST_TIM_TIMER2VALUE",
                                         "MHOST_TIM_TIMERITCR",
                                         "MHOST_TIM_TIMERITOP",
                                         "MHOST_TIM_TIMERPCELLID0",
                                         "MHOST_TIM_TIMERPCELLID1",
                                         "MHOST_TIM_TIMERPCELLID2",
                                         "MHOST_TIM_TIMERPCELLID3",
                                         "MHOST_TIM_TIMERPERIPHID0",
                                         "MHOST_TIM_TIMERPERIPHID1",
                                         "MHOST_TIM_TIMERPERIPHID2",
                                         "MHOST_TIM_TIMERPERIPHID3",
                                         "MHOST_UART_CPR",
                                         "MHOST_UART_CTR",
                                         "MHOST_UART_DLH_IER",
                                         "MHOST_UART_DMASA",
                                         "MHOST_UART_FAR",
                                         "MHOST_UART_HTX",
                                         "MHOST_UART_IIR_FCR",
                                         "MHOST_UART_LCR",
                                         "MHOST_UART_LPDLH",
                                         "MHOST_UART_LPDLL",
                                         "MHOST_UART_LSR",
                                         "MHOST_UART_MCR",
                                         "MHOST_UART_MSR",
                                         "MHOST_UART_RBR_THR_DLL",
                                         "MHOST_UART_RFL",
                                         "MHOST_UART_RFW",
                                         "MHOST_UART_SBCR",
                                         "MHOST_UART_SCR",
                                         "MHOST_UART_SDMAM",
                                         "MHOST_UART_SFE",
                                         "MHOST_UART_SRBR_STHR",
                                         "MHOST_UART_SRR",
                                         "MHOST_UART_SRT",
                                         "MHOST_UART_SRTS",
                                         "MHOST_UART_STET",
                                         "MHOST_UART_TFL",
                                         "MHOST_UART_TFR",
                                         "MHOST_UART_UCV",
                                         "MHOST_UART_USR",
                                         "MHOST_VICADDRESS",
                                         "MHOST_VICFIQSTATUS",
                                         "MHOST_VICINTENABLE",
                                         "MHOST_VICINTENCLEAR",
                                         "MHOST_VICINTSELECT",
                                         "MHOST_VICIRQSTATUS",
                                         "MHOST_VICPCELLID0",
                                         "MHOST_VICPCELLID1",
                                         "MHOST_VICPCELLID2",
                                         "MHOST_VICPCELLID3",
                                         "MHOST_VICPERIPHID0",
                                         "MHOST_VICPERIPHID1",
                                         "MHOST_VICPERIPHID2",
                                         "MHOST_VICPERIPHID3",
                                         "MHOST_VICPRIORITYDAISY",
                                         "MHOST_VICPROTECTION",
                                         "MHOST_VICRAWINTR",
                                         "MHOST_VICSOFTINT",
                                         "MHOST_VICSOFTINTCLEAR",
                                         "MHOST_VICSWPRIORITYMASK",
                                         "MHOST_VICVECTADDR0",
                                         "MHOST_VICVECTADDR1",
                                         "MHOST_VICVECTADDR10",
                                         "MHOST_VICVECTADDR11",
                                         "MHOST_VICVECTADDR12",
                                         "MHOST_VICVECTADDR13",
                                         "MHOST_VICVECTADDR14",
                                         "MHOST_VICVECTADDR15",
                                         "MHOST_VICVECTADDR16",
                                         "MHOST_VICVECTADDR17",
                                         "MHOST_VICVECTADDR18",
                                         "MHOST_VICVECTADDR19",
                                         "MHOST_VICVECTADDR2",
                                         "MHOST_VICVECTADDR20",
                                         "MHOST_VICVECTADDR21",
                                         "MHOST_VICVECTADDR22",
                                         "MHOST_VICVECTADDR23",
                                         "MHOST_VICVECTADDR24",
                                         "MHOST_VICVECTADDR25",
                                         "MHOST_VICVECTADDR26",
                                         "MHOST_VICVECTADDR27",
                                         "MHOST_VICVECTADDR28",
                                         "MHOST_VICVECTADDR29",
                                         "MHOST_VICVECTADDR3",
                                         "MHOST_VICVECTADDR30",
                                         "MHOST_VICVECTADDR31",
                                         "MHOST_VICVECTADDR4",
                                         "MHOST_VICVECTADDR5",
                                         "MHOST_VICVECTADDR6",
                                         "MHOST_VICVECTADDR7",
                                         "MHOST_VICVECTADDR8",
                                         "MHOST_VICVECTADDR9",
                                         "MHOST_VICVECTPRIORITY0",
                                         "MHOST_VICVECTPRIORITY1",
                                         "MHOST_VICVECTPRIORITY10",
                                         "MHOST_VICVECTPRIORITY11",
                                         "MHOST_VICVECTPRIORITY12",
                                         "MHOST_VICVECTPRIORITY13",
                                         "MHOST_VICVECTPRIORITY14",
                                         "MHOST_VICVECTPRIORITY15",
                                         "MHOST_VICVECTPRIORITY16",
                                         "MHOST_VICVECTPRIORITY17",
                                         "MHOST_VICVECTPRIORITY18",
                                         "MHOST_VICVECTPRIORITY19",
                                         "MHOST_VICVECTPRIORITY2",
                                         "MHOST_VICVECTPRIORITY20",
                                         "MHOST_VICVECTPRIORITY21",
                                         "MHOST_VICVECTPRIORITY22",
                                         "MHOST_VICVECTPRIORITY23",
                                         "MHOST_VICVECTPRIORITY24",
                                         "MHOST_VICVECTPRIORITY25",
                                         "MHOST_VICVECTPRIORITY26",
                                         "MHOST_VICVECTPRIORITY27",
                                         "MHOST_VICVECTPRIORITY28",
                                         "MHOST_VICVECTPRIORITY29",
                                         "MHOST_VICVECTPRIORITY3",
                                         "MHOST_VICVECTPRIORITY30",
                                         "MHOST_VICVECTPRIORITY31",
                                         "MHOST_VICVECTPRIORITY4",
                                         "MHOST_VICVECTPRIORITY5",
                                         "MHOST_VICVECTPRIORITY6",
                                         "MHOST_VICVECTPRIORITY7",
                                         "MHOST_VICVECTPRIORITY8",
                                         "MHOST_VICVECTPRIORITY9",
                                         "MHOST_WDT_WDOGCONTROL",
                                         "MHOST_WDT_WDOGINTCLR",
                                         "MHOST_WDT_WDOGITCR",
                                         "MHOST_WDT_WDOGITOP",
                                         "MHOST_WDT_WDOGLOAD",
                                         "MHOST_WDT_WDOGLOCK",
                                         "MHOST_WDT_WDOGMIS",
                                         "MHOST_WDT_WDOGPCELLID0",
                                         "MHOST_WDT_WDOGPCELLID1",
                                         "MHOST_WDT_WDOGPCELLID2",
                                         "MHOST_WDT_WDOGPCELLID3",
                                         "MHOST_WDT_WDOGPERIPHID0",
                                         "MHOST_WDT_WDOGPERIPHID1",
                                         "MHOST_WDT_WDOGPERIPHID2",
                                         "MHOST_WDT_WDOGPERIPHID3",
                                         "MHOST_WDT_WDOGRIS",
                                         "MHOST_WDT_WDOGVALUE",
                                         "MII_EEE_DELAY_ENTRY_TIMER",
                                         "MII_EEE_WAKE_TIMER",
                                         "MMU_BAC_RD_FIFO_STATUS_0",
                                         "MMU_BAC_RD_FIFO_STATUS_1",
                                         "MMU_CRC_ERR_CNT_BANK",
                                         "MMU_DEBUG_REG",
                                         "MMU_DRAM_ADDRESS_SPACE",
                                         "MMU_DRAM_BLOCK",
                                         "MMU_DRAM_BLOCK_LEAKY_BUCKET_WATER_MARK",
                                         "MMU_DRCA_RD_BYTE_COUNTER",
                                         "MMU_DRCA_WR_BYTE_COUNTER",
                                         "MMU_DRCB_RD_BYTE_COUNTER",
                                         "MMU_DRCB_WR_BYTE_COUNTER",
                                         "MMU_DRCC_RD_BYTE_COUNTER",
                                         "MMU_DRCC_WR_BYTE_COUNTER",
                                         "MMU_DRCD_RD_BYTE_COUNTER",
                                         "MMU_DRCD_WR_BYTE_COUNTER",
                                         "MMU_DRCE_RD_BYTE_COUNTER",
                                         "MMU_DRCE_WR_BYTE_COUNTER",
                                         "MMU_DRCF_RD_BYTE_COUNTER",
                                         "MMU_DRCF_WR_BYTE_COUNTER",
                                         "MMU_DRCG_RD_BYTE_COUNTER",
                                         "MMU_DRCG_WR_BYTE_COUNTER",
                                         "MMU_DRCH_RD_BYTE_COUNTER",
                                         "MMU_DRCH_WR_BYTE_COUNTER",
                                         "MMU_ECC_1B_ERR_CNT",
                                         "MMU_ECC_2B_ERR_CNT",
                                         "MMU_ECC_ERR_1B_INITIATE",
                                         "MMU_ECC_ERR_1B_INITIATE_1",
                                         "MMU_ECC_ERR_2B_INITIATE",
                                         "MMU_ECC_ERR_2B_INITIATE_1",
                                         "MMU_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "MMU_ERROR_INITIATION_DATA",
                                         "MMU_FDF",
                                         "MMU_FIFO_IRDY_TH",
                                         "MMU_FIFO_SIZES",
                                         "MMU_GLOBAL_MEM_OPTIONS",
                                         "MMU_GTIMER_CONFIGURATION",
                                         "MMU_GTIMER_TRIGGER",
                                         "MMU_IDF",
                                         "MMU_IDF_WATER_MARK",
                                         "MMU_IDR_PACKET_COUNTER",
                                         "MMU_IDR_RXI_MEM_DATA",
                                         "MMU_INDIRECT_FORCE_BUBBLE",
                                         "MMU_INITIATE_OPP_CRC_ERR",
                                         "MMU_IPT_PACKET_COUNTER",
                                         "MMU_LBM",
                                         "MMU_LBM_COUNTER",
                                         "MMU_PAR_ERR_INITIATE",
                                         "MMU_PARITY_ERR_CNT",
                                         "MMU_PHY_CALIB_EN",
                                         "MMU_RAF_TOTAL_SIZE_WATER_MARK",
                                         "MMU_REG_0087",
                                         "MMU_RESERVED_MIRROR_ADDR",
                                         "MMU_RESERVED_MTCP",
                                         "MMU_RESERVED_PCMI_0",
                                         "MMU_RESERVED_PCMI_0_S",
                                         "MMU_RESERVED_PCMI_0_T",
                                         "MMU_RESERVED_PCMI_1",
                                         "MMU_RESERVED_PCMI_1_S",
                                         "MMU_RESERVED_PCMI_1_T",
                                         "MMU_RESERVED_PCMI_2",
                                         "MMU_RESERVED_PCMI_2_S",
                                         "MMU_RESERVED_PCMI_2_T",
                                         "MMU_RESERVED_PCMI_3",
                                         "MMU_RESERVED_PCMI_3_S",
                                         "MMU_RESERVED_PCMI_3_T",
                                         "MMU_RESERVED_PCMI_4",
                                         "MMU_RESERVED_PCMI_4_S",
                                         "MMU_RESERVED_PCMI_4_T",
                                         "MMU_RESERVED_SPARE_0",
                                         "MMU_RESERVED_SPARE_1",
                                         "MMU_RESERVED_SPARE_2",
                                         "MMU_RESERVED_SPARE_3",
                                         "MMU_SBUS_BROADCAST_ID",
                                         "MRPS_CONTEXT_COLOR",
                                         "MRPS_CONTEXT_SIZE_HIGH",
                                         "MRPS_CONTEXT_SIZE_LOW",
                                         "MRPS_ECC_1B_ERR_CNT",
                                         "MRPS_ECC_2B_ERR_CNT",
                                         "MRPS_ECC_ERR_1B_INITIATE",
                                         "MRPS_ECC_ERR_2B_INITIATE",
                                         "MRPS_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "MRPS_ERROR_INITIATION_DATA",
                                         "MRPS_GLOBAL_MEM_OPTIONS",
                                         "MRPS_GTIMER_CONFIGURATION",
                                         "MRPS_GTIMER_TRIGGER",
                                         "MRPS_IDR_INTERFACE_DEBUG_COUNTERS",
                                         "MRPS_INCOMING_COLOR_MAP",
                                         "MRPS_INGRESS_IN_INTERFACE_DEBUG_COUNTERS",
                                         "MRPS_INGRESS_OUT_INTERFACE_DEBUG_COUNTERS",
                                         "MRPS_MCDA_CBL_STAT_CTR",
                                         "MRPS_MCDA_EBL_STAT_CTR",
                                         "MRPS_MCDA_HEADER_APPEND_SIZE_PTR_MAP",
                                         "MRPS_MCDA_IN_PP_PORT_MAP",
                                         "MRPS_MCDA_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
                                         "MRPS_MCDA_LAST_CMD_INDEX",
                                         "MRPS_MCDA_PCUC",
                                         "MRPS_MCDA_PRFSEL",
                                         "MRPS_MCDA_REFRESH_CFG",
                                         "MRPS_MCDA_STAT_CFG",
                                         "MRPS_MCDB_CBL_STAT_CTR",
                                         "MRPS_MCDB_EBL_STAT_CTR",
                                         "MRPS_MCDB_HEADER_APPEND_SIZE_PTR_MAP",
                                         "MRPS_MCDB_IN_PP_PORT_MAP",
                                         "MRPS_MCDB_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
                                         "MRPS_MCDB_LAST_CMD_INDEX",
                                         "MRPS_MCDB_PCUC",
                                         "MRPS_MCDB_PRFCFG_SHARING_DIS",
                                         "MRPS_MCDB_PRFCFG_SHARING_EN",
                                         "MRPS_MCDB_PRFSEL",
                                         "MRPS_MCDB_REFRESH_CFG",
                                         "MRPS_MCDB_STAT_CFG",
                                         "MRPS_RESERVED_MIRROR_ADDR",
                                         "MRPS_RESERVED_MTCP",
                                         "MRPS_RESERVED_SPARE_0",
                                         "MRPS_RESERVED_SPARE_1",
                                         "MRPS_RESERVED_SPARE_2",
                                         "MRPS_RESERVED_SPARE_3",
                                         "MRPS_SBUS_BROADCAST_ID",
                                         "MRPS_SBUS_LAST_IN_CHAIN",
                                         "MSPI_CDRAM_00",
                                         "MSPI_CDRAM_01",
                                         "MSPI_CDRAM_02",
                                         "MSPI_CDRAM_03",
                                         "MSPI_CDRAM_04",
                                         "MSPI_CDRAM_05",
                                         "MSPI_CDRAM_06",
                                         "MSPI_CDRAM_07",
                                         "MSPI_CDRAM_08",
                                         "MSPI_CDRAM_09",
                                         "MSPI_CDRAM_10",
                                         "MSPI_CDRAM_11",
                                         "MSPI_CDRAM_12",
                                         "MSPI_CDRAM_13",
                                         "MSPI_CDRAM_14",
                                         "MSPI_CDRAM_15",
                                         "MSPI_CPTQP",
                                         "MSPI_ENDQP",
                                         "MSPI_NEWQP",
                                         "MSPI_RXRAM_00",
                                         "MSPI_RXRAM_01",
                                         "MSPI_RXRAM_02",
                                         "MSPI_RXRAM_03",
                                         "MSPI_RXRAM_04",
                                         "MSPI_RXRAM_05",
                                         "MSPI_RXRAM_06",
                                         "MSPI_RXRAM_07",
                                         "MSPI_RXRAM_08",
                                         "MSPI_RXRAM_09",
                                         "MSPI_RXRAM_10",
                                         "MSPI_RXRAM_11",
                                         "MSPI_RXRAM_12",
                                         "MSPI_RXRAM_13",
                                         "MSPI_RXRAM_14",
                                         "MSPI_RXRAM_15",
                                         "MSPI_RXRAM_16",
                                         "MSPI_RXRAM_17",
                                         "MSPI_RXRAM_18",
                                         "MSPI_RXRAM_19",
                                         "MSPI_RXRAM_20",
                                         "MSPI_RXRAM_21",
                                         "MSPI_RXRAM_22",
                                         "MSPI_RXRAM_23",
                                         "MSPI_RXRAM_24",
                                         "MSPI_RXRAM_25",
                                         "MSPI_RXRAM_26",
                                         "MSPI_RXRAM_27",
                                         "MSPI_RXRAM_28",
                                         "MSPI_RXRAM_29",
                                         "MSPI_RXRAM_30",
                                         "MSPI_RXRAM_31",
                                         "MSPI_SPCR0_LSB",
                                         "MSPI_SPCR0_MSB",
                                         "MSPI_SPCR1_LSB",
                                         "MSPI_SPCR1_MSB",
                                         "MSPI_SPCR2",
                                         "MSPI_STATUS",
                                         "MSPI_TXRAM_00",
                                         "MSPI_TXRAM_01",
                                         "MSPI_TXRAM_02",
                                         "MSPI_TXRAM_03",
                                         "MSPI_TXRAM_04",
                                         "MSPI_TXRAM_05",
                                         "MSPI_TXRAM_06",
                                         "MSPI_TXRAM_07",
                                         "MSPI_TXRAM_08",
                                         "MSPI_TXRAM_09",
                                         "MSPI_TXRAM_10",
                                         "MSPI_TXRAM_11",
                                         "MSPI_TXRAM_12",
                                         "MSPI_TXRAM_13",
                                         "MSPI_TXRAM_14",
                                         "MSPI_TXRAM_15",
                                         "MSPI_TXRAM_16",
                                         "MSPI_TXRAM_17",
                                         "MSPI_TXRAM_18",
                                         "MSPI_TXRAM_19",
                                         "MSPI_TXRAM_20",
                                         "MSPI_TXRAM_21",
                                         "MSPI_TXRAM_22",
                                         "MSPI_TXRAM_23",
                                         "MSPI_TXRAM_24",
                                         "MSPI_TXRAM_25",
                                         "MSPI_TXRAM_26",
                                         "MSPI_TXRAM_27",
                                         "MSPI_TXRAM_28",
                                         "MSPI_TXRAM_29",
                                         "MSPI_TXRAM_30",
                                         "MSPI_TXRAM_31",
                                         "MTRPS_EM_CONTEXT_COLOR",
                                         "MTRPS_EM_CONTEXT_SIZE_HIGH",
                                         "MTRPS_EM_CONTEXT_SIZE_LOW",
                                         "MTRPS_EM_ECC_ERR_1B_INITIATE",
                                         "MTRPS_EM_ECC_ERR_2B_INITIATE",
                                         "MTRPS_EM_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "MTRPS_EM_ERROR_INITIATION_DATA",
                                         "MTRPS_EM_GLOBAL_MEM_OPTIONS",
                                         "MTRPS_EM_GTIMER_CONFIGURATION",
                                         "MTRPS_EM_GTIMER_TRIGGER",
                                         "MTRPS_EM_IDR_INTERFACE_DEBUG_COUNTERS",
                                         "MTRPS_EM_INCOMING_COLOR_MAP",
                                         "MTRPS_EM_INDIRECT_FORCE_BUBBLE",
                                         "MTRPS_EM_INGRESS_IN_INTERFACE_DEBUG_COUNTERS",
                                         "MTRPS_EM_INGRESS_OUT_INTERFACE_DEBUG_COUNTERS",
                                         "MTRPS_EM_MCDA_CBL_STAT_CTR",
                                         "MTRPS_EM_MCDA_EBL_STAT_CTR",
                                         "MTRPS_EM_MCDA_HEADER_APPEND_SIZE_PTR_MAP",
                                         "MTRPS_EM_MCDA_IN_PP_PORT_MAP",
                                         "MTRPS_EM_MCDA_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
                                         "MTRPS_EM_MCDA_LAST_CMD_INDEX",
                                         "MTRPS_EM_MCDA_PCUC",
                                         "MTRPS_EM_MCDA_PRFSEL",
                                         "MTRPS_EM_MCDA_REFRESH_CFG",
                                         "MTRPS_EM_MCDA_STAT_CFG",
                                         "MTRPS_EM_MCDB_CBL_STAT_CTR",
                                         "MTRPS_EM_MCDB_EBL_STAT_CTR",
                                         "MTRPS_EM_MCDB_HEADER_APPEND_SIZE_PTR_MAP",
                                         "MTRPS_EM_MCDB_IN_PP_PORT_MAP",
                                         "MTRPS_EM_MCDB_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
                                         "MTRPS_EM_MCDB_LAST_CMD_INDEX",
                                         "MTRPS_EM_MCDB_PCUC",
                                         "MTRPS_EM_MCDB_PRFCFG_SHARING_DIS",
                                         "MTRPS_EM_MCDB_PRFCFG_SHARING_EN",
                                         "MTRPS_EM_MCDB_PRFSEL",
                                         "MTRPS_EM_MCDB_REFRESH_CFG",
                                         "MTRPS_EM_MCDB_STAT_CFG",
                                         "MTRPS_EM_RESERVED_MIRROR_ADDR",
                                         "MTRPS_EM_RESERVED_MTCP",
                                         "MTRPS_EM_RESERVED_SPARE_0",
                                         "MTRPS_EM_RESERVED_SPARE_1",
                                         "MTRPS_EM_RESERVED_SPARE_2",
                                         "MTRPS_EM_RESERVED_SPARE_3",
                                         "MTRPS_EM_SBUS_BROADCAST_ID",
                                         "MTRPS_EM_SBUS_LAST_IN_CHAIN",
                                         "NBIH_ADDITIONAL_RESETS",
                                         "NBIH_BIST_CONTEXTS_MASK",
                                         "NBIH_BIST_CONTEXT_TO_EGQ_PORT_MAP",
                                         "NBIH_BIST_CONTEXT_TO_NIF_PORT_MAP",
                                         "NBIH_BIST_COUNTERS_OVF",
                                         "NBIH_BIST_ENABLE_ILKN_PORT",
                                         "NBIH_BIST_ERROR_GENERATOR",
                                         "NBIH_BIST_EVENTS_GENERATOR",
                                         "NBIH_BIST_FLOW_FIRST_DESCRIPTOR",
                                         "NBIH_BIST_FLOW_SECOND_DESCRIPTOR",
                                         "NBIH_BIST_GENERAL_CONFIGURATION",
                                         "NBIH_BIST_RX_COUNTERS_1",
                                         "NBIH_BIST_RX_COUNTERS_2",
                                         "NBIH_BIST_RX_COUNTERS_3",
                                         "NBIH_BIST_RX_FLOW_CNT",
                                         "NBIH_BIST_RX_OK_PKT_CNT",
                                         "NBIH_BIST_RX_SHAPER",
                                         "NBIH_BIST_SEED",
                                         "NBIH_BIST_STATUS",
                                         "NBIH_BIST_TX_ADDITIONAL_COUNTER",
                                         "NBIH_BIST_TX_PKT_CNT",
                                         "NBIH_BIST_TX_PKT_TH",
                                         "NBIH_ECC_ERR_1B_INITIATE",
                                         "NBIH_ECC_ERR_2B_INITIATE",
                                         "NBIH_ELK_CFG",
                                         "NBIH_ERROR_INITIATION_DATA",
                                         "NBIH_ETH_TX_GEN_LLFC_CNT",
                                         "NBIH_ETH_TX_LLFC_STOP_TX_CNT",
                                         "NBIH_FC_BIST",
                                         "NBIH_FC_CHOOSE_PORT_FOR_ETH_TX",
                                         "NBIH_FC_CHOOSE_PORT_FOR_PFC",
                                         "NBIH_FC_GEN_SAFC_REFRESH_TIMER",
                                         "NBIH_FC_LLFC_STOP_TX_FORCE",
                                         "NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASK",
                                         "NBIH_FC_MASK_FC_WHEN_LINK_FAIL",
                                         "NBIH_FC_PFC_CFG",
                                         "NBIH_FC_PFC_DEBUG_INDICATIONS",
                                         "NBIH_FC_PFC_QMLF_MASK",
                                         "NBIH_FC_PFC_RX_BITMAP_TYPE_A",
                                         "NBIH_FC_PFC_RX_BITMAP_TYPE_B",
                                         "NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORT",
                                         "NBIH_FC_PFC_TX_BITMAP_TYPE_A",
                                         "NBIH_FC_PFC_TX_BITMAP_TYPE_B",
                                         "NBIH_FC_PFC_TX_BITMAP_TYPE_C",
                                         "NBIH_FC_PFC_TX_BITMAP_TYPE_D",
                                         "NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORT",
                                         "NBIH_FC_RTM_CONFIG",
                                         "NBIH_FC_RTM_TIMER",
                                         "NBIH_FC_RX_GEN_LLFC_FROM_QMLF",
                                         "NBIH_FC_RX_GEN_PFC_FROM_QMLF",
                                         "NBIH_FC_RX_LLFC_STOP_TX_FROM_MUBITS",
                                         "NBIH_FC_TX_GEN_LLFC_FORCE",
                                         "NBIH_FC_TX_GEN_LLFC_FROM_CFC",
                                         "NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASK",
                                         "NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK",
                                         "NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASK",
                                         "NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASK",
                                         "NBIH_FC_TX_GEN_PFC_FORCE",
                                         "NBIH_FC_TX_LLFC_STOP_TX_FROM_CFC",
                                         "NBIH_FC_TX_LLFC_STOP_TX_TO_PM",
                                         "NBIH_FC_TX_LOW_PASS_FILTER",
                                         "NBIH_FC_TX_MUBITS_FROM_CFC",
                                         "NBIH_FIFO_WRITE_POINTER_QMLF_SELECT",
                                         "NBIH_FIFO_WRITE_POINTER_RESULT",
                                         "NBIH_GLOBAL_MEM_OPTIONS",
                                         "NBIH_GTIMER_CONFIGURATION",
                                         "NBIH_GTIMER_TRIGGER",
                                         "NBIH_HRF_RX_CONFIG_HRF",
                                         "NBIH_HRF_RX_CONTROLLER_LEVEL",
                                         "NBIH_HRF_RX_MEM_CONFIG",
                                         "NBIH_HRF_RX_USE_EXTENDED_MEM_HRF",
                                         "NBIH_HRF_TX_CONFIG_HRF",
                                         "NBIH_HRF_TX_CONTROLLER_LEVEL",
                                         "NBIH_HRF_TX_CONTROLLER_MAX_OCCUPANCY",
                                         "NBIH_HRF_TX_EGRESS_CREDITS_DEBUG",
                                         "NBIH_HRF_TX_MEM_CONFIG",
                                         "NBIH_ILKN_CHANNEL_IS_TDM_PORT",
                                         "NBIH_ILKN_FC_OOB_CONF",
                                         "NBIH_ILKN_MULTIPLE_USE_BITS",
                                         "NBIH_ILKN_RX_LLFC_FROM_RX_CNT",
                                         "NBIH_ILKN_TX_LLFC_STOP_TX_CNT",
                                         "NBIH_LINK_ACTIVE",
                                         "NBIH_NIF_PM_CFG",
                                         "NBIH_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION",
                                         "NBIH_NIF_PM_EXTERNAL_LPI_INDICATION",
                                         "NBIH_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION",
                                         "NBIH_NIF_PM_ILKN_RX_RSTN",
                                         "NBIH_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS",
                                         "NBIH_NIF_TSC_LANE_STATUS",
                                         "NBIH_NUM_DROPPED_BURSTS_COUNTER_RX_HRF",
                                         "NBIH_PAR_ERR_INITIATE",
                                         "NBIH_PKT_DROP_COUNTER_RX_HRF",
                                         "NBIH_PM_STRAP_LED_INTRA_DELAY",
                                         "NBIH_PM_STRAP_LED_OUTPUT_DELAY",
                                         "NBIH_PORT_METER_ADD_CFG_RX",
                                         "NBIH_PORT_METER_MASK_FOR_LLFC",
                                         "NBIH_PORT_METER_PORTS_RSTN",
                                         "NBIH_PORT_METER_RSTN",
                                         "NBIH_PORT_METER_THRESHOLDS_CFG",
                                         "NBIH_PORTS_INDICATIONS",
                                         "NBIH_PRD_CONFIG",
                                         "NBIH_PRD_EN",
                                         "NBIH_PRD_PKT_DROP_CNT_PORT",
                                         "NBIH_RECEIVED_RETRANSMIT_DEBUG",
                                         "NBIH_RESERVED_0",
                                         "NBIH_RESERVED_MIRROR_ADDR",
                                         "NBIH_RESERVED_MTCP",
                                         "NBIH_RESERVED_PCMI_0",
                                         "NBIH_RESERVED_PCMI_0_S",
                                         "NBIH_RESERVED_PCMI_0_T",
                                         "NBIH_RESERVED_PCMI_1",
                                         "NBIH_RESERVED_PCMI_1_S",
                                         "NBIH_RESERVED_PCMI_1_T",
                                         "NBIH_RESERVED_PCMI_2",
                                         "NBIH_RESERVED_PCMI_2_S",
                                         "NBIH_RESERVED_PCMI_2_T",
                                         "NBIH_RESERVED_PCMI_3",
                                         "NBIH_RESERVED_PCMI_3_S",
                                         "NBIH_RESERVED_PCMI_3_T",
                                         "NBIH_RESERVED_PCMI_4",
                                         "NBIH_RESERVED_PCMI_4_S",
                                         "NBIH_RESERVED_PCMI_4_T",
                                         "NBIH_RESERVED_SPARE_0",
                                         "NBIH_RESERVED_SPARE_1",
                                         "NBIH_RESERVED_SPARE_2",
                                         "NBIH_RESERVED_SPARE_3",
                                         "NBIH_RX_CORE_0_BYTE_COUNTER",
                                         "NBIH_RX_CORE_0_PKT_COUNTER",
                                         "NBIH_RX_CORE_1_BYTE_COUNTER",
                                         "NBIH_RX_CORE_1_PKT_COUNTER",
                                         "NBIH_RX_ELK_BURST_DROP_CNT_ELK",
                                         "NBIH_RX_ELK_BURSTS_CNT_ELK",
                                         "NBIH_RX_ELK_ERR_BURSTS_CNT_ELK",
                                         "NBIH_RX_ELK_OCTETS_CNT_ELK",
                                         "NBIH_RX_ELK_STATUS",
                                         "NBIH_RX_MEMA_0_QMLF",
                                         "NBIH_RX_MEMA_1_QMLF",
                                         "NBIH_RX_MEMA_2_QMLF",
                                         "NBIH_RX_MEMA_3_QMLF",
                                         "NBIH_RX_MEMA_4_QMLF",
                                         "NBIH_RX_MEMB_0_QMLF",
                                         "NBIH_RX_MEMB_1_QMLF",
                                         "NBIH_RX_MEMB_2_QMLF",
                                         "NBIH_RX_MEMB_3_QMLF",
                                         "NBIH_RX_MEMB_4_QMLF",
                                         "NBIH_RX_MEMC_0_QMLF",
                                         "NBIH_RX_MEMC_1_QMLF",
                                         "NBIH_RX_MEMC_2_QMLF",
                                         "NBIH_RX_MEMC_3_QMLF",
                                         "NBIH_RX_MEMC_4_QMLF",
                                         "NBIH_RX_MEMD_0_QMLF",
                                         "NBIH_RX_MEMD_1_QMLF",
                                         "NBIH_RX_MEMD_2_QMLF",
                                         "NBIH_RX_MEMD_3_QMLF",
                                         "NBIH_RX_MEMD_4_QMLF",
                                         "NBIH_RX_MLF_ERROR_PM",
                                         "NBIH_RX_MLF_LLFC_THRESHOLDS_CONFIG",
                                         "NBIH_RX_MLF_MAX_OCCUPANCY",
                                         "NBIH_RX_MLF_PFC_THRESHOLDS_CONFIG",
                                         "NBIH_RX_MLF_PRD_THRESHOLDS_CONFIG",
                                         "NBIH_RX_NUM_TOTAL_DROPPED_EOPS",
                                         "NBIH_RX_PKT_DROP_COUNTER",
                                         "NBIH_RX_PKT_FC_ERR_COUNTER",
                                         "NBIH_RX_PORT_OVF",
                                         "NBIH_RX_PRD_VLAN_ETHERTYPE",
                                         "NBIH_RX_REQ_PIPE_0_LOW_EN",
                                         "NBIH_RX_REQ_PIPE_0_TDM_EN",
                                         "NBIH_RX_REQ_PIPE_1_LOW_EN",
                                         "NBIH_RX_REQ_PIPE_1_TDM_EN",
                                         "NBIH_RX_SCH_CONFIG_FOR_TDM_HRFS",
                                         "NBIH_RX_SCH_DEBUG_CONF",
                                         "NBIH_RX_TDM_BYTE_COUNTER",
                                         "NBIH_RX_TDM_PKT_COUNTER",
                                         "NBIH_RX_THRESHOLD_AFTER_OVERFLOW_QMLF",
                                         "NBIH_RX_TOTAL_BYTE_COUNTER",
                                         "NBIH_RX_TOTAL_PKT_COUNTER",
                                         "NBIH_SBUS_BROADCAST_ID",
                                         "NBIH_SBUS_LAST_IN_CHAIN",
                                         "NBIH_SIF_CFG",
                                         "NBIH_STATS_BURSTS_CNT_PORT",
                                         "NBIH_STATS_OCTETS_CNT_PORT",
                                         "NBIH_SYNC_ETH_CFG",
                                         "NBIH_SYNC_ETH_SQUELCH_DIS_TH_REG",
                                         "NBIH_SYNC_ETH_SQUELCH_EN_TH_REG",
                                         "NBIH_TX_CORE_0_BYTE_COUNTER",
                                         "NBIH_TX_CORE_0_PKT_COUNTER",
                                         "NBIH_TX_CORE_1_BYTE_COUNTER",
                                         "NBIH_TX_CORE_1_PKT_COUNTER",
                                         "NBIH_TX_EGRESS_CREDITS_DEBUG_PM",
                                         "NBIH_TX_ELK_BURSTS_CNT_ELK",
                                         "NBIH_TX_ELK_OCTETS_CNT_ELK",
                                         "NBIH_TX_ELK_RXI",
                                         "NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE",
                                         "NBIH_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF",
                                         "NBIH_TX_IGNORED_RETRANS_REQ_CNT_HRF",
                                         "NBIH_TX_MEMA_CTRL",
                                         "NBIH_TX_MEMA_DATA",
                                         "NBIH_TX_MEMB_CTRL",
                                         "NBIH_TX_MEMB_DATA",
                                         "NBIH_TX_MLF_LEVEL_PM",
                                         "NBIH_TX_MLF_MAX_OCCUPANCY",
                                         "NBIH_TX_MLF_OVERFLOW_PM",
                                         "NBIH_TX_NO_DATA_IN_BUFFER",
                                         "NBIH_TX_PORT_OVF",
                                         "NBIH_TX_PORTS_CONFIG",
                                         "NBIH_TX_RECEIVED_RETRANS_REQ_CNT_HRF",
                                         "NBIH_TX_SIF_RXI",
                                         "NBIH_TX_TOTAL_BYTE_COUNTER",
                                         "NBIH_TX_TOTAL_PKT_COUNTER",
                                         "NBIH_TX_WRONG_PORT_FROM_EGQ_QMLF",
                                         "NBIL_ADDITIONAL_RESETS",
                                         "NBIL_ECC_1B_ERR_CNT",
                                         "NBIL_ECC_ERR_1B_INITIATE",
                                         "NBIL_ECC_ERR_2B_INITIATE",
                                         "NBIL_ELK_CFG",
                                         "NBIL_ERROR_INITIATION_DATA",
                                         "NBIL_FIFO_WRITE_POINTER_QMLF_SELECT",
                                         "NBIL_FIFO_WRITE_POINTER_RESULT",
                                         "NBIL_GLOBAL_MEM_OPTIONS",
                                         "NBIL_GTIMER_CONFIGURATION",
                                         "NBIL_GTIMER_TRIGGER",
                                         "NBIL_HRF_RX_CONFIG_HRF",
                                         "NBIL_HRF_RX_CONTROLLER_LEVEL",
                                         "NBIL_HRF_RX_USE_EXTENDED_MEM_HRF",
                                         "NBIL_HRF_TX_CONFIG_HRF",
                                         "NBIL_HRF_TX_CONTROLLER_LEVEL",
                                         "NBIL_HRF_TX_CONTROLLER_MAX_OCCUPANCY",
                                         "NBIL_HRF_TX_EGRESS_CREDITS_DEBUG",
                                         "NBIL_ILKN_CHANNEL_IS_TDM_PORT",
                                         "NBIL_LINK_ACTIVE",
                                         "NBIL_LINK_STATUS_TO_CMIC_SEL_REG",
                                         "NBIL_NIF_PM_CFG",
                                         "NBIL_NIF_PM_CFG_3",
                                         "NBIL_NIF_PM_CFG_4",
                                         "NBIL_NIF_PM_CFG_5",
                                         "NBIL_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION",
                                         "NBIL_NIF_PM_EXTERNAL_LPI_INDICATION",
                                         "NBIL_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION",
                                         "NBIL_NIF_PM_ILKN_RX_RSTN",
                                         "NBIL_NIF_TSC_LANE_STATUS",
                                         "NBIL_NUM_DROPPED_BURSTS_COUNTER_RX_HRF",
                                         "NBIL_PAR_ERR_INITIATE",
                                         "NBIL_PKT_DROP_COUNTER_RX_HRF",
                                         "NBIL_PM_STRAP_LED_INTRA_DELAY",
                                         "NBIL_PM_STRAP_LED_OUTPUT_DELAY",
                                         "NBIL_PORT_METER_ADD_CFG_RX",
                                         "NBIL_PORT_METER_MASK",
                                         "NBIL_PORT_METER_PORTS_RSTN",
                                         "NBIL_PORT_METER_RSTN",
                                         "NBIL_PORT_METER_THRESHOLDS_CFG",
                                         "NBIL_PORTS_INDICATIONS",
                                         "NBIL_PRD_CONFIG",
                                         "NBIL_PRD_EN",
                                         "NBIL_RECEIVED_RETRANSMIT_DEBUG",
                                         "NBIL_RESERVED_0",
                                         "NBIL_RESERVED_MIRROR_ADDR",
                                         "NBIL_RESERVED_MTCP",
                                         "NBIL_RESERVED_PCMI_0",
                                         "NBIL_RESERVED_PCMI_0_S",
                                         "NBIL_RESERVED_PCMI_0_T",
                                         "NBIL_RESERVED_PCMI_1",
                                         "NBIL_RESERVED_PCMI_1_S",
                                         "NBIL_RESERVED_PCMI_1_T",
                                         "NBIL_RESERVED_PCMI_2",
                                         "NBIL_RESERVED_PCMI_2_S",
                                         "NBIL_RESERVED_PCMI_2_T",
                                         "NBIL_RESERVED_PCMI_3",
                                         "NBIL_RESERVED_PCMI_3_S",
                                         "NBIL_RESERVED_PCMI_3_T",
                                         "NBIL_RESERVED_PCMI_4",
                                         "NBIL_RESERVED_PCMI_4_S",
                                         "NBIL_RESERVED_PCMI_4_T",
                                         "NBIL_RESERVED_SPARE_0",
                                         "NBIL_RESERVED_SPARE_1",
                                         "NBIL_RESERVED_SPARE_2",
                                         "NBIL_RESERVED_SPARE_3",
                                         "NBIL_RX_ELK_BURST_DROP_CNT",
                                         "NBIL_RX_ELK_BURSTS_CNT",
                                         "NBIL_RX_ELK_ERR_BURSTS_CNT",
                                         "NBIL_RX_ELK_OCTETS_CNT",
                                         "NBIL_RX_ELK_STATUS",
                                         "NBIL_RX_MEMA_0_QMLF",
                                         "NBIL_RX_MEMA_1_QMLF",
                                         "NBIL_RX_MEMA_2_QMLF",
                                         "NBIL_RX_MEMA_3_QMLF",
                                         "NBIL_RX_MEMA_4_QMLF",
                                         "NBIL_RX_MEMB_0_QMLF",
                                         "NBIL_RX_MEMB_1_QMLF",
                                         "NBIL_RX_MEMB_2_QMLF",
                                         "NBIL_RX_MEMB_3_QMLF",
                                         "NBIL_RX_MEMB_4_QMLF",
                                         "NBIL_RX_MEMC_0_QMLF",
                                         "NBIL_RX_MEMC_1_QMLF",
                                         "NBIL_RX_MEMC_2_QMLF",
                                         "NBIL_RX_MEMC_3_QMLF",
                                         "NBIL_RX_MEMC_4_QMLF",
                                         "NBIL_RX_MEMD_0_QMLF",
                                         "NBIL_RX_MEMD_1_QMLF",
                                         "NBIL_RX_MEMD_2_QMLF",
                                         "NBIL_RX_MEMD_3_QMLF",
                                         "NBIL_RX_MEMD_4_QMLF",
                                         "NBIL_RX_MLF_ERROR_PM",
                                         "NBIL_RX_MLF_ERROR_PM_3",
                                         "NBIL_RX_MLF_ERROR_PM_4",
                                         "NBIL_RX_MLF_ERROR_PM_5",
                                         "NBIL_RX_MLF_LLFC_THRESHOLDS_CONFIG",
                                         "NBIL_RX_MLF_MAX_OCCUPANCY",
                                         "NBIL_RX_MLF_PFC_THRESHOLDS_CONFIG",
                                         "NBIL_RX_MLF_PRD_THRESHOLDS_CONFIG",
                                         "NBIL_RX_NUM_TOTAL_DROPPED_EOPS",
                                         "NBIL_RX_PKT_DROP_COUNTER",
                                         "NBIL_RX_PKT_FC_ERR_COUNTER",
                                         "NBIL_RX_PORT_OVF",
                                         "NBIL_RX_PRD_PKT_DROP_CNT",
                                         "NBIL_RX_PRD_VLAN_ETHERTYPE",
                                         "NBIL_SBUS_BROADCAST_ID",
                                         "NBIL_SBUS_LAST_IN_CHAIN",
                                         "NBIL_SIF_CFG",
                                         "NBIL_STATS_BURSTS_CNT_PORT",
                                         "NBIL_STATS_OCTETS_CNT_PORT",
                                         "NBIL_TX_EGRESS_CREDITS_DEBUG_PM",
                                         "NBIL_TX_EGRESS_CREDITS_DEBUG_PM_3",
                                         "NBIL_TX_EGRESS_CREDITS_DEBUG_PM_4",
                                         "NBIL_TX_EGRESS_CREDITS_DEBUG_PM_5",
                                         "NBIL_TX_ELK_BURSTS_CNT",
                                         "NBIL_TX_ELK_OCTETS_CNT",
                                         "NBIL_TX_ELK_RXI",
                                         "NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE",
                                         "NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_3",
                                         "NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_4",
                                         "NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_5",
                                         "NBIL_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE_HRF",
                                         "NBIL_TX_IGNORED_RETRANS_REQ_CNT_HRF",
                                         "NBIL_TX_MEMA_CTRL",
                                         "NBIL_TX_MEMA_DATA",
                                         "NBIL_TX_MEMB_CTRL",
                                         "NBIL_TX_MEMB_DATA",
                                         "NBIL_TX_MLF_LEVEL_PM",
                                         "NBIL_TX_MLF_LEVEL_PM_3",
                                         "NBIL_TX_MLF_LEVEL_PM_4",
                                         "NBIL_TX_MLF_LEVEL_PM_5",
                                         "NBIL_TX_MLF_MAX_OCCUPANCY",
                                         "NBIL_TX_MLF_OVERFLOW_PM",
                                         "NBIL_TX_MLF_OVERFLOW_PM_3",
                                         "NBIL_TX_MLF_OVERFLOW_PM_4",
                                         "NBIL_TX_MLF_OVERFLOW_PM_5",
                                         "NBIL_TX_NO_DATA_IN_BUFFER",
                                         "NBIL_TX_NO_DATA_IN_BUFFER_3",
                                         "NBIL_TX_NO_DATA_IN_BUFFER_4",
                                         "NBIL_TX_NO_DATA_IN_BUFFER_5",
                                         "NBIL_TX_PORT_OVF",
                                         "NBIL_TX_PORTS_CONFIG",
                                         "NBIL_TX_RECEIVED_RETRANS_REQ_CNT_HRF",
                                         "NBIL_TX_SIF_RXI",
                                         "NBIL_TX_WRONG_PORT_FROM_EGQ_QMLF",
                                         "OAMP_ARBITER_CONTROL",
                                         "OAMP_ARBITER_WEIGHT",
                                         "OAMP_BFD_DIAG_PROFILE",
                                         "OAMP_BFD_EMC_CONST",
                                         "OAMP_BFD_FLADS_PROFILE",
                                         "OAMP_BFD_I_MPLS_CONTROL",
                                         "OAMP_BFD_IPV4_CONTROL",
                                         "OAMP_BFD_IPV4_STATIC_REGISTER",
                                         "OAMP_BFD_IPV4_UDP_SPORT",
                                         "OAMP_BFD_I_PWE_CONTROL",
                                         "OAMP_BFD_MPLS_UDP_SPORT",
                                         "OAMP_BFD_MY_DISCRIMINATOR_RANGE_START",
                                         "OAMP_BFD_PDU_STATIC_REGISTER",
                                         "OAMP_BFD_PWE_CW_0",
                                         "OAMP_BFD_PWE_CW_1",
                                         "OAMP_BFD_PWE_CW_2",
                                         "OAMP_BFD_PWE_CW_3",
                                         "OAMP_BFD_PWE_ROUTER_ALERT",
                                         "OAMP_BFD_REQ_INTERVAL_POINTER",
                                         "OAMP_BFD_TX_IPV4_MULTI_HOP",
                                         "OAMP_BFD_TX_MPLS",
                                         "OAMP_BFD_TX_RATE",
                                         "OAMP_CCM_MAC_SA",
                                         "OAMP_CPUPORT",
                                         "OAMP_DMA_ARBITER_WEIGHT",
                                         "OAMP_DMA_COS_MAP",
                                         "OAMP_DMA_FIFO_MAP",
                                         "OAMP_DM_TRIGER",
                                         "OAMP_DOWN_PTCH",
                                         "OAMP_DROPPED_EVENTS_COUNT",
                                         "OAMP_ECC_ERR_1B_INITIATE",
                                         "OAMP_ECC_ERR_2B_INITIATE",
                                         "OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "OAMP_ERROR_INITIATION_DATA",
                                         "OAMP_ETH_OAM_CONTROL",
                                         "OAMP_GLOBAL_MEM_OPTIONS",
                                         "OAMP_GLOBAL_SYS_HEADER_CFG",
                                         "OAMP_GTIMER_TRIGGER",
                                         "OAMP_ICC_MAP_REG_1",
                                         "OAMP_ICC_MAP_REG_2",
                                         "OAMP_INDIRECT_FORCE_BUBBLE",
                                         "OAMP_INDIRECT_WR_MASK",
                                         "OAMP_INTERFACE_STAT_TLV",
                                         "OAMP_IPV4_SRC_ADDR_SELECT",
                                         "OAMP_IPV4_TOS_TTL_SELECT",
                                         "OAMP_LMM_DA_NIC_TABLE",
                                         "OAMP_LMM_DA_OUI",
                                         "OAMP_MEM_150000",
                                         "OAMP_MEM_1C0000",
                                         "OAMP_MEM_20000",
                                         "OAMP_MEM_40000",
                                         "OAMP_MEM_50000",
                                         "OAMP_MEM_60000",
                                         "OAMP_MEM_70000",
                                         "OAMP_MEM_80000",
                                         "OAMP_MEM_90000",
                                         "OAMP_MEM_C0000",
                                         "OAMP_MEM_D0000",
                                         "OAMP_MEP_DB",
                                         "OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP",
                                         "OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP",
                                         "OAMP_MEP_DB_BFD_ON_MPLS",
                                         "OAMP_MEP_DB_BFD_ON_PWE",
                                         "OAMP_MEP_DB_DM_STAT",
                                         "OAMP_MEP_DB_LM_DB",
                                         "OAMP_MEP_DB_LM_STAT",
                                         "OAMP_MEP_DB_RFC_6374_ON_MPLSTP",
                                         "OAMP_MEP_DB_Y_1731_ON_MPLSTP",
                                         "OAMP_MEP_DB_Y_1731_ON_PWE",
                                         "OAMP_MEP_PROFILE",
                                         "OAMP_MEP_SCAN_PROFILE",
                                         "OAMP_MIN_NET_PKT_SIZE",
                                         "OAMP_MODE_REGISTER",
                                         "OAMP_MPLS_PWE_PROFILE",
                                         "OAMP_NUMBER_OF_RMEPS",
                                         "OAMP_OPCODE_CONFIG",
                                         "OAMP_OPCODE_INFO",
                                         "OAMP_PAR_ERR_INITIATE",
                                         "OAMP_PE_GEN_MEM",
                                         "OAMP_PE_STATUS",
                                         "OAMP_PORT_STAT_TLV",
                                         "OAMP_PR_2_FWDDP",
                                         "OAMP_PR_2_FW_DTC",
                                         "OAMP_PROTECTION_PACKET_CONF",
                                         "OAMP_PROTECTION_PACKET_HEADER",
                                         "OAMP_PUNT_EVENT_HENDLING",
                                         "OAMP_REG_0085",
                                         "OAMP_REG_0086",
                                         "OAMP_REG_0087",
                                         "OAMP_REG_0090",
                                         "OAMP_REG_0091",
                                         "OAMP_REG_0092",
                                         "OAMP_REG_0168",
                                         "OAMP_REG_0169",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_ACDT_AUX",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_ACDT_H",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTE",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_KEYT_AUX",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_KEYT_PLDT_H",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_MAA_CAM",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_MAA_CAM_PAYLOAD",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_MEMORY_H",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGIST",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_PLDT_AUX",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER",
                                         "OAMP_RESERVED_MTCP",
                                         "OAMP_RESERVED_SPARE_3",
                                         "OAMP_RFC_6374_DM_PDU_HEADER",
                                         "OAMP_RFC_6374_DM_PWE_CW",
                                         "OAMP_RFC_6374_FIX_QUALIFIER",
                                         "OAMP_RFC_6374_IGNORED",
                                         "OAMP_RFC_6374_LM_PDU_HEADER",
                                         "OAMP_RFC_6374_LM_PWE_CW",
                                         "OAMP_RFC_FILTER",
                                         "OAMP_RMAPEM_LAST_LOOKUP",
                                         "OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER",
                                         "OAMP_RMAPEM_MANAGEMENT_REQUEST",
                                         "OAMP_RMEP_DB",
                                         "OAMP_RSP_TCAM",
                                         "OAMP_RXB_DEBUG",
                                         "OAMP_RX_OAM_ID_TCAM",
                                         "OAMP_RX_STATS_DATA_0",
                                         "OAMP_RX_STATS_DATA_1",
                                         "OAMP_RX_STATS_DATA_2",
                                         "OAMP_RX_STATS_DATA_3",
                                         "OAMP_RX_STATS_DATA_4",
                                         "OAMP_RX_TRAP_CODES",
                                         "OAMP_SAT_EVC_RATE_CONTROL",
                                         "OAMP_SAT_GEN_RATE_CONTROL",
                                         "OAMP_SAT_RX_CONFIG",
                                         "OAMP_SAT_RX_FLOW_ID",
                                         "OAMP_SAT_RX_FLOW_PARAMS",
                                         "OAMP_SAT_RX_STAT",
                                         "OAMP_SAT_TX",
                                         "OAMP_SAT_TX_EVC_PARAMS_ENTRY_1",
                                         "OAMP_SAT_TX_EVC_PARAMS_ENTRY_2",
                                         "OAMP_SAT_TX_GEN_PARAMS",
                                         "OAMP_SLM_CONFIG",
                                         "OAMP_STATUS_1_REG",
                                         "OAMP_STATUS_2_REG",
                                         "OAMP_TIMER_CONFIG",
                                         "OAMP_TX_PPH",
                                         "OAMP_UMC_TABLE",
                                         "OAMP_UP_PTCH",
                                         "OAMP_VALIDITY_CHECK_STICKY",
                                         "OAMP_Y_1731O_MPLSTP_GACH",
                                         "OAMP_Y_1731O_MPLSTP_GAL",
                                         "OAMP_Y_1731O_PWE_GACH",
                                         "OCB_BANK_ORDER_FIFO_STATUS",
                                         "OCB_DEBUG_CRC_FORCE_ERR",
                                         "OCB_ECC_ERR_1B_INITIATE",
                                         "OCB_ECC_ERR_2B_INITIATE",
                                         "OCB_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "OCB_ERROR_INITIATION_DATA",
                                         "OCB_GENERAL_CONFIG",
                                         "OCB_GLOBAL_MEM_OPTIONS",
                                         "OCB_GTIMER_CONFIGURATION",
                                         "OCB_GTIMER_TRIGGER",
                                         "OCB_LAST_RD_OFFSET",
                                         "OCB_LAST_WR_ADDR",
                                         "OCB_LAST_WR_OFFSET",
                                         "OCB_MASK_ECC_PER_BANK",
                                         "OCB_OCB_ADDRESS_SPACE",
                                         "OCB_OCB_BANK_CRC_ERR",
                                         "OCB_OCB_CRC_ERR",
                                         "OCB_OCBM_BANK",
                                         "OCB_OCB_RD_CTR",
                                         "OCB_OCB_RD_CTR_BANK",
                                         "OCB_OCB_WR_CTR",
                                         "OCB_OCB_WR_CTR_BANK",
                                         "OCB_PAR_ERR_INITIATE",
                                         "OCB_PARITY_ERR_CNT",
                                         "OCB_READ_ADDR_FIFO_STATUS_BANK",
                                         "OCB_READ_DATA_FIFO_STATUS_BANK",
                                         "OCB_RESERVED_MIRROR_ADDR",
                                         "OCB_RESERVED_MTCP",
                                         "OCB_RESERVED_PCMI_0",
                                         "OCB_RESERVED_PCMI_0_S",
                                         "OCB_RESERVED_PCMI_0_T",
                                         "OCB_RESERVED_PCMI_1",
                                         "OCB_RESERVED_PCMI_1_S",
                                         "OCB_RESERVED_PCMI_1_T",
                                         "OCB_RESERVED_PCMI_2",
                                         "OCB_RESERVED_PCMI_2_S",
                                         "OCB_RESERVED_PCMI_2_T",
                                         "OCB_RESERVED_PCMI_3",
                                         "OCB_RESERVED_PCMI_3_S",
                                         "OCB_RESERVED_PCMI_3_T",
                                         "OCB_RESERVED_PCMI_4",
                                         "OCB_RESERVED_PCMI_4_S",
                                         "OCB_RESERVED_PCMI_4_T",
                                         "OCB_RESERVED_SPARE_0",
                                         "OCB_RESERVED_SPARE_1",
                                         "OCB_RESERVED_SPARE_2",
                                         "OCB_RESERVED_SPARE_3",
                                         "OCB_SBUS_BROADCAST_ID",
                                         "OCB_SBUS_LAST_IN_CHAIN",
                                         "OLP_ECC_ERR_1B_INITIATE",
                                         "OLP_ECC_ERR_2B_INITIATE",
                                         "OLP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "OLP_EP_TRANSACTION_COUNTER",
                                         "OLP_ERROR_INITIATION_DATA",
                                         "OLP_FIFO_0_EVENT_COUNTER",
                                         "OLP_FIFO_1_EVENT_COUNTER",
                                         "OLP_FIFO_DMA_EVENT_COUNTER",
                                         "OLP_GLOBAL_MEM_OPTIONS",
                                         "OLP_GTIMER_CONFIGURATION",
                                         "OLP_GTIMER_TRIGGER",
                                         "OLP_INCOMING_BAD_PACKET_COUNTER",
                                         "OLP_INCOMING_EVENT_COUNTER",
                                         "OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER",
                                         "OLP_INCOMING_VALID_PACKET_COUNTER",
                                         "OLP_IP_TRANSACTION_COUNTER",
                                         "OLP_LPBK_EVENT_COUNTER",
                                         "OLP_MEM_00000",
                                         "OLP_MEM_20000",
                                         "OLP_OUTGOING_PACKET_COUNTER",
                                         "OLP_OUTGOING_REQUEST_COUNTER",
                                         "OLP_PAR_ERR_INITIATE",
                                         "OLP_PARITY_ERR_CNT",
                                         "OLP_PIPE_SELECT",
                                         "OLP_REG_0109",
                                         "OLP_REG_010D",
                                         "OLP_REG_0111",
                                         "OLP_REG_0112",
                                         "OLP_RESERVED_MIRROR_ADDR",
                                         "OLP_RESERVED_MTCP",
                                         "OLP_RESERVED_SPARE_0",
                                         "OLP_RESERVED_SPARE_1",
                                         "OLP_RESERVED_SPARE_2",
                                         "OLP_RESERVED_SPARE_3",
                                         "OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE",
                                         "OLP_SBUS_BROADCAST_ID",
                                         "OLP_SBUS_LAST_IN_CHAIN",
                                         "OLP_TX_CONFIGS",
                                         "OLP_TX_CONFIGS_ARAD",
                                         "PAUSE_CONTROL",
                                         "PAUSE_QUANT",
                                         "PAXB_0_APB_ERR_EN_FOR_CFG_RD_CMPL",
                                         "PAXB_0_APB_TIMEOUT_COUNT",
                                         "PAXB_0_CFG_ADDR",
                                         "PAXB_0_CFG_DATA",
                                         "PAXB_0_CLK_CONTROL",
                                         "PAXB_0_CMICD_TO_PCIE_INTR_EN",
                                         "PAXB_0_CONFIG_IND_ADDR",
                                         "PAXB_0_CONFIG_IND_DATA",
                                         "PAXB_0_EP_LTR_CONTROL",
                                         "PAXB_0_EP_LTR_STATUS",
                                         "PAXB_0_EP_OBFF_STATUS",
                                         "PAXB_0_EP_PM_CONTROL",
                                         "PAXB_0_EP_PM_STATUS",
                                         "PAXB_0_FUNC0_IMAP0_0",
                                         "PAXB_0_FUNC0_IMAP0_0123_REGS_TYPE",
                                         "PAXB_0_FUNC0_IMAP0_0_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_1",
                                         "PAXB_0_FUNC0_IMAP0_1_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_2",
                                         "PAXB_0_FUNC0_IMAP0_2_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_3",
                                         "PAXB_0_FUNC0_IMAP0_3_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_4",
                                         "PAXB_0_FUNC0_IMAP0_4_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_5",
                                         "PAXB_0_FUNC0_IMAP0_5_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_6",
                                         "PAXB_0_FUNC0_IMAP0_6_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_7",
                                         "PAXB_0_FUNC0_IMAP0_7_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_0",
                                         "PAXB_0_FUNC0_IMAP1_0_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_1",
                                         "PAXB_0_FUNC0_IMAP1_1_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_2",
                                         "PAXB_0_FUNC0_IMAP1_2_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_3",
                                         "PAXB_0_FUNC0_IMAP1_3_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_4",
                                         "PAXB_0_FUNC0_IMAP1_4_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_5",
                                         "PAXB_0_FUNC0_IMAP1_5_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_6",
                                         "PAXB_0_FUNC0_IMAP1_6_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_7",
                                         "PAXB_0_FUNC0_IMAP1_7_UPPER",
                                         "PAXB_0_FUNC0_IMAP2",
                                         "PAXB_0_FUNC0_IMAP2_UPPER",
                                         "PAXB_0_FUNC1_IARR_2_SIZE",
                                         "PAXB_0_FUNC1_IMAP0_0",
                                         "PAXB_0_FUNC1_IMAP0_0_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_1",
                                         "PAXB_0_FUNC1_IMAP0_1_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_2",
                                         "PAXB_0_FUNC1_IMAP0_2_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_3",
                                         "PAXB_0_FUNC1_IMAP0_3_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_4",
                                         "PAXB_0_FUNC1_IMAP0_4_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_5",
                                         "PAXB_0_FUNC1_IMAP0_5_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_6",
                                         "PAXB_0_FUNC1_IMAP0_6_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_7",
                                         "PAXB_0_FUNC1_IMAP0_7_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_0",
                                         "PAXB_0_FUNC1_IMAP1_0_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_1",
                                         "PAXB_0_FUNC1_IMAP1_1_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_2",
                                         "PAXB_0_FUNC1_IMAP1_2_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_3",
                                         "PAXB_0_FUNC1_IMAP1_3_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_4",
                                         "PAXB_0_FUNC1_IMAP1_4_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_5",
                                         "PAXB_0_FUNC1_IMAP1_5_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_6",
                                         "PAXB_0_FUNC1_IMAP1_6_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_7",
                                         "PAXB_0_FUNC1_IMAP1_7_UPPER",
                                         "PAXB_0_FUNC1_IMAP2",
                                         "PAXB_0_FUNC1_IMAP2_UPPER",
                                         "PAXB_0_IARR_0_LOWER",
                                         "PAXB_0_IARR_0_UPPER",
                                         "PAXB_0_IARR_1_LOWER",
                                         "PAXB_0_IARR_1_UPPER",
                                         "PAXB_0_IARR_2_LOWER",
                                         "PAXB_0_IARR_2_UPPER",
                                         "PAXB_0_MEM_CONTROL",
                                         "PAXB_0_MEM_ECC_ERR_LOG_0",
                                         "PAXB_0_MEM_ECC_ERR_LOG_1",
                                         "PAXB_0_MISC_INTR_EN",
                                         "PAXB_0_OARR_0",
                                         "PAXB_0_OARR_0_UPPER",
                                         "PAXB_0_OARR_1",
                                         "PAXB_0_OARR_1_UPPER",
                                         "PAXB_0_OARR_2",
                                         "PAXB_0_OARR_2_UPPER",
                                         "PAXB_0_OARR_FUNC0_MSI_PAGE",
                                         "PAXB_0_OARR_FUNC0_MSI_PAGE_UPPER",
                                         "PAXB_0_OARR_FUNC1_MSI_PAGE",
                                         "PAXB_0_OARR_FUNC1_MSI_PAGE_UPPER",
                                         "PAXB_0_OMAP_0_LOWER",
                                         "PAXB_0_OMAP_0_UPPER",
                                         "PAXB_0_OMAP_1_LOWER",
                                         "PAXB_0_OMAP_1_UPPER",
                                         "PAXB_0_OMAP_2_LOWER",
                                         "PAXB_0_OMAP_2_UPPER",
                                         "PAXB_0_PAXB_ENDIANNESS",
                                         "PAXB_0_PAXB_INTR_CLEAR",
                                         "PAXB_0_PAXB_INTR_EN",
                                         "PAXB_0_PAXB_INTR_STATUS",
                                         "PAXB_0_PAXB_MISC_CONFIG",
                                         "PAXB_0_PAXB_MISC_STATUS",
                                         "PAXB_0_PAXB_RD_CMPL_BUF_INIT_DONE",
                                         "PAXB_0_PAXB_RD_CMPL_BUF_INIT_START",
                                         "PAXB_0_PAXB_TX_ARBITER_PRIORITY",
                                         "PAXB_0_PAXB_TX_DEBUG_CFG",
                                         "PAXB_0_PCIE_DL_TO_TL_BUF_ECC_LOG",
                                         "PAXB_0_PCIE_EP_AXI_CONFIG",
                                         "PAXB_0_PCIE_ERROR_STATUS",
                                         "PAXB_0_PCIE_LINK_STATUS",
                                         "PAXB_0_PCIE_PAXB_RX_DEBUG_CONTROL_0",
                                         "PAXB_0_PCIE_PAXB_RX_DEBUG_STATUS_0",
                                         "PAXB_0_PCIE_RC_AXI_CONFIG",
                                         "PAXB_0_PCIE_REPLAY_ADDR_BUF_ECC_LOG",
                                         "PAXB_0_PCIE_REPLAY_DATA_BUF_ECC_LOG",
                                         "PAXB_0_PCIE_SYS_EP_INT_CSR0",
                                         "PAXB_0_PCIE_SYS_EP_INT_CSR1",
                                         "PAXB_0_PCIE_SYS_EP_INT_EN0",
                                         "PAXB_0_PCIE_SYS_EP_INT_EN1",
                                         "PAXB_0_PCIE_SYS_EQ_0_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_1_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_2_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_3_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_4_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_5_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_0",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_1",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_2",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_3",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_4",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_5",
                                         "PAXB_0_PCIE_SYS_EQ_PAGE",
                                         "PAXB_0_PCIE_SYS_EQ_PAGE_UPPER",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_0",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_1",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_2",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_3",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_4",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_5",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_1",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_2",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_3",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_4",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_5",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_0",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_1",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_2",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_3",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_CSR",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_EN",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_0",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_1",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_2",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_3",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_4",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_5",
                                         "PAXB_0_PCIE_SYS_MSI_PAGE",
                                         "PAXB_0_PCIE_SYS_MSI_PAGE_UPPER",
                                         "PAXB_0_PCIE_SYS_MSI_REQ",
                                         "PAXB_0_PCIE_SYS_RC_INTX_CSR",
                                         "PAXB_0_PCIE_SYS_RC_INTX_EN",
                                         "PAXB_0_PCIE_TL_TO_DL_BUF_ECC_LOG",
                                         "PAXB_0_RC_PM_CONTROL",
                                         "PAXB_0_RC_PM_STATUS",
                                         "PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWN",
                                         "PAXB_0_RESET_STATUS",
                                         "PAXB_0_STRAP_STATUS",
                                         "PCIE_RST_CONTROL",
                                         "PMON_AXI1_GLOBAL_TRIGGER",
                                         "PMON_AXI1_GLOBAL_TRIGGER_ENABLE",
                                         "PMON_AXI1_PERFORMANCE_MONITOR_MEMORY_CONTROL",
                                         "PMON_AXI1_PERFORMANCE_MONITOR_RESET_CONTROL",
                                         "PMON_AXI1_SET_A_UNIT_0_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_A_UNIT_0_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_0_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_0_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI1_SET_A_UNIT_0_ID0",
                                         "PMON_AXI1_SET_A_UNIT_0_ID0_MASK",
                                         "PMON_AXI1_SET_A_UNIT_0_ID1",
                                         "PMON_AXI1_SET_A_UNIT_0_ID1_MASK",
                                         "PMON_AXI1_SET_A_UNIT_0_IDLE_TIME",
                                         "PMON_AXI1_SET_A_UNIT_0_LOOP_COUNT",
                                         "PMON_AXI1_SET_A_UNIT_0_MEASUREMENT_INTERVAL",
                                         "PMON_AXI1_SET_A_UNIT_0_PMON_FORMAT",
                                         "PMON_AXI1_SET_A_UNIT_0_RD_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_A_UNIT_0_RD_WR_FIFO_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_A_UNIT_0_START_ADDRESS",
                                         "PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_MASK",
                                         "PMON_AXI1_SET_A_UNIT_0_STATUS",
                                         "PMON_AXI1_SET_A_UNIT_0_WR_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_A_UNIT_1_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_A_UNIT_1_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_1_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_1_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI1_SET_A_UNIT_1_ID0",
                                         "PMON_AXI1_SET_A_UNIT_1_ID0_MASK",
                                         "PMON_AXI1_SET_A_UNIT_1_ID1",
                                         "PMON_AXI1_SET_A_UNIT_1_ID1_MASK",
                                         "PMON_AXI1_SET_A_UNIT_1_IDLE_TIME",
                                         "PMON_AXI1_SET_A_UNIT_1_LOOP_COUNT",
                                         "PMON_AXI1_SET_A_UNIT_1_MEASUREMENT_INTERVAL",
                                         "PMON_AXI1_SET_A_UNIT_1_PMON_FORMAT",
                                         "PMON_AXI1_SET_A_UNIT_1_RD_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_A_UNIT_1_RD_WR_FIFO_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_A_UNIT_1_START_ADDRESS",
                                         "PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_MASK",
                                         "PMON_AXI1_SET_A_UNIT_1_STATUS",
                                         "PMON_AXI1_SET_A_UNIT_1_WR_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_B_UNIT_0_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_0_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_0_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_0_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI1_SET_B_UNIT_0_ID0",
                                         "PMON_AXI1_SET_B_UNIT_0_ID0_MASK",
                                         "PMON_AXI1_SET_B_UNIT_0_ID1",
                                         "PMON_AXI1_SET_B_UNIT_0_ID1_MASK",
                                         "PMON_AXI1_SET_B_UNIT_0_IDLE_TIME",
                                         "PMON_AXI1_SET_B_UNIT_0_LOOP_COUNT",
                                         "PMON_AXI1_SET_B_UNIT_0_MEASUREMENT_INTERVAL",
                                         "PMON_AXI1_SET_B_UNIT_0_PMON_FORMAT",
                                         "PMON_AXI1_SET_B_UNIT_0_RD_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_0_RD_WR_FIFO_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_B_UNIT_0_START_ADDRESS",
                                         "PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_MASK",
                                         "PMON_AXI1_SET_B_UNIT_0_STATUS",
                                         "PMON_AXI1_SET_B_UNIT_0_WR_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_B_UNIT_1_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_1_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_1_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_1_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI1_SET_B_UNIT_1_ID0",
                                         "PMON_AXI1_SET_B_UNIT_1_ID0_MASK",
                                         "PMON_AXI1_SET_B_UNIT_1_ID1",
                                         "PMON_AXI1_SET_B_UNIT_1_ID1_MASK",
                                         "PMON_AXI1_SET_B_UNIT_1_IDLE_TIME",
                                         "PMON_AXI1_SET_B_UNIT_1_LOOP_COUNT",
                                         "PMON_AXI1_SET_B_UNIT_1_MEASUREMENT_INTERVAL",
                                         "PMON_AXI1_SET_B_UNIT_1_PMON_FORMAT",
                                         "PMON_AXI1_SET_B_UNIT_1_RD_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_1_RD_WR_FIFO_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_B_UNIT_1_START_ADDRESS",
                                         "PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_MASK",
                                         "PMON_AXI1_SET_B_UNIT_1_STATUS",
                                         "PMON_AXI1_SET_B_UNIT_1_WR_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_GLOBAL_TRIGGER",
                                         "PMON_AXI_GLOBAL_TRIGGER_ENABLE",
                                         "PMON_AXI_PERFORMANCE_MONITOR_MEMORY_CONTROL",
                                         "PMON_AXI_PERFORMANCE_MONITOR_RESET_CONTROL",
                                         "PMON_AXI_SET_A_UNIT_0_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI_SET_A_UNIT_0_CTRL",
                                         "PMON_AXI_SET_A_UNIT_0_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI_SET_A_UNIT_0_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI_SET_A_UNIT_0_ID0",
                                         "PMON_AXI_SET_A_UNIT_0_ID0_MASK",
                                         "PMON_AXI_SET_A_UNIT_0_ID1",
                                         "PMON_AXI_SET_A_UNIT_0_ID1_MASK",
                                         "PMON_AXI_SET_A_UNIT_0_IDLE_TIME",
                                         "PMON_AXI_SET_A_UNIT_0_LOOP_COUNT",
                                         "PMON_AXI_SET_A_UNIT_0_MEASUREMENT_INTERVAL",
                                         "PMON_AXI_SET_A_UNIT_0_PMON_FORMAT",
                                         "PMON_AXI_SET_A_UNIT_0_RD_CHANNEL_PENDING",
                                         "PMON_AXI_SET_A_UNIT_0_RD_WR_FIFO_CTRL",
                                         "PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_A_UNIT_0_START_ADDRESS",
                                         "PMON_AXI_SET_A_UNIT_0_START_ADDRESS_MASK",
                                         "PMON_AXI_SET_A_UNIT_0_STATUS",
                                         "PMON_AXI_SET_A_UNIT_0_WR_CHANNEL_PENDING",
                                         "PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_A_UNIT_1_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI_SET_A_UNIT_1_CTRL",
                                         "PMON_AXI_SET_A_UNIT_1_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI_SET_A_UNIT_1_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI_SET_A_UNIT_1_ID0",
                                         "PMON_AXI_SET_A_UNIT_1_ID0_MASK",
                                         "PMON_AXI_SET_A_UNIT_1_ID1",
                                         "PMON_AXI_SET_A_UNIT_1_ID1_MASK",
                                         "PMON_AXI_SET_A_UNIT_1_IDLE_TIME",
                                         "PMON_AXI_SET_A_UNIT_1_LOOP_COUNT",
                                         "PMON_AXI_SET_A_UNIT_1_MEASUREMENT_INTERVAL",
                                         "PMON_AXI_SET_A_UNIT_1_PMON_FORMAT",
                                         "PMON_AXI_SET_A_UNIT_1_RD_CHANNEL_PENDING",
                                         "PMON_AXI_SET_A_UNIT_1_RD_WR_FIFO_CTRL",
                                         "PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_A_UNIT_1_START_ADDRESS",
                                         "PMON_AXI_SET_A_UNIT_1_START_ADDRESS_MASK",
                                         "PMON_AXI_SET_A_UNIT_1_STATUS",
                                         "PMON_AXI_SET_A_UNIT_1_WR_CHANNEL_PENDING",
                                         "PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_B_UNIT_0_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_0_CTRL",
                                         "PMON_AXI_SET_B_UNIT_0_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI_SET_B_UNIT_0_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI_SET_B_UNIT_0_ID0",
                                         "PMON_AXI_SET_B_UNIT_0_ID0_MASK",
                                         "PMON_AXI_SET_B_UNIT_0_ID1",
                                         "PMON_AXI_SET_B_UNIT_0_ID1_MASK",
                                         "PMON_AXI_SET_B_UNIT_0_IDLE_TIME",
                                         "PMON_AXI_SET_B_UNIT_0_LOOP_COUNT",
                                         "PMON_AXI_SET_B_UNIT_0_MEASUREMENT_INTERVAL",
                                         "PMON_AXI_SET_B_UNIT_0_PMON_FORMAT",
                                         "PMON_AXI_SET_B_UNIT_0_RD_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_0_RD_WR_FIFO_CTRL",
                                         "PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_B_UNIT_0_START_ADDRESS",
                                         "PMON_AXI_SET_B_UNIT_0_START_ADDRESS_MASK",
                                         "PMON_AXI_SET_B_UNIT_0_STATUS",
                                         "PMON_AXI_SET_B_UNIT_0_WR_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_B_UNIT_1_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_1_CTRL",
                                         "PMON_AXI_SET_B_UNIT_1_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI_SET_B_UNIT_1_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI_SET_B_UNIT_1_ID0",
                                         "PMON_AXI_SET_B_UNIT_1_ID0_MASK",
                                         "PMON_AXI_SET_B_UNIT_1_ID1",
                                         "PMON_AXI_SET_B_UNIT_1_ID1_MASK",
                                         "PMON_AXI_SET_B_UNIT_1_IDLE_TIME",
                                         "PMON_AXI_SET_B_UNIT_1_LOOP_COUNT",
                                         "PMON_AXI_SET_B_UNIT_1_MEASUREMENT_INTERVAL",
                                         "PMON_AXI_SET_B_UNIT_1_PMON_FORMAT",
                                         "PMON_AXI_SET_B_UNIT_1_RD_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_1_RD_WR_FIFO_CTRL",
                                         "PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_B_UNIT_1_START_ADDRESS",
                                         "PMON_AXI_SET_B_UNIT_1_START_ADDRESS_MASK",
                                         "PMON_AXI_SET_B_UNIT_1_STATUS",
                                         "PMON_AXI_SET_B_UNIT_1_WR_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW",
                                         "PPDB_A_ECC_1B_ERR_CNT",
                                         "PPDB_A_ECC_2B_ERR_CNT",
                                         "PPDB_A_ECC_ERR_1B_INITIATE",
                                         "PPDB_A_ECC_ERR_2B_INITIATE",
                                         "PPDB_A_ERROR_INITIATION_DATA",
                                         "PPDB_A_FEC_ENTRY_FORMAT_A",
                                         "PPDB_A_FEC_ENTRY_FORMAT_B",
                                         "PPDB_A_FEC_ENTRY_FORMAT_C",
                                         "PPDB_A_FEC_ENTRY_FORMAT_NULL",
                                         "PPDB_A_FEC_ENTRY_GENERAL",
                                         "PPDB_A_GLOBAL_MEM_OPTIONS",
                                         "PPDB_A_GTIMER_CONFIGURATION",
                                         "PPDB_A_GTIMER_TRIGGER",
                                         "PPDB_A_INDIRECT_FORCE_BUBBLE",
                                         "PPDB_A_OEMA_ACDT_AUX",
                                         "PPDB_A_OEMA_ACDT_MASTER_H",
                                         "PPDB_A_OEMA_ACDT_SLAVE_H",
                                         "PPDB_A_OEMA_CAM_ENTRIES_COUNTER",
                                         "PPDB_A_OEMA_DEFRAG_CONFIGURATION_REGISTER",
                                         "PPDB_A_OEMA_DIAGNOSTICS",
                                         "PPDB_A_OEMA_DIAGNOSTICS_ACCESSED_MODE",
                                         "PPDB_A_OEMA_DIAGNOSTICS_INDEX",
                                         "PPDB_A_OEMA_DIAGNOSTICS_KEY",
                                         "PPDB_A_OEMA_DIAGNOSTICS_LOOKUP_RESULT",
                                         "PPDB_A_OEMA_DIAGNOSTICS_READ_RESULT",
                                         "PPDB_A_OEMA_ENTRIES_COUNTER",
                                         "PPDB_A_OEMA_ERROR_CAM_TABLE_FULL_COUNTER",
                                         "PPDB_A_OEMA_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
                                         "PPDB_A_OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
                                         "PPDB_A_OEMA_ERROR_TABLE_COHERENCY_COUNTER",
                                         "PPDB_A_OEMA_KEY_TABLE_ENTRY_LIMIT",
                                         "PPDB_A_OEMA_KEYT_AUX",
                                         "PPDB_A_OEMA_KEYT_PLDT_H",
                                         "PPDB_A_OEMA_KILL_RESET_SEQUENCE",
                                         "PPDB_A_OEMA_LAST_LOOKUP_MASTER",
                                         "PPDB_A_OEMA_LAST_LOOKUP_SLAVE",
                                         "PPDB_A_OEMA_LOOKUP_ARBITER_LOOKUP_COUNTER_MASTER",
                                         "PPDB_A_OEMA_LOOKUP_ARBITER_LOOKUP_COUNTER_SLAVE",
                                         "PPDB_A_OEMA_MAA_CAM",
                                         "PPDB_A_OEMA_MAA_CAM_PAYLOAD",
                                         "PPDB_A_OEMA_MANAGEMENT_MEMORY_H",
                                         "PPDB_A_OEMA_MANAGEMENT_REQUEST",
                                         "PPDB_A_OEMA_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
                                         "PPDB_A_OEMA_MANAGEMENT_UNIT_FAILURE",
                                         "PPDB_A_OEMA_PLDT_AUX",
                                         "PPDB_A_OEMA_WARNING_INSERTED_EXISTING_COUNTER",
                                         "PPDB_A_OEMB_ACDT_AUX",
                                         "PPDB_A_OEMB_ACDT_MASTER_H",
                                         "PPDB_A_OEMB_ACDT_SLAVE_H",
                                         "PPDB_A_OEMB_CAM_ENTRIES_COUNTER",
                                         "PPDB_A_OEMB_DEFRAG_CONFIGURATION_REGISTER",
                                         "PPDB_A_OEMB_DIAGNOSTICS",
                                         "PPDB_A_OEMB_DIAGNOSTICS_ACCESSED_MODE",
                                         "PPDB_A_OEMB_DIAGNOSTICS_INDEX",
                                         "PPDB_A_OEMB_DIAGNOSTICS_KEY",
                                         "PPDB_A_OEMB_DIAGNOSTICS_LOOKUP_RESULT",
                                         "PPDB_A_OEMB_DIAGNOSTICS_READ_RESULT",
                                         "PPDB_A_OEMB_ENTRIES_COUNTER",
                                         "PPDB_A_OEMB_ERROR_CAM_TABLE_FULL_COUNTER",
                                         "PPDB_A_OEMB_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
                                         "PPDB_A_OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
                                         "PPDB_A_OEMB_ERROR_TABLE_COHERENCY_COUNTER",
                                         "PPDB_A_OEMB_KEY_TABLE_ENTRY_LIMIT",
                                         "PPDB_A_OEMB_KEYT_AUX",
                                         "PPDB_A_OEMB_KEYT_PLDT_H",
                                         "PPDB_A_OEMB_KILL_RESET_SEQUENCE",
                                         "PPDB_A_OEMB_LAST_LOOKUP_MASTER",
                                         "PPDB_A_OEMB_LAST_LOOKUP_SLAVE",
                                         "PPDB_A_OEMB_LOOKUP_ARBITER_LOOKUP_COUNTER_MASTER",
                                         "PPDB_A_OEMB_LOOKUP_ARBITER_LOOKUP_COUNTER_SLAVE",
                                         "PPDB_A_OEMB_MAA_CAM",
                                         "PPDB_A_OEMB_MAA_CAM_PAYLOAD",
                                         "PPDB_A_OEMB_MANAGEMENT_MEMORY_H",
                                         "PPDB_A_OEMB_MANAGEMENT_REQUEST",
                                         "PPDB_A_OEMB_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
                                         "PPDB_A_OEMB_MANAGEMENT_UNIT_FAILURE",
                                         "PPDB_A_OEMB_PLDT_AUX",
                                         "PPDB_A_OEMB_WARNING_INSERTED_EXISTING_COUNTER",
                                         "PPDB_A_REG_0526",
                                         "PPDB_A_REG_0528",
                                         "PPDB_A_REG_0529",
                                         "PPDB_A_RESERVED_MIRROR_ADDR",
                                         "PPDB_A_RESERVED_MTCP",
                                         "PPDB_A_RESERVED_PCMI_0",
                                         "PPDB_A_RESERVED_PCMI_0_S",
                                         "PPDB_A_RESERVED_PCMI_0_T",
                                         "PPDB_A_RESERVED_PCMI_1",
                                         "PPDB_A_RESERVED_PCMI_1_S",
                                         "PPDB_A_RESERVED_PCMI_1_T",
                                         "PPDB_A_RESERVED_PCMI_2",
                                         "PPDB_A_RESERVED_PCMI_2_S",
                                         "PPDB_A_RESERVED_PCMI_2_T",
                                         "PPDB_A_RESERVED_PCMI_3",
                                         "PPDB_A_RESERVED_PCMI_3_S",
                                         "PPDB_A_RESERVED_PCMI_3_T",
                                         "PPDB_A_RESERVED_PCMI_4",
                                         "PPDB_A_RESERVED_PCMI_4_S",
                                         "PPDB_A_RESERVED_PCMI_4_T",
                                         "PPDB_A_RESERVED_SPARE_0",
                                         "PPDB_A_RESERVED_SPARE_1",
                                         "PPDB_A_RESERVED_SPARE_2",
                                         "PPDB_A_RESERVED_SPARE_3",
                                         "PPDB_A_SBUS_BROADCAST_ID",
                                         "PPDB_A_SBUS_LAST_IN_CHAIN",
                                         "PPDB_A_TCAM_ACCESS_COUNTER",
                                         "PPDB_A_TCAM_ACCESS_COUNTER_SELECTOR",
                                         "PPDB_A_TCAM_ACTION",
                                         "PPDB_A_TCAM_ACTION_HIT_INDICATION",
                                         "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_24",
                                         "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_25",
                                         "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_26",
                                         "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_27",
                                         "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_28",
                                         "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_29",
                                         "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_30",
                                         "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_31",
                                         "PPDB_A_TCAM_ACTION_SMALL_24",
                                         "PPDB_A_TCAM_ACTION_SMALL_25",
                                         "PPDB_A_TCAM_ACTION_SMALL_26",
                                         "PPDB_A_TCAM_ACTION_SMALL_27",
                                         "PPDB_A_TCAM_ACTION_SMALL_28",
                                         "PPDB_A_TCAM_ACTION_SMALL_29",
                                         "PPDB_A_TCAM_ACTION_SMALL_30",
                                         "PPDB_A_TCAM_ACTION_SMALL_31",
                                         "PPDB_A_TCAM_ENTRY_PARITY",
                                         "PPDB_A_TCAM_ENTRY_PARITY_SMALL_12",
                                         "PPDB_A_TCAM_ENTRY_PARITY_SMALL_13",
                                         "PPDB_A_TCAM_ENTRY_PARITY_SMALL_14",
                                         "PPDB_A_TCAM_ENTRY_PARITY_SMALL_15",
                                         "PPDB_A_TCAM_INTERFACE_ACCESS_BITMAP",
                                         "PPDB_A_TCAM_MANAGER_0",
                                         "PPDB_A_TCAM_MANAGER_1",
                                         "PPDB_A_TCAM_MATCH_BITMAP",
                                         "PPDB_A_TCAM_PARITY_MACHINE_CONFIGURATION",
                                         "PPDB_A_TCAM_PD_PROFILE",
                                         "PPDB_A_TCAM_PROTECTION_ERROR",
                                         "PPDB_A_TCAM_QUERY_FAILURE",
                                         "PPDB_A_TCAM_RESET_BLOCK_BITMAP",
                                         "PPDB_B_ECC_1B_ERR_CNT",
                                         "PPDB_B_ECC_2B_ERR_CNT",
                                         "PPDB_B_ECC_ERR_1B_INITIATE",
                                         "PPDB_B_ECC_ERR_2B_INITIATE",
                                         "PPDB_B_ERROR_INITIATION_DATA",
                                         "PPDB_B_GLOBAL_MEM_OPTIONS",
                                         "PPDB_B_GLOBAL_PP_7",
                                         "PPDB_B_GTIMER_CONFIGURATION",
                                         "PPDB_B_GTIMER_TRIGGER",
                                         "PPDB_B_INDIRECT_FORCE_BUBBLE",
                                         "PPDB_B_LARGE_EM_ACDT_AUX",
                                         "PPDB_B_LARGE_EM_ACDT_MASTER_H",
                                         "PPDB_B_LARGE_EM_AGE_MACHINE_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_AGE_MACHINE_CURRENT_INDEX",
                                         "PPDB_B_LARGE_EM_AGE_MACHINE_END_INDEX",
                                         "PPDB_B_LARGE_EM_AGE_MACHINE_META_CYCLE",
                                         "PPDB_B_LARGE_EM_AGE_MACHINE_START_INDEX",
                                         "PPDB_B_LARGE_EM_AGE_MACHINE_STATUS",
                                         "PPDB_B_LARGE_EM_AGE_OWN_SYSTEM_LAG_PORTS",
                                         "PPDB_B_LARGE_EM_AGET_AUX",
                                         "PPDB_B_LARGE_EM_AGET_H",
                                         "PPDB_B_LARGE_EM_CAM_ENTRIES_COUNTER",
                                         "PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAP",
                                         "PPDB_B_LARGE_EM_COUNTER_LIMIT_LARGE_EM_DB_ENTRIES_COUNT",
                                         "PPDB_B_LARGE_EM_CPU_REQUEST_REQUEST",
                                         "PPDB_B_LARGE_EM_CPU_REQUEST_TRIGGER",
                                         "PPDB_B_LARGE_EM_DEFRAG_CONFIGURATION_REGISTER",
                                         "PPDB_B_LARGE_EM_DIAGNOSTICS",
                                         "PPDB_B_LARGE_EM_DIAGNOSTICS_ACCESSED_MODE",
                                         "PPDB_B_LARGE_EM_DIAGNOSTICS_INDEX",
                                         "PPDB_B_LARGE_EM_DIAGNOSTICS_KEY",
                                         "PPDB_B_LARGE_EM_DIAGNOSTICS_LOOKUP_RESULT",
                                         "PPDB_B_LARGE_EM_DIAGNOSTICS_READ_RESULT",
                                         "PPDB_B_LARGE_EM_ENTRIES_COUNTER",
                                         "PPDB_B_LARGE_EM_ERROR_CAM_TABLE_FULL_COUNTER",
                                         "PPDB_B_LARGE_EM_ERROR_CHANGE_FAIL_NON_EXIST_COUNTER",
                                         "PPDB_B_LARGE_EM_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTER",
                                         "PPDB_B_LARGE_EM_ERROR_DELETE_UNKNOWN_KEY_COUNTER",
                                         "PPDB_B_LARGE_EM_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTER",
                                         "PPDB_B_LARGE_EM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER",
                                         "PPDB_B_LARGE_EM_ERROR_TABLE_COHERENCY_COUNTER",
                                         "PPDB_B_LARGE_EM_EVENT_EXCEED_LIMIT_COUNTERS",
                                         "PPDB_B_LARGE_EM_EVENT_FIFO_EVENT_DROP_COUNTERS",
                                         "PPDB_B_LARGE_EM_EVENT_FIFO_HIGH_THRESHOLD",
                                         "PPDB_B_LARGE_EM_FCNT_RESET_SEQUENCE_CONTROL",
                                         "PPDB_B_LARGE_EM_FID_COUNTER_DB",
                                         "PPDB_B_LARGE_EM_FID_PROFILE_DB",
                                         "PPDB_B_LARGE_EM_FLU_MACHINE_CURRENT_INDEX",
                                         "PPDB_B_LARGE_EM_FLU_MACHINE_END_INDEX",
                                         "PPDB_B_LARGE_EM_FLU_MACHINE_HIT_COUNTER",
                                         "PPDB_B_LARGE_EM_FLU_MACHINE_STATUS",
                                         "PPDB_B_LARGE_EM_FLUSH_DB",
                                         "PPDB_B_LARGE_EM_FORMAT_0_TYPE_0",
                                         "PPDB_B_LARGE_EM_FORMAT_1",
                                         "PPDB_B_LARGE_EM_FORMAT_2",
                                         "PPDB_B_LARGE_EM_FORMAT_3_TYPE_0",
                                         "PPDB_B_LARGE_EM_FORMAT_3_TYPE_1",
                                         "PPDB_B_LARGE_EM_FORMAT_SLB_COUNTER",
                                         "PPDB_B_LARGE_EM_INGRESS_LEARN_TYPE",
                                         "PPDB_B_LARGE_EM_KEY_TABLE_ENTRY_LIMIT",
                                         "PPDB_B_LARGE_EM_KEYT_AUX",
                                         "PPDB_B_LARGE_EM_KEYT_PLDT_H",
                                         "PPDB_B_LARGE_EM_KILL_RESET_SEQUENCE",
                                         "PPDB_B_LARGE_EM_LEARN_FORMAT",
                                         "PPDB_B_LARGE_EM_LEARN_LOOKUP_GENERAL_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_LOOKUP_ARBITER_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_MAA_CAM",
                                         "PPDB_B_LARGE_EM_MAA_CAM_PAYLOAD",
                                         "PPDB_B_LARGE_EM_MANAGEMENT_MEMORY_H",
                                         "PPDB_B_LARGE_EM_MANAGEMENT_REPLY",
                                         "PPDB_B_LARGE_EM_MANAGEMENT_UNIT_FAILURE",
                                         "PPDB_B_LARGE_EM_MASTER_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTER",
                                         "PPDB_B_LARGE_EM_MASTER_EVENT",
                                         "PPDB_B_LARGE_EM_MASTER_EVENT_FID_OR_LIF_EXCEED_LIMIT_CNTR_PTR",
                                         "PPDB_B_LARGE_EM_MASTER_EVENT_FIFO_EVENT_COUNTER",
                                         "PPDB_B_LARGE_EM_MASTER_EVENT_FIFO_EVENT_FIFO_ENTRY_COUNT",
                                         "PPDB_B_LARGE_EM_MASTER_EVENT_FIFO_WATERMARK",
                                         "PPDB_B_LARGE_EM_MASTER_LEARN_LOOKUP_EGRESS_LOOKUP_COUNTER",
                                         "PPDB_B_LARGE_EM_MASTER_LEARN_LOOKUP_INGRESS_LOOKUP_COUNTER",
                                         "PPDB_B_LARGE_EM_MASTER_LEARN_NOT_NEEDED_DROP_COUNTER",
                                         "PPDB_B_LARGE_EM_MASTER_LEL_ERR_DATA",
                                         "PPDB_B_LARGE_EM_MASTER_LOOKUP_ARBITER_DESTINATION_LOOKUP_COUNTER",
                                         "PPDB_B_LARGE_EM_MASTER_LOOKUP_ARBITER_LEARN_LOOKUP_COUNTER",
                                         "PPDB_B_LARGE_EM_MASTER_LOOKUP_ARBITER_SOURCE_LOOKUP_COUNTER",
                                         "PPDB_B_LARGE_EM_MASTER_LOOKUP_BURST_FIFO",
                                         "PPDB_B_LARGE_EM_MASTER_LOOKUP_BURST_FIFO_PROPERTIES",
                                         "PPDB_B_LARGE_EM_MASTER_MANAGEMENT_EVENT",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_COUNTERS_A",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_COUNTERS_B",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_COUNTERS_C",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_EXCEED_LIMIT_CPU_ALLOWED_FID",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_EXCEED_LIMIT_FID",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_EXCEED_LIMIT_STATIC_ALLOWED_FID",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_REQUEST_COUNTER",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_REQUEST_FIFO_ENTRY_COUNT",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_REQUEST_FIFO_WATERMARK",
                                         "PPDB_B_LARGE_EM_MNGMNT_SER_INDICATION",
                                         "PPDB_B_LARGE_EM_OLP_REQUEST_REQUEST",
                                         "PPDB_B_LARGE_EM_OLP_REQUEST_TRIGGER",
                                         "PPDB_B_LARGE_EM_PLDT_AUX",
                                         "PPDB_B_LARGE_EM_PORT_MINE_TABLE_LAG_PORT",
                                         "PPDB_B_LARGE_EM_REQUEST_FIFO",
                                         "PPDB_B_LARGE_EM_REQUESTS_COUNTER",
                                         "PPDB_B_LARGE_EM_SER_DISABLES_MNGMNT",
                                         "PPDB_B_LARGE_EM_SLAVE_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTER",
                                         "PPDB_B_LARGE_EM_SLAVE_EVENT",
                                         "PPDB_B_LARGE_EM_SLAVE_EVENT_FID_OR_LIF_EXCEED_LIMIT_CNTR_PTR",
                                         "PPDB_B_LARGE_EM_SLAVE_EVENT_FIFO_EVENT_COUNTER",
                                         "PPDB_B_LARGE_EM_SLAVE_EVENT_FIFO_EVENT_FIFO_ENTRY_COUNT",
                                         "PPDB_B_LARGE_EM_SLAVE_EVENT_FIFO_WATERMARK",
                                         "PPDB_B_LARGE_EM_SLAVE_LEARN_LOOKUP_EGRESS_LOOKUP_COUNTER",
                                         "PPDB_B_LARGE_EM_SLAVE_LEARN_LOOKUP_INGRESS_LOOKUP_COUNTER",
                                         "PPDB_B_LARGE_EM_SLAVE_LEARN_NOT_NEEDED_DROP_COUNTER",
                                         "PPDB_B_LARGE_EM_SLAVE_LEL_ERR_DATA",
                                         "PPDB_B_LARGE_EM_SLAVE_LOOKUP_ARBITER_DESTINATION_LOOKUP_COUNTER",
                                         "PPDB_B_LARGE_EM_SLAVE_LOOKUP_ARBITER_LEARN_LOOKUP_COUNTER",
                                         "PPDB_B_LARGE_EM_SLAVE_LOOKUP_ARBITER_SOURCE_LOOKUP_COUNTER",
                                         "PPDB_B_LARGE_EM_SLAVE_LOOKUP_BURST_FIFO",
                                         "PPDB_B_LARGE_EM_SLAVE_LOOKUP_BURST_FIFO_PROPERTIES",
                                         "PPDB_B_LARGE_EM_SLAVE_MANAGEMENT_EVENT",
                                         "PPDB_B_LARGE_EM_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTER",
                                         "PPDB_B_LARGE_EM_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTER",
                                         "PPDB_B_LARGE_EM_WARNING_INSERTED_EXISTING_COUNTER",
                                         "PPDB_B_LARGE_EM_WARNING_LEARN_OVER_EXISTING_COUNTER",
                                         "PPDB_B_LEARN_FEC_POINTER",
                                         "PPDB_B_LIF_TABLE",
                                         "PPDB_B_MACT_ACDT_SLAVE_H",
                                         "PPDB_B_RESERVED_MIRROR_ADDR",
                                         "PPDB_B_RESERVED_MTCP",
                                         "PPDB_B_RESERVED_PCMI_0",
                                         "PPDB_B_RESERVED_PCMI_0_S",
                                         "PPDB_B_RESERVED_PCMI_0_T",
                                         "PPDB_B_RESERVED_PCMI_1",
                                         "PPDB_B_RESERVED_PCMI_1_S",
                                         "PPDB_B_RESERVED_PCMI_1_T",
                                         "PPDB_B_RESERVED_PCMI_2",
                                         "PPDB_B_RESERVED_PCMI_2_S",
                                         "PPDB_B_RESERVED_PCMI_2_T",
                                         "PPDB_B_RESERVED_PCMI_3",
                                         "PPDB_B_RESERVED_PCMI_3_S",
                                         "PPDB_B_RESERVED_PCMI_3_T",
                                         "PPDB_B_RESERVED_PCMI_4",
                                         "PPDB_B_RESERVED_PCMI_4_S",
                                         "PPDB_B_RESERVED_PCMI_4_T",
                                         "PPDB_B_RESERVED_SPARE_0",
                                         "PPDB_B_RESERVED_SPARE_1",
                                         "PPDB_B_RESERVED_SPARE_2",
                                         "PPDB_B_RESERVED_SPARE_3",
                                         "PPDB_B_SBUS_BROADCAST_ID",
                                         "PPDB_B_SBUS_LAST_IN_CHAIN",
                                         "PPDB_B_SYSTEM_PORT_LAG",
                                         "PPDB_B_TYPE",
                                         "PTS_FMC_FC_STATUS_VEC",
                                         "PTS_GCI_BKFF_LEVEL",
                                         "PTS_GCI_LKY_MAX_OC_1",
                                         "QSPI_BSPI_REGISTERS_B0_CTRL",
                                         "QSPI_BSPI_REGISTERS_B0_STATUS",
                                         "QSPI_BSPI_REGISTERS_B1_CTRL",
                                         "QSPI_BSPI_REGISTERS_B1_STATUS",
                                         "QSPI_BSPI_REGISTERS_BITS_PER_CYCLE",
                                         "QSPI_BSPI_REGISTERS_BITS_PER_PHASE",
                                         "QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE",
                                         "QSPI_BSPI_REGISTERS_BSPI_PIO_DATA",
                                         "QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR",
                                         "QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE",
                                         "QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE",
                                         "QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE",
                                         "QSPI_BSPI_REGISTERS_BUSY_STATUS",
                                         "QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE",
                                         "QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE",
                                         "QSPI_BSPI_REGISTERS_INTR_STATUS",
                                         "QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL",
                                         "QSPI_BSPI_REGISTERS_REVISION_ID",
                                         "QSPI_BSPI_REGISTERS_SCRATCH",
                                         "QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL",
                                         "QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "QSPI_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "QSPI_IDM_IDM_ERROR_LOG_CONTROL",
                                         "QSPI_IDM_IDM_ERROR_LOG_FLAGS",
                                         "QSPI_IDM_IDM_ERROR_LOG_ID",
                                         "QSPI_IDM_IDM_ERROR_LOG_STATUS",
                                         "QSPI_IDM_IDM_IO_CONTROL_DIRECT",
                                         "QSPI_IDM_IDM_IO_STATUS",
                                         "QSPI_IDM_IDM_RESET_CONTROL",
                                         "QSPI_IDM_IDM_RESET_READ_ID",
                                         "QSPI_IDM_IDM_RESET_STATUS",
                                         "QSPI_IDM_IDM_RESET_WRITE_ID",
                                         "QSPI_MSPI_CDRAM00",
                                         "QSPI_MSPI_CDRAM01",
                                         "QSPI_MSPI_CDRAM02",
                                         "QSPI_MSPI_CDRAM03",
                                         "QSPI_MSPI_CDRAM04",
                                         "QSPI_MSPI_CDRAM05",
                                         "QSPI_MSPI_CDRAM06",
                                         "QSPI_MSPI_CDRAM07",
                                         "QSPI_MSPI_CDRAM08",
                                         "QSPI_MSPI_CDRAM09",
                                         "QSPI_MSPI_CDRAM10",
                                         "QSPI_MSPI_CDRAM11",
                                         "QSPI_MSPI_CDRAM12",
                                         "QSPI_MSPI_CDRAM13",
                                         "QSPI_MSPI_CDRAM14",
                                         "QSPI_MSPI_CDRAM15",
                                         "QSPI_MSPI_CPTQP",
                                         "QSPI_MSPI_DISABLE_FLUSH_GEN",
                                         "QSPI_MSPI_ENDQP",
                                         "QSPI_MSPI_MSPI_STATUS",
                                         "QSPI_MSPI_NEWQP",
                                         "QSPI_MSPI_RXRAM00",
                                         "QSPI_MSPI_RXRAM01",
                                         "QSPI_MSPI_RXRAM02",
                                         "QSPI_MSPI_RXRAM03",
                                         "QSPI_MSPI_RXRAM04",
                                         "QSPI_MSPI_RXRAM05",
                                         "QSPI_MSPI_RXRAM06",
                                         "QSPI_MSPI_RXRAM07",
                                         "QSPI_MSPI_RXRAM08",
                                         "QSPI_MSPI_RXRAM09",
                                         "QSPI_MSPI_RXRAM10",
                                         "QSPI_MSPI_RXRAM11",
                                         "QSPI_MSPI_RXRAM12",
                                         "QSPI_MSPI_RXRAM13",
                                         "QSPI_MSPI_RXRAM14",
                                         "QSPI_MSPI_RXRAM15",
                                         "QSPI_MSPI_RXRAM16",
                                         "QSPI_MSPI_RXRAM17",
                                         "QSPI_MSPI_RXRAM18",
                                         "QSPI_MSPI_RXRAM19",
                                         "QSPI_MSPI_RXRAM20",
                                         "QSPI_MSPI_RXRAM21",
                                         "QSPI_MSPI_RXRAM22",
                                         "QSPI_MSPI_RXRAM23",
                                         "QSPI_MSPI_RXRAM24",
                                         "QSPI_MSPI_RXRAM25",
                                         "QSPI_MSPI_RXRAM26",
                                         "QSPI_MSPI_RXRAM27",
                                         "QSPI_MSPI_RXRAM28",
                                         "QSPI_MSPI_RXRAM29",
                                         "QSPI_MSPI_RXRAM30",
                                         "QSPI_MSPI_RXRAM31",
                                         "QSPI_MSPI_SPCR0_LSB",
                                         "QSPI_MSPI_SPCR0_MSB",
                                         "QSPI_MSPI_SPCR1_LSB",
                                         "QSPI_MSPI_SPCR1_MSB",
                                         "QSPI_MSPI_SPCR2",
                                         "QSPI_MSPI_TXRAM00",
                                         "QSPI_MSPI_TXRAM01",
                                         "QSPI_MSPI_TXRAM02",
                                         "QSPI_MSPI_TXRAM03",
                                         "QSPI_MSPI_TXRAM04",
                                         "QSPI_MSPI_TXRAM05",
                                         "QSPI_MSPI_TXRAM06",
                                         "QSPI_MSPI_TXRAM07",
                                         "QSPI_MSPI_TXRAM08",
                                         "QSPI_MSPI_TXRAM09",
                                         "QSPI_MSPI_TXRAM10",
                                         "QSPI_MSPI_TXRAM11",
                                         "QSPI_MSPI_TXRAM12",
                                         "QSPI_MSPI_TXRAM13",
                                         "QSPI_MSPI_TXRAM14",
                                         "QSPI_MSPI_TXRAM15",
                                         "QSPI_MSPI_TXRAM16",
                                         "QSPI_MSPI_TXRAM17",
                                         "QSPI_MSPI_TXRAM18",
                                         "QSPI_MSPI_TXRAM19",
                                         "QSPI_MSPI_TXRAM20",
                                         "QSPI_MSPI_TXRAM21",
                                         "QSPI_MSPI_TXRAM22",
                                         "QSPI_MSPI_TXRAM23",
                                         "QSPI_MSPI_TXRAM24",
                                         "QSPI_MSPI_TXRAM25",
                                         "QSPI_MSPI_TXRAM26",
                                         "QSPI_MSPI_TXRAM27",
                                         "QSPI_MSPI_TXRAM28",
                                         "QSPI_MSPI_TXRAM29",
                                         "QSPI_MSPI_TXRAM30",
                                         "QSPI_MSPI_TXRAM31",
                                         "QSPI_MSPI_WRITE_LOCK",
                                         "QSPI_RAF_CTRL",
                                         "QSPI_RAF_CURR_ADDR",
                                         "QSPI_RAF_FULLNESS",
                                         "QSPI_RAF_NUM_WORDS",
                                         "QSPI_RAF_READ_DATA",
                                         "QSPI_RAF_START_ADDR",
                                         "QSPI_RAF_STATUS",
                                         "QSPI_RAF_WATERMARK",
                                         "QSPI_RAF_WORD_CNT",
                                         "R1023",
                                         "R127",
                                         "R1518",
                                         "R16383",
                                         "R2047",
                                         "R255",
                                         "R4095",
                                         "R511",
                                         "R64",
                                         "R9216",
                                         "RALN",
                                         "RBCA",
                                         "RBYT",
                                         "RDVLN",
                                         "RERPKT",
                                         "RFCR",
                                         "RFCS",
                                         "RFLR",
                                         "RFRG",
                                         "RJBR",
                                         "RMCA",
                                         "RMCRC",
                                         "RMGV",
                                         "RMTUE",
                                         "ROM_S0_IDM_ERROR_LOG_ADDR_LSB",
                                         "ROM_S0_IDM_ERROR_LOG_COMPLETE",
                                         "ROM_S0_IDM_ERROR_LOG_CONTROL",
                                         "ROM_S0_IDM_ERROR_LOG_FLAGS",
                                         "ROM_S0_IDM_ERROR_LOG_ID",
                                         "ROM_S0_IDM_ERROR_LOG_STATUS",
                                         "ROM_S0_IDM_IO_CONTROL_DIRECT",
                                         "ROM_S0_IDM_IO_STATUS",
                                         "ROM_S0_IDM_RESET_CONTROL",
                                         "ROM_S0_IDM_RESET_READ_ID",
                                         "ROM_S0_IDM_RESET_STATUS",
                                         "ROM_S0_IDM_RESET_WRITE_ID",
                                         "ROVR",
                                         "RPFC0",
                                         "RPFC1",
                                         "RPFC2",
                                         "RPFC3",
                                         "RPFC4",
                                         "RPFC5",
                                         "RPFC6",
                                         "RPFC7",
                                         "RPFCOFF0",
                                         "RPFCOFF1",
                                         "RPFCOFF2",
                                         "RPFCOFF3",
                                         "RPFCOFF4",
                                         "RPFCOFF5",
                                         "RPFCOFF6",
                                         "RPFCOFF7",
                                         "RPKT",
                                         "RPOK",
                                         "RPRM",
                                         "RRBYT",
                                         "RRPKT",
                                         "RSCHCRC",
                                         "RTP_ALLOWED_LINKS",
                                         "RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES",
                                         "RTP_DISCONNECT_FROM_ECI",
                                         "RTP_ECC_ERR_1B_INITIATE",
                                         "RTP_ECC_ERR_2B_INITIATE",
                                         "RTP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "RTP_ERROR_INITIATION_DATA",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9",
                                         "RTP_GLOBAL_MEM_OPTIONS",
                                         "RTP_GTIMER_CONFIGURATION",
                                         "RTP_GTIMER_TRIGGER",
                                         "RTP_MAXIMUM_BASE_INDEX",
                                         "RTP_MC_TRAVERSE_RATE",
                                         "RTP_MULTICAST_LINK_UP",
                                         "RTP_PAR_ERR_INITIATE",
                                         "RTP_PARITY_ERR_CNT",
                                         "RTP_PIPE_ID_A_FOR_RM",
                                         "RTP_PIPE_ID_B_FOR_RM",
                                         "RTP_RESERVED_MIRROR_ADDR",
                                         "RTP_RESERVED_MTCP",
                                         "RTP_RESERVED_SPARE_0",
                                         "RTP_RESERVED_SPARE_1",
                                         "RTP_RESERVED_SPARE_2",
                                         "RTP_RESERVED_SPARE_3",
                                         "RTP_RTP_BY_PASS",
                                         "RTP_SBUS_BROADCAST_ID",
                                         "RTP_SBUS_LAST_IN_CHAIN",
                                         "RTRFU",
                                         "RUCA",
                                         "RUND",
                                         "RVLN",
                                         "RXCF",
                                         "RX_EEE_LPI_DURATION_COUNTER",
                                         "RX_EEE_LPI_EVENT_COUNTER",
                                         "RXFIFO_STAT",
                                         "RX_HCFC_COUNTER",
                                         "RX_HCFC_CRC_COUNTER",
                                         "RX_LLFC_CRC_COUNTER",
                                         "RX_LLFC_LOG_COUNTER",
                                         "RX_LLFC_PHY_COUNTER",
                                         "RX_PAUSE_QUANTA_SCALE",
                                         "RXPF",
                                         "RXPP",
                                         "RXUDA",
                                         "RXUO",
                                         "RXWSA",
                                         "SCH_ATTEMPTTO_ACTIVATE_ASHAPERWITH_BAD_PARAMETERS",
                                         "SCH_BUCKET_DEFICIT_BDF",
                                         "SCH_CL_SCHEDULERS_CONFIGURATION_SCC",
                                         "SCH_CREDIT_COUNTER_CONFIGURATION_REG_1",
                                         "SCH_CREDIT_COUNTER_CONFIGURATION_REG_2",
                                         "SCH_DBG_CML_CREDIT_SCHEDULER_COUNTER_CONFIGURATION",
                                         "SCH_DBG_CML_SCHEDULER_COUNTER",
                                         "SCH_DBG_CREDIT_COUNTER",
                                         "SCH_DBG_DVS_CREDIT_COUNTER_CONFIGURATION",
                                         "SCH_DBG_DVS_FC_COUNTERS_CONFIGURATION",
                                         "SCH_DBG_DVS_FLOW_CONTROL_COUNTER",
                                         "SCH_DUAL_SHAPER_MEMORY_DSM",
                                         "SCH_DVS_CREDIT_COUNTER",
                                         "SCH_DVS_WEIGHT_CONFIG",
                                         "SCH_DVS_WEIGHT_ENABLE",
                                         "SCH_ECC_1B_ERR_CNT",
                                         "SCH_ECC_2B_ERR_CNT",
                                         "SCH_ECC_ERR_1B_INITIATE",
                                         "SCH_ECC_ERR_2B_INITIATE",
                                         "SCH_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "SCH_ERROR_INITIATION_DATA",
                                         "SCH_FLOW_INSTALLED_MEMORY_FIM",
                                         "SCH_FLOW_STATUS_MEMORY_FSM",
                                         "SCH_FLOW_STATUS_MEMORY_FSM_B",
                                         "SCH_FLOW_SUB_FLOW_FSF",
                                         "SCH_FORCE_PORT_FC_REGISTER",
                                         "SCH_FORCE_STATUS_MESSAGE",
                                         "SCH_GLOBAL_MEM_OPTIONS",
                                         "SCH_GTIMER_CONFIGURATION",
                                         "SCH_GTIMER_TRIGGER",
                                         "SCH_INDIRECT_FORCE_BUBBLE",
                                         "SCH_INGRESS_SHAPING_PORT_CONFIGURATION",
                                         "SCH_LINKS_MASK",
                                         "SCH_MAX_PORT_QUEUE_SIZECOUNTER",
                                         "SCH_MAX_PORT_QUEUE_SIZE_MPQS",
                                         "SCH_MEM_01300000",
                                         "SCH_MEM_01400000",
                                         "SCH_MEM_01500000",
                                         "SCH_MEM_01600000",
                                         "SCH_MEM_01700000",
                                         "SCH_MEM_01A00000",
                                         "SCH_MEM_01B00000",
                                         "SCH_MEM_01F00000",
                                         "SCH_MEM_03000000",
                                         "SCH_MEM_03100000",
                                         "SCH_MEM_03200000",
                                         "SCH_MEM_03300000",
                                         "SCH_MEM_03400000",
                                         "SCH_MEM_03500000",
                                         "SCH_MEM_03A00000",
                                         "SCH_MEM_03B00000",
                                         "SCH_MEM_03C00000",
                                         "SCH_MEM_03D00000",
                                         "SCH_MEM_03E00000",
                                         "SCH_MEM_03F00000",
                                         "SCH_MEM_04D00000",
                                         "SCH_MEM_07300000",
                                         "SCH_MEM_07500000",
                                         "SCH_MEM_30000000",
                                         "SCH_OOB_FC_CONFIGURATION_REGISTER",
                                         "SCH_OOB_FC_STATUS_REGISTER",
                                         "SCH_PAR_ERR_INITIATE",
                                         "SCH_PARITY_ERR_CNT",
                                         "SCH_PORT_QUEUE_SIZE_PQS",
                                         "SCH_PS_1P_PRIORITY_MODE_REGISTER",
                                         "SCH_REG_0103",
                                         "SCH_REG_0104",
                                         "SCH_REG_0109",
                                         "SCH_REG_0112",
                                         "SCH_REG_0113",
                                         "SCH_REG_011A",
                                         "SCH_REG_0129",
                                         "SCH_REG_012D",
                                         "SCH_REG_013B",
                                         "SCH_REG_013C",
                                         "SCH_REG_013E",
                                         "SCH_REG_0151",
                                         "SCH_REG_0155",
                                         "SCH_REG_0157",
                                         "SCH_REG_0158",
                                         "SCH_REG_0159",
                                         "SCH_REG_015F",
                                         "SCH_REG_0160",
                                         "SCH_REG_0161",
                                         "SCH_REG_0162",
                                         "SCH_REG_0163",
                                         "SCH_REG_0164",
                                         "SCH_REG_0165",
                                         "SCH_REG_0168",
                                         "SCH_REG_0169",
                                         "SCH_RESERVED_MIRROR_ADDR",
                                         "SCH_RESERVED_MTCP",
                                         "SCH_RESERVED_PCMI_0",
                                         "SCH_RESERVED_PCMI_0_S",
                                         "SCH_RESERVED_PCMI_0_T",
                                         "SCH_RESERVED_PCMI_1",
                                         "SCH_RESERVED_PCMI_1_S",
                                         "SCH_RESERVED_PCMI_1_T",
                                         "SCH_RESERVED_PCMI_2",
                                         "SCH_RESERVED_PCMI_2_S",
                                         "SCH_RESERVED_PCMI_2_T",
                                         "SCH_RESERVED_PCMI_3",
                                         "SCH_RESERVED_PCMI_3_S",
                                         "SCH_RESERVED_PCMI_3_T",
                                         "SCH_RESERVED_PCMI_4",
                                         "SCH_RESERVED_PCMI_4_S",
                                         "SCH_RESERVED_PCMI_4_T",
                                         "SCH_RESERVED_SPARE_0",
                                         "SCH_RESERVED_SPARE_1",
                                         "SCH_RESERVED_SPARE_2",
                                         "SCH_RESERVED_SPARE_3",
                                         "SCH_RETURNED_CREDITS_CFG_REGISTER",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9",
                                         "SCH_SCHEDULER_INIT",
                                         "SCH_SCHEDULER_NOT_VALID",
                                         "SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_0",
                                         "SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_1",
                                         "SCH_SCH_FCR_RXI",
                                         "SCH_SCL_SMP_MESSAGES",
                                         "SCH_SLOW_FACTOR_MEMORY_SFM",
                                         "SCH_SYSTEM_RED_CONFIGURATION",
                                         "SER_ACC_TYPE_MAP",
                                         "SER_MEMORY",
                                         "SER_RESULT_0",
                                         "SER_RESULT_1",
                                         "SER_RESULT_DATA_0",
                                         "SER_RESULT_DATA_1",
                                         "SER_RESULT_EXPECTED_0",
                                         "SER_RESULT_EXPECTED_1",
                                         "SFD_OFFSET",
                                         "SMBUS_TIMING_CONFIG_2",
                                         "SRAM_MEM_ARRAY_CTRL",
                                         "SRAM_MEM_ARRAY_CTRL2",
                                         "SRAM_MEM_BAD_ADDR",
                                         "SRAM_MEM_BAD_CMD",
                                         "SRAM_MEM_BAD_DATA",
                                         "SRAM_MEM_BAD_ECC",
                                         "SRAM_MEM_CNT",
                                         "SRAM_MEM_CTRL",
                                         "SRAM_MEM_OPEN_BASE0",
                                         "SRAM_MEM_OPEN_BASE1",
                                         "SRAM_MEM_OPEN_BASE2",
                                         "SRAM_MEM_OPEN_BASE3",
                                         "SRAM_MEM_OPEN_ENA0",
                                         "SRAM_MEM_OPEN_ENA1",
                                         "SRAM_MEM_OPEN_ENA2",
                                         "SRAM_MEM_OPEN_ENA3",
                                         "SRAM_MEM_OPEN_END0",
                                         "SRAM_MEM_OPEN_END1",
                                         "SRAM_MEM_OPEN_END2",
                                         "SRAM_MEM_OPEN_END3",
                                         "SRAM_MEM_STATUS",
                                         "SRAM_S0_IDM_ERROR_LOG_ADDR_LSB",
                                         "SRAM_S0_IDM_ERROR_LOG_COMPLETE",
                                         "SRAM_S0_IDM_ERROR_LOG_CONTROL",
                                         "SRAM_S0_IDM_ERROR_LOG_FLAGS",
                                         "SRAM_S0_IDM_ERROR_LOG_ID",
                                         "SRAM_S0_IDM_ERROR_LOG_STATUS",
                                         "SRAM_S0_IDM_IO_CONTROL_DIRECT",
                                         "SRAM_S0_IDM_IO_STATUS",
                                         "SRAM_S0_IDM_RESET_CONTROL",
                                         "SRAM_S0_IDM_RESET_READ_ID",
                                         "SRAM_S0_IDM_RESET_STATUS",
                                         "SRAM_S0_IDM_RESET_WRITE_ID",
                                         "T1023",
                                         "T127",
                                         "T1518",
                                         "T16383",
                                         "T2047",
                                         "T255",
                                         "T4095",
                                         "T511",
                                         "T64",
                                         "T9216",
                                         "TAG_0",
                                         "TAG_1",
                                         "TBCA",
                                         "TBYT",
                                         "TDFR",
                                         "TDVLN",
                                         "TEDF",
                                         "TFCS",
                                         "TFRG",
                                         "TJBR",
                                         "TLCL",
                                         "TMCA",
                                         "TMCL",
                                         "TMGV",
                                         "TNCL",
                                         "TOVR",
                                         "TPFC0",
                                         "TPFC1",
                                         "TPFC2",
                                         "TPFC3",
                                         "TPFC4",
                                         "TPFC5",
                                         "TPFC6",
                                         "TPFC7",
                                         "TPKT",
                                         "TPOK",
                                         "TRPKT",
                                         "TSCL",
                                         "TS_STATUS_CNTRL",
                                         "TUCA",
                                         "TUFL",
                                         "TVLN",
                                         "TXCF",
                                         "TXCL",
                                         "TX_EEE_LPI_DURATION_COUNTER",
                                         "TX_EEE_LPI_EVENT_COUNTER",
                                         "TXFIFO_STAT",
                                         "TX_HCFC_COUNTER",
                                         "TX_IPG_LENGTH",
                                         "TX_LLFC_LOG_COUNTER",
                                         "TXPF",
                                         "TXPP",
                                         "TX_TS_DATA",
                                         "TX_TS_SEQ_ID",
                                         "UMAC_EEE_CTRL",
                                         "UMAC_EEE_REF_COUNT",
                                         "UMAC_REV_ID",
                                         "UMAC_RX_PKT_DROP_STATUS",
                                         "UMAC_SYMMETRIC_IDLE_THRESHOLD",
                                         "UMAC_TIMESTAMP_ADJUST",
                                         "XLMAC_CLEAR_ECC_STATUS",
                                         "XLMAC_CLEAR_FIFO_STATUS",
                                         "XLMAC_CLEAR_RX_LSS_STATUS",
                                         "XLMAC_ECC_FORCE_SINGLE_BIT_ERR",
                                         "XLMAC_EEE_1_SEC_LINK_STATUS_TIMER",
                                         "XLMAC_EEE_CTRL",
                                         "XLMAC_EEE_TIMERS",
                                         "XLMAC_FIFO_STATUS",
                                         "XLMAC_GMII_EEE_CTRL",
                                         "XLMAC_HIGIG_HDR_0",
                                         "XLMAC_HIGIG_HDR_1",
                                         "XLMAC_LAG_FAILOVER_STATUS",
                                         "XLMAC_LLFC_CTRL",
                                         "XLMAC_MODE",
                                         "XLMAC_PFC_DA",
                                         "XLMAC_PFC_OPCODE",
                                         "XLMAC_PFC_TYPE",
                                         "XLMAC_RX_CDC_ECC_STATUS",
                                         "XLMAC_RX_CTRL",
                                         "XLMAC_RX_LLFC_MSG_FIELDS",
                                         "XLMAC_RX_MAC_SA",
                                         "XLMAC_RX_VLAN_TAG",
                                         "XLMAC_SPARE0",
                                         "XLMAC_SPARE1",
                                         "XLMAC_TIMESTAMP_ADJUST",
                                         "XLMAC_TX_CDC_ECC_STATUS",
                                         "XLMAC_TXFIFO_CELL_REQ_CNT",
                                         "XLMAC_TX_LLFC_MSG_FIELDS",
                                         "XLMAC_TX_MAC_SA",
                                         "XLMAC_TX_TIMESTAMP_FIFO_DATA",
                                         "XLMAC_TX_TIMESTAMP_FIFO_STATUS",
                                         "XLPORT_CNTMAXSIZE",
                                         "XLPORT_CONFIG",
                                         "XLPORT_ECC_CONTROL",
                                         "XLPORT_EEE_CLOCK_GATE",
                                         "XLPORT_EEE_CORE0_CLOCK_GATE_COUNTER",
                                         "XLPORT_EEE_COUNTER_MODE",
                                         "XLPORT_FLOW_CONTROL_CONFIG",
                                         "XLPORT_FORCE_DOUBLE_BIT_ERROR",
                                         "XLPORT_FORCE_SINGLE_BIT_ERROR",
                                         "XLPORT_INTR_ENABLE",
                                         "XLPORT_INTR_STATUS",
                                         "XLPORT_LAG_FAILOVER_CONFIG",
                                         "XLPORT_LINKSTATUS_DOWN",
                                         "XLPORT_LINKSTATUS_DOWN_CLEAR",
                                         "XLPORT_MIB_RESET",
                                         "XLPORT_MIB_RSC0_ECC_STATUS",
                                         "XLPORT_MIB_RSC1_ECC_STATUS",
                                         "XLPORT_MIB_RSC_RAM_CONTROL",
                                         "XLPORT_MIB_TSC0_ECC_STATUS",
                                         "XLPORT_MIB_TSC1_ECC_STATUS",
                                         "XLPORT_MIB_TSC_RAM_CONTROL",
                                         "XLPORT_POWER_SAVE",
                                         "XLPORT_SGNDET_EARLYCRS",
                                         "XLPORT_SOFT_RESET",
                                         "XLPORT_SPARE0_REG",
                                         "XLPORT_SW_FLOW_CONTROL",
                                         "XLPORT_TSC_PLL_LOCK_STATUS",
                                         "XLPORT_TS_TIMER_31_0_REG",
                                         "XLPORT_TS_TIMER_47_32_REG",
                                         "XLPORT_WC_UCMEM_CTRL",
                                         "XLPORT_XGXS0_LN0_STATUS0_REG",
                                         "XLPORT_XGXS0_LN1_STATUS0_REG",
                                         "XLPORT_XGXS0_LN2_STATUS0_REG",
                                         "XLPORT_XGXS0_LN3_STATUS0_REG",
                                         "XTHOL"};
char memories_and_registers_optimized[2000][100] = {"CFC_CFC_ENABLERS",
                                         "CFC_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "CFC_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "CFC_GTIMER_CONFIGURATION",
                                         "CFC_ILKN_0_MUB_TX_CAL",
                                         "CFC_ILKN_1_MUB_TX_CAL",
                                         "CFC_ILKN_2_MUB_TX_CAL",
                                         "CFC_ILKN_3_MUB_TX_CAL",
                                         "CFC_ILKN_4_MUB_TX_CAL",
                                         "CFC_ILKN_5_MUB_TX_CAL",
                                         "CFC_ILKN_INB_RX_0_CAL",
                                         "CFC_ILKN_INB_RX_1_CAL",
                                         "CFC_ILKN_INB_RX_2_CAL",
                                         "CFC_ILKN_INB_RX_3_CAL",
                                         "CFC_ILKN_INB_RX_4_CAL",
                                         "CFC_ILKN_INB_RX_5_CAL",
                                         "CFC_ILKN_INB_TX_0_CAL",
                                         "CFC_ILKN_INB_TX_1_CAL",
                                         "CFC_ILKN_INB_TX_2_CAL",
                                         "CFC_ILKN_INB_TX_3_CAL",
                                         "CFC_ILKN_INB_TX_4_CAL",
                                         "CFC_ILKN_INB_TX_5_CAL",
                                         "CFC_ILKN_TX_CONFIGURATION",
                                         "CFC_INDIRECT_COMMAND",
                                         "CFC_INDIRECT_COMMAND_RD_DATA",
                                         "CFC_NIF_AF_FC_STATUS",
                                         "CFC_NIF_MUB_STATUS",
                                         "CFC_NIF_PFC_MAP",
                                         "CFC_OOB_RX_0_CAL",
                                         "CFC_OOB_RX_1_CAL",
                                         "CFC_OOB_RX_CAL",
                                         "CFC_OOB_RX_ERR",
                                         "CFC_OOB_TX_0_CAL",
                                         "CFC_OOB_TX_1_CAL",
                                         "CFC_OOB_TX_CAL",
                                         "CFC_PAR_ERR_MEM_MASK",
                                         "CFC_RESERVED_MTCD",
                                         "CGM_CGM_DYN_TH_DEBUG",
                                         "CGM_CGM_MAP_TC_TO_SP",
                                         "CGM_CGM_MC_PD_TC_FC_TH",
                                         "CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MAXIMUM_THRESHOLDS",
                                         "CGM_CONGESTION_MANAGEMENT_GLOBAL_DB_THRESHOLDS",
                                         "CGM_CONGESTION_MANAGEMENT_GLOBAL_FLOW_CONTROL_THRESHOLDS",
                                         "CGM_CONGESTION_MANAGEMENT_GLOBAL_PD_THRESHOLDS",
                                         "CGM_CONGESTION_MANAGEMENT_MULTICAST_FLOW_CONTROL_PER_TC_THREHOSL",
                                         "CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES",
                                         "CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES_PER_CLASS",
                                         "CGM_CONGESTION_MANAGEMENT_PD_SERVICE_POOL_THRESHOLDS",
                                         "CGM_RESERVED_MTCD",
                                         "CGM_SBUS_BROADCAST_ID",
                                         "CGM_SBUS_LAST_IN_CHAIN",
                                         "CGM_SERVICE_POOL_0_RESERVED_DATA_BUFFERS",
                                         "CGM_SERVICE_POOL_0_RESERVED_PACKET_DESCRIPTORS",
                                         "CGM_SERVICE_POOL_1_RESERVED_DATA_BUFFERS",
                                         "CGM_SERVICE_POOL_1_RESERVED_PACKET_DESCRIPTORS",
                                         "CLMAC_CTRL",
                                         "CLMAC_E2ECC_DATA_HDR_0",
                                         "CLMAC_E2ECC_DATA_HDR_1",
                                         "CLMAC_E2ECC_MODULE_HDR_0",
                                         "CLMAC_E2ECC_MODULE_HDR_1",
                                         "CLMAC_E2E_CTRL",
                                         "CLMAC_E2EFC_DATA_HDR_0",
                                         "CLMAC_E2EFC_DATA_HDR_1",
                                         "CLMAC_E2EFC_MODULE_HDR_0",
                                         "CLMAC_E2EFC_MODULE_HDR_1",
                                         "CLMAC_ECC_CTRL",
                                         "CLMAC_ECC_FORCE_DOUBLE_BIT_ERR",
                                         "CLMAC_MEM_CTRL",
                                         "CLMAC_PAUSE_CTRL",
                                         "CLMAC_PFC_CTRL",
                                         "CLMAC_RX_LSS_STATUS",
                                         "CLMAC_RX_MAX_SIZE",
                                         "CLMAC_TX_CRC_CORRUPT_CTRL",
                                         "CLMAC_TX_CTRL",
                                         "CLMAC_TXFIFO_CELL_CNT",
                                         "CLMAC_VERSION_ID",
                                         "CLPORT_EEE_DURATION_TIMER_PULSE",
                                         "CLPORT_ENABLE_REG",
                                         "CLPORT_FAULT_LINK_STATUS",
                                         "CLPORT_MAC_CONTROL",
                                         "CLPORT_MAC_RSV_MASK",
                                         "CLPORT_MODE_REG",
                                         "CLPORT_SBUS_CONTROL",
                                         "CLPORT_XGXS0_CTRL_REG",
                                         "CLPORT_XGXS_COUNTER_MODE",
                                         "CLP_REG_2022300",
                                         "CMIC_CMC0_CH0_DMA_CTRL",
                                         "CMIC_CMC0_CH1_COS_CTRL_RX_0",
                                         "CMIC_CMC0_CH1_COS_CTRL_RX_1",
                                         "CMIC_CMC0_CH1_DMA_CTRL",
                                         "CMIC_CMC0_CH2_DMA_CTRL",
                                         "CMIC_CMC0_CH3_DMA_CTRL",
                                         "CMIC_CMC0_DMA_STAT",
                                         "CMIC_CMC0_DMA_STAT_CLR",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_CFG",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_FIFO_CH0_RD_DMA_STAT",
                                         "CMIC_CMC0_FIFO_CH1_RD_DMA_CFG",
                                         "CMIC_CMC0_FIFO_CH2_RD_DMA_CFG",
                                         "CMIC_CMC0_FIFO_CH3_RD_DMA_CFG",
                                         "CMIC_CMC0_HOSTMEM_ADDR_REMAP_0",
                                         "CMIC_CMC0_HOSTMEM_ADDR_REMAP_1",
                                         "CMIC_CMC0_HOSTMEM_ADDR_REMAP_2",
                                         "CMIC_CMC0_HOSTMEM_ADDR_REMAP_3",
                                         "CMIC_CMC0_IRQ_STAT0",
                                         "CMIC_CMC0_IRQ_STAT2",
                                         "CMIC_CMC0_MIIM_PARAM",
                                         "CMIC_CMC0_PCIE_IRQ_MASK2",
                                         "CMIC_CMC0_PCIE_IRQ_MASK3",
                                         "CMIC_CMC0_PCIE_IRQ_MASK4",
                                         "CMIC_CMC0_PCIE_IRQ_MASK5",
                                         "CMIC_CMC0_PCIE_IRQ_MASK6",
                                         "CMIC_CMC0_SBUSDMA_CH0_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH0_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG",
                                         "CMIC_CMC0_SBUSDMA_CH0_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH1_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH1_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH1_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH1_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH2_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH2_REQUEST",
                                         "CMIC_CMC0_SCHAN_MESSAGE7",
                                         "CMIC_CMC0_SCHAN_MESSAGE8",
                                         "CMIC_CMC1_CH0_DMA_CTRL",
                                         "CMIC_CMC1_CH1_DMA_CTRL",
                                         "CMIC_CMC1_CH2_DMA_CTRL",
                                         "CMIC_CMC1_CH3_DMA_CTRL",
                                         "CMIC_CMC1_FIFO_CH0_RD_DMA_CFG",
                                         "CMIC_CMC1_FIFO_CH1_RD_DMA_CFG",
                                         "CMIC_CMC1_FIFO_CH2_RD_DMA_CFG",
                                         "CMIC_CMC1_FIFO_CH3_RD_DMA_CFG",
                                         "CMIC_CMC1_IRQ_STAT2",
                                         "CMIC_CMC1_SBUSDMA_CH0_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH0_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH1_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH1_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH2_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH2_REQUEST",
                                         "CMIC_CMC2_CH0_DMA_CTRL",
                                         "CMIC_CMC2_CH1_DMA_CTRL",
                                         "CMIC_CMC2_CH2_DMA_CTRL",
                                         "CMIC_CMC2_CH3_DMA_CTRL",
                                         "CMIC_CMC2_FIFO_CH0_RD_DMA_CFG",
                                         "CMIC_CMC2_FIFO_CH1_RD_DMA_CFG",
                                         "CMIC_CMC2_FIFO_CH2_RD_DMA_CFG",
                                         "CMIC_CMC2_FIFO_CH3_RD_DMA_CFG",
                                         "CMIC_CMC2_IRQ_STAT2",
                                         "CMIC_CMC2_SBUSDMA_CH0_CONTROL",
                                         "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC2_SBUSDMA_CH0_REQUEST",
                                         "CMIC_CMC2_SBUSDMA_CH1_CONTROL",
                                         "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC2_SBUSDMA_CH1_REQUEST",
                                         "CMIC_CMC2_SBUSDMA_CH2_CONTROL",
                                         "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC2_SBUSDMA_CH2_REQUEST",
                                         "CMIC_COMMON_STRAP_STATUS_0",
                                         "CMIC_DEV_REV_ID",
                                         "CMIC_GP_DATA_IN",
                                         "CMIC_GP_INIT_VAL",
                                         "CMIC_LEDUP0_CLK_DIV",
                                         "CMIC_LEDUP0_CLK_PARAMS",
                                         "CMIC_LEDUP0_CTRL",
                                         "CMIC_LEDUP0_DATA_RAM0",
                                         "CMIC_LEDUP0_DATA_RAM3",
                                         "CMIC_LEDUP0_DATA_RAM30",
                                         "CMIC_LEDUP0_DATA_RAM31",
                                         "CMIC_LEDUP0_DATA_RAM32",
                                         "CMIC_LEDUP0_DATA_RAM33",
                                         "CMIC_LEDUP0_DATA_RAM34",
                                         "CMIC_LEDUP0_DATA_RAM35",
                                         "CMIC_LEDUP0_DATA_RAM36",
                                         "CMIC_LEDUP0_DATA_RAM37",
                                         "CMIC_LEDUP0_DATA_RAM38",
                                         "CMIC_LEDUP0_DATA_RAM39",
                                         "CMIC_LEDUP0_DATA_RAM4",
                                         "CMIC_LEDUP0_DATA_RAM40",
                                         "CMIC_LEDUP0_DATA_RAM41",
                                         "CMIC_LEDUP0_DATA_RAM42",
                                         "CMIC_LEDUP0_DATA_RAM43",
                                         "CMIC_LEDUP0_DATA_RAM44",
                                         "CMIC_LEDUP0_DATA_RAM45",
                                         "CMIC_LEDUP0_DATA_RAM46",
                                         "CMIC_LEDUP0_DATA_RAM47",
                                         "CMIC_LEDUP0_DATA_RAM48",
                                         "CMIC_LEDUP0_DATA_RAM49",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_0_3",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_12_15",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_16_19",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_20_23",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_4_7",
                                         "CMIC_LEDUP0_PORT_ORDER_REMAP_8_11",
                                         "CMIC_LEDUP0_PROGRAM_RAM0",
                                         "CMIC_LEDUP0_PROGRAM_RAM1",
                                         "CMIC_LEDUP0_PROGRAM_RAM10",
                                         "CMIC_LEDUP0_PROGRAM_RAM11",
                                         "CMIC_LEDUP0_PROGRAM_RAM12",
                                         "CMIC_LEDUP0_PROGRAM_RAM13",
                                         "CMIC_LEDUP0_PROGRAM_RAM14",
                                         "CMIC_LEDUP0_PROGRAM_RAM15",
                                         "CMIC_LEDUP0_PROGRAM_RAM16",
                                         "CMIC_LEDUP0_PROGRAM_RAM17",
                                         "CMIC_LEDUP0_PROGRAM_RAM18",
                                         "CMIC_LEDUP0_PROGRAM_RAM19",
                                         "CMIC_LEDUP0_PROGRAM_RAM2",
                                         "CMIC_LEDUP0_PROGRAM_RAM20",
                                         "CMIC_LEDUP0_PROGRAM_RAM21",
                                         "CMIC_LEDUP0_PROGRAM_RAM22",
                                         "CMIC_LEDUP0_PROGRAM_RAM23",
                                         "CMIC_LEDUP0_PROGRAM_RAM24",
                                         "CMIC_LEDUP0_PROGRAM_RAM25",
                                         "CMIC_LEDUP0_PROGRAM_RAM26",
                                         "CMIC_LEDUP0_PROGRAM_RAM27",
                                         "CMIC_LEDUP0_PROGRAM_RAM28",
                                         "CMIC_LEDUP0_PROGRAM_RAM29",
                                         "CMIC_LEDUP0_PROGRAM_RAM3",
                                         "CMIC_LEDUP0_PROGRAM_RAM31",
                                         "CMIC_LEDUP0_PROGRAM_RAM32",
                                         "CMIC_LEDUP0_PROGRAM_RAM33",
                                         "CMIC_LEDUP0_PROGRAM_RAM34",
                                         "CMIC_LEDUP0_PROGRAM_RAM35",
                                         "CMIC_LEDUP0_PROGRAM_RAM36",
                                         "CMIC_LEDUP0_PROGRAM_RAM37",
                                         "CMIC_LEDUP0_PROGRAM_RAM38",
                                         "CMIC_LEDUP0_PROGRAM_RAM39",
                                         "CMIC_LEDUP0_PROGRAM_RAM4",
                                         "CMIC_LEDUP0_PROGRAM_RAM40",
                                         "CMIC_LEDUP0_PROGRAM_RAM41",
                                         "CMIC_LEDUP0_PROGRAM_RAM42",
                                         "CMIC_LEDUP0_PROGRAM_RAM43",
                                         "CMIC_LEDUP0_PROGRAM_RAM44",
                                         "CMIC_LEDUP0_PROGRAM_RAM45",
                                         "CMIC_LEDUP0_PROGRAM_RAM46",
                                         "CMIC_LEDUP0_PROGRAM_RAM47",
                                         "CMIC_LEDUP0_PROGRAM_RAM48",
                                         "CMIC_LEDUP0_PROGRAM_RAM49",
                                         "CMIC_LEDUP0_PROGRAM_RAM5",
                                         "CMIC_LEDUP0_PROGRAM_RAM50",
                                         "CMIC_LEDUP0_PROGRAM_RAM51",
                                         "CMIC_LEDUP0_PROGRAM_RAM52",
                                         "CMIC_LEDUP0_PROGRAM_RAM53",
                                         "CMIC_LEDUP0_PROGRAM_RAM54",
                                         "CMIC_LEDUP0_PROGRAM_RAM55",
                                         "CMIC_LEDUP0_PROGRAM_RAM57",
                                         "CMIC_LEDUP0_PROGRAM_RAM58",
                                         "CMIC_LEDUP0_PROGRAM_RAM59",
                                         "CMIC_LEDUP0_PROGRAM_RAM6",
                                         "CMIC_LEDUP0_PROGRAM_RAM60",
                                         "CMIC_LEDUP0_PROGRAM_RAM61",
                                         "CMIC_LEDUP0_PROGRAM_RAM62",
                                         "CMIC_LEDUP0_PROGRAM_RAM63",
                                         "CMIC_LEDUP0_PROGRAM_RAM64",
                                         "CMIC_LEDUP0_PROGRAM_RAM65",
                                         "CMIC_LEDUP0_PROGRAM_RAM7",
                                         "CMIC_LEDUP0_PROGRAM_RAM8",
                                         "CMIC_LEDUP0_PROGRAM_RAM9",
                                         "CMIC_LEDUP0_STATUS",
                                         "CMIC_LEDUP1_CLK_DIV",
                                         "CMIC_LEDUP1_CLK_PARAMS",
                                         "CMIC_LEDUP1_CTRL",
                                         "CMIC_LEDUP1_DATA_RAM0",
                                         "CMIC_LEDUP1_DATA_RAM8",
                                         "CMIC_LEDUP1_DATA_RAM80",
                                         "CMIC_LEDUP1_DATA_RAM81",
                                         "CMIC_LEDUP1_DATA_RAM82",
                                         "CMIC_LEDUP1_DATA_RAM83",
                                         "CMIC_LEDUP1_DATA_RAM84",
                                         "CMIC_LEDUP1_DATA_RAM85",
                                         "CMIC_LEDUP1_DATA_RAM86",
                                         "CMIC_LEDUP1_DATA_RAM87",
                                         "CMIC_LEDUP1_DATA_RAM88",
                                         "CMIC_LEDUP1_DATA_RAM89",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_0_3",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_12_15",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_16_19",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_20_23",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_4_7",
                                         "CMIC_LEDUP1_PORT_ORDER_REMAP_8_11",
                                         "CMIC_LEDUP1_PROGRAM_RAM0",
                                         "CMIC_LEDUP1_PROGRAM_RAM1",
                                         "CMIC_LEDUP1_PROGRAM_RAM10",
                                         "CMIC_LEDUP1_PROGRAM_RAM11",
                                         "CMIC_LEDUP1_PROGRAM_RAM12",
                                         "CMIC_LEDUP1_PROGRAM_RAM13",
                                         "CMIC_LEDUP1_PROGRAM_RAM14",
                                         "CMIC_LEDUP1_PROGRAM_RAM15",
                                         "CMIC_LEDUP1_PROGRAM_RAM16",
                                         "CMIC_LEDUP1_PROGRAM_RAM17",
                                         "CMIC_LEDUP1_PROGRAM_RAM18",
                                         "CMIC_LEDUP1_PROGRAM_RAM19",
                                         "CMIC_LEDUP1_PROGRAM_RAM2",
                                         "CMIC_LEDUP1_PROGRAM_RAM20",
                                         "CMIC_LEDUP1_PROGRAM_RAM21",
                                         "CMIC_LEDUP1_PROGRAM_RAM22",
                                         "CMIC_LEDUP1_PROGRAM_RAM23",
                                         "CMIC_LEDUP1_PROGRAM_RAM24",
                                         "CMIC_LEDUP1_PROGRAM_RAM25",
                                         "CMIC_LEDUP1_PROGRAM_RAM26",
                                         "CMIC_LEDUP1_PROGRAM_RAM27",
                                         "CMIC_LEDUP1_PROGRAM_RAM28",
                                         "CMIC_LEDUP1_PROGRAM_RAM29",
                                         "CMIC_LEDUP1_PROGRAM_RAM3",
                                         "CMIC_LEDUP1_PROGRAM_RAM31",
                                         "CMIC_LEDUP1_PROGRAM_RAM32",
                                         "CMIC_LEDUP1_PROGRAM_RAM33",
                                         "CMIC_LEDUP1_PROGRAM_RAM34",
                                         "CMIC_LEDUP1_PROGRAM_RAM35",
                                         "CMIC_LEDUP1_PROGRAM_RAM36",
                                         "CMIC_LEDUP1_PROGRAM_RAM37",
                                         "CMIC_LEDUP1_PROGRAM_RAM38",
                                         "CMIC_LEDUP1_PROGRAM_RAM39",
                                         "CMIC_LEDUP1_PROGRAM_RAM4",
                                         "CMIC_LEDUP1_PROGRAM_RAM40",
                                         "CMIC_LEDUP1_PROGRAM_RAM41",
                                         "CMIC_LEDUP1_PROGRAM_RAM42",
                                         "CMIC_LEDUP1_PROGRAM_RAM43",
                                         "CMIC_LEDUP1_PROGRAM_RAM44",
                                         "CMIC_LEDUP1_PROGRAM_RAM45",
                                         "CMIC_LEDUP1_PROGRAM_RAM46",
                                         "CMIC_LEDUP1_PROGRAM_RAM47",
                                         "CMIC_LEDUP1_PROGRAM_RAM48",
                                         "CMIC_LEDUP1_PROGRAM_RAM49",
                                         "CMIC_LEDUP1_PROGRAM_RAM5",
                                         "CMIC_LEDUP1_PROGRAM_RAM50",
                                         "CMIC_LEDUP1_PROGRAM_RAM51",
                                         "CMIC_LEDUP1_PROGRAM_RAM52",
                                         "CMIC_LEDUP1_PROGRAM_RAM53",
                                         "CMIC_LEDUP1_PROGRAM_RAM54",
                                         "CMIC_LEDUP1_PROGRAM_RAM55",
                                         "CMIC_LEDUP1_PROGRAM_RAM57",
                                         "CMIC_LEDUP1_PROGRAM_RAM58",
                                         "CMIC_LEDUP1_PROGRAM_RAM59",
                                         "CMIC_LEDUP1_PROGRAM_RAM6",
                                         "CMIC_LEDUP1_PROGRAM_RAM60",
                                         "CMIC_LEDUP1_PROGRAM_RAM61",
                                         "CMIC_LEDUP1_PROGRAM_RAM62",
                                         "CMIC_LEDUP1_PROGRAM_RAM63",
                                         "CMIC_LEDUP1_PROGRAM_RAM64",
                                         "CMIC_LEDUP1_PROGRAM_RAM65",
                                         "CMIC_LEDUP1_PROGRAM_RAM7",
                                         "CMIC_LEDUP1_PROGRAM_RAM8",
                                         "CMIC_LEDUP1_PROGRAM_RAM9",
                                         "CMIC_LEDUP1_STATUS",
                                         "CMIC_LEDUP2_CLK_DIV",
                                         "CMIC_LEDUP2_CLK_PARAMS",
                                         "CMIC_LEDUP2_CTRL",
                                         "CMIC_LEDUP2_DATA_RAM0",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_0_3",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_12_15",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_16_19",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_20_23",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_4_7",
                                         "CMIC_LEDUP2_PORT_ORDER_REMAP_8_11",
                                         "CMIC_LEDUP2_PROGRAM_RAM0",
                                         "CMIC_LEDUP2_PROGRAM_RAM1",
                                         "CMIC_LEDUP2_PROGRAM_RAM10",
                                         "CMIC_LEDUP2_PROGRAM_RAM11",
                                         "CMIC_LEDUP2_PROGRAM_RAM12",
                                         "CMIC_LEDUP2_PROGRAM_RAM13",
                                         "CMIC_LEDUP2_PROGRAM_RAM14",
                                         "CMIC_LEDUP2_PROGRAM_RAM15",
                                         "CMIC_LEDUP2_PROGRAM_RAM16",
                                         "CMIC_LEDUP2_PROGRAM_RAM17",
                                         "CMIC_LEDUP2_PROGRAM_RAM18",
                                         "CMIC_LEDUP2_PROGRAM_RAM19",
                                         "CMIC_LEDUP2_PROGRAM_RAM2",
                                         "CMIC_LEDUP2_PROGRAM_RAM20",
                                         "CMIC_LEDUP2_PROGRAM_RAM21",
                                         "CMIC_LEDUP2_PROGRAM_RAM22",
                                         "CMIC_LEDUP2_PROGRAM_RAM23",
                                         "CMIC_LEDUP2_PROGRAM_RAM24",
                                         "CMIC_LEDUP2_PROGRAM_RAM25",
                                         "CMIC_LEDUP2_PROGRAM_RAM26",
                                         "CMIC_LEDUP2_PROGRAM_RAM27",
                                         "CMIC_LEDUP2_PROGRAM_RAM28",
                                         "CMIC_LEDUP2_PROGRAM_RAM29",
                                         "CMIC_LEDUP2_PROGRAM_RAM3",
                                         "CMIC_LEDUP2_PROGRAM_RAM31",
                                         "CMIC_LEDUP2_PROGRAM_RAM32",
                                         "CMIC_LEDUP2_PROGRAM_RAM33",
                                         "CMIC_LEDUP2_PROGRAM_RAM34",
                                         "CMIC_LEDUP2_PROGRAM_RAM35",
                                         "CMIC_LEDUP2_PROGRAM_RAM36",
                                         "CMIC_LEDUP2_PROGRAM_RAM37",
                                         "CMIC_LEDUP2_PROGRAM_RAM38",
                                         "CMIC_LEDUP2_PROGRAM_RAM39",
                                         "CMIC_LEDUP2_PROGRAM_RAM4",
                                         "CMIC_LEDUP2_PROGRAM_RAM40",
                                         "CMIC_LEDUP2_PROGRAM_RAM41",
                                         "CMIC_LEDUP2_PROGRAM_RAM42",
                                         "CMIC_LEDUP2_PROGRAM_RAM43",
                                         "CMIC_LEDUP2_PROGRAM_RAM44",
                                         "CMIC_LEDUP2_PROGRAM_RAM45",
                                         "CMIC_LEDUP2_PROGRAM_RAM46",
                                         "CMIC_LEDUP2_PROGRAM_RAM47",
                                         "CMIC_LEDUP2_PROGRAM_RAM48",
                                         "CMIC_LEDUP2_PROGRAM_RAM49",
                                         "CMIC_LEDUP2_PROGRAM_RAM5",
                                         "CMIC_LEDUP2_PROGRAM_RAM50",
                                         "CMIC_LEDUP2_PROGRAM_RAM51",
                                         "CMIC_LEDUP2_PROGRAM_RAM52",
                                         "CMIC_LEDUP2_PROGRAM_RAM53",
                                         "CMIC_LEDUP2_PROGRAM_RAM54",
                                         "CMIC_LEDUP2_PROGRAM_RAM55",
                                         "CMIC_LEDUP2_PROGRAM_RAM57",
                                         "CMIC_LEDUP2_PROGRAM_RAM58",
                                         "CMIC_LEDUP2_PROGRAM_RAM59",
                                         "CMIC_LEDUP2_PROGRAM_RAM6",
                                         "CMIC_LEDUP2_PROGRAM_RAM60",
                                         "CMIC_LEDUP2_PROGRAM_RAM61",
                                         "CMIC_LEDUP2_PROGRAM_RAM62",
                                         "CMIC_LEDUP2_PROGRAM_RAM63",
                                         "CMIC_LEDUP2_PROGRAM_RAM64",
                                         "CMIC_LEDUP2_PROGRAM_RAM65",
                                         "CMIC_LEDUP2_PROGRAM_RAM7",
                                         "CMIC_LEDUP2_PROGRAM_RAM8",
                                         "CMIC_LEDUP2_PROGRAM_RAM9",
                                         "CMIC_LEDUP2_STATUS",
                                         "CMIC_MIIM_CLR_SCAN_STATUS",
                                         "CMIC_MIIM_CONFIG",
                                         "CMIC_MIIM_INT_SEL_MAP_0",
                                         "CMIC_MIIM_INT_SEL_MAP_1",
                                         "CMIC_MIIM_INT_SEL_MAP_2",
                                         "CMIC_MIIM_INT_SEL_MAP_3",
                                         "CMIC_MIIM_INT_SEL_MAP_4",
                                         "CMIC_MIIM_INT_SEL_MAP_5",
                                         "CMIC_MIIM_SCAN_CTRL",
                                         "CMIC_MISC_STATUS",
                                         "CMIC_PCIE_USERIF_PURGE_CONTROL",
                                         "CMIC_RATE_ADJUST_EXT_MDIO",
                                         "CMIC_RATE_ADJUST_INT_MDIO",
                                         "CMIC_RPE_IRQ_STAT2",
                                         "CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS",
                                         "CMIC_SBUS_RING_MAP_0_7",
                                         "CMIC_SBUS_RING_MAP_104_111",
                                         "CMIC_SBUS_RING_MAP_112_119",
                                         "CMIC_SBUS_RING_MAP_120_127",
                                         "CMIC_SBUS_RING_MAP_16_23",
                                         "CMIC_SBUS_RING_MAP_24_31",
                                         "CMIC_SBUS_RING_MAP_32_39",
                                         "CMIC_SBUS_RING_MAP_40_47",
                                         "CMIC_SBUS_RING_MAP_48_55",
                                         "CMIC_SBUS_RING_MAP_56_63",
                                         "CMIC_SBUS_RING_MAP_64_71",
                                         "CMIC_SBUS_RING_MAP_72_79",
                                         "CMIC_SBUS_RING_MAP_80_87",
                                         "CMIC_SBUS_RING_MAP_8_15",
                                         "CMIC_SBUS_RING_MAP_88_95",
                                         "CMIC_SBUS_RING_MAP_96_103",
                                         "CMIC_SBUS_TIMEOUT",
                                         "CRPS_CRPS_CNT_SRC_CFG",
                                         "CRPS_CRPS_CNT_SRC_GROUP_SIZES",
                                         "CRPS_CRPS_DO_NOT_COUNT_FILTER",
                                         "CRPS_CRPS_GENERAL_CFG",
                                         "CRPS_CRPS_INIT_ON",
                                         "CRPS_CRPS_PREFETCH_TIMER_PERIOD_CFG",
                                         "CRPS_CRPS_PREFETCH_TIMERS_CFG",
                                         "CRPS_CRPS_THRESHOLDS_CFG",
                                         "CRPS_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "CRPS_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "CRPS_EGQ_0_OFFSET_BMAP_A",
                                         "CRPS_INDIRECT_COMMAND_ADDRESS",
                                         "CRPS_INDIRECT_FORCE_BUBBLE",
                                         "CRPS_IQM_0_OFFSET_BMAP_A",
                                         "CRPS_IRPP_0_OFFSET_BMAP_A",
                                         "CRPS_IRPP_0_OFFSET_BMAP_B",
                                         "CRPS_RESERVED_MTCD",
                                         "DRCA_AC_OPERATING_CONDITIONS_1",
                                         "DRCA_AC_OPERATING_CONDITIONS_2",
                                         "DRCA_AC_OPERATING_CONDITIONS_3",
                                         "DRCA_AC_OPERATING_CONDITIONS_4",
                                         "DRCA_AC_OPERATING_CONDITIONS_5",
                                         "DRCA_ADDR_BANK_MAP",
                                         "DRCA_ADDR_WITH_RD_CRC",
                                         "DRCA_ADDR_WITH_WR_CRC",
                                         "DRCA_BIST_CONFIGURATIONS",
                                         "DRCA_BIST_END_ADDRESS",
                                         "DRCA_BIST_LAST_ADDR_ERR",
                                         "DRCA_BIST_LAST_READ_DATA_LSB",
                                         "DRCA_BIST_NUMBER_OF_ACTIONS",
                                         "DRCA_BIST_PATTERN_WORD_0",
                                         "DRCA_BIST_PATTERN_WORD_1",
                                         "DRCA_BIST_PATTERN_WORD_2",
                                         "DRCA_BIST_PATTERN_WORD_3",
                                         "DRCA_BIST_PATTERN_WORD_4",
                                         "DRCA_BIST_PATTERN_WORD_5",
                                         "DRCA_BIST_PATTERN_WORD_6",
                                         "DRCA_BIST_PATTERN_WORD_7",
                                         "DRCA_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCA_BIST_STATUSES",
                                         "DRCA_CPU_COMMANDS",
                                         "DRCA_DDR_PHY_PLL_CTRL",
                                         "DRCA_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCA_DDR_PHY_PLL_RC",
                                         "DRCA_DDR_PHY_PLL_RESET",
                                         "DRCA_DDR_PHY_PLL_STATUS",
                                         "DRCA_DDR_PHY_UPDATE_ENABLE",
                                         "DRCA_DPRC_ENABLERS",
                                         "DRCA_DQ_BYTE_0_MAP",
                                         "DRCA_DQ_BYTE_1_MAP",
                                         "DRCA_DQ_BYTE_2_MAP",
                                         "DRCA_DQ_BYTE_3_MAP",
                                         "DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCA_DRAM_INIT_FINISHED",
                                         "DRCA_DRAM_MR_0",
                                         "DRCA_DRAM_MR_1",
                                         "DRCA_DRAM_MR_2",
                                         "DRCA_DRAM_MR_3",
                                         "DRCA_DRAM_MR_5",
                                         "DRCA_DRAM_MR_6",
                                         "DRCA_DRAM_SPECIAL_FEATURES",
                                         "DRCA_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCA_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCA_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCA_GENERAL_CONFIGURATIONS",
                                         "DRCA_GTIMER_CONFIGURATION",
                                         "DRCA_INITIALIZATION_CONTROLL",
                                         "DRCA_INIT_SEQUENCE_REGISTER",
                                         "DRCA_PAR_ERR_MEM_MASK",
                                         "DRCA_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCA_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCA_REGISTER_CONTROL_WDATA",
                                         "DRCA_RESERVED_MTCD",
                                         "DRCA_SHADOW_DRAM_MR_6",
                                         "DRCA_TRAIN_INIT_TRIGERS",
                                         "DRCA_WRITE_READ_RATES",
                                         "DRCB_AC_OPERATING_CONDITIONS_1",
                                         "DRCB_AC_OPERATING_CONDITIONS_2",
                                         "DRCB_AC_OPERATING_CONDITIONS_3",
                                         "DRCB_AC_OPERATING_CONDITIONS_4",
                                         "DRCB_AC_OPERATING_CONDITIONS_5",
                                         "DRCB_ADDR_BANK_MAP",
                                         "DRCB_ADDR_WITH_RD_CRC",
                                         "DRCB_ADDR_WITH_WR_CRC",
                                         "DRCB_BIST_CONFIGURATIONS",
                                         "DRCB_BIST_END_ADDRESS",
                                         "DRCB_BIST_LAST_ADDR_ERR",
                                         "DRCB_BIST_LAST_READ_DATA_LSB",
                                         "DRCB_BIST_NUMBER_OF_ACTIONS",
                                         "DRCB_BIST_PATTERN_WORD_0",
                                         "DRCB_BIST_PATTERN_WORD_1",
                                         "DRCB_BIST_PATTERN_WORD_2",
                                         "DRCB_BIST_PATTERN_WORD_3",
                                         "DRCB_BIST_PATTERN_WORD_4",
                                         "DRCB_BIST_PATTERN_WORD_5",
                                         "DRCB_BIST_PATTERN_WORD_6",
                                         "DRCB_BIST_PATTERN_WORD_7",
                                         "DRCB_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCB_BIST_STATUSES",
                                         "DRCB_CPU_COMMANDS",
                                         "DRCB_DDR_PHY_PLL_CTRL",
                                         "DRCB_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCB_DDR_PHY_PLL_RC",
                                         "DRCB_DDR_PHY_PLL_RESET",
                                         "DRCB_DDR_PHY_PLL_STATUS",
                                         "DRCB_DDR_PHY_UPDATE_ENABLE",
                                         "DRCB_DPRC_ENABLERS",
                                         "DRCB_DQ_BYTE_0_MAP",
                                         "DRCB_DQ_BYTE_1_MAP",
                                         "DRCB_DQ_BYTE_2_MAP",
                                         "DRCB_DQ_BYTE_3_MAP",
                                         "DRCB_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCB_DRAM_INIT_FINISHED",
                                         "DRCB_DRAM_MR_0",
                                         "DRCB_DRAM_MR_1",
                                         "DRCB_DRAM_MR_2",
                                         "DRCB_DRAM_MR_3",
                                         "DRCB_DRAM_MR_5",
                                         "DRCB_DRAM_MR_6",
                                         "DRCB_DRAM_SPECIAL_FEATURES",
                                         "DRCB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCB_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCB_GENERAL_CONFIGURATIONS",
                                         "DRCB_GTIMER_CONFIGURATION",
                                         "DRCB_INITIALIZATION_CONTROLL",
                                         "DRCB_INIT_SEQUENCE_REGISTER",
                                         "DRCB_PAR_ERR_MEM_MASK",
                                         "DRCB_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCB_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCB_REGISTER_CONTROL",
                                         "DRCB_REGISTER_CONTROL_WDATA",
                                         "DRCB_RESERVED_MTCD",
                                         "DRCB_SHADOW_DRAM_MR_6",
                                         "DRCB_TRAIN_INIT_TRIGERS",
                                         "DRCB_WRITE_READ_RATES",
                                         "DRCC_AC_OPERATING_CONDITIONS_1",
                                         "DRCC_AC_OPERATING_CONDITIONS_2",
                                         "DRCC_AC_OPERATING_CONDITIONS_3",
                                         "DRCC_AC_OPERATING_CONDITIONS_4",
                                         "DRCC_AC_OPERATING_CONDITIONS_5",
                                         "DRCC_ADDR_BANK_MAP",
                                         "DRCC_ADDR_WITH_RD_CRC",
                                         "DRCC_ADDR_WITH_WR_CRC",
                                         "DRCC_BIST_CONFIGURATIONS",
                                         "DRCC_BIST_END_ADDRESS",
                                         "DRCC_BIST_LAST_ADDR_ERR",
                                         "DRCC_BIST_LAST_READ_DATA_LSB",
                                         "DRCC_BIST_NUMBER_OF_ACTIONS",
                                         "DRCC_BIST_PATTERN_WORD_0",
                                         "DRCC_BIST_PATTERN_WORD_1",
                                         "DRCC_BIST_PATTERN_WORD_2",
                                         "DRCC_BIST_PATTERN_WORD_3",
                                         "DRCC_BIST_PATTERN_WORD_4",
                                         "DRCC_BIST_PATTERN_WORD_5",
                                         "DRCC_BIST_PATTERN_WORD_6",
                                         "DRCC_BIST_PATTERN_WORD_7",
                                         "DRCC_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCC_BIST_STATUSES",
                                         "DRCC_CPU_COMMANDS",
                                         "DRCC_DDR_PHY_PLL_CTRL",
                                         "DRCC_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCC_DDR_PHY_PLL_RC",
                                         "DRCC_DDR_PHY_PLL_RESET",
                                         "DRCC_DDR_PHY_PLL_STATUS",
                                         "DRCC_DDR_PHY_UPDATE_ENABLE",
                                         "DRCC_DPRC_ENABLERS",
                                         "DRCC_DQ_BYTE_0_MAP",
                                         "DRCC_DQ_BYTE_1_MAP",
                                         "DRCC_DQ_BYTE_2_MAP",
                                         "DRCC_DQ_BYTE_3_MAP",
                                         "DRCC_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCC_DRAM_INIT_FINISHED",
                                         "DRCC_DRAM_MR_0",
                                         "DRCC_DRAM_MR_1",
                                         "DRCC_DRAM_MR_2",
                                         "DRCC_DRAM_MR_3",
                                         "DRCC_DRAM_MR_5",
                                         "DRCC_DRAM_MR_6",
                                         "DRCC_DRAM_SPECIAL_FEATURES",
                                         "DRCC_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCC_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCC_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCC_GENERAL_CONFIGURATIONS",
                                         "DRCC_GTIMER_CONFIGURATION",
                                         "DRCC_INITIALIZATION_CONTROLL",
                                         "DRCC_INIT_SEQUENCE_REGISTER",
                                         "DRCC_PAR_ERR_MEM_MASK",
                                         "DRCC_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCC_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCC_RESERVED_MTCD",
                                         "DRCC_SHADOW_DRAM_MR_6",
                                         "DRCC_TRAIN_INIT_TRIGERS",
                                         "DRCC_WRITE_READ_RATES",
                                         "DRCD_AC_OPERATING_CONDITIONS_1",
                                         "DRCD_AC_OPERATING_CONDITIONS_2",
                                         "DRCD_AC_OPERATING_CONDITIONS_3",
                                         "DRCD_AC_OPERATING_CONDITIONS_4",
                                         "DRCD_AC_OPERATING_CONDITIONS_5",
                                         "DRCD_ADDR_BANK_MAP",
                                         "DRCD_ADDR_WITH_RD_CRC",
                                         "DRCD_ADDR_WITH_WR_CRC",
                                         "DRCD_BIST_CONFIGURATIONS",
                                         "DRCD_BIST_END_ADDRESS",
                                         "DRCD_BIST_LAST_ADDR_ERR",
                                         "DRCD_BIST_LAST_READ_DATA_LSB",
                                         "DRCD_BIST_NUMBER_OF_ACTIONS",
                                         "DRCD_BIST_PATTERN_WORD_0",
                                         "DRCD_BIST_PATTERN_WORD_1",
                                         "DRCD_BIST_PATTERN_WORD_2",
                                         "DRCD_BIST_PATTERN_WORD_3",
                                         "DRCD_BIST_PATTERN_WORD_4",
                                         "DRCD_BIST_PATTERN_WORD_5",
                                         "DRCD_BIST_PATTERN_WORD_6",
                                         "DRCD_BIST_PATTERN_WORD_7",
                                         "DRCD_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCD_BIST_STATUSES",
                                         "DRCD_CPU_COMMANDS",
                                         "DRCD_DDR_PHY_PLL_CTRL",
                                         "DRCD_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCD_DDR_PHY_PLL_RC",
                                         "DRCD_DDR_PHY_PLL_RESET",
                                         "DRCD_DDR_PHY_PLL_STATUS",
                                         "DRCD_DDR_PHY_UPDATE_ENABLE",
                                         "DRCD_DPRC_ENABLERS",
                                         "DRCD_DQ_BYTE_0_MAP",
                                         "DRCD_DQ_BYTE_1_MAP",
                                         "DRCD_DQ_BYTE_2_MAP",
                                         "DRCD_DQ_BYTE_3_MAP",
                                         "DRCD_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCD_DRAM_INIT_FINISHED",
                                         "DRCD_DRAM_MR_0",
                                         "DRCD_DRAM_MR_1",
                                         "DRCD_DRAM_MR_2",
                                         "DRCD_DRAM_MR_3",
                                         "DRCD_DRAM_MR_5",
                                         "DRCD_DRAM_MR_6",
                                         "DRCD_DRAM_SPECIAL_FEATURES",
                                         "DRCD_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCD_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCD_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCD_GENERAL_CONFIGURATIONS",
                                         "DRCD_GTIMER_CONFIGURATION",
                                         "DRCD_INITIALIZATION_CONTROLL",
                                         "DRCD_INIT_SEQUENCE_REGISTER",
                                         "DRCD_PAR_ERR_MEM_MASK",
                                         "DRCD_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCD_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCD_REGISTER_CONTROL",
                                         "DRCD_REGISTER_CONTROL_WDATA",
                                         "DRCD_RESERVED_MTCD",
                                         "DRCD_SHADOW_DRAM_MR_6",
                                         "DRCD_TRAIN_INIT_TRIGERS",
                                         "DRCD_WRITE_READ_RATES",
                                         "DRCE_AC_OPERATING_CONDITIONS_1",
                                         "DRCE_AC_OPERATING_CONDITIONS_2",
                                         "DRCE_AC_OPERATING_CONDITIONS_3",
                                         "DRCE_AC_OPERATING_CONDITIONS_4",
                                         "DRCE_AC_OPERATING_CONDITIONS_5",
                                         "DRCE_ADDR_BANK_MAP",
                                         "DRCE_ADDR_WITH_RD_CRC",
                                         "DRCE_ADDR_WITH_WR_CRC",
                                         "DRCE_BIST_CONFIGURATIONS",
                                         "DRCE_BIST_END_ADDRESS",
                                         "DRCE_BIST_LAST_ADDR_ERR",
                                         "DRCE_BIST_LAST_READ_DATA_LSB",
                                         "DRCE_BIST_NUMBER_OF_ACTIONS",
                                         "DRCE_BIST_PATTERN_WORD_0",
                                         "DRCE_BIST_PATTERN_WORD_1",
                                         "DRCE_BIST_PATTERN_WORD_2",
                                         "DRCE_BIST_PATTERN_WORD_3",
                                         "DRCE_BIST_PATTERN_WORD_4",
                                         "DRCE_BIST_PATTERN_WORD_5",
                                         "DRCE_BIST_PATTERN_WORD_6",
                                         "DRCE_BIST_PATTERN_WORD_7",
                                         "DRCE_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCE_BIST_STATUSES",
                                         "DRCE_CPU_COMMANDS",
                                         "DRCE_DDR_PHY_PLL_CTRL",
                                         "DRCE_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCE_DDR_PHY_PLL_RC",
                                         "DRCE_DDR_PHY_PLL_RESET",
                                         "DRCE_DDR_PHY_PLL_STATUS",
                                         "DRCE_DDR_PHY_UPDATE_ENABLE",
                                         "DRCE_DPRC_ENABLERS",
                                         "DRCE_DQ_BYTE_0_MAP",
                                         "DRCE_DQ_BYTE_1_MAP",
                                         "DRCE_DQ_BYTE_2_MAP",
                                         "DRCE_DQ_BYTE_3_MAP",
                                         "DRCE_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCE_DRAM_INIT_FINISHED",
                                         "DRCE_DRAM_MR_0",
                                         "DRCE_DRAM_MR_1",
                                         "DRCE_DRAM_MR_2",
                                         "DRCE_DRAM_MR_3",
                                         "DRCE_DRAM_MR_5",
                                         "DRCE_DRAM_MR_6",
                                         "DRCE_DRAM_SPECIAL_FEATURES",
                                         "DRCE_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCE_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCE_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCE_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCE_GENERAL_CONFIGURATIONS",
                                         "DRCE_GTIMER_CONFIGURATION",
                                         "DRCE_INITIALIZATION_CONTROLL",
                                         "DRCE_INIT_SEQUENCE_REGISTER",
                                         "DRCE_PAR_ERR_MEM_MASK",
                                         "DRCE_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCE_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCE_REGISTER_CONTROL",
                                         "DRCE_REGISTER_CONTROL_WDATA",
                                         "DRCE_RESERVED_MTCD",
                                         "DRCE_SHADOW_DRAM_MR_6",
                                         "DRCE_TRAIN_INIT_TRIGERS",
                                         "DRCE_WRITE_READ_RATES",
                                         "DRCF_AC_OPERATING_CONDITIONS_1",
                                         "DRCF_AC_OPERATING_CONDITIONS_2",
                                         "DRCF_AC_OPERATING_CONDITIONS_3",
                                         "DRCF_AC_OPERATING_CONDITIONS_4",
                                         "DRCF_AC_OPERATING_CONDITIONS_5",
                                         "DRCF_ADDR_BANK_MAP",
                                         "DRCF_ADDR_WITH_RD_CRC",
                                         "DRCF_ADDR_WITH_WR_CRC",
                                         "DRCF_BIST_CONFIGURATIONS",
                                         "DRCF_BIST_END_ADDRESS",
                                         "DRCF_BIST_LAST_ADDR_ERR",
                                         "DRCF_BIST_LAST_READ_DATA_LSB",
                                         "DRCF_BIST_NUMBER_OF_ACTIONS",
                                         "DRCF_BIST_PATTERN_WORD_0",
                                         "DRCF_BIST_PATTERN_WORD_1",
                                         "DRCF_BIST_PATTERN_WORD_2",
                                         "DRCF_BIST_PATTERN_WORD_3",
                                         "DRCF_BIST_PATTERN_WORD_4",
                                         "DRCF_BIST_PATTERN_WORD_5",
                                         "DRCF_BIST_PATTERN_WORD_6",
                                         "DRCF_BIST_PATTERN_WORD_7",
                                         "DRCF_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCF_BIST_STATUSES",
                                         "DRCF_CPU_COMMANDS",
                                         "DRCF_DDR_PHY_PLL_CTRL",
                                         "DRCF_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCF_DDR_PHY_PLL_RC",
                                         "DRCF_DDR_PHY_PLL_RESET",
                                         "DRCF_DDR_PHY_PLL_STATUS",
                                         "DRCF_DDR_PHY_UPDATE_ENABLE",
                                         "DRCF_DPRC_ENABLERS",
                                         "DRCF_DQ_BYTE_0_MAP",
                                         "DRCF_DQ_BYTE_1_MAP",
                                         "DRCF_DQ_BYTE_2_MAP",
                                         "DRCF_DQ_BYTE_3_MAP",
                                         "DRCF_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCF_DRAM_INIT_FINISHED",
                                         "DRCF_DRAM_MR_0",
                                         "DRCF_DRAM_MR_1",
                                         "DRCF_DRAM_MR_2",
                                         "DRCF_DRAM_MR_3",
                                         "DRCF_DRAM_MR_5",
                                         "DRCF_DRAM_MR_6",
                                         "DRCF_DRAM_SPECIAL_FEATURES",
                                         "DRCF_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCF_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCF_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCF_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCF_GENERAL_CONFIGURATIONS",
                                         "DRCF_GTIMER_CONFIGURATION",
                                         "DRCF_INITIALIZATION_CONTROLL",
                                         "DRCF_INIT_SEQUENCE_REGISTER",
                                         "DRCF_PAR_ERR_MEM_MASK",
                                         "DRCF_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCF_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCF_REGISTER_CONTROL",
                                         "DRCF_REGISTER_CONTROL_WDATA",
                                         "DRCF_RESERVED_MTCD",
                                         "DRCF_SHADOW_DRAM_MR_6",
                                         "DRCF_TRAIN_INIT_TRIGERS",
                                         "DRCF_WRITE_READ_RATES",
                                         "DRCG_AC_OPERATING_CONDITIONS_1",
                                         "DRCG_AC_OPERATING_CONDITIONS_2",
                                         "DRCG_AC_OPERATING_CONDITIONS_3",
                                         "DRCG_AC_OPERATING_CONDITIONS_4",
                                         "DRCG_AC_OPERATING_CONDITIONS_5",
                                         "DRCG_ADDR_BANK_MAP",
                                         "DRCG_ADDR_WITH_RD_CRC",
                                         "DRCG_ADDR_WITH_WR_CRC",
                                         "DRCG_BIST_CONFIGURATIONS",
                                         "DRCG_BIST_END_ADDRESS",
                                         "DRCG_BIST_LAST_ADDR_ERR",
                                         "DRCG_BIST_LAST_READ_DATA_LSB",
                                         "DRCG_BIST_NUMBER_OF_ACTIONS",
                                         "DRCG_BIST_PATTERN_WORD_0",
                                         "DRCG_BIST_PATTERN_WORD_1",
                                         "DRCG_BIST_PATTERN_WORD_2",
                                         "DRCG_BIST_PATTERN_WORD_3",
                                         "DRCG_BIST_PATTERN_WORD_4",
                                         "DRCG_BIST_PATTERN_WORD_5",
                                         "DRCG_BIST_PATTERN_WORD_6",
                                         "DRCG_BIST_PATTERN_WORD_7",
                                         "DRCG_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCG_BIST_STATUSES",
                                         "DRCG_CPU_COMMANDS",
                                         "DRCG_DDR_PHY_PLL_CTRL",
                                         "DRCG_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCG_DDR_PHY_PLL_RC",
                                         "DRCG_DDR_PHY_PLL_RESET",
                                         "DRCG_DDR_PHY_PLL_STATUS",
                                         "DRCG_DDR_PHY_UPDATE_ENABLE",
                                         "DRCG_DPRC_ENABLERS",
                                         "DRCG_DQ_BYTE_0_MAP",
                                         "DRCG_DQ_BYTE_1_MAP",
                                         "DRCG_DQ_BYTE_2_MAP",
                                         "DRCG_DQ_BYTE_3_MAP",
                                         "DRCG_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCG_DRAM_INIT_FINISHED",
                                         "DRCG_DRAM_MR_0",
                                         "DRCG_DRAM_MR_1",
                                         "DRCG_DRAM_MR_2",
                                         "DRCG_DRAM_MR_3",
                                         "DRCG_DRAM_MR_5",
                                         "DRCG_DRAM_MR_6",
                                         "DRCG_DRAM_SPECIAL_FEATURES",
                                         "DRCG_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCG_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCG_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCG_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCG_GENERAL_CONFIGURATIONS",
                                         "DRCG_GTIMER_CONFIGURATION",
                                         "DRCG_INITIALIZATION_CONTROLL",
                                         "DRCG_INIT_SEQUENCE_REGISTER",
                                         "DRCG_PAR_ERR_MEM_MASK",
                                         "DRCG_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCG_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCG_REGISTER_CONTROL",
                                         "DRCG_REGISTER_CONTROL_WDATA",
                                         "DRCG_RESERVED_MTCD",
                                         "DRCG_SHADOW_DRAM_MR_6",
                                         "DRCG_TRAIN_INIT_TRIGERS",
                                         "DRCG_WRITE_READ_RATES",
                                         "DRCH_AC_OPERATING_CONDITIONS_1",
                                         "DRCH_AC_OPERATING_CONDITIONS_2",
                                         "DRCH_AC_OPERATING_CONDITIONS_3",
                                         "DRCH_AC_OPERATING_CONDITIONS_4",
                                         "DRCH_AC_OPERATING_CONDITIONS_5",
                                         "DRCH_ADDR_BANK_MAP",
                                         "DRCH_ADDR_WITH_RD_CRC",
                                         "DRCH_ADDR_WITH_WR_CRC",
                                         "DRCH_BIST_CONFIGURATIONS",
                                         "DRCH_BIST_END_ADDRESS",
                                         "DRCH_BIST_LAST_ADDR_ERR",
                                         "DRCH_BIST_LAST_READ_DATA_LSB",
                                         "DRCH_BIST_NUMBER_OF_ACTIONS",
                                         "DRCH_BIST_PATTERN_WORD_0",
                                         "DRCH_BIST_PATTERN_WORD_1",
                                         "DRCH_BIST_PATTERN_WORD_2",
                                         "DRCH_BIST_PATTERN_WORD_3",
                                         "DRCH_BIST_PATTERN_WORD_4",
                                         "DRCH_BIST_PATTERN_WORD_5",
                                         "DRCH_BIST_PATTERN_WORD_6",
                                         "DRCH_BIST_PATTERN_WORD_7",
                                         "DRCH_BIST_PRBS_DATA_SEED_MSB",
                                         "DRCH_BIST_STATUSES",
                                         "DRCH_CPU_COMMANDS",
                                         "DRCH_DDR_PHY_PLL_CTRL",
                                         "DRCH_DDR_PHY_PLL_FREQ_CTRL",
                                         "DRCH_DDR_PHY_PLL_RC",
                                         "DRCH_DDR_PHY_PLL_RESET",
                                         "DRCH_DDR_PHY_PLL_STATUS",
                                         "DRCH_DDR_PHY_UPDATE_ENABLE",
                                         "DRCH_DPRC_ENABLERS",
                                         "DRCH_DQ_BYTE_0_MAP",
                                         "DRCH_DQ_BYTE_1_MAP",
                                         "DRCH_DQ_BYTE_2_MAP",
                                         "DRCH_DQ_BYTE_3_MAP",
                                         "DRCH_DRAM_COMPLIANCE_CONFIGURATION_REGISTER",
                                         "DRCH_DRAM_INIT_FINISHED",
                                         "DRCH_DRAM_MR_0",
                                         "DRCH_DRAM_MR_1",
                                         "DRCH_DRAM_MR_2",
                                         "DRCH_DRAM_MR_3",
                                         "DRCH_DRAM_MR_5",
                                         "DRCH_DRAM_MR_6",
                                         "DRCH_DRAM_SPECIAL_FEATURES",
                                         "DRCH_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DRCH_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DRCH_GDDR_5_BIST_ADT_ADDR_DQ_MAP",
                                         "DRCH_GDDR_5_SPECIAL_CMD_TIMING",
                                         "DRCH_GENERAL_CONFIGURATIONS",
                                         "DRCH_GTIMER_CONFIGURATION",
                                         "DRCH_INITIALIZATION_CONTROLL",
                                         "DRCH_INIT_SEQUENCE_REGISTER",
                                         "DRCH_PAR_ERR_MEM_MASK",
                                         "DRCH_PERIODIC_DRAM_TEMP_SENS_STATUS",
                                         "DRCH_PERIODIC_PHY_CDR_MONITOR_STATUS",
                                         "DRCH_REG_0087",
                                         "DRCH_REGISTER_CONTROL",
                                         "DRCH_REGISTER_CONTROL_WDATA",
                                         "DRCH_RESERVED_MTCD",
                                         "DRCH_SHADOW_DRAM_MR_6",
                                         "DRCH_TRAIN_INIT_TRIGERS",
                                         "DRCH_WRITE_READ_RATES",
                                         "ECI_BLOCKS_SBUS_RESET",
                                         "ECI_BLOCKS_SOFT_RESET",
                                         "ECI_CM_PLL_CONFIG",
                                         "ECI_CORE_PLL_STATUS",
                                         "ECI_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "ECI_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "ECI_ECIC_BLOCKS_RESET",
                                         "ECI_FAB_0_PLL_CONFIG",
                                         "ECI_FAB_0_PLL_STATUS",
                                         "ECI_FAB_1_PLL_CONFIG",
                                         "ECI_FAB_1_PLL_STATUS",
                                         "ECI_FIFO_DMA_SEL",
                                         "ECI_GLOBAL_ADDR_TRANS_CFG",
                                         "ECI_GLOBAL_DQCQ_MAP_CFG_1",
                                         "ECI_GLOBAL_DRAM_NUMBER_SWAPPING",
                                         "ECI_GLOBAL_FULL_MC_DB_RANGE_0",
                                         "ECI_GLOBAL_FULL_MC_DB_RANGE_1",
                                         "ECI_GLOBAL_GENERAL_CFG_1",
                                         "ECI_GLOBAL_GENERAL_CFG_2",
                                         "ECI_GLOBAL_GENERAL_CFG_3",
                                         "ECI_GLOBAL_GENERAL_CFG_4",
                                         "ECI_GLOBAL_MINI_MC_DB_RANGE_0",
                                         "ECI_GLOBAL_MINI_MC_DB_RANGE_1",
                                         "ECI_GLOBAL_OCB_BANK_RANGE",
                                         "ECI_GLOBAL_OCB_BUF_RANGE_0",
                                         "ECI_GLOBAL_OCB_BUF_RANGE_1",
                                         "ECI_GLOBAL_PP_1",
                                         "ECI_GLOBAL_PP_2",
                                         "ECI_GLOBAL_PP_5",
                                         "ECI_GLOBAL_PP_6",
                                         "ECI_GLOBAL_PP_8",
                                         "ECI_GP_CONTROL_5",
                                         "ECI_GP_CONTROL_9",
                                         "ECI_GP_STATUS_5",
                                         "ECI_INDIRECT_COMMAND_ADDRESS",
                                         "ECI_NIF_PMH_PLL_CONFIG",
                                         "ECI_NIF_PML_0_PLL_CONFIG",
                                         "ECI_NIF_PML_1_PLL_CONFIG",
                                         "ECI_OGER_1001",
                                         "ECI_OGER_1002",
                                         "ECI_OGER_1004",
                                         "ECI_OGER_1006",
                                         "ECI_OGER_1007",
                                         "ECI_PMH_PLL_STATUS",
                                         "ECI_PML_0_PLL_STATUS",
                                         "ECI_PML_1_PLL_STATUS",
                                         "ECI_POWERUP_CONFIG",
                                         "ECI_PVT_MON_A_CONTROL_REG",
                                         "ECI_PVT_MON_B_CONTROL_REG",
                                         "ECI_PVT_MON_C_CONTROL_REG",
                                         "ECI_PVT_MON_D_CONTROL_REG",
                                         "ECI_REG_01AE",
                                         "ECI_RESERVED_MTCD",
                                         "ECI_ROV_STATUS",
                                         "ECI_SBUS_LAST_IN_CHAIN",
                                         "ECI_SELECT_OUTPUT_OF_SYNCHRONOUS_ETHERNET_PADS",
                                         "ECI_SYNCE_MASTER_PLL_CONFIG",
                                         "ECI_SYNCE_SLAVE_PLL_CONFIG",
                                         "ECI_TEST_REGISTER",
                                         "ECI_UC_PLL_CONFIG",
                                         "ECI_UC_PLL_STATUS",
                                         "ECI_VERSION_REGISTER",
                                         "EDB_AC_ENTRY_WITH_DATA_FORMAT",
                                         "EDB_AC_HALF_ENTRY_FORMAT",
                                         "EDB_DATA_FORMAT",
                                         "EDB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "EDB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "EDB_EEDB_BANK",
                                         "EDB_EEDB_TOP_BANK",
                                         "EDB_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "EDB_ESEM_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "EDB_ESEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
                                         "EDB_ESEM_REQUESTS_COUNTER",
                                         "EDB_ESEM_RESET_STATUS_REGISTER",
                                         "EDB_ESEM_STEP_TABLE",
                                         "EDB_GLEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
                                         "EDB_GLEM_REQUESTS_COUNTER",
                                         "EDB_GLEM_RESET_STATUS_REGISTER",
                                         "EDB_GLEM_STEP_TABLE",
                                         "EDB_GLOBAL_GENERAL_CFG_2",
                                         "EDB_INDIRECT_COMMAND",
                                         "EDB_INDIRECT_COMMAND_ADDRESS",
                                         "EDB_INDIRECT_COMMAND_RD_DATA",
                                         "EDB_IPV4_TUNNEL_FORMAT",
                                         "EDB_LINK_LAYER_OR_ARP_FORMAT",
                                         "EDB_LINK_LAYER_OR_ARP_NEW_FORMAT",
                                         "EDB_MAP_OUTLIF_TO_DSP",
                                         "EDB_MPLS_POP_FORMAT",
                                         "EDB_MPLS_PUSH_FORMAT",
                                         "EDB_MPLS_SWAP_FORMAT",
                                         "EDB_OUT_RIF_FORMAT",
                                         "EDB_PAR_ERR_MEM_MASK",
                                         "EDB_RESERVED_MTCD",
                                         "EDB_TRILL_FORMAT_FULL_ENTRY",
                                         "EDB_TRILL_FORMAT_HALF_ENTRY",
                                         "EDB_XOR_INIT_DONE",
                                         "EGQ_ACCEPTABLE_FRAME_TYPE_TABLE",
                                         "EGQ_ACTION_PROFILE_1",
                                         "EGQ_ACTION_PROFILE_2",
                                         "EGQ_ACTION_PROFILE_TABLE",
                                         "EGQ_CCM",
                                         "EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_1",
                                         "EGQ_CH_SCM_4",
                                         "EGQ_CH_SCM_5",
                                         "EGQ_CH_SCM_6",
                                         "EGQ_CONTEXT_FIFO_THRESHOLD_VALUES",
                                         "EGQ_DBG_COMMAND",
                                         "EGQ_DELETE_FIFO_CONFIGURATION",
                                         "EGQ_DELETE_FIFO_STATUS",
                                         "EGQ_DSP_PTR_MAP",
                                         "EGQ_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "EGQ_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "EGQ_EGQ_BLOCK_INIT_STATUS",
                                         "EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION",
                                         "EGQ_EGRESS_QUEUES_EMPTY",
                                         "EGQ_EGRESS_REPLICATION_GENERAL_CONFIG",
                                         "EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTH",
                                         "EGQ_EGRESS_SHAPER_CONFIGURATION",
                                         "EGQ_EGRESS_SHAPER_ENABLE_SETTINGS",
                                         "EGQ_ETHERNET_TYPES",
                                         "EGQ_FBM",
                                         "EGQ_FDM",
                                         "EGQ_FQP_2_PQP_RDY",
                                         "EGQ_FQP_NIF_PORT_MUX",
                                         "EGQ_GENERAL_RQP_CONFIG",
                                         "EGQ_GENERAL_RQP_DEBUG_CONFIG",
                                         "EGQ_GLOBAL_CONFIG",
                                         "EGQ_GLOBAL_GENERAL_CFG_1",
                                         "EGQ_GLOBAL_GENERAL_CFG_2",
                                         "EGQ_GLOBAL_GENERAL_CFG_3",
                                         "EGQ_GLOBAL_PP_2",
                                         "EGQ_GLOBAL_PP_5",
                                         "EGQ_GLOBAL_PP_8",
                                         "EGQ_IFC_IS_CHANNELIZED",
                                         "EGQ_INDIRECT_COMMAND_ADDRESS",
                                         "EGQ_INDIRECT_FORCE_BUBBLE",
                                         "EGQ_IVEC_TABLE",
                                         "EGQ_KEYA_DATA_BASE_PROFILE",
                                         "EGQ_KEYB_DATA_BASE_PROFILE",
                                         "EGQ_LAG_FILTER_ENABLE",
                                         "EGQ_MAP_PS_TO_IFC",
                                         "EGQ_MC_PRIORITY_LOOKUP_TABLE",
                                         "EGQ_MC_SP_TC_MAP",
                                         "EGQ_MULTICAST_OFFSET_ADDRESS",
                                         "EGQ_NIF_FLOW_CONTROL",
                                         "EGQ_NONCH_SCM",
                                         "EGQ_NRDY_TH_0_2",
                                         "EGQ_NRDY_TH_3_5",
                                         "EGQ_OUTRIF_MAX_VALUE",
                                         "EGQ_PAR_ERR_MEM_MASK",
                                         "EGQ_PCT",
                                         "EGQ_PDCT_TABLE",
                                         "EGQ_PER_IFC_CFG",
                                         "EGQ_PMC",
                                         "EGQ_PMF_PROGRAM_SELECTION_CAM",
                                         "EGQ_PP_CONFIG",
                                         "EGQ_PPCT",
                                         "EGQ_PQP_AND_FQP_CALENDER_SETTING",
                                         "EGQ_PQP_NIF_PORT_MUX",
                                         "EGQ_PQST_TABLE",
                                         "EGQ_PRIVATE_VLAN_FILTER",
                                         "EGQ_PS_MODE",
                                         "EGQ_QDCT_TABLE",
                                         "EGQ_QP_PMC",
                                         "EGQ_QP_SCM",
                                         "EGQ_QQST_TABLE",
                                         "EGQ_RCM",
                                         "EGQ_RCM_DEBUG",
                                         "EGQ_RESERVED_MTCD",
                                         "EGQ_SBUS_BROADCAST_ID",
                                         "EGQ_SBUS_LAST_IN_CHAIN",
                                         "EGQ_SYSTEM_HEADERS_FORMAT_CODE",
                                         "EGQ_TC_DP_MAP",
                                         "EGQ_TCG_PMC",
                                         "EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A",
                                         "EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B",
                                         "EGQ_VLAN_TABLE",
                                         "EPNI_CFG_ACC_FRAME_TYPE_TRAP",
                                         "EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_1",
                                         "EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_2",
                                         "EPNI_CFG_DC_OVERLAY",
                                         "EPNI_CFG_EEI_MAPPING_IS_REQUIRED",
                                         "EPNI_CFG_EES_ACTION_TRAP",
                                         "EPNI_CFG_ENABLE_FILTERING_PER_FWD_CODE",
                                         "EPNI_CFG_GLEM_LKUP_CONFIG",
                                         "EPNI_CFG_GLEM_TRAP",
                                         "EPNI_CFG_LINK_FIFOS_FIXED_LATENCY_SETTING",
                                         "EPNI_CFG_MAP_OUTLIF_PROFILE_TO_ORIENTATION",
                                         "EPNI_CFG_MTU_TRAP",
                                         "EPNI_CFG_OUTLIF_MAPPING_IS_REQUIRED",
                                         "EPNI_CFG_PROTECTION_PATH_TRAP",
                                         "EPNI_CFG_PROTECTION_PTR_MODE",
                                         "EPNI_CFG_SPLIT_HORIZON_FILTER",
                                         "EPNI_CFG_SPLIT_HORIZON_TRAP",
                                         "EPNI_CFG_STP_STATE_TRAP",
                                         "EPNI_CFG_VSI_MEMBERSHIP_FILTER",
                                         "EPNI_COUNTER_OUT_LIF_RANGE_0",
                                         "EPNI_COUNTER_OUT_LIF_RANGE_1",
                                         "EPNI_COUNTER_SOURCE_MAP",
                                         "EPNI_DBG_COMMAND",
                                         "EPNI_DSCP_REMARK",
                                         "EPNI_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "EPNI_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "EPNI_ECN_IP_MAP",
                                         "EPNI_ECN_MPLS_MAP",
                                         "EPNI_EEDB_OUTLIF_ACCESS",
                                         "EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATION",
                                         "EPNI_ETPP_PIPE_LENGTH",
                                         "EPNI_EXP_REMARK",
                                         "EPNI_FHEI_MPLS_COMMAND",
                                         "EPNI_GLOBAL_CONFIG",
                                         "EPNI_GLOBAL_GENERAL_CFG_1",
                                         "EPNI_GLOBAL_GENERAL_CFG_2",
                                         "EPNI_GLOBAL_GENERAL_CFG_3",
                                         "EPNI_GLOBAL_PP_2",
                                         "EPNI_GLOBAL_PP_5",
                                         "EPNI_GLOBAL_PP_6",
                                         "EPNI_GLOBAL_PP_8",
                                         "EPNI_HEADER_EDITING_SIZE",
                                         "EPNI_IEEE_1588",
                                         "EPNI_INDIRECT_FORCE_BUBBLE",
                                         "EPNI_IPV4_EXP_TO_TOS_MAP",
                                         "EPNI_IPV4_UNKNOWN_HEADER_CODE_CFG",
                                         "EPNI_IPV6_EXP_TO_TC_MAP",
                                         "EPNI_IVEC_TABLE",
                                         "EPNI_LFEM_FIELD_SELECT_MAP",
                                         "EPNI_LINK_FILTER_ENABLE",
                                         "EPNI_LINK_LAYER_VLAN_PROCESSING_LLVP",
                                         "EPNI_MAPPING_RECYCLE_TRAFFICTO_INGRESS_PIPE",
                                         "EPNI_MIRR_AND_TRAP_FIFO_CONFIGURATION",
                                         "EPNI_OUTRIF_MAX_VALUE",
                                         "EPNI_PAR_ERR_MEM_MASK",
                                         "EPNI_PMC_PARITY_EN",
                                         "EPNI_PMF_MIRROR_PROFILE_TABLE",
                                         "EPNI_PP_CONFIG",
                                         "EPNI_PRGE_PROGRAM",
                                         "EPNI_PRGE_PROGRAM_SELECTION_CAM",
                                         "EPNI_REMARK_IPV4_TO_DSCP",
                                         "EPNI_REMARK_IPV4_TO_EXP",
                                         "EPNI_REMARK_IPV6_TO_DSCP",
                                         "EPNI_REMARK_IPV6_TO_EXP",
                                         "EPNI_REMARK_MPLS_TO_DSCP",
                                         "EPNI_REMARK_MPLS_TO_EXP",
                                         "EPNI_REMARK_PROFILE_CONFIGURATION",
                                         "EPNI_RESERVED_MTCD",
                                         "EPNI_SBUS_BROADCAST_ID",
                                         "EPNI_SBUS_LAST_IN_CHAIN",
                                         "EPNI_TTL_DECREMENT_ENABLE",
                                         "FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS",
                                         "FCR_CONNECTIVITY_MAP_REGISTERS",
                                         "FCR_CRMA_WATERMARKS",
                                         "FCR_CRMB_WATERMARKS",
                                         "FCR_EFMS_CONFIGURATION",
                                         "FCR_EFMS_SOURCE_PIPE",
                                         "FCR_GLOBAL_GENERAL_CFG_2",
                                         "FCR_INDIRECT_COMMAND",
                                         "FCR_INDIRECT_COMMAND_ADDRESS",
                                         "FCR_INDIRECT_COMMAND_RD_DATA",
                                         "FCR_PAR_ERR_MEM_MASK",
                                         "FCR_REG_01B8",
                                         "FCR_RESERVED_MTCD",
                                         "FCT_FCT_ENABLER_REGISTER",
                                         "FCT_GLOBAL_GENERAL_CFG_1",
                                         "FCT_GLOBAL_GENERAL_CFG_2",
                                         "FCT_RESERVED_MTCD",
                                         "FDA_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "FDA_FDA_EGQ_FABRIC_RCI",
                                         "FDA_FDA_EGQ_PIPE_TO_FIFO_MAPPING",
                                         "FDA_GLOBAL_GENERAL_CFG_1",
                                         "FDA_GLOBAL_GENERAL_CFG_2",
                                         "FDA_INDIRECT_COMMAND_ADDRESS",
                                         "FDA_PAR_ERR_MEM_MASK",
                                         "FDA_REG_0153",
                                         "FDA_RESERVED_MTCD",
                                         "FDR_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FDR_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FDR_FDR_ENABLERS_REGISTER_1",
                                         "FDR_FDR_ENABLERS_REGISTER_3",
                                         "FDR_GLOBAL_GENERAL_CFG_1",
                                         "FDR_GLOBAL_GENERAL_CFG_2",
                                         "FDR_LINK_LEVEL_FLOW_CONTROL",
                                         "FDR_LINK_UP_STATUS_FROM_FDRA_PRIMARY",
                                         "FDR_LINK_UP_STATUS_FROM_FDRB_PRIMARY",
                                         "FDR_P_1_FDR_DISCARD_COUNTER_A",
                                         "FDR_P_1_FDR_DISCARD_COUNTER_B",
                                         "FDR_PAR_ERR_MEM_MASK",
                                         "FDR_REG_011E",
                                         "FDR_REG_024A",
                                         "FDR_REG_0250",
                                         "FDR_REG_025C",
                                         "FDR_REG_0262",
                                         "FDR_RESERVED_MTCD",
                                         "FDT_FDT_CONTEXTS_FABRIC_MAPPING",
                                         "FDT_FDT_CONTEXTS_INTERLEAVING",
                                         "FDT_FDT_ENABLER_REGISTER",
                                         "FDT_GLOBAL_GENERAL_CFG_1",
                                         "FDT_GLOBAL_GENERAL_CFG_2",
                                         "FDT_INDIRECT_COMMAND_ADDRESS",
                                         "FDT_IPT_MESH_MC",
                                         "FDT_LINK_BITMAP_CONFIGURATION",
                                         "FDT_LOAD_BALANCING_CONFIGURATION",
                                         "FDT_PAR_ERR_MEM_MASK",
                                         "FDT_RESERVED_MTCD",
                                         "FMAC_ASYNC_FIFO_CONFIGURATION",
                                         "FMAC_FMAL_GENERAL_CONFIGURATION",
                                         "FMAC_FMAL_RX_GENERAL_CONFIGURATION",
                                         "FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION",
                                         "FMAC_FPS_CONFIGURATION_RX_SYNC",
                                         "FMAC_GENERAL_CONFIGURATION_REGISTER",
                                         "FMAC_GLOBAL_GENERAL_CFG_1",
                                         "FMAC_LEAKY_BUCKET_CONTROL_REGISTER",
                                         "FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER",
                                         "FMAC_LINK_TOPO_MODE_REG_0",
                                         "FMAC_LINK_TOPO_MODE_REG_2",
                                         "FMAC_PAR_ERR_MEM_MASK",
                                         "FMAC_RECEIVE_RESET_REGISTER",
                                         "FMAC_REG_0102",
                                         "FMAC_REG_0151",
                                         "FMAC_RESERVED_MTCD",
                                         "FMAC_RSF_CONFIGURATION",
                                         "FMAC_SBUS_BROADCAST_ID",
                                         "FMAC_SBUS_LAST_IN_CHAIN",
                                         "FSRD_INDIRECT_COMMAND",
                                         "FSRD_INDIRECT_COMMAND_ADDRESS",
                                         "FSRD_RES_CAL_STATUS",
                                         "FSRD_RES_CAL_STICKY_CONFIG",
                                         "FSRD_RESERVED_MTCD",
                                         "FSRD_SBUS_BROADCAST_ID",
                                         "FSRD_SBUS_LAST_IN_CHAIN",
                                         "FSRD_SRD_QUAD_CTRL",
                                         "FSRD_SRD_QUAD_STATUS",
                                         "FSRD_WC_UC_MEM_MASK_BITMAP",
                                         "IDR_BUFFER_CHANGE_CONFIGURATION",
                                         "IDR_DRAM_BUFFER_TYPE",
                                         "IDR_DRAM_FIFO_RECYCLE_TIMEOUT_CONFIGURATION",
                                         "IDR_DRAM_REJECT_MULTICAST_RANGE",
                                         "IDR_DROP_PRECEDENCE_MAPPING",
                                         "IDR_DYNAMIC_CONFIGURATION",
                                         "IDR_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IDR_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IDR_FBC_BANK_IS_USED_BY_OCB",
                                         "IDR_FBC_CACHE_POINTERS",
                                         "IDR_FBC_EXTERNAL_CONFIGURATION",
                                         "IDR_FBC_EXTERNAL_LIMITS",
                                         "IDR_FBC_EXTERNAL_POINTERS",
                                         "IDR_FBC_RRG_POINTER_COUNT",
                                         "IDR_FULL_MULTICAST_AUTOGEN_PTR",
                                         "IDR_GLOBAL_ADDR_TRANS_CFG",
                                         "IDR_GLOBAL_DRAM_NUMBER_SWAPPING",
                                         "IDR_GLOBAL_FULL_MC_DB_RANGE_0",
                                         "IDR_GLOBAL_FULL_MC_DB_RANGE_1",
                                         "IDR_GLOBAL_GENERAL_CFG_2",
                                         "IDR_GLOBAL_GENERAL_CFG_3",
                                         "IDR_GLOBAL_MINI_MC_DB_RANGE_0",
                                         "IDR_GLOBAL_MINI_MC_DB_RANGE_1",
                                         "IDR_GLOBAL_OCB_BANK_RANGE",
                                         "IDR_GLOBAL_OCB_BUF_RANGE_0",
                                         "IDR_GLOBAL_OCB_BUF_RANGE_1",
                                         "IDR_INDIRECT_COMMAND",
                                         "IDR_INDIRECT_COMMAND_ADDRESS",
                                         "IDR_INDIRECT_FORCE_BUBBLE",
                                         "IDR_IQM_RETURNED_BUFFER",
                                         "IDR_IRDB",
                                         "IDR_IRR_INTERFACE_COUNTER",
                                         "IDR_MEM_13_INTERNAL",
                                         "IDR_MEM_4_INTERNAL",
                                         "IDR_MINI_MULTICAST_AUTOGEN_PTR",
                                         "IDR_MRPS_0_IN_DP_MAPPING",
                                         "IDR_MRPS_1_IN_DP_MAPPING",
                                         "IDR_OCB_BUFFER_FIFO_WATERMARK_REG",
                                         "IDR_OCB_COMMITTED_MULTICAST_RANGE",
                                         "IDR_OCB_INTERFACE_COUNTER",
                                         "IDR_OCB_USE_SHAPER",
                                         "IDR_OCCUPIED_DBUFF_THRESHOLD",
                                         "IDR_PAUSE_PIPE_STATUS_BMP",
                                         "IDR_QUEUE_IS_DRAM_ELIGIBLE",
                                         "IDR_QUEUE_IS_OCB_ELIGIBLE",
                                         "IDR_REASSEMBLY_CONTEXT_PIPE_MAP",
                                         "IDR_REASSEMBLY_TIMEOUT",
                                         "IDR_RESERVED_MTCD",
                                         "IDR_RESET_STATUS_REGISTER",
                                         "IDR_SNOOP_MIRROR_IS_OCB_ELIGIBLE",
                                         "IDR_STATIC_CONFIGURATION",
                                         "IDR_WATERMARK_REG",
                                         "IHB_COE_CFGS",
                                         "IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPS",
                                         "IHB_CONSISTENT_HASHING_LB_KEY_CFG",
                                         "IHB_CONSISTENT_HASHING_PROGRAM_VARIABLES",
                                         "IHB_CONSISTENT_HASHING_VARIABLES",
                                         "IHB_DESTINATION_STATUS",
                                         "IHB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IHB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IHB_ECMP_LB_KEY_CFG",
                                         "IHB_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IHB_FEM_0_4B_MAP_TABLE",
                                         "IHB_FEM_10_19B_MAP_TABLE",
                                         "IHB_FEM_11_19B_MAP_TABLE",
                                         "IHB_FEM_12_19B_MAP_TABLE",
                                         "IHB_FEM_13_19B_MAP_TABLE",
                                         "IHB_FEM_14_24B_MAP_TABLE",
                                         "IHB_FEM_1_4B_MAP_TABLE",
                                         "IHB_FEM_15_24B_MAP_TABLE",
                                         "IHB_FEM_2_19B_MAP_TABLE",
                                         "IHB_FEM_3_19B_MAP_TABLE",
                                         "IHB_FEM_4_19B_MAP_TABLE",
                                         "IHB_FEM_5_19B_MAP_TABLE",
                                         "IHB_FEM_6_24B_MAP_TABLE",
                                         "IHB_FEM_7_24B_MAP_TABLE",
                                         "IHB_FEM_8_4B_MAP_TABLE",
                                         "IHB_FEM_9_4B_MAP_TABLE",
                                         "IHB_FEM_BIT_SELECT",
                                         "IHB_FEM_MAP_INDEX_TABLE",
                                         "IHB_FER_GENERAL_CONFIGURATIONS",
                                         "IHB_GLOBAL_GENERAL_CFG_3",
                                         "IHB_GLOBAL_PP_1",
                                         "IHB_GLOBAL_PP_8",
                                         "IHB_HEADER_PROFILE",
                                         "IHB_INDIRECT_FORCE_BUBBLE",
                                         "IHB_INDIRECT_WR_MASK",
                                         "IHB_IN_LIF_ORIENTATION_MAP",
                                         "IHB_ISEM_DIAGNOSTICS",
                                         "IHB_ISEM_DIAGNOSTICS_KEY",
                                         "IHB_ISEM_DIAGNOSTICS_READ_RESULT",
                                         "IHB_ISEM_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "IHB_ISEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
                                         "IHB_ISEM_REQUESTS_COUNTER",
                                         "IHB_ISEM_RESET_STATUS_REGISTER",
                                         "IHB_ISEM_STEP_TABLE",
                                         "IHB_L_4_OPS",
                                         "IHB_LAG_LB_KEY_CFG",
                                         "IHB_LB_KEY_PARSER_LEAF_CONTEXT_PROFILE",
                                         "IHB_LBP_GENERAL_CONFIG_0",
                                         "IHB_LBP_GENERAL_CONFIG_1",
                                         "IHB_LB_VECTOR_PROGRAM_MAP",
                                         "IHB_OUT_LIF_RANGE",
                                         "IHB_OUT_RIF_RANGE",
                                         "IHB_PACKET_HEADER_SIZE_RANGE",
                                         "IHB_PAR_ERR_MEM_MASK",
                                         "IHB_PFC_INFO",
                                         "IHB_PMF_GENERAL",
                                         "IHB_PMF_PFC_ACL_MAPPING",
                                         "IHB_PMF_PFC_IS_ETH",
                                         "IHB_PMF_PFC_PS_MAPPING",
                                         "IHB_PMF_PROGRAM_COUNTERS",
                                         "IHB_PMF_PROGRAM_SELECTION_CAM",
                                         "IHB_PPH_FHEI_EEI_SIZE",
                                         "IHB_PPH_FHEI_FWD_SIZE",
                                         "IHB_PPH_FHEI_IVE_SIZE",
                                         "IHB_PPH_VSI_SOURCE",
                                         "IHB_PTC_KEY_GEN_VAR",
                                         "IHB_REG_00FE",
                                         "IHB_RESERVED_MTCD",
                                         "IHB_RESERVED_SPARE_0",
                                         "IHB_SBUS_BROADCAST_ID",
                                         "IHB_SBUS_LAST_IN_CHAIN",
                                         "IHP_ACTION_PROFILE_ACCEPTABLE_FRAME_TYPES",
                                         "IHP_ACTION_PROFILE_IEEE_1588",
                                         "IHP_ACTION_PROFILE_SA_DROP_MAP",
                                         "IHP_ACTION_PROFILE_SAME_INTERFACE",
                                         "IHP_ACTION_PROFILE_SA_NOT_FOUND_MAP",
                                         "IHP_CONSISTENT_HASHING_PROGRAM_SEL_TCAM",
                                         "IHP_DBG_FLP_CONSISTENT_HASHING_PROGRAM",
                                         "IHP_DE_TO_DP_MAP",
                                         "IHP_DROP_PRECEDENCE_MAP_PCP",
                                         "IHP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IHP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IHP_ELK_PAYLOAD_FORMAT",
                                         "IHP_FLP_GENERAL_CFG",
                                         "IHP_FLP_PROGRAM_SELECTION_CAM",
                                         "IHP_GLOBAL_GENERAL_CFG_3",
                                         "IHP_GLOBAL_PP_2",
                                         "IHP_GLOBAL_PP_5",
                                         "IHP_GLOBAL_PP_6",
                                         "IHP_GLOBAL_PP_8",
                                         "IHP_IEEE_1588_IDENTIFICATION_CAM",
                                         "IHP_IHP_ENABLERS",
                                         "IHP_INDIRECT_FORCE_BUBBLE",
                                         "IHP_INDIRECT_WR_MASK",
                                         "IHP_LEARNING_CFG",
                                         "IQM_PAR_ERR_MEM_MASK",
                                         "IQM_PQDMS",
                                         "IQM_PQRED",
                                         "IQM_PQWQ",
                                         "IQM_REJECT_ADMISSION",
                                         "IQM_REJECT_CONFIGURATION_FULL_MC_D_BS",
                                         "IQM_REJECT_CONFIGURATION_MINI_MC_D_BS",
                                         "IQM_REJECT_CONFIGURATION_OCBS",
                                         "IQM_RESERVED_MTCD",
                                         "IQM_RESERVED_SPARE_2",
                                         "IQM_RJCT_GLBL_TESTS_MASK",
                                         "IQM_SBUS_BROADCAST_ID",
                                         "IQM_SBUS_LAST_IN_CHAIN",
                                         "IQM_SCH_CCCP",
                                         "IQM_SRC_VSQ_GLBL_OCB_MAX_TH",
                                         "IQM_STE_ENABLERS",
                                         "IQM_STE_RJCT_TESTS_MASK",
                                         "IQMT_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IQMT_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IQMT_EGR_RPT_CPM",
                                         "IQMT_GLOBAL_FULL_MC_DB_RANGE_0",
                                         "IQMT_GLOBAL_FULL_MC_DB_RANGE_1",
                                         "IQMT_GLOBAL_GENERAL_CFG_4",
                                         "IQMT_GLOBAL_MINI_MC_DB_RANGE_0",
                                         "IQMT_GLOBAL_MINI_MC_DB_RANGE_1",
                                         "IQMT_GLOBAL_OCB_BUF_RANGE_0",
                                         "IQMT_GLOBAL_OCB_BUF_RANGE_1",
                                         "IQMT_INDIRECT_COMMAND",
                                         "IQMT_INDIRECT_COMMAND_ADDRESS",
                                         "IQMT_INDIRECT_FORCE_BUBBLE",
                                         "IQMT_ING_RPT_CPM",
                                         "IQMT_IQMT_INIT",
                                         "IQMT_MEM_BANK_SELECT",
                                         "IQMT_PAR_ERR_MEM_MASK",
                                         "IQMT_RESERVED_MTCD",
                                         "IQMT_RPT_PKTSIZE_COMPENSATION_SETTING",
                                         "IQM_VSQA_PRM",
                                         "IQM_VSQB_PRM",
                                         "IQM_VSQC_PRM",
                                         "IQM_VSQD_PRM",
                                         "IQM_VSQE_PRM",
                                         "IQM_VSQF_PRM",
                                         "IRE_BLAME_REGISTER",
                                         "IRE_CPU_CHANNEL_PIPE_MAP",
                                         "IRE_CTXT_MAP",
                                         "IRE_DYNAMIC_CONFIGURATION",
                                         "IRE_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IRE_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IRE_GLOBAL_GENERAL_CFG_2",
                                         "IRE_INDIRECT_COMMAND_ADDRESS",
                                         "IRE_INDIRECT_FORCE_BUBBLE",
                                         "IRE_NIF_PORT_TO_CTXT_BIT_MAP",
                                         "IRE_OAMP_REASSEMBLY_CONTEXT_CONFIGURATION",
                                         "IRE_OLP_REASSEMBLY_CONTEXT_CONFIGURATION",
                                         "IRE_RESERVED_MTCD",
                                         "IRE_RESET_STATUS_REGISTER",
                                         "IRE_STATIC_CONFIGURATION",
                                         "IRE_TAG_SWAP_CONFIGURATION",
                                         "IRE_TDM_SIZE",
                                         "IRR_DESTINATION_TABLE",
                                         "IRR_DYNAMIC_CONFIGURATION",
                                         "IRR_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IRR_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IRR_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IRR_FREE_PCB_MEMORY",
                                         "IRR_GLOBAL_GENERAL_CFG_3",
                                         "IRR_INDIRECT_COMMAND_ADDRESS",
                                         "IRR_INDIRECT_FORCE_BUBBLE",
                                         "IRR_IS_FREE_PCB_MEMORY",
                                         "IRR_MIRROR_SIZE",
                                         "IRR_MULTICAST_FIFO_THRESHOLDS",
                                         "IRR_RESERVED_MTCD",
                                         "IRR_RESET_STATUS_REGISTER",
                                         "IRR_SMOOTH_DIVISION",
                                         "IRR_STATIC_CONFIGURATION",
                                         "IRR_TRAFFIC_CLASS_MAPPING_0",
                                         "IRR_TRAFFIC_CLASS_MAPPING_1",
                                         "IRR_UNICAST_FIFO_THRESHOLDS",
                                         "IRR_WATERMARK_REG",
                                         "KAPS_CONFIG",
                                         "KAPS_CONFIG_CFIFO",
                                         "KAPS_CONFIG_RFIFO",
                                         "KAPS_GLOBAL_EVENT",
                                         "KAPS_PD_ASSIST_DEBUG",
                                         "KAPS_R_5_CORE_CONFIGA",
                                         "KAPS_R_5_CORE_CONFIGB",
                                         "KAPS_R_5_CORE_CONTROL",
                                         "KAPS_R_5_CORE_MEM_CONTROL",
                                         "KAPS_R_5_DEBUG_CONFIGA",
                                         "KAPS_R_5_DEBUG_STATUS",
                                         "KAPS_R_5_ECC_ERR_RD_TCM_A",
                                         "KAPS_R_5_ECC_ERR_RD_TCM_B_0",
                                         "KAPS_R_5_ECC_ERR_RD_TCM_B_1",
                                         "KAPS_R_5_ECC_ERR_WR_TCM_A",
                                         "KAPS_R_5_ECC_ERR_WR_TCM_B_0",
                                         "KAPS_R_5_ECC_ERR_WR_TCM_B_1",
                                         "MAC_PFC_CTRL",
                                         "MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNT",
                                         "MESH_TOPOLOGY_GLOBAL_GENERAL_CFG_1",
                                         "MESH_TOPOLOGY_GLOBAL_GENERAL_CFG_2",
                                         "MESH_TOPOLOGY_INIT",
                                         "MESH_TOPOLOGY_MESH_TOPOLOGY",
                                         "MESH_TOPOLOGY_REG_0117",
                                         "MESH_TOPOLOGY_REG_01C3",
                                         "MESH_TOPOLOGY_SYS_CONFIG_2",
                                         "MESH_TOPOLOGY_THRESHOLDS",
                                         "MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS",
                                         "MMU_BANK_ACCESS_CONTROLLER_CONFIGURATIONS_2",
                                         "MMU_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "MMU_ECC_ERR_1B_MONITOR_MEM_MASK_1",
                                         "MMU_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "MMU_ECC_ERR_2B_MONITOR_MEM_MASK_1",
                                         "MMU_GENERAL_CONFIGURATION_REGISTER",
                                         "MMU_GLOBAL_ADDR_TRANS_CFG",
                                         "MMU_GLOBAL_DRAM_NUMBER_SWAPPING",
                                         "MMU_GLOBAL_FULL_MC_DB_RANGE_0",
                                         "MMU_GLOBAL_FULL_MC_DB_RANGE_1",
                                         "MMU_GLOBAL_GENERAL_CFG_3",
                                         "MMU_INDIRECT_COMMAND",
                                         "MMU_INDIRECT_COMMAND_ADDRESS",
                                         "MMU_PAR_ERR_MEM_MASK",
                                         "MMU_PDC_CONFIGURATION_REGISTER",
                                         "MMU_RESERVED_MTCD",
                                         "MRPS_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "MRPS_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "MRPS_GLBL_CFG",
                                         "MRPS_GLOBAL_GENERAL_CFG_2",
                                         "MRPS_INDIRECT_COMMAND_ADDRESS",
                                         "MRPS_INDIRECT_FORCE_BUBBLE",
                                         "MRPS_INIT_SEQ_ON",
                                         "MRPS_MCDA_CFG",
                                         "MRPS_MCDA_PRFCFG_0",
                                         "MRPS_MCDA_PRFCFG_1",
                                         "MRPS_MCDA_PRFCFG_SHARING_DIS",
                                         "MRPS_MCDA_PRFCFG_SHARING_EN",
                                         "MRPS_MCDA_WRAP_INDEX",
                                         "MRPS_MCDB_CFG",
                                         "MRPS_MCDB_PRFCFG_0",
                                         "MRPS_MCDB_PRFCFG_1",
                                         "MRPS_MCDB_WRAP_INDEX",
                                         "MRPS_PCD_MAP",
                                         "MRPS_RESERVED_MTCD",
                                         "MTRPS_EM_ECC_1B_ERR_CNT",
                                         "MTRPS_EM_ECC_2B_ERR_CNT",
                                         "MTRPS_EM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "MTRPS_EM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "MTRPS_EM_GLBL_CFG",
                                         "MTRPS_EM_GLOBAL_GENERAL_CFG_2",
                                         "MTRPS_EM_INDIRECT_COMMAND",
                                         "MTRPS_EM_INDIRECT_COMMAND_ADDRESS",
                                         "MTRPS_EM_INIT_SEQ_ON",
                                         "MTRPS_EM_MCDA_CFG",
                                         "MTRPS_EM_MCDA_PRFCFG_0",
                                         "MTRPS_EM_MCDA_PRFCFG_1",
                                         "MTRPS_EM_MCDA_PRFCFG_SHARING_DIS",
                                         "MTRPS_EM_MCDA_PRFCFG_SHARING_EN",
                                         "MTRPS_EM_MCDA_WRAP_INDEX",
                                         "MTRPS_EM_MCDB_CFG",
                                         "MTRPS_EM_MCDB_PRFCFG_0",
                                         "MTRPS_EM_MCDB_PRFCFG_1",
                                         "MTRPS_EM_MCDB_WRAP_INDEX",
                                         "MTRPS_EM_PCD_MAP",
                                         "MTRPS_EM_RESERVED_MTCD",
                                         "NBIH_BIST_EVENTS_STATUS",
                                         "NBIH_ECC_1B_ERR_CNT",
                                         "NBIH_ECC_2B_ERR_CNT",
                                         "NBIH_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "NBIH_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "NBIH_EGQ_CORE_FOR_NIF_QMLF",
                                         "NBIH_EGQ_PORT_FOR_HRF",
                                         "NBIH_EGQ_PORT_FOR_NIF_PORT",
                                         "NBIH_ENABLE_INTERLAKEN",
                                         "NBIH_ENABLE_INTERLAKEN_HRF",
                                         "NBIH_FC_RESET",
                                         "NBIH_FC_RX_MUBITS_TO_CFC",
                                         "NBIH_FC_TX_GEN_LLFC_TO_PM",
                                         "NBIH_GLOBAL_GENERAL_CFG_2",
                                         "NBIH_GLOBAL_GENERAL_CFG_4",
                                         "NBIH_HRF_RESET",
                                         "NBIH_HRF_RX_CONTROLLER_MAX_OCCUPANCY",
                                         "NBIH_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF",
                                         "NBIH_ILKN_TX_RETRANSMIT_CONFIG_HRF",
                                         "NBIH_LAST_RECEIVED_CONTROLS",
                                         "NBIH_LAST_RECEIVED_DATA",
                                         "NBIH_LAST_RECEIVED_DATA_ON_SOP",
                                         "NBIH_LAST_SENT_CONTROLS",
                                         "NBIH_LAST_SENT_DATA",
                                         "NBIH_LAST_SENT_DATA_ON_SOP",
                                         "NBIH_NIF_PM_ILKN_TX_RSTN",
                                         "NBIH_PAR_ERR_MEM_MASK",
                                         "NBIH_PARITY_ERR_CNT",
                                         "NBIH_PM_EEE_LPI_DETECT",
                                         "NBIH_PM_TX_PLL_LOCK_STATUS",
                                         "NBIH_RES_CAL_0_STATUS",
                                         "NBIH_RES_CAL_1_STATUS",
                                         "NBIH_RESERVED_MTCD",
                                         "NBIH_RX_MLF_LEVEL_PM",
                                         "NBIH_RX_PORTS_SRSTN",
                                         "NBIH_RX_QMLF_CONFIG",
                                         "NBIH_RX_REQ_PIPE_0_HIGH_EN",
                                         "NBIH_RX_REQ_PIPE_1_HIGH_EN",
                                         "NBIH_RX_SCH_CONFIG_HRF",
                                         "NBIH_RX_SCH_CONFIG_HRF_4",
                                         "NBIH_RX_SCH_DEBUG_RESULT",
                                         "NBIH_SYNC_ETH_COUNTER",
                                         "NBIH_TX_MLF_NUM_CREDITS_FROM_PM",
                                         "NBIH_TX_PORTS_SRSTN",
                                         "NBIH_TX_QMLF_CONFIG",
                                         "NBIL_ECC_2B_ERR_CNT",
                                         "NBIL_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "NBIL_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "NBIL_ENABLE_INTERLAKEN",
                                         "NBIL_GLOBAL_GENERAL_CFG_2",
                                         "NBIL_GLOBAL_GENERAL_CFG_4",
                                         "NBIL_HRF_RESET",
                                         "NBIL_HRF_RX_CONTROLLER_MAX_OCCUPANCY",
                                         "NBIL_HRF_RX_MEM_CONFIG",
                                         "NBIL_HRF_TX_MEM_CONFIG",
                                         "NBIL_ILKN_RX_TDM_AND_DATA_TRAFFIC_ON_SAME_HRF",
                                         "NBIL_ILKN_TX_RETRANSMIT_CONFIG_HRF",
                                         "NBIL_LAST_RECEIVED_CONTROLS",
                                         "NBIL_LAST_RECEIVED_DATA",
                                         "NBIL_LAST_RECEIVED_DATA_ON_SOP",
                                         "NBIL_LAST_SENT_CONTROLS",
                                         "NBIL_LAST_SENT_DATA",
                                         "NBIL_LAST_SENT_DATA_ON_SOP",
                                         "NBIL_NIF_PM_ILKN_TX_RSTN",
                                         "NBIL_PAR_ERR_MEM_MASK",
                                         "NBIL_PARITY_ERR_CNT",
                                         "NBIL_PM_TX_PLL_LOCK_STATUS",
                                         "NBIL_PORT_EEE_LPI_DETECT",
                                         "NBIL_RESERVED_MTCD",
                                         "NBIL_RX_MLF_LEVEL_PM",
                                         "NBIL_RX_MLF_LEVEL_PM_4",
                                         "NBIL_RX_MLF_LEVEL_PM_5",
                                         "NBIL_RX_PORTS_SRSTN",
                                         "NBIL_RX_QMLF_CONFIG",
                                         "NBIL_TX_MLF_NUM_CREDITS_FROM_PM",
                                         "NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4",
                                         "NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5",
                                         "NBIL_TX_PORTS_SRSTN",
                                         "NBIL_TX_QMLF_CONFIG",
                                         "OAMP_CCM_TPID_MAP",
                                         "OAMP_DMA_TX_CONTROL",
                                         "OAMP_ECC_1B_ERR_CNT",
                                         "OAMP_ECC_2B_ERR_CNT",
                                         "OAMP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "OAMP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "OAMP_FLOW_STAT_1_SEC_ENTRY_3",
                                         "OAMP_GTIMER_CONFIGURATION",
                                         "OAMP_INDIRECT_COMMAND",
                                         "OAMP_INDIRECT_COMMAND_ADDRESS",
                                         "OAMP_PAR_ERR_MEM_MASK",
                                         "OAMP_PARITY_ERR_CNT",
                                         "OAMP_PE_0_PROG_TCAM",
                                         "OAMP_PE_1_PROG_TCAM",
                                         "OAMP_PE_CONST",
                                         "OAMP_PE_FEM_CFG_1",
                                         "OAMP_PE_FEM_CFG_2",
                                         "OAMP_PE_INST",
                                         "OAMP_PE_PROF",
                                         "OAMP_PE_PTR",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER",
                                         "OAMP_REMOTE_MEP_EXACT_MATCH_STEP_TABLE",
                                         "OAMP_RESERVED_MTCD",
                                         "OAMP_SAT_GEN_CONFIG",
                                         "OCB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "OCB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "OCB_GLOBAL_GENERAL_CFG_3",
                                         "OCB_GLOBAL_OCB_BANK_RANGE",
                                         "OCB_INDIRECT_FORCE_BUBBLE",
                                         "OCB_LAST_WR_BANK",
                                         "OCB_LAST_WR_DBUFF_POINTER",
                                         "OCB_PAR_ERR_MEM_MASK",
                                         "OCB_RESERVED_MTCD",
                                         "OLP_DSP_ENGINE_CONFIGURATION",
                                         "OLP_DSP_EVENT_ROUTE",
                                         "OLP_DSP_HEADER",
                                         "OLP_ECC_1B_ERR_CNT",
                                         "OLP_ECC_2B_ERR_CNT",
                                         "OLP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "OLP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "OLP_GLOBAL_PP_1",
                                         "OLP_HEAD_OF_CPU_DSPG_CMD_FIFO",
                                         "OLP_INDIRECT_COMMAND_ADDRESS",
                                         "OLP_INDIRECT_FORCE_BUBBLE",
                                         "OLP_PAR_ERR_MEM_MASK",
                                         "OLP_RESERVED_MTCD",
                                         "OLP_RX_CONFIGS_DSP_IDENTIFIER",
                                         "OLP_RX_CONFIGS_GENERAL",
                                         "PFC_XOFF_TIMER",
                                         "PPDB_A_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "PPDB_A_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "PPDB_A_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "PPDB_A_FEC_SUPER_ENTRY_BANK",
                                         "PPDB_A_INDIRECT_COMMAND",
                                         "PPDB_A_INDIRECT_COMMAND_ADDRESS",
                                         "PPDB_A_INDIRECT_COMMAND_RD_DATA",
                                         "PPDB_A_INDIRECT_WR_MASK",
                                         "PPDB_A_OEMA_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "PPDB_A_OEMA_REQUESTS_COUNTER",
                                         "PPDB_A_OEMA_RESET_STATUS_REGISTER",
                                         "PPDB_A_OEMA_STEP_TABLE",
                                         "PPDB_A_OEMB_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "PPDB_A_OEMB_REQUESTS_COUNTER",
                                         "PPDB_A_OEMB_RESET_STATUS_REGISTER",
                                         "PPDB_A_OEMB_STEP_TABLE",
                                         "PPDB_A_REG_0100",
                                         "PPDB_A_RESERVED_MTCD",
                                         "PPDB_A_TCAM_ACCESS_PROFILE",
                                         "PPDB_A_TCAM_BANK",
                                         "PPDB_A_TCAM_BANK_COMMAND",
                                         "PPDB_A_TCAM_BANK_REPLY",
                                         "PPDB_B_CONSISTENT_HASHING_CONFIGRATION",
                                         "PPDB_B_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "PPDB_B_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "PPDB_B_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "PPDB_B_GLOBAL_GENERAL_CFG_3",
                                         "PPDB_B_GLOBAL_PP_1",
                                         "PPDB_B_GLOBAL_SYS_HEADER_CFG",
                                         "PPDB_B_INDIRECT_WR_MASK",
                                         "PPDB_B_LARGE_EM_AGE_AGING_MODE",
                                         "PPDB_B_LARGE_EM_AGE_AGING_RESOLUTION",
                                         "PPDB_B_LARGE_EM_AGING_CONFIGURATION_TABLE",
                                         "PPDB_B_LARGE_EM_AMSG_FIFO",
                                         "PPDB_B_LARGE_EM_AR_TO_JR_TRANSLATION",
                                         "PPDB_B_LARGE_EM_CMD_TO_CMD_TRANSLATION",
                                         "PPDB_B_LARGE_EM_COUNTER_DB_CNTR_PTR_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_COUNTER_LIMIT_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_EVENT_FIFO_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_FID_COUNTER_PROFILE_DB",
                                         "PPDB_B_LARGE_EM_FLU_MACHINE_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_FMSG_FIFO",
                                         "PPDB_B_LARGE_EM_GENERAL_EM_CONFIGURATION_REGISTER",
                                         "PPDB_B_LARGE_EM_JR_TO_AR_TRANSLATION",
                                         "PPDB_B_LARGE_EM_LEARN_FILTER_PROPERTIES",
                                         "PPDB_B_LARGE_EM_LOOKUP_FILTER_PROPERTIES",
                                         "PPDB_B_LARGE_EM_LOOKUP_LOOKUP_MODE",
                                         "PPDB_B_LARGE_EM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER",
                                         "PPDB_B_LARGE_EM_MNGMNT_REQ_FLU_DB_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_PORT_MINE_TABLE_PHYSICAL_PORT",
                                         "PPDB_B_LARGE_EM_REPLY",
                                         "PPDB_B_LARGE_EM_REPLY_FIFO_CONFIGURATION",
                                         "PPDB_B_LARGE_EM_RESET_STATUS_REGISTER",
                                         "PPDB_B_LARGE_EM_STEP_TABLE",
                                         "PPDB_B_LARGE_EM_TRANSLATION_ERR",
                                         "PPDB_B_LIF_TABLE_AC_2_EEI",
                                         "PPDB_B_LIF_TABLE_AC_2_OUT_LIF",
                                         "PPDB_B_LIF_TABLE_AC_MP",
                                         "PPDB_B_LIF_TABLE_IP_TT",
                                         "PPDB_B_LIF_TABLE_ISID_MP",
                                         "PPDB_B_LIF_TABLE_ISID_P2P",
                                         "PPDB_B_LIF_TABLE_LABEL_DOUBLE_DATA",
                                         "PPDB_B_LIF_TABLE_LABEL_PROTOCOL_OR_LSP",
                                         "PPDB_B_LIF_TABLE_LABEL_PWE_MP",
                                         "PPDB_B_LIF_TABLE_LABEL_PWE_P2P",
                                         "PPDB_B_LIF_TABLE_TRILL",
                                         "PPDB_B_REG_0100",
                                         "PPDB_B_RESERVED_MTCD",
                                         "RTP_ACL_RECEIVED",
                                         "RTP_ECC_1B_ERR_CNT",
                                         "RTP_ECC_2B_ERR_CNT",
                                         "RTP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "RTP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "RTP_GLOBAL_GENERAL_CFG_2",
                                         "RTP_INDIRECT_COMMAND",
                                         "RTP_INDIRECT_COMMAND_ADDRESS",
                                         "RTP_INDIRECT_FORCE_BUBBLE",
                                         "RTP_LINK_ACTIVE_MASK",
                                         "RTP_LINK_STATE_FOR_SC_HAND_FDT",
                                         "RTP_LOCALLY_GENERATED_ACL",
                                         "RTP_MC_DISTRIBUTION_MAP",
                                         "RTP_MULTICAST_DISTRIBUTION_CONFIGURATION",
                                         "RTP_PAR_ERR_MEM_MASK",
                                         "RTP_RESERVED_MTCD",
                                         "RTP_RTP_ENABLE",
                                         "RTP_UNICAST_DISTRIBUTION_MEMORY",
                                         "RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_CTRL_CELLS",
                                         "SCH_ASSIGNED_CREDIT_CONFIGURATION",
                                         "SCH_ASSIGNED_CREDIT_CONFIGURATION_1",
                                         "SCH_CH_NIF_CALENDAR_CONFIGURATION_CNCC",
                                         "SCH_CH_NIF_RATES_CONFIGURATION_CNRC",
                                         "SCH_CIR_SHAPER_CALENDAR_CSC",
                                         "SCH_CIR_SHAPERS_CONFIGURATION",
                                         "SCH_CIR_SHAPERS_CONFIGURATION_1",
                                         "SCH_CIR_SHAPERS_DYNAMIC_TABEL_CSDT",
                                         "SCH_DBG_DVS_LINK_STATUS",
                                         "SCH_DELETE_MECHANISM_CONFIGURATION_REGISTER",
                                         "SCH_DEVICE_RATE_MEMORY_DRM",
                                         "SCH_DSP_2_PORT_MAP_DSPP",
                                         "SCH_DVS_CONFIG",
                                         "SCH_DVS_CREDIT_SHARE_CONFIGURATION",
                                         "SCH_DVS_NIF_CONFIG",
                                         "SCH_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "SCH_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "SCH_FC_MAP_FCM",
                                         "SCH_FLOW_GROUP_MEMORY_FGM",
                                         "SCH_FLOW_TO_FIP_MAPPING_FFM",
                                         "SCH_FLOW_TO_QUEUE_MAPPING_FQM",
                                         "SCH_FSF_COMPOSITE_CONFIGURATION",
                                         "SCH_HR_PRIORITY_MASK",
                                         "SCH_HR_SCHEDULER_CONFIGURATION_SHC",
                                         "SCH_INDIRECT_COMMAND_ADDRESS",
                                         "SCH_INDIRECT_WR_MASK",
                                         "SCH_MEM_01C00000",
                                         "SCH_ONE_PORT_NIF_CONFIGURATION_OPNC",
                                         "SCH_PAR_ERR_MEM_MASK",
                                         "SCH_PIR_SHAPER_CALENDAR_PSC",
                                         "SCH_PIR_SHAPERS_CONFIGURATION",
                                         "SCH_PIR_SHAPERS_CONFIGURATION_1",
                                         "SCH_PIR_SHAPERS_DYNAMIC_TABEL_PSDT",
                                         "SCH_PORT_ENABLE_PORTEN",
                                         "SCH_PORT_GROUP_PFGM",
                                         "SCH_PORT_SCHEDULER_MAP_PSM",
                                         "SCH_PORT_SCHEDULER_WEIGHTS_PSW",
                                         "SCH_PS_2P_PRIORITY_MODE_REGISTER",
                                         "SCH_PS_8P_RATES_PSR",
                                         "SCH_PS_CALENDAR_SELECT",
                                         "SCH_RCI_PARAMS",
                                         "SCH_REBOUNDED_CREDIT_CONFIGURATION",
                                         "SCH_REBOUNDED_CREDIT_CONFIGURATION_1",
                                         "SCH_RESERVED_MTCD",
                                         "SCH_SBUS_BROADCAST_ID",
                                         "SCH_SBUS_LAST_IN_CHAIN",
                                         "SCH_SCHEDULER_CONFIGURATION_REGISTER",
                                         "SCH_SCHEDULER_ENABLE_MEMORY_SEM",
                                         "SCH_SCHEDULER_ENABLE_MEMORY_SEM_B",
                                         "SCH_SELECT_FLOW_TO_QUEUE_MAPPING",
                                         "SCH_SHAPER_CONFIGURATION_REGISTER_1",
                                         "SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS",
                                         "SCH_SHARED_DEVICE_RATE_SHARED_DRM",
                                         "SCH_SLOW_SCALE_A_SSA",
                                         "SCH_SLOW_SCALE_B_SSB",
                                         "SCH_SMP_BACK_UP_MESSAGES",
                                         "SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS",
                                         "TX_PREAMBLE",
                                         "XLMAC_CTRL",
                                         "XLMAC_E2ECC_DATA_HDR_0",
                                         "XLMAC_E2ECC_DATA_HDR_1",
                                         "XLMAC_E2ECC_MODULE_HDR_0",
                                         "XLMAC_E2ECC_MODULE_HDR_1",
                                         "XLMAC_E2E_CTRL",
                                         "XLMAC_E2EFC_DATA_HDR_0",
                                         "XLMAC_E2EFC_DATA_HDR_1",
                                         "XLMAC_E2EFC_MODULE_HDR_0",
                                         "XLMAC_E2EFC_MODULE_HDR_1",
                                         "XLMAC_ECC_CTRL",
                                         "XLMAC_ECC_FORCE_DOUBLE_BIT_ERR",
                                         "XLMAC_MEM_CTRL",
                                         "XLMAC_PAUSE_CTRL",
                                         "XLMAC_PFC_CTRL",
                                         "XLMAC_RX_LSS_CTRL",
                                         "XLMAC_RX_LSS_STATUS",
                                         "XLMAC_RX_MAX_SIZE",
                                         "XLMAC_TX_CRC_CORRUPT_CTRL",
                                         "XLMAC_TX_CTRL",
                                         "XLMAC_TXFIFO_CELL_CNT",
                                         "XLMAC_VERSION_ID",
                                         "XLPORT_EEE_DURATION_TIMER_PULSE",
                                         "XLPORT_ENABLE_REG",
                                         "XLPORT_FAULT_LINK_STATUS",
                                         "XLPORT_MAC_CONTROL",
                                         "XLPORT_MAC_RSV_MASK",
                                         "XLPORT_MODE_REG",
                                         "XLPORT_SBUS_CONTROL",
                                         "XLPORT_XGXS0_CTRL_REG",
                                         "XLPORT_XGXS_COUNTER_MODE",
                                         "XLP_REG_2022300"};

char memories_jericho2[2000][100] = {"BDM_BDM",
                                         "BDM_BDM_FPC",
                                         "CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMA",
                                         "CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMB",
                                         "CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMC",
                                         "CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMD",
                                         "CDUM_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMA",
                                         "CDUM_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMB",
                                         "CDUM_RX_DATA_ASYNC_ALIGNER",
                                         "CDUM_RX_MEMA_CTRL",
                                         "CDUM_RX_MEMA_DATA",
                                         "CDUM_RX_MEMB_CTRL",
                                         "CDUM_RX_MEMB_DATA",
                                         "CDUM_RX_MEMC_CTRL",
                                         "CDUM_RX_MEMC_DATA",
                                         "CDUM_RX_MEMD_CTRL",
                                         "CDUM_RX_MEMD_DATA",
                                         "CDUM_RX_MEME_CTRL",
                                         "CDUM_RX_MEME_DATA",
                                         "CDUM_RX_MEMF_CTRL",
                                         "CDUM_RX_MEMF_DATA",
                                         "CDUM_RX_MEMG_CTRL",
                                         "CDUM_RX_MEMG_DATA",
                                         "CDUM_RX_MEMH_CTRL",
                                         "CDUM_RX_MEMH_DATA",
                                         "CDUM_RX_MEMI_CTRL",
                                         "CDUM_RX_MEMI_DATA",
                                         "CDUM_RX_MEMJ_CTRL",
                                         "CDUM_RX_MEMJ_DATA",
                                         "CDUM_RX_MEMK_CTRL",
                                         "CDUM_RX_MEMK_DATA",
                                         "CDUM_RX_MEML_CTRL",
                                         "CDUM_RX_MEML_DATA",
                                         "CDUM_RX_MEMM_CTRL",
                                         "CDUM_RX_MEMM_DATA",
                                         "CDUM_RX_MEMN_CTRL",
                                         "CDUM_RX_MEMN_DATA",
                                         "CDUM_RX_MEMO_CTRL",
                                         "CDUM_RX_MEMO_DATA",
                                         "CDUM_RX_MEMP_CTRL",
                                         "CDUM_RX_MEMP_DATA",
                                         "CDUM_TX_MEMA",
                                         "CDUM_TX_MEMA_CTRL",
                                         "CDUM_TX_MEMB",
                                         "CDUM_TX_MEMB_CTRL",
                                         "CDUM_TX_MEMC",
                                         "CDUM_TX_MEMC_CTRL",
                                         "CDUM_TX_MEMD",
                                         "CDUM_TX_MEMD_CTRL",
                                         "CDUM_TX_MEME",
                                         "CDUM_TX_MEME_CTRL",
                                         "CDUM_TX_MEMF",
                                         "CDUM_TX_MEMF_CTRL",
                                         "CDUM_TX_MEMG",
                                         "CDUM_TX_MEMG_CTRL",
                                         "CDUM_TX_MEMH",
                                         "CDUM_TX_MEMH_CTRL",
                                         "CDUM_TX_MEMI",
                                         "CDUM_TX_MEMI_CTRL",
                                         "CDUM_TX_MEMJ",
                                         "CDUM_TX_MEMJ_CTRL",
                                         "CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMA",
                                         "CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMB",
                                         "CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMC",
                                         "CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMD",
                                         "CDU_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMA",
                                         "CDU_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMB",
                                         "CDU_RX_DATA_ASYNC_ALIGNER",
                                         "CDU_RX_MEMA_CTRL",
                                         "CDU_RX_MEMA_DATA",
                                         "CDU_RX_MEMB_CTRL",
                                         "CDU_RX_MEMB_DATA",
                                         "CDU_RX_MEMC_CTRL",
                                         "CDU_RX_MEMC_DATA",
                                         "CDU_RX_MEMD_CTRL",
                                         "CDU_RX_MEMD_DATA",
                                         "CDU_RX_MEME_CTRL",
                                         "CDU_RX_MEME_DATA",
                                         "CDU_RX_MEMF_CTRL",
                                         "CDU_RX_MEMF_DATA",
                                         "CDU_RX_MEMG_CTRL",
                                         "CDU_RX_MEMG_DATA",
                                         "CDU_RX_MEMH_CTRL",
                                         "CDU_RX_MEMH_DATA",
                                         "CDU_RX_MEMI_CTRL",
                                         "CDU_RX_MEMI_DATA",
                                         "CDU_RX_MEMJ_CTRL",
                                         "CDU_RX_MEMJ_DATA",
                                         "CDU_RX_MEMK_CTRL",
                                         "CDU_RX_MEMK_DATA",
                                         "CDU_RX_MEML_CTRL",
                                         "CDU_RX_MEML_DATA",
                                         "CDU_RX_MEMM_CTRL",
                                         "CDU_RX_MEMM_DATA",
                                         "CDU_RX_MEMN_CTRL",
                                         "CDU_RX_MEMN_DATA",
                                         "CDU_RX_MEMO_CTRL",
                                         "CDU_RX_MEMO_DATA",
                                         "CDU_RX_MEMP_CTRL",
                                         "CDU_RX_MEMP_DATA",
                                         "CDU_TX_MEMA",
                                         "CDU_TX_MEMA_CTRL",
                                         "CDU_TX_MEMB",
                                         "CDU_TX_MEMB_CTRL",
                                         "CDU_TX_MEMC",
                                         "CDU_TX_MEMC_CTRL",
                                         "CDU_TX_MEMD",
                                         "CDU_TX_MEMD_CTRL",
                                         "CDU_TX_MEME",
                                         "CDU_TX_MEME_CTRL",
                                         "CDU_TX_MEMF",
                                         "CDU_TX_MEMF_CTRL",
                                         "CDU_TX_MEMG",
                                         "CDU_TX_MEMG_CTRL",
                                         "CDU_TX_MEMH",
                                         "CDU_TX_MEMH_CTRL",
                                         "CDU_TX_MEMI",
                                         "CDU_TX_MEMI_CTRL",
                                         "CDU_TX_MEMJ",
                                         "CDU_TX_MEMJ_CTRL",
                                         "CFC_CAT_2_TC_CGM_MAP_HCFC",
                                         "CFC_CAT_2_TC_CGM_MAP_NIF",
                                         "CFC_GLB_RSC_CGM_MAP",
                                         "CFC_ILKN_PP_RX_4_CAL",
                                         "CFC_NIF_PFC_MAP",
                                         "CFC_OOB_RX_CAL",
                                         "CFC_OOB_TX_CAL",
                                         "CFC_RCL_VSQ_CGM_MAP",
                                         "CGM_ADMT_RATE_LIMITER_TABLE",
                                         "CGM_DESTINATION_TABLE",
                                         "CGM_DTF_TX_RPRT_PEND_FIFO",
                                         "CGM_FLOW_AGR_MAP",
                                         "CGM_FLOW_ATTRIBUTES",
                                         "CGM_GLBL_FR_DRAM_DP_RJCT_TH",
                                         "CGM_GLBL_FR_DRAM_TC_RJCT_TH",
                                         "CGM_GLBL_FR_SRAM_DP_RJCT_TH",
                                         "CGM_GLBL_FR_SRAM_TC_RJCT_TH",
                                         "CGM_HAPM",
                                         "CGM_INSTRUMENTATION_MEMORY",
                                         "CGM_INSTRUMENTATION_MEMORY_0",
                                         "CGM_INSTRUMENTATION_MEMORY_1",
                                         "CGM_INSTRUMENTATION_MEMORY_2",
                                         "CGM_INSTRUMENTATION_MEMORY_3",
                                         "CGM_INT_TM_STAT_PTR_MAP",
                                         "CGM_IPP_HEADER_COMPENSATION",
                                         "CGM_IPP_MAP",
                                         "CGM_IS_ING_MC",
                                         "CGM_LAG_ATTRIBUTES",
                                         "CGM_LAG_GROUP_PROFILE",
                                         "CGM_LAG_MEMBER_TABLE",
                                         "CGM_LAG_STAT_ATTRIBUTES",
                                         "CGM_MEMBER_TO_DSP_MAPPING",
                                         "CGM_MEM_100000",
                                         "CGM_MEM_200000",
                                         "CGM_MEM_300000",
                                         "CGM_MEM_1020000",
                                         "CGM_MEM_1030000",
                                         "CGM_MEM_1040000",
                                         "CGM_MEM_B10000",
                                         "CGM_MEM_B30000",
                                         "CGM_MEM_B50000",
                                         "CGM_MEM_B70000",
                                         "CGM_MEM_B90000",
                                         "CGM_MEM_F80000",
                                         "CGM_MEM_F90000",
                                         "CGM_MEM_FA0000",
                                         "CGM_MEM_FB0000",
                                         "CGM_MEM_FC0000",
                                         "CGM_MEM_FD0000",
                                         "CGM_MEM_FE0000",
                                         "CGM_PB_VSQ_POOL_FC_TH",
                                         "CGM_PB_VSQ_PRMS",
                                         "CGM_PB_VSQ_RJCT_MASK",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_RJCT_MAP",
                                         "CGM_PB_VSQ_SRAM_PDS_RJCT_MAP",
                                         "CGM_PB_VSQ_TC_BITMAP",
                                         "CGM_PB_VSQ_WORDS_RJCT_MAP",
                                         "CGM_PP_RJCT_MASK",
                                         "CGM_QSPM",
                                         "CGM_REP_CMD_FIFO_OCCUPANCY_RJCT_TH",
                                         "CGM_REP_CMD_FIFO_SRAM_RSRC_RJCT_TH",
                                         "CGM_SCH_HCM",
                                         "CGM_SMOOTH_DIVISION",
                                         "CGM_SNIF_ACTION_TABLE",
                                         "CGM_SNIF_TM_TABLE",
                                         "CGM_SRAM_ENQ_PD_FIFO",
                                         "CGM_STACK_FEC_RESOLVE",
                                         "CGM_STACK_TRUNK_RESOLVE",
                                         "CGM_STAT_SCRB_TH",
                                         "CGM_STD_UPDT_PEND_FIFO",
                                         "CGM_SYS_RED_QSIZE",
                                         "CGM_SYS_RED_QSIZE_RANGES",
                                         "CGM_SYS_RED_RJCT_PRMS",
                                         "CGM_TELEMETRY_QSIZE_RANGES",
                                         "CGM_TRAFFIC_CLASS_MAPPING",
                                         "CGM_TX_CMD_UPDT_PEND_FIFO",
                                         "CGM_VOQ_CNI_PRMS",
                                         "CGM_VOQ_CNI_STATUS",
                                         "CGM_VOQ_CONGESTION_PRMS",
                                         "CGM_VOQ_DRAM_BOUND_PRMS",
                                         "CGM_VOQ_DRAM_RECOVERY_PRMS",
                                         "CGM_VOQ_GRNTD_PRMS",
                                         "CGM_VOQ_GRNTD_RJCT_MASK",
                                         "CGM_VOQ_HEADER_COMPENSATION",
                                         "CGM_VOQ_PROFILES",
                                         "CGM_VOQ_SHRD_FR_RJCT_TH",
                                         "CGM_VOQ_SRAM_BUFFERS_RJCT_PRMS",
                                         "CGM_VOQ_SRAM_DRAM_ONLY_MODE",
                                         "CGM_VOQ_SRAM_PDS_RJCT_PRMS",
                                         "CGM_VOQ_VSQS_PRMS",
                                         "CGM_VOQ_WORDS_AVRG_PRMS",
                                         "CGM_VOQ_WORDS_RJCT_PRMS",
                                         "CGM_VSQA_FC_PRMS",
                                         "CGM_VSQA_MAX_SIZE_MEM",
                                         "CGM_VSQA_PRMS",
                                         "CGM_VSQA_RJCT_PRMS",
                                         "CGM_VSQA_SRAM_BUFFERS_STATE",
                                         "CGM_VSQA_SRAM_PDS_STATE",
                                         "CGM_VSQA_WORDS_AVRG_PRMS",
                                         "CGM_VSQA_WORDS_STATE",
                                         "CGM_VSQA_WRED_RJCT_PRMS",
                                         "CGM_VSQB_FC_PRMS",
                                         "CGM_VSQB_MAX_SIZE_MEM",
                                         "CGM_VSQB_PRMS",
                                         "CGM_VSQB_RJCT_PRMS",
                                         "CGM_VSQB_SRAM_BUFFERS_STATE",
                                         "CGM_VSQB_SRAM_PDS_STATE",
                                         "CGM_VSQB_WORDS_AVRG_PRMS",
                                         "CGM_VSQB_WORDS_STATE",
                                         "CGM_VSQB_WRED_RJCT_PRMS",
                                         "CGM_VSQC_FC_PRMS",
                                         "CGM_VSQC_MAX_SIZE_MEM",
                                         "CGM_VSQC_PRMS",
                                         "CGM_VSQC_RJCT_PRMS",
                                         "CGM_VSQC_SRAM_BUFFERS_STATE",
                                         "CGM_VSQC_SRAM_PDS_STATE",
                                         "CGM_VSQC_WORDS_AVRG_PRMS",
                                         "CGM_VSQC_WORDS_STATE",
                                         "CGM_VSQC_WRED_RJCT_PRMS",
                                         "CGM_VSQD_FC_PRMS",
                                         "CGM_VSQD_MAX_SIZE_MEM",
                                         "CGM_VSQD_PRMS",
                                         "CGM_VSQD_RJCT_PRMS",
                                         "CGM_VSQD_SRAM_BUFFERS_STATE",
                                         "CGM_VSQD_SRAM_PDS_STATE",
                                         "CGM_VSQD_WORDS_AVRG_PRMS",
                                         "CGM_VSQD_WORDS_STATE",
                                         "CGM_VSQD_WRED_RJCT_PRMS",
                                         "CGM_VSQE_FC_PRMS",
                                         "CGM_VSQE_MAX_SIZE_MEM",
                                         "CGM_VSQE_PRMS",
                                         "CGM_VSQE_RJCT_PRMS",
                                         "CGM_VSQE_SRAM_BUFFERS_STATE",
                                         "CGM_VSQE_SRAM_PDS_STATE",
                                         "CGM_VSQE_WORDS_AVRG_PRMS",
                                         "CGM_VSQE_WORDS_STATE",
                                         "CGM_VSQE_WRED_RJCT_PRMS",
                                         "CGM_VSQF_FC_PRMS",
                                         "CGM_VSQF_MAX_SIZE",
                                         "CGM_VSQF_MAX_SIZE_MEM",
                                         "CGM_VSQF_PRMS",
                                         "CGM_VSQF_RJCT_PRMS",
                                         "CGM_VSQF_SRAM_BUFFERS_STATE",
                                         "CGM_VSQF_SRAM_PDS_STATE",
                                         "CGM_VSQF_WORDS_AVRG_PRMS",
                                         "CGM_VSQF_WORDS_STATE",
                                         "CGM_VSQF_WRED_RJCT_PRMS",
                                         "CGM_VSQ_GRNTD_RJCT_MASK",
                                         "CGM_VSQ_SHRD_FR_RJCT_TH",
                                         "CRPS_CRPS_DMA_PRE_READ_MEM",
                                         "CRPS_CRPS_EXPANSION_MAP_A_MEM",
                                         "CRPS_CRPS_EXPANSION_MAP_B_MEM",
                                         "CRPS_CRPS_EXPANSION_MAP_C_MEM",
                                         "CRPS_CRPS_OVTH_MEM_A",
                                         "CRPS_CRPS_OVTH_MEM_B",
                                         "CRPS_CRPS_OVTH_MEM_C",
                                         "CRPS_CRPS_TYPE_MAP_MEM",
                                         "DDHA_MACRO_0_ABK_BANK_A",
                                         "DDHA_MACRO_0_ABK_BANK_B",
                                         "DDHA_MACRO_0_CLUSTER_FMT_ATR",
                                         "DDHA_MACRO_0_ENTRY_BANK",
                                         "DDHA_MACRO_0_PHYSICAL_ABK_BANK",
                                         "DDHA_MACRO_0_PHYSICAL_ENTRY_BANK",
                                         "DDHA_MACRO_1_ABK_BANK_A",
                                         "DDHA_MACRO_1_ABK_BANK_B",
                                         "DDHA_MACRO_1_CLUSTER_FMT_ATR",
                                         "DDHA_MACRO_1_ENTRY_BANK",
                                         "DDHA_MACRO_1_PHYSICAL_ABK_BANK",
                                         "DDHA_MACRO_1_PHYSICAL_ENTRY_BANK",
                                         "DDHB_MACRO_0_ABK_BANK_A",
                                         "DDHB_MACRO_0_ABK_BANK_B",
                                         "DDHB_MACRO_0_CLUSTER_FMT_ATR",
                                         "DDHB_MACRO_0_ENTRY_BANK",
                                         "DDHB_MACRO_0_PHYSICAL_ABK_BANK",
                                         "DDHB_MACRO_0_PHYSICAL_ENTRY_BANK",
                                         "DDHB_MACRO_1_ABK_BANK_A",
                                         "DDHB_MACRO_1_ABK_BANK_B",
                                         "DDHB_MACRO_1_CLUSTER_FMT_ATR",
                                         "DDHB_MACRO_1_ENTRY_BANK",
                                         "DDHB_MACRO_1_PHYSICAL_ABK_BANK",
                                         "DDHB_MACRO_1_PHYSICAL_ENTRY_BANK",
                                         "DDP_BEC_WAIT_FIF",
                                         "DDP_BTC_IPT_RXI",
                                         "DDP_BTC_MMU_RXI_MEM",
                                         "DDP_DBDF",
                                         "DDP_ITE_DRAM_PEF",
                                         "DDP_ITE_DRAM_WDF",
                                         "DDP_PKP_RX_CFIF",
                                         "DDP_PKP_RX_DFIF",
                                         "DDP_PKUP_RX_DFIF",
                                         "DHC_MACRO_ABK_BANK_A",
                                         "DHC_MACRO_ABK_BANK_B",
                                         "DHC_MACRO_CLUSTER_FMT_ATR",
                                         "DHC_MACRO_ENTRY_BANK",
                                         "DHC_MACRO_PHYSICAL_ABK_BANK",
                                         "DHC_MACRO_PHYSICAL_ENTRY_BANK",
                                         "DQM_BDM",
                                         "DQM_DEQ_QSTATE_PENDING_FIFO",
                                         "DQM_DEQ_READ_WEIGHT",
                                         "DQM_MEM_400000",
                                         "DQM_MEM_800000",
                                         "DQM_MEM_1400000",
                                         "DQM_MEM_1800000",
                                         "DQM_MEM_C00000",
                                         "ECGM_FDCM",
                                         "ECGM_FDCMAX",
                                         "ECGM_FDCT_TABLE",
                                         "ECGM_FQSM",
                                         "ECGM_FQSMAX",
                                         "ECGM_PDCM",
                                         "ECGM_PDCMAX",
                                         "ECGM_PDCT_TABLE",
                                         "ECGM_PQSM",
                                         "ECGM_PQSMAX",
                                         "ECGM_PQST_TABLE",
                                         "ECGM_QDCM",
                                         "ECGM_QDCMAX",
                                         "ECGM_QDCT_TABLE",
                                         "ECGM_QQSM",
                                         "ECGM_QQSMAX",
                                         "ECGM_QQST_TABLE",
                                         "EDB_DBF",
                                         "EDB_DBFB",
                                         "EDB_FBM",
                                         "EPNI_ACM",
                                         "EPNI_ALIGNER_MIRR_QP_TO_CHANNEL_MAP",
                                         "EPNI_ALIGNER_QP_TO_CHANNEL_MAP",
                                         "EPNI_ALIGNER_QP_TO_CMIC_MAP",
                                         "EPNI_ASM",
                                         "EPNI_EVENTORM",
                                         "EPNI_IFC_2_NIF_PORT_MAP",
                                         "EPNI_OAMM",
                                         "EPNI_OLPM",
                                         "EPNI_SATM",
                                         "EPRE_CPUM",
                                         "EPRE_HPMM",
                                         "EPRE_HPM_SEG_SIZE_A",
                                         "EPRE_HPM_SEG_SIZE_B",
                                         "EPRE_LMM",
                                         "EPRE_LMM_SEG_SIZE_A",
                                         "EPRE_LMM_SEG_SIZE_B",
                                         "EPRE_RCYM",
                                         "EPRE_RCY_SEG_SIZE_A",
                                         "EPRE_RCY_SEG_SIZE_B",
                                         "EPS_CAL_CAL_INDX_MUX",
                                         "EPS_DPM",
                                         "EPS_DPM_8P_DEQ",
                                         "EPS_DPM_8P_SCH",
                                         "EPS_DWM",
                                         "EPS_DWM_8P",
                                         "EPS_EPS_PRIO_MAP",
                                         "EPS_HEADR_CMPNS_CAL_HP_CBM",
                                         "EPS_HEADR_CMPNS_CAL_LP_CBM",
                                         "EPS_HEADR_CMPNS_OTM_HIGH_CBM",
                                         "EPS_HEADR_CMPNS_OTM_LOW_CBM",
                                         "EPS_HEADR_CMPNS_QP_CBM",
                                         "EPS_HEADR_CMPNS_TCG_CBM",
                                         "EPS_HEADR_CMPNS_WFQ_CAST_CBM",
                                         "EPS_HEADR_CMPNS_WFQ_TCG_CBM",
                                         "EPS_IFC_CFG",
                                         "EPS_IFC_CFG_2",
                                         "EPS_OTM_CALENDAR_CRDT_TABLE",
                                         "EPS_OTM_CFG",
                                         "EPS_OTM_CFG_2",
                                         "EPS_OTM_HIGH_CAL_CRDT_BALANCE",
                                         "EPS_OTM_HIGH_CRDT_BALANCE",
                                         "EPS_OTM_HP_CRDT_TABLE",
                                         "EPS_OTM_HP_PPC_DB",
                                         "EPS_OTM_LOW_CAL_CRDT_BALANCE",
                                         "EPS_OTM_LOW_CRDT_BALANCE",
                                         "EPS_OTM_LP_CRDT_TABLE",
                                         "EPS_OTM_LP_PPC_DB",
                                         "EPS_OTM_SHAPER_LENGTH",
                                         "EPS_OTM_TOTAL_CRDT_BALANCE",
                                         "EPS_PQP_NIF_PORT_MUX",
                                         "EPS_QP_CBM",
                                         "EPS_QP_CFG",
                                         "EPS_QP_CFG_2",
                                         "EPS_QP_CREDIT_TABLE",
                                         "EPS_TCG_CBM",
                                         "EPS_TCG_CFG",
                                         "EPS_TCG_CFG_2",
                                         "EPS_TCG_CREDIT_TABLE",
                                         "ERPP_ACCEPTABLE_FRAME_TYPE_TABLE",
                                         "ERPP_CFG_ENABLE_FILTER_PER_FWD_CONTEXT",
                                         "ERPP_CFG_ENABLE_FILTER_PER_OUTLIF_PROFILE",
                                         "ERPP_CFG_ENABLE_FILTER_PER_PORT_TABLE",
                                         "ERPP_CFG_FHEI_UPPER_LAYER_TYPE_MAP",
                                         "ERPP_CFG_INLIF_DP_PROFILE_MAP",
                                         "ERPP_CFG_INLIF_PROFILE_MAPPED_IN_JERICHO_MODE",
                                         "ERPP_CFG_INLIF_SELECTED",
                                         "ERPP_CFG_MAPPING_FWD_CONTEXT",
                                         "ERPP_CFG_MAPPING_INLIF_PROFILE",
                                         "ERPP_CFG_MAPPING_OUTLIF_PROFILE",
                                         "ERPP_CFG_MTU",
                                         "ERPP_CFG_OUTLIF_SELECTED",
                                         "ERPP_CFG_SAME_INTERFACE_FILTER",
                                         "ERPP_COUNTER_0_TYPE_TABLE",
                                         "ERPP_COUNTER_1_TYPE_TABLE",
                                         "ERPP_DSP_IN_LAG_TABLE",
                                         "ERPP_EFES_ACTION_MASK",
                                         "ERPP_EGRESS_MCDB_FORMAT_CFG",
                                         "ERPP_EPMFCS_ACTION",
                                         "ERPP_EPMFCS_TCAM_BANK",
                                         "ERPP_EPMFCS_TCAM_BANK_COMMAND",
                                         "ERPP_EPMFCS_TCAM_BANK_REPLY",
                                         "ERPP_EPMFCS_TCAM_ENTRY_PROTECTION",
                                         "ERPP_EPMFCS_TCAM_HIT_INDICATION",
                                         "ERPP_FES_2ND_INSTRUCTION",
                                         "ERPP_FHEI_MPLS_UPPER_LAYER_PROTOCOL_TO_PES_MAPPING_TABLE",
                                         "ERPP_FIFO_DSP_1",
                                         "ERPP_FIFO_EXEM",
                                         "ERPP_FIFO_TCAM_PASS_1",
                                         "ERPP_FORWARD_ACTION_PROFILE_TABLE",
                                         "ERPP_FORWARD_CONTEXT_METADATA_TABLE",
                                         "ERPP_FWD_CONTEXT_SELECTION_CAM",
                                         "ERPP_INITIAL_ACTIONS_FIFO",
                                         "ERPP_IVEC_TABLE",
                                         "ERPP_LIF_EXTENSION_FORMAT_CFG",
                                         "ERPP_L_4_OPS",
                                         "ERPP_NETWORK_HEADERS_FIFO",
                                         "ERPP_OUTLIF_PROFILE_TO_COUNTER_PROFILE_TABLE",
                                         "ERPP_PARSING_START_TYPE_MAPPING_TABLE",
                                         "ERPP_PCP_DEI_DP_MAPPING_TABLE",
                                         "ERPP_PER_PORT_TABLE",
                                         "ERPP_PES_PRSE_HEADER_SIZE_MAP",
                                         "ERPP_PES_PRSE_PROGRAM",
                                         "ERPP_PES_PRSE_TCAM",
                                         "ERPP_PES_PRSE_TCAM_AD_A",
                                         "ERPP_PES_PRSE_TCAM_AD_B",
                                         "ERPP_PMF_FES_PROGRAM",
                                         "ERPP_PMF_KBR_PASS",
                                         "ERPP_PMF_PASS_KEY_GEN",
                                         "ERPP_PRP_PP_DSP_PTR_TABLE",
                                         "ERPP_PRP_SAVE_NETWORK_HEADER_FIFO",
                                         "ERPP_PRP_WAIT_FOR_GLEM_FIFO",
                                         "ERPP_PSG_PRSE_HEADER_SIZE_MAP",
                                         "ERPP_PSG_PRSE_PROGRAM",
                                         "ERPP_PSG_PRSE_TCAM",
                                         "ERPP_PSG_PRSE_TCAM_AD_A",
                                         "ERPP_PSG_PRSE_TCAM_AD_B",
                                         "ERPP_SYSTEM_HEADERS_CONTAINER_FIFO",
                                         "ERPP_TM_DATA_BYPASS_FIFO",
                                         "ERPP_TM_FIELDS_FIFO",
                                         "ERPP_TM_PP_DSP_PTR_TABLE",
                                         "ETPPA_ACCEPTABLE_FRAME_TYPE_TABLE",
                                         "ETPPA_APPLET_MEMORY",
                                         "ETPPA_CFG_FHEI_UPPER_LAYER_TYPE_MAP",
                                         "ETPPA_CFG_INLIF_DP_PROFILE_MAP",
                                         "ETPPA_CFG_INLIF_PROFILE_MAPPED_IN_JERICHO_MODE",
                                         "ETPPA_CFG_MAP_INGRESS_REMARK_PROFILE",
                                         "ETPPA_DSP_DATA_TABLE",
                                         "ETPPA_EEI_MPLS_PUSH_2_EES_MAP",
                                         "ETPPA_ETPPA_DEBUG_UNIT",
                                         "ETPPA_ETPP_BYPASS_CTRL",
                                         "ETPPA_ETPP_BYPASS_DATA",
                                         "ETPPA_FHEI_MPLS_UPPER_LAYER_PROTOCOL_TO_PES_MAPPING_TABLE",
                                         "ETPPA_IVEC_TABLE",
                                         "ETPPA_JERICHO_INGRESS_NWK_QOS_TABLE",
                                         "ETPPA_LAYER_NWK_QOS_TABLE",
                                         "ETPPA_LIF_EXTENSION_FORMAT_CFG",
                                         "ETPPA_MEM_220000",
                                         "ETPPA_MEM_230000",
                                         "ETPPA_MEM_240000",
                                         "ETPPA_NETWORK_HEADERS_FIFO",
                                         "ETPPA_PARSING_START_TYPE_MAPPING_TABLE",
                                         "ETPPA_PCP_DEI_DP_MAPPING_TABLE",
                                         "ETPPA_PER_PORT_TABLE",
                                         "ETPPA_PES_PRSE_HEADER_SIZE_MAP",
                                         "ETPPA_PES_PRSE_PROGRAM",
                                         "ETPPA_PES_PRSE_TCAM",
                                         "ETPPA_PES_PRSE_TCAM_AD_A",
                                         "ETPPA_PES_PRSE_TCAM_AD_B",
                                         "ETPPA_PRP_EES_ARR_CONFIGURATION",
                                         "ETPPA_PRP_EES_ARR_PREFIX_TABLE",
                                         "ETPPA_PRP_FES_MASK_BITS_TABLE",
                                         "ETPPA_PRP_FES_PROGRAM_TABLE",
                                         "ETPPA_PRP_FWD_CODE_CAM",
                                         "ETPPA_PRP_NETWORK_HEADER_FIFO",
                                         "ETPPA_PRP_PEM_CAM",
                                         "ETPPA_PRP_SYSTEM_HEADER_FIFO",
                                         "ETPPA_PSG_PRSE_HEADER_SIZE_MAP",
                                         "ETPPA_PSG_PRSE_PROGRAM",
                                         "ETPPA_PSG_PRSE_TCAM",
                                         "ETPPA_PSG_PRSE_TCAM_AD_A",
                                         "ETPPA_PSG_PRSE_TCAM_AD_B",
                                         "ETPPA_SYSTEM_HEADERS_CONTAINER_FIFO",
                                         "ETPPA_TERMINATION_CONTEXT_SELECTION_CAM",
                                         "ETPPA_TERMINATION_CONTEXT_SELECTION_CAM_2",
                                         "ETPPA_TM_FIELDS_FIFO",
                                         "ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_0",
                                         "ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_1",
                                         "ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_2",
                                         "ETPPB_ADDITIONAL_HEADERS_PROFILE_MAP",
                                         "ETPPB_BIT_CRUNCHER_DOUBLE_INSTRUCTION",
                                         "ETPPB_BIT_CRUNCHER_INSTRUCTION",
                                         "ETPPB_CFG_ENC_MAP_PROTOCOL_QOS",
                                         "ETPPB_CURRENT_NEXT_PROTOCOL_MAP",
                                         "ETPPB_EGRESS_MEMBERSHIP",
                                         "ETPPB_ENCAPSULATION_2_CONTEXT_ENABLERS",
                                         "ETPPB_ENCAPSULATION_2_DATA_FIFO",
                                         "ETPPB_ENCAPSULATION_3_CONTEXT_ENABLERS",
                                         "ETPPB_ENCAPSULATION_3_CONTEXT_SELECTION_CAM",
                                         "ETPPB_ENCAPSULATION_3_DATA_FIFO",
                                         "ETPPB_ENCAPSULATION_4_CONTEXT_ENABLERS",
                                         "ETPPB_ENCAPSULATION_4_CONTEXT_SELECTION_CAM",
                                         "ETPPB_ENCAPSULATION_4_DATA_FIFO",
                                         "ETPPB_ENCAPSULATION_5_CONTEXT_ENABLERS",
                                         "ETPPB_ENCAPSULATION_5_CONTEXT_SELECTION_CAM",
                                         "ETPPB_ENCAPSULATION_5_DATA_FIFO",
                                         "ETPPB_ENC_1_BIT_CRUNCHER_PROGRAM",
                                         "ETPPB_ENC_1_CANDIDATE_HDR_FIFO",
                                         "ETPPB_ENC_1_CONTEXT_FIFO",
                                         "ETPPB_ENC_2_ARR_0_FORMAT_CONFIGURATION_TABLE",
                                         "ETPPB_ENC_2_BIT_CRUNCHER_PROGRAM",
                                         "ETPPB_ENC_2_CANDIDATE_HDR_FIFO",
                                         "ETPPB_ENC_2_CONSTANT_TABLE",
                                         "ETPPB_ENC_2_CONTEXT_FIFO",
                                         "ETPPB_ENC_2_PREFIX_INDEX_TABLE",
                                         "ETPPB_ENC_3_ARR_0_FORMAT_CONFIGURATION_TABLE",
                                         "ETPPB_ENC_3_BIT_CRUNCHER_PROGRAM",
                                         "ETPPB_ENC_3_CANDIDATE_HDR_FIFO",
                                         "ETPPB_ENC_3_CONSTANT_TABLE",
                                         "ETPPB_ENC_3_CONTEXT_FIFO",
                                         "ETPPB_ENC_3_CONTEXT_SELECTION_PER_PORT_PROFILE",
                                         "ETPPB_ENC_3_PREFIX_INDEX_TABLE",
                                         "ETPPB_ENC_4_ARR_0_FORMAT_CONFIGURATION_TABLE",
                                         "ETPPB_ENC_4_BIT_CRUNCHER_PROGRAM",
                                         "ETPPB_ENC_4_CANDIDATE_HDR_FIFO",
                                         "ETPPB_ENC_4_CONSTANT_TABLE",
                                         "ETPPB_ENC_4_CONTEXT_FIFO",
                                         "ETPPB_ENC_4_CONTEXT_SELECTION_PER_PORT_PROFILE",
                                         "ETPPB_ENC_4_PREFIX_INDEX_TABLE",
                                         "ETPPB_ENC_5_ARR_0_FORMAT_CONFIGURATION_TABLE",
                                         "ETPPB_ENC_5_BIT_CRUNCHER_PROGRAM",
                                         "ETPPB_ENC_5_CANDIDATE_HDR_FIFO",
                                         "ETPPB_ENC_5_CONSTANT_TABLE",
                                         "ETPPB_ENC_5_CONTEXT_FIFO",
                                         "ETPPB_ENC_5_CONTEXT_SELECTION_PER_PORT_PROFILE",
                                         "ETPPB_ENC_5_PREFIX_INDEX_TABLE",
                                         "ETPPB_ENC_FORMAT_CONFIGURATION_TABLE",
                                         "ETPPB_FWD_BIT_CRUNCHER_PROGRAM",
                                         "ETPPB_FWD_CANDIDATE_HDR_FIFO",
                                         "ETPPB_FWD_CONTEXT_FIFO",
                                         "ETPPB_MAIN_HEADER_MAP_TABLE",
                                         "ETPPB_MEM_500000",
                                         "ETPPB_MEM_510000",
                                         "ETPPB_MEM_520000",
                                         "ETPPB_MEM_600000",
                                         "ETPPB_MEM_610000",
                                         "ETPPB_MEM_620000",
                                         "ETPPB_MEM_700000",
                                         "ETPPB_MEM_710000",
                                         "ETPPB_MEM_720000",
                                         "ETPPB_MEM_800000",
                                         "ETPPB_MEM_810000",
                                         "ETPPB_MEM_820000",
                                         "ETPPB_MEM_1500000",
                                         "ETPPB_MEM_1510000",
                                         "ETPPB_MEM_1520000",
                                         "ETPPB_MTU_MAP_TABLE",
                                         "ETPPB_NEW_QOS_MAP",
                                         "ETPPB_NWK_QOS_IDX_MAP",
                                         "ETPPB_PROTOCOL_TYPE_COMPRESSED_MAP",
                                         "ETPPB_QOS_DP_MAP",
                                         "ETPPB_SIT_PROFILE_MAP_TABLE",
                                         "ETPPB_SOURCE_ADRS_MAP",
                                         "ETPPB_STP_STATE",
                                         "ETPPB_TERM_BIT_CRUNCHER_PROGRAM",
                                         "ETPPB_TERM_CANDIDATE_HDR_FIFO",
                                         "ETPPB_TERM_CONTEXT_FIFO",
                                         "ETPPB_TRAP_BIT_CRUNCHER_PROGRAM",
                                         "ETPPB_TRAP_BYPASS_FIFO",
                                         "ETPPB_TRAP_CANDIDATE_HDR_FIFO",
                                         "ETPPB_TRAP_CONSTANT_TABLE",
                                         "ETPPB_TRAP_CONTEXT_ENABLERS",
                                         "ETPPB_TRAP_CONTEXT_FIFO",
                                         "ETPPB_TRAP_CONTEXT_SELECTION_CAM",
                                         "ETPPB_TRAP_CONTEXT_SELECTION_PER_PORT_PROFILE",
                                         "ETPPB_TRAP_ORIGINAL_FTMH_FIFO",
                                         "ETPPB_TRAP_OUTCOME_FIFO",
                                         "ETPPB_TRAP_PER_PP_PORT_TABLE",
                                         "ETPPB_VID_MIRROR_PROFILE_TABLE",
                                         "ETPPB_VLAN_EDIT_PROFILE_MAP_TABLE",
                                         "ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_0",
                                         "ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_1",
                                         "ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_2",
                                         "ETPPC_ADDITIONAL_HEADERS_PROFILE_MAP",
                                         "ETPPC_BIER_BIT_MASK_FIFO",
                                         "ETPPC_CFG_EM_ACCESS_CMD",
                                         "ETPPC_CFG_ENC_MAP_PROTOCOL_QOS",
                                         "ETPPC_CFG_FWD_MAP_PROTOCOL_QOS",
                                         "ETPPC_CFG_INLIF_DP_PROFILE_MAP",
                                         "ETPPC_CFG_TERM_MAP_PROTOCOL_QOS",
                                         "ETPPC_CURRENT_NEXT_PROTOCOL_MAP",
                                         "ETPPC_EDITING_PER_PORT_TABLE",
                                         "ETPPC_ENCAPSULATION_1_CONTEXT_ENABLERS",
                                         "ETPPC_ENCAPSULATION_1_CONTEXT_SELECTION_CAM",
                                         "ETPPC_ENCAPSULATION_1_DATA_FIFO",
                                         "ETPPC_ENCAPSULATION_2_CONTEXT_SELECTION_CAM",
                                         "ETPPC_ENC_1_ARR_0_FORMAT_CONFIGURATION_TABLE",
                                         "ETPPC_ENC_1_CONSTANT_TABLE",
                                         "ETPPC_ENC_1_CONTEXT_SELECTION_PER_PORT_PROFILE",
                                         "ETPPC_ENC_1_PREFIX_INDEX_TABLE",
                                         "ETPPC_ENC_2_CONTEXT_SELECTION_PER_PORT_PROFILE",
                                         "ETPPC_ENC_FORMAT_CONFIGURATION_TABLE",
                                         "ETPPC_ESEM_DEFAULT_RESULT_TABLE",
                                         "ETPPC_ESEM_RESULT_FIFO",
                                         "ETPPC_ETH_OAM_OPCODE_MAP",
                                         "ETPPC_ETPPC_DEBUG_UNIT",
                                         "ETPPC_EXEM_RESULT_FIFO",
                                         "ETPPC_FORWARDING_CONTEXT_ENABLERS",
                                         "ETPPC_FORWARDING_CONTEXT_SELECTION_CAM",
                                         "ETPPC_FORWARDING_FORMAT_CONFIGURATION_TABLE_0",
                                         "ETPPC_FORWARDING_FORMAT_CONFIGURATION_TABLE_1",
                                         "ETPPC_FORWARDING_PREFIX_INDEX_TABLE",
                                         "ETPPC_FWD_BYPASS_FIFO",
                                         "ETPPC_FWD_CONSTANT_TABLE",
                                         "ETPPC_FWD_MAP_EGRESS_VLAN_EDITING_TABLE",
                                         "ETPPC_FWD_MAP_EGRESS_VLAN_EDIT_COMMAND_TABLE",
                                         "ETPPC_FWD_PLUS_1_REMARKING_TABLE",
                                         "ETPPC_INLIF_ORIENTATION_MAPPING",
                                         "ETPPC_IVEC_TABLE",
                                         "ETPPC_LATENCY_PROFILE_TABLE",
                                         "ETPPC_LAYER_NWK_QOS_TABLE",
                                         "ETPPC_LLVP_TABLE",
                                         "ETPPC_MAIN_HEADER_MAP_TABLE",
                                         "ETPPC_MAP_FWD_QOS_DP_TO_TYPE_FWD",
                                         "ETPPC_MAX_LATENCY_TRACK",
                                         "ETPPC_MEM_0",
                                         "ETPPC_MEM_10000",
                                         "ETPPC_MEM_20000",
                                         "ETPPC_MEM_140000",
                                         "ETPPC_MEM_150000",
                                         "ETPPC_MEM_160000",
                                         "ETPPC_MEM_180000",
                                         "ETPPC_MEM_190000",
                                         "ETPPC_MEM_1A0000",
                                         "ETPPC_MTU_MAP_TABLE",
                                         "ETPPC_MY_CFM_MAC_TABLE",
                                         "ETPPC_NEW_QOS_MAP",
                                         "ETPPC_NWK_QOS_IDX_MAP",
                                         "ETPPC_OAMA",
                                         "ETPPC_OAMB",
                                         "ETPPC_OAM_COUNTER_DISABLE_MAP",
                                         "ETPPC_OAM_KEY_TABLE",
                                         "ETPPC_OAM_MP_TYPE_MAP",
                                         "ETPPC_OEM_RESULT_FIFO",
                                         "ETPPC_PCP_DEI_DP_MAPPING_TABLE",
                                         "ETPPC_PROTECTION_TABLE",
                                         "ETPPC_PROTOCOL_TYPE_COMPRESSED_MAP",
                                         "ETPPC_QOS_DP_MAP",
                                         "ETPPC_SIT_PROFILE_MAP_TABLE",
                                         "ETPPC_SOURCE_ADRS_MAP",
                                         "ETPPC_TERMINATION_CONTEXT_ENABLERS",
                                         "ETPPC_TERM_CONSTANT_TABLE",
                                         "ETPPC_TERM_ETPS_ARR_1_CONFIGURATION",
                                         "ETPPC_TERM_ETPS_ARR_2_CONFIGURATION",
                                         "ETPPC_TERM_ETPS_ARR_PREFIX_TABLE",
                                         "ETPPC_TERM_PIPE_FIFO_1",
                                         "ETPPC_TERM_PIPE_FIFO_2",
                                         "ETPPC_VLAN_EDIT_PROFILE_MAP_TABLE",
                                         "ETPPC_VSD_RESULT_FIFO",
                                         "EVNT_BINNING_TABLE",
                                         "EVNT_CMIC_ENG_PROPERTIES",
                                         "EVNT_CONTEXT_PROPERTIES",
                                         "EVNT_DATA_BUFFER_RX",
                                         "EVNT_DATA_BUFFER_TX",
                                         "EVNT_EVENTS_MAIN_MEM",
                                         "EVNT_EVENTS_MAIN_MEM_BANK",
                                         "EVNT_PROFILE_TABLE",
                                         "EVNT_SPACE_REGIONS",
                                         "EVNT_TRANSACTION_ENGINE_BIT_MAPPING",
                                         "EVNT_TX_EVENT_ID_TO_CONTEXT_ID_MAP",
                                         "FCR_EFMSM",
                                         "FCR_EFMS_SOURCE_PIPE",
                                         "FCR_FCR_CRM_0",
                                         "FCR_FCR_CRM_1",
                                         "FCR_FCR_CRM_2",
                                         "FCR_FCR_CRM_3",
                                         "FCR_FCR_CRM_4",
                                         "FCR_FCR_CRM_5",
                                         "FCR_FCR_CRM_6",
                                         "FCR_LOCAL_FIFOS",
                                         "FCT_FCT_REACH_OUT",
                                         "FDA_AUTO_DOC_NAME_32",
                                         "FDA_AUTO_DOC_NAME_33",
                                         "FDA_AUTO_DOC_NAME_34",
                                         "FDA_AUTO_DOC_NAME_35",
                                         "FDA_FDA_MEMORY_0",
                                         "FDR_AUTO_DOC_NAME_66",
                                         "FDR_AUTO_DOC_NAME_67",
                                         "FDR_AUTO_DOC_NAME_68",
                                         "FDR_AUTO_DOC_NAME_69",
                                         "FDR_AUTO_DOC_NAME_70",
                                         "FDR_AUTO_DOC_NAME_71",
                                         "FDR_AUTO_DOC_NAME_72",
                                         "FDR_AUTO_DOC_NAME_73",
                                         "FDR_AUTO_DOC_NAME_74",
                                         "FDR_FDR_MC",
                                         "FDTL_MCT_PAYLOAD",
                                         "FDT_IN_BAND_MEM",
                                         "FDT_IPT_DESC",
                                         "FDT_IPT_PAYLOAD",
                                         "FDT_MESH_MC",
                                         "FDT_WFD",
                                         "FMAC_RX_FEC_BUFFER_0",
                                         "FMAC_RX_FEC_BUFFER_1",
                                         "FMAC_RX_RRR_CTRL",
                                         "FMAC_RX_RRR_DATA",
                                         "FMAC_RX_RRR_HEADER",
                                         "FMAC_TX_TRR_DATA_HEADER",
                                         "FMAC_TX_TRR_DATA_PAYLOAD",
                                         "FQP_BUF_LINK",
                                         "FQP_DBF_PIPE_FIFO",
                                         "FQP_ETS_CRDT_TABLE",
                                         "FQP_FQP_NIF_PORT_MUX",
                                         "FQP_OTM_METER_CRDT_BALANCE",
                                         "FQP_OTM_METER_NIF_DC",
                                         "FQP_OTM_METER_TABLE",
                                         "FQP_PER_IFC_CFG",
                                         "FQP_PHANTOM_QS_CFG",
                                         "FQP_RCNT",
                                         "FQP_TXQ",
                                         "FQP_TXQ_NO_BUF",
                                         "FSRD_FSRD_PROM_MEM",
                                         "HBC_HBM_PHY_CH_REGISTER_ACCESS",
                                         "HBC_RDR_CHUNK_STORAGE",
                                         "HBC_RDR_INFO_FIFO",
                                         "HBC_READ_DATA_ASYNC_FIFO",
                                         "HBC_READ_DATA_REORDER",
                                         "HBC_READ_PER_BANK_QUEUES",
                                         "HBC_WRITE_DATA_ASYNC_FIFO",
                                         "HBC_WRITE_DATA_BUFFER",
                                         "HBC_WRITE_PER_BANK_QUEUES",
                                         "HBMC_HBM_PHY_CHM_REGISTER_ACCESS",
                                         "ILE_CORE_TX_FIFO_MEM",
                                         "ILE_ILKN_CORE_RX_DESKEW_MEM",
                                         "ILE_ILKN_FEC_RX_DECODER",
                                         "ILE_PORT_0_CPU_ACCESS",
                                         "ILE_PORT_1_CPU_ACCESS",
                                         "ILE_RX_STATS_MEM_0",
                                         "ILE_TX_ELK_RXI",
                                         "ILE_TX_STATS_MEM_0",
                                         "IPS_CRBAL_TH",
                                         "IPS_CRDT_VALUE_SEL",
                                         "IPS_CRDT_WD_TH",
                                         "IPS_EMPTY_Q_CRBAL_TH",
                                         "IPS_FCR_PREF_FIFO",
                                         "IPS_FMS_BYPASS",
                                         "IPS_MEM_180000",
                                         "IPS_MEM_200000",
                                         "IPS_MEM_1A0000",
                                         "IPS_MEM_1C0000",
                                         "IPS_MEM_1E0000",
                                         "IPS_MEM_2E0000",
                                         "IPS_QDESC",
                                         "IPS_QFM",
                                         "IPS_QM_RPRT_FIFO",
                                         "IPS_QSIZE_TH",
                                         "IPS_QSPM",
                                         "IPS_QTYPE",
                                         "IPS_SLOW_FACTOR_TH",
                                         "IPS_SPM",
                                         "IPS_TIME_STAMP_MEMORY",
                                         "IPT_CGM_S_2D_CMD_RXI",
                                         "IPT_CGM_TX_CMD_RXI",
                                         "IPT_DBLF",
                                         "IPT_DDEL_EOBFIF",
                                         "IPT_DQCF",
                                         "IPT_ITE_FABRIC_PEF",
                                         "IPT_ITE_FABRIC_WDF",
                                         "IPT_MOP_MIX_SELFIF",
                                         "IPT_MOP_SELFIF",
                                         "IPT_PCP_ACF",
                                         "IPT_PCP_CFG",
                                         "IPT_PEND_BUFF_FIFO",
                                         "IPT_PER_DTQ_GIPT_CFG",
                                         "IPT_PER_GIPT_SHAPER_CFG",
                                         "IPT_PER_SHAPER_CFG",
                                         "IPT_PRIORITY_BITS_MAPPING_2_FDT",
                                         "IPT_RDF_MIXD_FIFO",
                                         "IPT_RDF_SRAM_FIFO",
                                         "IPT_RRF_SELFIF",
                                         "IPT_RRF_SRAM",
                                         "IPT_SCS_EOBFIF_MIX",
                                         "IPT_SCS_EOBFIF_SRM",
                                         "IPT_SCS_OCB_EOBFIF",
                                         "IPT_SCS_SELFIF",
                                         "IPT_SHAPER_FMC_CFG",
                                         "IPT_SRAM_DEL_Q",
                                         "IPT_S_2D_DBLF",
                                         "IPT_S_2D_DQCF",
                                         "IPT_S_2D_PEND_BUFF_FIFO",
                                         "IQM_PDQ_SEQ_NUM",
                                         "IQM_QM_RPRT_FIFO",
                                         "IQM_TO_DRAM_STATE",
                                         "IQM_TO_FABRIC_STATE",
                                         "IQM_TX_CMD_ORDER_FIFO",
                                         "IRE_CPU_TDM_CTXT_MAP",
                                         "IRE_CTXT_MAP",
                                         "IRE_CTXT_MEM_CTRL",
                                         "IRE_CTXT_MEM_DATA",
                                         "IRE_HPF_MEM",
                                         "IRE_LAST_RECEIVED_PACKET",
                                         "IRE_NIF_PORT_TO_CTXT_BIT_MAP",
                                         "IRE_NIF_RXI_MEM",
                                         "IRE_PEF_MEM_CTRL",
                                         "IRE_PEF_MEM_DATA",
                                         "IRE_PKT_SRC_TO_CHANNEL_MAP",
                                         "IRE_PORT_TO_BASE_ADDRESS_MAP",
                                         "IRE_PPLB_CFG",
                                         "IRE_RCY_RXI_MEM",
                                         "IRE_SAT_RXI_MEM",
                                         "IRE_SAT_TDM_CTXT_MAP",
                                         "IRE_TAG_SWAP_CFG",
                                         "IRE_TDM_CONFIG",
                                         "IRE_WDF_MEM_CTRL",
                                         "IRE_WDF_MEM_DATA",
                                         "ITPP_MAX_LATENCY",
                                         "ITPP_PACKET_LATENCY_MEASUREMENT",
                                         "ITPP_SNIFF_SYS_HEADER_INFO",
                                         "ITPP_VOQ_QUARTET",
                                         "KAPS_BUCKET_MEMORY",
                                         "KAPS_RPB_ADS",
                                         "KAPS_RPB_TCAM_CPU_CMD",
                                         "KAPS_RPB_TCAM_CPU_COMMAND",
                                         "KAPS_RPB_TCAM_CPU_REP",
                                         "KAPS_RPB_TCAM_HIT_INDICATION",
                                         "KAPS_TCAM_ECC_MEMORY",
                                         "KAPS_TCAM_HIT_INDICATION",
                                         "MACT_APP_DB_MAP",
                                         "MACT_CPU_MRQ_POP_INTERFACE",
                                         "MACT_FID_MANAGEMENT_CONTROL_FIFO",
                                         "MACT_FID_POINTER_INFO",
                                         "MACT_FID_PROFILE_INFO",
                                         "MACT_LARGE_EM_AGING_CONFIGURATION_TABLE",
                                         "MACT_LARGE_EM_EMC_RXI_FIFO",
                                         "MACT_LARGE_EM_EVENT_FIFO",
                                         "MACT_LARGE_EM_LELA_RXI_FIFO",
                                         "MACT_LARGE_EM_LELB_RXI_FIFO",
                                         "MACT_LARGE_EM_MANAGEMENT_REQUEST_FIFO",
                                         "MACT_LARGE_EM_REPLY_FIFO",
                                         "MACT_MRQ_ARR_CFG",
                                         "MACT_VSI_COUNTERS",
                                         "MACT_VSI_PROFILES",
                                         "MCP_ENG_DB_A_EXT_MEM",
                                         "MCP_ENG_DB_A_MEM",
                                         "MCP_ENG_DB_B_MEM",
                                         "MCP_ENG_DB_C_EXT_MEM",
                                         "MCP_ENG_DB_C_MEM",
                                         "MDB_EEDB_ABK_BANK",
                                         "MDB_EEDB_ENTRY_BANK",
                                         "MDB_EOEM_0",
                                         "MDB_EOEM_1",
                                         "MDB_EOEM_0_DELAY_LINE_0",
                                         "MDB_EOEM_1_DELAY_LINE_0",
                                         "MDB_EOEM_MANAGMENT_TABLE_0",
                                         "MDB_EOEM_MANAGMENT_TABLE_1",
                                         "MDB_EOEM_OVF_CAM_0",
                                         "MDB_EOEM_OVF_CAM_1",
                                         "MDB_EOEM_STEP_TABLE_0",
                                         "MDB_EOEM_STEP_TABLE_1",
                                         "MDB_EOEM_TID_ATR_0",
                                         "MDB_EOEM_TID_ATR_1",
                                         "MDB_ESEM",
                                         "MDB_ESEM_DELAY_LINE_0",
                                         "MDB_ESEM_MANAGMENT_TABLE",
                                         "MDB_ESEM_OVF_CAM",
                                         "MDB_ESEM_STEP_TABLE",
                                         "MDB_ESEM_TID_ATR",
                                         "MDB_EXEM_1",
                                         "MDB_EXEM_2",
                                         "MDB_EXEM_3",
                                         "MDB_EXEM_4",
                                         "MDB_EXEM_1_DELAY_LINE_0",
                                         "MDB_EXEM_1_MANAGMENT_TABLE",
                                         "MDB_EXEM_1_OVF_CAM",
                                         "MDB_EXEM_1_STEP_TABLE",
                                         "MDB_EXEM_1_TID_ATR",
                                         "MDB_EXEM_2_DELAY_LINE_0",
                                         "MDB_EXEM_2_MANAGMENT_TABLE",
                                         "MDB_EXEM_2_OVF_CAM",
                                         "MDB_EXEM_2_STEP_TABLE",
                                         "MDB_EXEM_2_TID_ATR",
                                         "MDB_EXEM_3_AGING",
                                         "MDB_EXEM_3_DELAY_LINE_0",
                                         "MDB_EXEM_3_DELAY_LINE_1",
                                         "MDB_EXEM_3_FLUSH_DATA",
                                         "MDB_EXEM_3_FLUSH_TCAM",
                                         "MDB_EXEM_3_LEARNING_BUFFER",
                                         "MDB_EXEM_3_LEARNING_FIFO",
                                         "MDB_EXEM_3_MANAGMENT_TABLE",
                                         "MDB_EXEM_3_OVF_CAM",
                                         "MDB_EXEM_3_OVF_CAM_AGING",
                                         "MDB_EXEM_3_STEP_TABLE",
                                         "MDB_EXEM_3_TID_ATR",
                                         "MDB_EXEM_4_AGING",
                                         "MDB_EXEM_4_DELAY_LINE_0",
                                         "MDB_EXEM_4_DELAY_LINE_1",
                                         "MDB_EXEM_4_FLUSH_DATA",
                                         "MDB_EXEM_4_FLUSH_TCAM",
                                         "MDB_EXEM_4_LEARNING_BUFFER",
                                         "MDB_EXEM_4_LEARNING_FIFO",
                                         "MDB_EXEM_4_MANAGMENT_TABLE",
                                         "MDB_EXEM_4_OVF_CAM",
                                         "MDB_EXEM_4_OVF_CAM_AGING",
                                         "MDB_EXEM_4_STEP_TABLE",
                                         "MDB_EXEM_4_TID_ATR",
                                         "MDB_GLEM_0",
                                         "MDB_GLEM_1",
                                         "MDB_GLEM_0_DELAY_LINE_0",
                                         "MDB_GLEM_1_DELAY_LINE_0",
                                         "MDB_GLEM_MANAGMENT_TABLE_0",
                                         "MDB_GLEM_MANAGMENT_TABLE_1",
                                         "MDB_GLEM_OVF_CAM_0",
                                         "MDB_GLEM_OVF_CAM_1",
                                         "MDB_GLEM_STEP_TABLE_0",
                                         "MDB_GLEM_STEP_TABLE_1",
                                         "MDB_GLEM_TID_ATR_0",
                                         "MDB_GLEM_TID_ATR_1",
                                         "MDB_IOEM_0",
                                         "MDB_IOEM_1",
                                         "MDB_IOEM_0_DELAY_LINE_0",
                                         "MDB_IOEM_1_DELAY_LINE_0",
                                         "MDB_IOEM_MANAGMENT_TABLE_0",
                                         "MDB_IOEM_MANAGMENT_TABLE_1",
                                         "MDB_IOEM_OVF_CAM_0",
                                         "MDB_IOEM_OVF_CAM_1",
                                         "MDB_IOEM_STEP_TABLE_0",
                                         "MDB_IOEM_STEP_TABLE_1",
                                         "MDB_IOEM_TID_ATR_0",
                                         "MDB_IOEM_TID_ATR_1",
                                         "MDB_ISEM_1",
                                         "MDB_ISEM_2",
                                         "MDB_ISEM_3",
                                         "MDB_ISEM_1_DELAY_LINE_0",
                                         "MDB_ISEM_1_MANAGMENT_TABLE",
                                         "MDB_ISEM_1_OVF_CAM",
                                         "MDB_ISEM_1_STEP_TABLE",
                                         "MDB_ISEM_1_TID_ATR",
                                         "MDB_ISEM_2_DELAY_LINE_0",
                                         "MDB_ISEM_2_MANAGMENT_TABLE",
                                         "MDB_ISEM_2_OVF_CAM",
                                         "MDB_ISEM_2_STEP_TABLE",
                                         "MDB_ISEM_2_TID_ATR",
                                         "MDB_ISEM_3_DELAY_LINE_0",
                                         "MDB_ISEM_3_MANAGMENT_TABLE",
                                         "MDB_ISEM_3_OVF_CAM",
                                         "MDB_ISEM_3_STEP_TABLE",
                                         "MDB_ISEM_3_TID_ATR",
                                         "MDB_KAPS_1_DELAY_LINE_0",
                                         "MDB_KAPS_1_DELAY_LINE_1",
                                         "MDB_KAPS_2_DELAY_LINE_0",
                                         "MDB_KAPS_2_DELAY_LINE_1",
                                         "MDB_LEM",
                                         "MDB_LEM_AGING",
                                         "MDB_LEM_DELAY_LINE_0",
                                         "MDB_LEM_DELAY_LINE_1",
                                         "MDB_LEM_FLUSH_DATA",
                                         "MDB_LEM_FLUSH_TCAM",
                                         "MDB_LEM_MANAGMENT_TABLE",
                                         "MDB_LEM_OVF_CAM",
                                         "MDB_LEM_OVF_CAM_AGING",
                                         "MDB_LEM_STEP_TABLE",
                                         "MDB_LEM_TID_ATR",
                                         "MDB_MC_ID",
                                         "MDB_MC_ID_DELAY_LINE_0",
                                         "MDB_MC_ID_MANAGMENT_TABLE",
                                         "MDB_MC_ID_OVF_CAM",
                                         "MDB_MC_ID_STEP_TABLE",
                                         "MDB_MC_ID_TID_ATR",
                                         "MDB_PHASE_MAP",
                                         "MDB_RMEP",
                                         "MDB_RMEP_DELAY_LINE_0",
                                         "MDB_RMEP_MANAGMENT_TABLE",
                                         "MDB_RMEP_OVF_CAM",
                                         "MDB_RMEP_STEP_TABLE",
                                         "MDB_RMEP_TID_ATR",
                                         "MRPS_EGR_ENG_PRFCFG",
                                         "MRPS_EGR_ENG_PTR_MAP",
                                         "MRPS_EGR_FINAL_RSLV_COLOR",
                                         "MRPS_EGR_RSLV_COLOR",
                                         "MRPS_ING_ENG_HAPM",
                                         "MRPS_ING_ENG_HCPM",
                                         "MRPS_ING_ENG_PP_PORT_MAP",
                                         "MRPS_ING_ENG_PRFCFG",
                                         "MRPS_ING_ENG_PTR_MAP",
                                         "MRPS_ING_FINAL_RSLV_COLOR",
                                         "MRPS_ING_GLBL_ENG_DB",
                                         "MRPS_ING_GLBL_ENG_HAPM",
                                         "MRPS_ING_GLBL_ENG_HCPM",
                                         "MRPS_ING_GLBL_ENG_PP_PORT_MAP",
                                         "MRPS_ING_GLBL_ENG_PRFCFG",
                                         "MRPS_ING_RSLV_COLOR",
                                         "MRPS_MEM_220000",
                                         "MTM_EGR_0_MCH_REP_REQ_RXI",
                                         "MTM_EGR_0_MCL_REP_REQ_RXI",
                                         "MTM_EGR_0_TDM_REP_REQ_RXI",
                                         "MTM_EGR_0_UC_REP_REQ_RXI",
                                         "MTM_EGR_1_MCH_REP_REQ_RXI",
                                         "MTM_EGR_1_MCL_REP_REQ_RXI",
                                         "MTM_EGR_1_TDM_REP_REQ_RXI",
                                         "MTM_EGR_1_UC_REP_REQ_RXI",
                                         "MTM_EGR_BITMAP_MAPPING_TABLE_A",
                                         "MTM_EGR_BITMAP_MAPPING_TABLE_B",
                                         "MTM_ING_0_MCH_REP_REQ_RXI",
                                         "MTM_ING_0_MCL_REP_REQ_RXI",
                                         "MTM_ING_1_MCH_REP_REQ_RXI",
                                         "MTM_ING_1_MCL_REP_REQ_RXI",
                                         "MTM_ING_BITMAP_MAPPING_TABLE",
                                         "MTM_MCDB",
                                         "MTM_MCDB_FORMAT_BIER_EGR_INFO",
                                         "MTM_MCDB_FORMAT_BIER_ING_INFO",
                                         "MTM_MCDB_FORMAT_BITMAP",
                                         "MTM_MCDB_FORMAT_BITMAP_PTR",
                                         "MTM_MCDB_FORMAT_DOUBLE",
                                         "MTM_MCDB_FORMAT_LINK_LIST",
                                         "MTM_MCDB_FORMAT_SINGLE",
                                         "MTM_MCDB_FORMAT_TDM",
                                         "MTM_MCDB_FORMAT_X_4_BITMAP",
                                         "OAMP_CLS_FLEX_CRC_TCAM",
                                         "OAMP_CLS_TRAP_CODE_TCAM",
                                         "OAMP_DM_TRIGER",
                                         "OAMP_FLEX_VER_MASK_TEMP",
                                         "OAMP_ITR_DATA_FIFO",
                                         "OAMP_ITR_PKT_FIFO",
                                         "OAMP_LMM_DA_NIC_TABLE",
                                         "OAMP_LOCAL_PORT_2_SYSTEM_PORT",
                                         "OAMP_MEM_290000",
                                         "OAMP_MEP_DB",
                                         "OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP",
                                         "OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP_SHORT_STATIC_MDB_FORMAT",
                                         "OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP",
                                         "OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP_SHORT_STATIC_MDB_FORMAT",
                                         "OAMP_MEP_DB_BFD_ON_MPLS",
                                         "OAMP_MEP_DB_BFD_ON_MPLS_SHORT_STATIC_MDB_FORMAT",
                                         "OAMP_MEP_DB_BFD_ON_PWE",
                                         "OAMP_MEP_DB_BFD_ON_PWE_SHORT_STATIC_MDB_FORMAT",
                                         "OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_1",
                                         "OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_2",
                                         "OAMP_MEP_DB_BFD_SHORT_FORMAT",
                                         "OAMP_MEP_DB_CCM_ETH_SHORT_STATIC_MDB_FORMAT",
                                         "OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_1",
                                         "OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_2",
                                         "OAMP_MEP_DB_CCM_Y_1731_SHORT_FORMAT",
                                         "OAMP_MEP_DB_DM_STAT_ONE_WAY",
                                         "OAMP_MEP_DB_DM_STAT_TWO_WAY",
                                         "OAMP_MEP_DB_EXTRA_DATA_IN_MDB_HEADER",
                                         "OAMP_MEP_DB_EXTRA_DATA_IN_MDB_PAYLOAD",
                                         "OAMP_MEP_DB_EXT_DATA_HDR",
                                         "OAMP_MEP_DB_EXT_DATA_PLD",
                                         "OAMP_MEP_DB_LM_DB",
                                         "OAMP_MEP_DB_LM_STAT",
                                         "OAMP_MEP_DB_OFFLOADED_FORMAT_PART_1",
                                         "OAMP_MEP_DB_OFFLOADED_FORMAT_PART_2",
                                         "OAMP_MEP_DB_RFC_6374_ON_MPLSTP",
                                         "OAMP_MEP_DB_Y_1731_ON_MPLSTP",
                                         "OAMP_MEP_DB_Y_1731_ON_MPLSTP_SHORT_STATIC_MDB_FORMAT",
                                         "OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_1",
                                         "OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_2",
                                         "OAMP_MEP_DB_Y_1731_ON_PWE",
                                         "OAMP_MEP_DB_Y_1731_ON_PWE_SHORT_STATIC_MDB_FORMAT",
                                         "OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_1",
                                         "OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_2",
                                         "OAMP_MEP_PROFILE",
                                         "OAMP_MEP_SCAN_PROFILE",
                                         "OAMP_OLD_ETH_FORMAT",
                                         "OAMP_OPCODE_FOR_CNT",
                                         "OAMP_PE_0_FDBK_FIFO",
                                         "OAMP_PE_0_PROG_TCAM",
                                         "OAMP_PE_1_FDBK_FIFO",
                                         "OAMP_PE_1_PROG_TCAM",
                                         "OAMP_PE_GEN_MEM",
                                         "OAMP_PE_INPUT_CNTL_FIFO_1",
                                         "OAMP_PE_INPUT_CNTL_FIFO_2",
                                         "OAMP_PE_PROGRAM",
                                         "OAMP_PROG_TCAM_PUNT_KEY",
                                         "OAMP_PROG_TCAM_TX_KEY",
                                         "OAMP_RFC_FILTER",
                                         "OAMP_RMEP_DATABASE",
                                         "OAMP_RMEP_DB",
                                         "OAMP_RMEP_DB_EXTERNAL",
                                         "OAMP_RMEP_INDEX_ACC",
                                         "OAMP_RSP_FIRST_DATA_FIFO",
                                         "OAMP_RSP_OUT_DATA_FIFO",
                                         "OAMP_RSP_TCAM",
                                         "OAMP_RXB_INPUT_DATA_FIFO",
                                         "OAMP_RXB_INPUT_DECISION_FIFO",
                                         "OAMP_RXB_OUTPUT_DATA_FIFO",
                                         "OAMP_RXP_LMM_DA_NIC_TBL_FIFO",
                                         "OAMP_RXP_LOCAL_MEP_PART_1_FIFO",
                                         "OAMP_RXP_LOCAL_MEP_PART_2_FIFO",
                                         "OAMP_RXP_LOCAL_MEP_PART_3_FIFO",
                                         "OAMP_RXP_LOCAL_R_MEP_PART_1_FIFO",
                                         "OAMP_RXP_LOCAL_R_MEP_PART_2_FIFO",
                                         "OAMP_RXP_LOC_2_SYS_PORT_TBL_FIFO",
                                         "OAMP_RXP_MDB_MEP_PART_1_PART_2_FIFO",
                                         "OAMP_RXP_MDB_MEP_PART_3_PART_4_FIFO",
                                         "OAMP_RXP_MDB_R_MEP_PART_2_FIFO",
                                         "OAMP_RXP_MEP_PROFILE_TBL_FIFO",
                                         "OAMP_RXP_PARSER_DATA_FIFO",
                                         "OAMP_RXP_R_MEP_INDEX_FIFO",
                                         "OAMP_RXP_TEMP_PARSER_DATA_FIFO",
                                         "OAMP_RXP_UMC_TBL_FIFO",
                                         "OAMP_RX_OAM_ID_TCAM",
                                         "OAMP_SAT_DATA_FIFO_MEM",
                                         "OAMP_SAT_EVENT_FIFO_MEM",
                                         "OAMP_SAT_RXI_CORE_0_MEM",
                                         "OAMP_SAT_RXI_CORE_1_MEM",
                                         "OAMP_SAT_RX_FLOW_10_SEC_ACCUM_STATS",
                                         "OAMP_SAT_RX_FLOW_10_SEC_BIN_STATS",
                                         "OAMP_SAT_RX_FLOW_10_SEC_STATS",
                                         "OAMP_SAT_RX_FLOW_1_SEC_ACCUM_STATS",
                                         "OAMP_SAT_RX_FLOW_1_SEC_BIN_STATS",
                                         "OAMP_SAT_RX_FLOW_1_SEC_STATS",
                                         "OAMP_SAT_RX_FLOW_ACCUM_STATS_1",
                                         "OAMP_SAT_RX_FLOW_ACCUM_STATS_2",
                                         "OAMP_SAT_RX_FLOW_ACCUM_STATS_3",
                                         "OAMP_SAT_RX_FLOW_ACCUM_STATS_4",
                                         "OAMP_SAT_RX_FLOW_ID",
                                         "OAMP_SAT_RX_FLOW_PARAMS",
                                         "OAMP_SAT_TX_GEN_PKT_PARAMS_1_EVEN",
                                         "OAMP_SAT_TX_GEN_PKT_PARAMS_1_ODD",
                                         "OAMP_SAT_TX_GEN_PKT_PARAMS_2_EVEN",
                                         "OAMP_SAT_TX_GEN_PKT_PARAMS_2_ODD",
                                         "OAMP_TXM_DATA_FIFO_MEMORY",
                                         "OAMP_TXM_LENGTH_FIFO_MEMORY",
                                         "OAMP_TXO_DATA_FIFO_MEMORY",
                                         "OAMP_TXO_LENGTH_FIFO",
                                         "OAMP_TXO_REQ_FIFO_MEMORY",
                                         "OAMP_UMC_TABLE",
                                         "OCB_FBM_BANK_MEM",
                                         "OCB_OCBM_BANK",
                                         "OCB_WRITE_RXI_MEM",
                                         "OLP_AUTO_DOC_NAME_4",
                                         "OLP_AUTO_DOC_NAME_5",
                                         "OLP_DSPG_EVR_EVENT_FIFO",
                                         "OLP_DSPR_DMT_EVENT_FIFO",
                                         "OLP_DSP_EVENT_ROUTE",
                                         "PDM_PDB_FBM",
                                         "PDM_PDM",
                                         "PEM_ALU_LEVEL_1_4_OPCODES",
                                         "PEM_ALU_OUT_DBUS_CHUNK_SELECT",
                                         "PEM_ALU_VAR_CONSTRUCTION_0",
                                         "PEM_ALU_VAR_CONSTRUCTION_1",
                                         "PEM_ALU_VAR_CONSTRUCTION_2",
                                         "PEM_CAM_PROGRAM",
                                         "PEM_CAM_SRAM_0",
                                         "PEM_CAM_SRAM_1",
                                         "PEM_CAM_STD_TCAM_0",
                                         "PEM_CAM_STD_TCAM_1",
                                         "PEM_CAM_TCAM_MASTER",
                                         "PEM_MAP_OUT_DBUS_CHUNK_SELECT",
                                         "PEM_MAP_PHYSICAL_ADDRESS_CONSTRUCTION",
                                         "PEM_MAP_SRAM_0",
                                         "PEM_MAP_SRAM_1",
                                         "PEM_MAP_SRAM_2",
                                         "PEM_MAP_SRAM_3",
                                         "PEM_MAP_VIRTUAL_ADDRESS_CONSTRUCTION",
                                         "PEM_PRIO_INITIAL_VALUES",
                                         "PEM_PRIO_OPERATION",
                                         "PEM_PRIO_PROGRAM",
                                         "PM_AM_TABLE",
                                         "PM_RX_LKUP_1588_MEM_400_G",
                                         "PM_RX_LKUP_1588_MEM_MPP_0",
                                         "PM_RX_LKUP_1588_MEM_MPP_1",
                                         "PM_SPEED_ID_TABLE",
                                         "PM_SPEED_PRIORITY_MAP_TBL",
                                         "PM_TX_LKUP_1588_MEM_400_G",
                                         "PM_TX_LKUP_1588_MEM_MPP_0",
                                         "PM_TX_LKUP_1588_MEM_MPP_1",
                                         "PM_UM_TABLE",
                                         "PQP_DCM",
                                         "PQP_DFM",
                                         "PQP_DFM_TDM",
                                         "PQP_FDM",
                                         "PQP_LCD",
                                         "PQP_LCD_TDM",
                                         "PQP_OTM_ATTRIBUTES_TABLE_DEQ",
                                         "PQP_OTM_ATTRIBUTES_TABLE_ENQ",
                                         "PQP_PDM_1",
                                         "PQP_PDM_2",
                                         "PQP_RDM",
                                         "PQP_TC_DP_MAP",
                                         "PQP_WDM",
                                         "RQP_CMS",
                                         "RQP_CRM",
                                         "RQP_FCM",
                                         "RQP_FRM",
                                         "RQP_HDR_FIFO",
                                         "RQP_MBYPASS",
                                         "RQP_MC_SP_TC_MAP",
                                         "RQP_MSC",
                                         "RQP_PCM",
                                         "RQP_PRD",
                                         "RQP_PRF",
                                         "RQP_PRT",
                                         "RQP_RCM",
                                         "RQP_RPDM",
                                         "RQP_RPDMHDR",
                                         "RQP_RSM",
                                         "RQP_SEGM",
                                         "RQP_TSM",
                                         "RQP_USM",
                                         "RTP_UNICAST_DISTRIBUTION_MEMORY",
                                         "RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_CTRL_CELLS",
                                         "RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_DATA_CELLS",
                                         "SCH_BFC_FLOW_BULK_DESCRIPTOR_BFBD",
                                         "SCH_BFC_FLOW_MAPPING_RULES_BFMR",
                                         "SCH_BUCKET_DEFICIT_BDF",
                                         "SCH_CH_NIF_CALENDAR_CONFIGURATION_CNCC",
                                         "SCH_CH_NIF_RATES_CONFIGURATION_CNRC",
                                         "SCH_CIR_SHAPERS_DYNAMIC_TABEL_CSDT",
                                         "SCH_CIR_SHAPERS_STATIC_TABEL_CSST",
                                         "SCH_CIR_SHAPER_CALENDAR_CSC",
                                         "SCH_CL_SCHEDULERS_CONFIGURATION_SCC",
                                         "SCH_CL_SCHEDULERS_TYPE_SCT",
                                         "SCH_DEVICE_RATE_MEMORY_DRM",
                                         "SCH_DSP_2_PORT_MAP_DSPP",
                                         "SCH_DUAL_SHAPER_MEMORY_DSM",
                                         "SCH_DYNAMIC_FLOW_BFC_TABLE_DFBT",
                                         "SCH_FC_MAP_FCM",
                                         "SCH_FLOW_DESCRIPTOR_MEMORY_STATIC_FDMS",
                                         "SCH_FLOW_GROUP_MEMORY_FGM",
                                         "SCH_FLOW_INSTALLED_MEMORY_FIM",
                                         "SCH_FLOW_STATUS_MEMORY_FSM",
                                         "SCH_FLOW_STATUS_MEMORY_FSM_B",
                                         "SCH_FLOW_SUB_FLOW_FSF",
                                         "SCH_FLOW_TO_FIP_MAPPING_FFM",
                                         "SCH_FLOW_TO_QUEUE_MAPPING_FQM",
                                         "SCH_FORCE_STATUS_MESSAGE",
                                         "SCH_HR_SCHEDULER_CONFIGURATION_SHC",
                                         "SCH_MAX_PORT_QUEUE_SIZE_MPQS",
                                         "SCH_MEM_01300000",
                                         "SCH_MEM_01400000",
                                         "SCH_MEM_01500000",
                                         "SCH_MEM_01600000",
                                         "SCH_MEM_01700000",
                                         "SCH_MEM_03000000",
                                         "SCH_MEM_03100000",
                                         "SCH_MEM_03200000",
                                         "SCH_MEM_03300000",
                                         "SCH_MEM_03400000",
                                         "SCH_MEM_03500000",
                                         "SCH_MEM_07300000",
                                         "SCH_MEM_07500000",
                                         "SCH_MEM_30000000",
                                         "SCH_MEM_01A00000",
                                         "SCH_MEM_01B00000",
                                         "SCH_MEM_01C00000",
                                         "SCH_MEM_01F00000",
                                         "SCH_MEM_03A00000",
                                         "SCH_MEM_03B00000",
                                         "SCH_MEM_03C00000",
                                         "SCH_MEM_03D00000",
                                         "SCH_MEM_03E00000",
                                         "SCH_MEM_03F00000",
                                         "SCH_MEM_04D00000",
                                         "SCH_PIR_SHAPERS_DYNAMIC_TABEL_PSDT",
                                         "SCH_PIR_SHAPERS_STATIC_TABEL_PSST",
                                         "SCH_PIR_SHAPER_CALENDAR_PSC",
                                         "SCH_PORT_ENABLE_PORTEN",
                                         "SCH_PORT_GROUP_PFGM",
                                         "SCH_PORT_QUEUE_SIZE_PQS",
                                         "SCH_PORT_SCHEDULER_MAP_PSM",
                                         "SCH_PORT_SCHEDULER_WEIGHTS_PSW",
                                         "SCH_QPAIR_TO_PORT_MAP_QPM",
                                         "SCH_RCI_CREDIT_JITTER_HIGH_MAP",
                                         "SCH_RCI_CREDIT_JITTER_LOW_MAP",
                                         "SCH_RCI_UNLINK_FLOW_TH_MAP",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_2",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_16",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_17",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_18",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_19",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_20",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_21",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_22",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_23",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_24",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_25",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_26",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_27",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_28",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_29",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_30",
                                         "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_31",
                                         "SCH_SCHEDULER_ENABLE_MEMORY_SEM",
                                         "SCH_SCHEDULER_ENABLE_MEMORY_SEM_B",
                                         "SCH_SCHEDULER_INIT",
                                         "SCH_SCH_FCR_RXI",
                                         "SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS",
                                         "SCH_SHARED_DEVICE_RATE_SHARED_DRM",
                                         "SCH_SLOW_FACTOR_MEMORY_SFM",
                                         "SCH_SLOW_SCALE_A_SSA",
                                         "SCH_SLOW_SCALE_B_SSB",
                                         "SCH_TOKEN_MEMORY_CONTROLLER_TMC",
                                         "SIF_BILLING_CGM_INPUT_MEM",
                                         "SIF_BILLING_EGR_INPUT_MEM",
                                         "SIF_QSIZE_CGM_INPUT_MEM",
                                         "SIF_ST_PORT_MEM",
                                         "SPB_BUF_LINK",
                                         "SPB_CONTEXT_MRU",
                                         "SPB_CONTEXT_PROFILE_MAP",
                                         "SPB_COUNTERS",
                                         "SPB_COUNTERS_SHADOW",
                                         "SPB_DEL_CMD_RXI",
                                         "SPB_IRE_RXI_CTRL",
                                         "SPB_IRE_RXI_DATA",
                                         "SPB_PACKET_REJECT_CFG",
                                         "SPB_PKT_RLS_RXI",
                                         "SPB_PSF",
                                         "SPB_PSM",
                                         "SPB_RCNT",
                                         "SPB_REL_BUFF_FIFO",
                                         "SPB_REL_RPRT_FIFO",
                                         "SPB_RSM",
                                         "SPB_S_2D_PDQ_RXI",
                                         "SPB_S_2D_RPC_SORT_FIFO",
                                         "SPB_S_2D_TCF",
                                         "SPB_S_2F_PDQ_RXI",
                                         "SPB_S_2F_RPC_SORT_FIFO",
                                         "SPB_S_2F_TCF",
                                         "SPB_TX_CMD_RPRT",
                                         "SQM_DEQ_QSTATE_PENDING_FIFO",
                                         "SQM_DEQ_READ_WEIGHT",
                                         "SQM_ENQ_COMMAND_RXI",
                                         "SQM_PDB_LINK_LIST",
                                         "SQM_PDM",
                                         "SQM_QUEUE_DATA_MEMORY",
                                         "SQM_TX_BUNDLE_MEMORY",
                                         "SQM_TX_PACKET_DESCRIPTOR_FIFOS_MEMORY",
                                         "TCAM_TCAM_ACCESS_PROFILE",
                                         "TCAM_TCAM_ACTION",
                                         "TCAM_TCAM_ACTION_HIT_INDICATION",
                                         "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_24",
                                         "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_25",
                                         "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_26",
                                         "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_27",
                                         "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_28",
                                         "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_29",
                                         "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_30",
                                         "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_31",
                                         "TCAM_TCAM_ACTION_SMALL_24",
                                         "TCAM_TCAM_ACTION_SMALL_25",
                                         "TCAM_TCAM_ACTION_SMALL_26",
                                         "TCAM_TCAM_ACTION_SMALL_27",
                                         "TCAM_TCAM_ACTION_SMALL_28",
                                         "TCAM_TCAM_ACTION_SMALL_29",
                                         "TCAM_TCAM_ACTION_SMALL_30",
                                         "TCAM_TCAM_ACTION_SMALL_31",
                                         "TCAM_TCAM_BANK",
                                         "TCAM_TCAM_BANK_COMMAND",
                                         "TCAM_TCAM_BANK_REPLY",
                                         "TCAM_TCAM_ENTRY_ECC",
                                         "TCAM_TCAM_ENTRY_ECC_SMALL_12",
                                         "TCAM_TCAM_ENTRY_ECC_SMALL_13",
                                         "TCAM_TCAM_ENTRY_ECC_SMALL_14",
                                         "TCAM_TCAM_ENTRY_ECC_SMALL_15",
                                         "TCAM_TCAM_PD_PROFILE",
                                         "TDU_DS_CHANNEL_ORDER_FIFO",
                                         "TDU_DS_READ_REQ_RXI",
                                         "TDU_DS_WRITE_DATA_RXI",
                                         "TDU_DS_WRITE_REQ_RXI"};

char registers_jericho2[15000][100] = {"APBY_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "APBY_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "APBY_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "APBY_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "APBY_S0_IDM_IDM_ERROR_LOG_ID",
                                         "APBY_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "APBY_S0_IDM_IDM_INTERRUPT_STATUS",
                                         "APBY_S0_IDM_IDM_RESET_CONTROL",
                                         "APBY_S0_IDM_IDM_RESET_READ_ID",
                                         "APBY_S0_IDM_IDM_RESET_STATUS",
                                         "APBY_S0_IDM_IDM_RESET_WRITE_ID",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_ID",
                                         "APBZ_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "APBZ_S0_IDM_IDM_INTERRUPT_STATUS",
                                         "APBZ_S0_IDM_IDM_RESET_CONTROL",
                                         "APBZ_S0_IDM_IDM_RESET_READ_ID",
                                         "APBZ_S0_IDM_IDM_RESET_STATUS",
                                         "APBZ_S0_IDM_IDM_RESET_WRITE_ID",
                                         "ARMCSSYS_M0_IDM_IDM_INTERRUPT_STATUS",
                                         "ARMCSSYS_M0_IDM_IDM_RESET_STATUS",
                                         "ARMCSSYS_M0_IDM_IO_CONTROL_DIRECT",
                                         "ARMCSSYS_M0_IDM_IO_STATUS",
                                         "ARMCSSYS_M0_IDM_RESET_CONTROL",
                                         "AVS_AVS_REG_HW_MNTR_AC_DCN_CEN_ROSC_0",
                                         "AVS_AVS_REG_HW_MNTR_AC_PATGEN_HI_LO_DUR",
                                         "AVS_AVS_REG_HW_MNTR_ADC_SETTLING_TIME",
                                         "AVS_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS",
                                         "AVS_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEAR",
                                         "AVS_AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKS",
                                         "AVS_AVS_REG_HW_MNTR_AVS_SPARE_0",
                                         "AVS_AVS_REG_HW_MNTR_AVS_SPARE_1",
                                         "AVS_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0",
                                         "AVS_AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTR",
                                         "AVS_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0",
                                         "AVS_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_EN",
                                         "AVS_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_EN_1",
                                         "AVS_AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_EN",
                                         "AVS_AVS_REG_HW_MNTR_LAST_MEASURED_SENSOR",
                                         "AVS_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0",
                                         "AVS_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOG",
                                         "AVS_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTR",
                                         "AVS_AVS_REG_HW_MNTR_ROSC_COUNTING_MODE",
                                         "AVS_AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROL",
                                         "AVS_AVS_REG_HW_MNTR_SEQUENCER_INIT",
                                         "AVS_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0",
                                         "AVS_AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTR",
                                         "AVS_AVS_REG_HW_MNTR_SW_CONTROLS",
                                         "AVS_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSY",
                                         "AVS_AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLE",
                                         "AVS_AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLD",
                                         "AVS_AVS_REG_MISC_CONTROL_0",
                                         "AVS_AVS_REG_MISC_CONTROL_1",
                                         "AVS_AVS_REG_MISC_CONTROL_2",
                                         "AVS_AVS_REG_MISC_CONTROL_3",
                                         "AVS_AVS_REG_MISC_STATUS_0",
                                         "AVS_AVS_REG_MISC_STATUS_1",
                                         "AVS_AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUS",
                                         "AVS_AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUS",
                                         "AVS_AVS_REG_PMB_REGISTERS_PMB_TIMEOUT",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROL",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_PWD_CONTROL",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_ILVT_16_THRESHOLD",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_LVT_16_LVT_20_CONTROL",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_LVT_16_LVT_20_COUNT",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_LVT_16_THRESHOLD",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_LVT_20_THRESHOLD",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_MISC_CONTROL",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_SVT_20_ILVT_16_CONTROL",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_SVT_20_ILVT_16_COUNT",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_SVT_20_THRESHOLD",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_ULVT_16_THRESHOLD",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_ULVT_16_ULVT_20_CONTROL",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_ULVT_16_ULVT_20_COUNT",
                                         "AVS_AVS_REG_PMB_SLAVE_AVS_ROSC_ULVT_20_THRESHOLD",
                                         "AVS_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0",
                                         "AVS_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1",
                                         "AVS_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2",
                                         "AVS_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3",
                                         "AVS_AVS_REG_PVT_MNTR_CONFIG_DAC_CODE",
                                         "AVS_AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE",
                                         "AVS_AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODE",
                                         "AVS_AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODE",
                                         "AVS_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRL",
                                         "AVS_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB",
                                         "AVS_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE",
                                         "AVS_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD_1_EN_0",
                                         "AVS_AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD_1_FAULTY",
                                         "AVS_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD_1_CEN_ROSC",
                                         "AVS_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD_1_DIRECTION",
                                         "AVS_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD_2_EN_0",
                                         "AVS_AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD_2_FAULTY",
                                         "AVS_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD_2_CEN_ROSC",
                                         "AVS_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD_2_DIRECTION",
                                         "AVS_AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS",
                                         "AVS_AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUS",
                                         "AVS_AVS_REG_RO_REGISTERS_0_PVT_0_P_85_V0_MNTR_STATUS",
                                         "AVS_AVS_REG_RO_REGISTERS_0_PVT_0_P_85_V1_MNTR_STATUS",
                                         "AVS_AVS_REG_RO_REGISTERS_0_PVT_1P_8_V_MNTR_STATUS",
                                         "AVS_AVS_REG_RO_REGISTERS_0_PVT_1_V_0_MNTR_STATUS",
                                         "AVS_AVS_REG_RO_REGISTERS_0_PVT_1_V_1_MNTR_STATUS",
                                         "AVS_AVS_REG_RO_REGISTERS_0_PVT_3P_3_V_MNTR_STATUS",
                                         "AVS_AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS",
                                         "AVS_AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS",
                                         "AVS_AVS_REG_TEMPERATURE_MONITOR_ENABLE_OVER_TEMPERATURE_RESET",
                                         "AVS_AVS_REG_TEMPERATURE_MONITOR_ENABLE_TEMPERATURE_INTERRUPT_SOU",
                                         "AVS_AVS_REG_TEMPERATURE_MONITOR_SPARE_0",
                                         "AVS_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_IDLE_TIME",
                                         "AVS_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_TEMPERATUR",
                                         "AVS_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_THRESHOLDS",
                                         "AVS_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_MEASUREMENT_STATUS",
                                         "AVS_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_RESET_THRESHOLD",
                                         "AVS_AVS_REG_TEMPERATURE_MONITOR_TP_TMON_TEST_ENABLE",
                                         "AVS_AVS_REG_TOP_CTRL_AVS_CONVERGENCE_STATUS",
                                         "AVS_AVS_REG_TOP_CTRL_AVS_STATUS_IN",
                                         "AVS_AVS_REG_TOP_CTRL_AVS_STATUS_OUT",
                                         "AVS_AVS_REG_TOP_CTRL_MEMORY_ASSIST",
                                         "AVS_AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUS",
                                         "AVS_AVS_REG_TOP_CTRL_MEMORY_STANDBY_DIAG_DEC",
                                         "AVS_AVS_REG_TOP_CTRL_OTP_AVS_INFO",
                                         "AVS_AVS_REG_TOP_CTRL_OTP_STATUS",
                                         "AVS_AVS_REG_TOP_CTRL_PVT_MNTR_1_DAC_CODE",
                                         "AVS_AVS_REG_TOP_CTRL_PVT_MNTR_2_DAC_CODE",
                                         "AVS_AVS_REG_TOP_CTRL_PVT_MNTR_3_DAC_CODE",
                                         "AVS_AVS_REG_TOP_CTRL_PVT_MNTR_4_DAC_CODE",
                                         "AVS_AVS_REG_TOP_CTRL_PVT_MNTR_5_DAC_CODE",
                                         "AVS_AVS_REG_TOP_CTRL_REVID",
                                         "AVS_AVS_REG_TOP_CTRL_RMON_HZ",
                                         "AVS_AVS_REG_TOP_CTRL_RMON_RAWR_EXT",
                                         "AVS_AVS_REG_TOP_CTRL_RMON_RAWR_INT_HZ",
                                         "AVS_AVS_REG_TOP_CTRL_RMON_RAWR_INT_VT",
                                         "AVS_AVS_REG_TOP_CTRL_RMON_VT",
                                         "AVS_AVS_REG_TOP_CTRL_SPARE_HIGH",
                                         "AVS_AVS_REG_TOP_CTRL_SPARE_LOW",
                                         "AVS_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DEC",
                                         "AVS_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DEC",
                                         "AVS_AVS_REG_TOP_CTRL_START_AVS_CPU",
                                         "AVS_AVS_REG_TOP_CTRL_S_2_STANDBY_STATUS",
                                         "AVS_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN",
                                         "AVS_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUS",
                                         "AVS_AVS_REG_TOP_CTRL_VTRAP_STATUS",
                                         "AVS_AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEAR",
                                         "AXIIC_CMCID_M0_AR_B",
                                         "AXIIC_CMCID_M0_AR_P",
                                         "AXIIC_CMCID_M0_AR_R",
                                         "AXIIC_CMCID_M0_AW_B",
                                         "AXIIC_CMCID_M0_AW_P",
                                         "AXIIC_CMCID_M0_AW_R",
                                         "AXIIC_CMCID_M0_FN_MOD",
                                         "AXIIC_CMCID_M0_KI",
                                         "AXIIC_CMCID_M0_MAX_COMB_OT",
                                         "AXIIC_CMCID_M0_MAX_OT",
                                         "AXIIC_CMCID_M0_QOS_CNTL",
                                         "AXIIC_CMCID_M0_QOS_RANGE",
                                         "AXIIC_CMCID_M0_READ_QOS",
                                         "AXIIC_CMCID_M0_TGT_LATENCY",
                                         "AXIIC_CMCID_M0_WRITE_QOS",
                                         "AXIIC_CMICD_S0_FN_MOD_BM_ISS",
                                         "AXIIC_COMPONENT_ID0",
                                         "AXIIC_COMPONENT_ID1",
                                         "AXIIC_COMPONENT_ID2",
                                         "AXIIC_COMPONENT_ID3",
                                         "AXIIC_CR5JTAG_M0_READ_QOS",
                                         "AXIIC_CR5JTAG_M0_WRITE_QOS",
                                         "AXIIC_DMA_M0_AR_B",
                                         "AXIIC_DMA_M0_AR_P",
                                         "AXIIC_DMA_M0_AR_R",
                                         "AXIIC_DMA_M0_AW_B",
                                         "AXIIC_DMA_M0_AW_P",
                                         "AXIIC_DMA_M0_AW_R",
                                         "AXIIC_DMA_M0_FN_MOD",
                                         "AXIIC_DMA_M0_KI",
                                         "AXIIC_DMA_M0_MAX_COMB_OT",
                                         "AXIIC_DMA_M0_MAX_OT",
                                         "AXIIC_DMA_M0_QOS_CNTL",
                                         "AXIIC_DMA_M0_QOS_RANGE",
                                         "AXIIC_DMA_M0_READ_QOS",
                                         "AXIIC_DMA_M0_TGT_LATENCY",
                                         "AXIIC_DMA_M0_WRITE_QOS",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_ADDR_LSB",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_COMPLETE",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_CONTROL",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_FLAGS",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_ID",
                                         "AXIIC_DS_0_IDM_ERROR_LOG_STATUS",
                                         "AXIIC_DS_0_IDM_INTERRUPT_STATUS",
                                         "AXIIC_DS_0_IDM_RESET_READ_ID",
                                         "AXIIC_DS_0_IDM_RESET_STATUS",
                                         "AXIIC_DS_0_IDM_RESET_WRITE_ID",
                                         "AXIIC_DS_1_IDM_ERROR_LOG_ADDR_LSB",
                                         "AXIIC_DS_1_IDM_ERROR_LOG_COMPLETE",
                                         "AXIIC_DS_1_IDM_ERROR_LOG_CONTROL",
                                         "AXIIC_DS_1_IDM_ERROR_LOG_FLAGS",
                                         "AXIIC_DS_1_IDM_ERROR_LOG_ID",
                                         "AXIIC_DS_1_IDM_ERROR_LOG_STATUS",
                                         "AXIIC_DS_1_IDM_INTERRUPT_STATUS",
                                         "AXIIC_DS_1_IDM_RESET_READ_ID",
                                         "AXIIC_DS_1_IDM_RESET_STATUS",
                                         "AXIIC_DS_1_IDM_RESET_WRITE_ID",
                                         "AXIIC_DS_2_IDM_ERROR_LOG_ADDR_LSB",
                                         "AXIIC_DS_2_IDM_ERROR_LOG_COMPLETE",
                                         "AXIIC_DS_2_IDM_ERROR_LOG_CONTROL",
                                         "AXIIC_DS_2_IDM_ERROR_LOG_FLAGS",
                                         "AXIIC_DS_2_IDM_ERROR_LOG_ID",
                                         "AXIIC_DS_2_IDM_ERROR_LOG_STATUS",
                                         "AXIIC_DS_2_IDM_INTERRUPT_STATUS",
                                         "AXIIC_DS_2_IDM_RESET_READ_ID",
                                         "AXIIC_DS_2_IDM_RESET_STATUS",
                                         "AXIIC_DS_2_IDM_RESET_WRITE_ID",
                                         "AXIIC_EXT_M0_AR_B",
                                         "AXIIC_EXT_M0_AR_P",
                                         "AXIIC_EXT_M0_AR_R",
                                         "AXIIC_EXT_M0_AW_B",
                                         "AXIIC_EXT_M0_AW_P",
                                         "AXIIC_EXT_M0_AW_R",
                                         "AXIIC_EXT_M0_FN_MOD",
                                         "AXIIC_EXT_M0_KI",
                                         "AXIIC_EXT_M0_MAX_COMB_OT",
                                         "AXIIC_EXT_M0_MAX_OT",
                                         "AXIIC_EXT_M0_QOS_CNTL",
                                         "AXIIC_EXT_M0_QOS_RANGE",
                                         "AXIIC_EXT_M0_READ_QOS",
                                         "AXIIC_EXT_M0_TGT_LATENCY",
                                         "AXIIC_EXT_M0_WRITE_QOS",
                                         "AXIIC_EXT_S0_FN_MOD_BM_ISS",
                                         "AXIIC_PCIE0_M0_AR_B",
                                         "AXIIC_PCIE0_M0_AR_P",
                                         "AXIIC_PCIE0_M0_AR_R",
                                         "AXIIC_PCIE0_M0_AW_B",
                                         "AXIIC_PCIE0_M0_AW_P",
                                         "AXIIC_PCIE0_M0_AW_R",
                                         "AXIIC_PCIE0_M0_FN_MOD",
                                         "AXIIC_PCIE0_M0_KI",
                                         "AXIIC_PCIE0_M0_MAX_COMB_OT",
                                         "AXIIC_PCIE0_M0_MAX_OT",
                                         "AXIIC_PCIE0_M0_QOS_CNTL",
                                         "AXIIC_PCIE0_M0_QOS_RANGE",
                                         "AXIIC_PCIE0_M0_READ_QOS",
                                         "AXIIC_PCIE0_M0_TGT_LATENCY",
                                         "AXIIC_PCIE0_M0_WRITE_QOS",
                                         "AXIIC_PCIE0_S0_FN_MOD_BM_ISS",
                                         "AXIIC_PERIPHERAL_ID0",
                                         "AXIIC_PERIPHERAL_ID1",
                                         "AXIIC_PERIPHERAL_ID2",
                                         "AXIIC_PERIPHERAL_ID3",
                                         "AXIIC_PERIPHERAL_ID4",
                                         "AXIIC_PERIPHERAL_ID5",
                                         "AXIIC_PERIPHERAL_ID6",
                                         "AXIIC_PERIPHERAL_ID7",
                                         "AXIIC_RTS_M0_AR_B",
                                         "AXIIC_RTS_M0_AR_P",
                                         "AXIIC_RTS_M0_AR_R",
                                         "AXIIC_RTS_M0_AW_B",
                                         "AXIIC_RTS_M0_AW_P",
                                         "AXIIC_RTS_M0_AW_R",
                                         "AXIIC_RTS_M0_FN_MOD",
                                         "AXIIC_RTS_M0_KI",
                                         "AXIIC_RTS_M0_MAX_COMB_OT",
                                         "AXIIC_RTS_M0_MAX_OT",
                                         "AXIIC_RTS_M0_QOS_CNTL",
                                         "AXIIC_RTS_M0_QOS_RANGE",
                                         "AXIIC_RTS_M0_READ_QOS",
                                         "AXIIC_RTS_M0_TGT_LATENCY",
                                         "AXIIC_RTS_M0_WRITE_QOS",
                                         "AXIIC_RTS_S0_FN_MOD_BM_ISS",
                                         "AXI_PCIE_M0_IDM_IDM_INTERRUPT_STATUS",
                                         "AXI_PCIE_M0_IDM_IDM_RESET_STATUS",
                                         "AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT",
                                         "AXI_PCIE_M0_IDM_IO_STATUS",
                                         "AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROL",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ID",
                                         "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "AXI_PCIE_S0_IDM_IDM_INTERRUPT_STATUS",
                                         "AXI_PCIE_S0_IDM_IDM_RESET_READ_ID",
                                         "AXI_PCIE_S0_IDM_IDM_RESET_STATUS",
                                         "AXI_PCIE_S0_IDM_IDM_RESET_WRITE_ID",
                                         "AXI_PCIE_S0_IDM_S_IDM_RESET_CONTROL",
                                         "BDM_BDB_CONFIG",
                                         "BDM_BDB_STATUS",
                                         "BDM_ECC_1B_ERR_CNT",
                                         "BDM_ECC_2B_ERR_CNT",
                                         "BDM_ECC_ERR_1B_INITIATE",
                                         "BDM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "BDM_ECC_ERR_2B_INITIATE",
                                         "BDM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "BDM_ECC_INTERRUPT_REGISTER",
                                         "BDM_ECC_INTERRUPT_REGISTER_MASK",
                                         "BDM_ECC_INTERRUPT_REGISTER_TEST",
                                         "BDM_ERROR_INITIATION_DATA",
                                         "BDM_FPC_CONFIG",
                                         "BDM_FPC_CONTROL",
                                         "BDM_FPC_MODULE_STATUS",
                                         "BDM_FPC_STATUS",
                                         "BDM_GLOBAL_MEM_OPTIONS",
                                         "BDM_GTIMER_CONFIGURATION",
                                         "BDM_GTIMER_CYCLE",
                                         "BDM_INTERRUPT_MASK_REGISTER",
                                         "BDM_INTERRUPT_REGISTER",
                                         "BDM_INTERRUPT_REGISTER_TEST",
                                         "BDM_PCMI_0",
                                         "BDM_PCMI_1",
                                         "BDM_PCMI_2",
                                         "BDM_PCMI_3",
                                         "BDM_PCMI_4",
                                         "BDM_PCMI_0_S",
                                         "BDM_PCMI_0_T",
                                         "BDM_PCMI_1_S",
                                         "BDM_PCMI_1_T",
                                         "BDM_PCMI_2_S",
                                         "BDM_PCMI_2_T",
                                         "BDM_PCMI_3_S",
                                         "BDM_PCMI_3_T",
                                         "BDM_PCMI_4_S",
                                         "BDM_PCMI_4_T",
                                         "BDM_RESERVED_MIRROR_ADDR",
                                         "BDM_RESERVED_MTCD",
                                         "BDM_RESERVED_MTCP",
                                         "BDM_RESERVED_SPARE_0",
                                         "BDM_RESERVED_SPARE_1",
                                         "BDM_RESERVED_SPARE_2",
                                         "BDM_RESERVED_SPARE_3",
                                         "BDM_SBUS_BROADCAST_ID",
                                         "BDM_SBUS_LAST_IN_CHAIN",
                                         "CDUM_ALIGNER_DEBUG_DATA_WAIT_AT_GS",
                                         "CDUM_ALIGNER_DEBUG_REG",
                                         "CDUM_ALIGNER_MEMS_RESET",
                                         "CDUM_BIST_ERROR_GENERATOR",
                                         "CDUM_BIST_EVENTS_GENERATOR",
                                         "CDUM_BIST_EVENTS_STATUS",
                                         "CDUM_CONTROL_FRAME_CONFIG",
                                         "CDUM_ECC_1B_ERR_CNT",
                                         "CDUM_ECC_2B_ERR_CNT",
                                         "CDUM_ECC_ERR_1B_INITIATE",
                                         "CDUM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "CDUM_ECC_ERR_2B_INITIATE",
                                         "CDUM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "CDUM_ECC_INTERRUPT_REGISTER",
                                         "CDUM_ECC_INTERRUPT_REGISTER_MASK",
                                         "CDUM_ECC_INTERRUPT_REGISTER_TEST",
                                         "CDUM_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "CDUM_ERROR_INITIATION_DATA",
                                         "CDUM_ETH_TX_GEN_LLFC_CNT",
                                         "CDUM_ETH_TX_LLFC_STOP_TX_CNT",
                                         "CDUM_FAP_GLOBAL_GENERAL_CFG_2",
                                         "CDUM_FC_BIST",
                                         "CDUM_FC_CHOOSE_PORT_FOR_ETH_TX",
                                         "CDUM_FC_CHOOSE_PORT_FOR_PFC",
                                         "CDUM_FC_GEN_SAFC_REFRESH_TIMER",
                                         "CDUM_FC_LLFC_RX_FIFOS_VECTOR_MASK_PER_PORT",
                                         "CDUM_FC_LLFC_STOP_TX_FORCE",
                                         "CDUM_FC_LLFC_STOP_TX_FROM_CFC_MASK",
                                         "CDUM_FC_MASK_FC_WHEN_LINK_FAIL",
                                         "CDUM_FC_MASK_PFC_FROM_LLFC_PRIO_OF_RMC",
                                         "CDUM_FC_MASK_PFC_PRIO_OF_RMC",
                                         "CDUM_FC_PFC_CFG",
                                         "CDUM_FC_PFC_DEBUG_INDICATIONS",
                                         "CDUM_FC_PFC_RX_BITMAP_MAP_FORCE_EN",
                                         "CDUM_FC_PFC_RX_BITMAP_TYPE_A",
                                         "CDUM_FC_PFC_RX_BITMAP_TYPE_B",
                                         "CDUM_FC_PFC_RX_BITMAP_TYPE_PER_PORT",
                                         "CDUM_FC_PFC_TX_BITMAP_TYPE_A",
                                         "CDUM_FC_PFC_TX_BITMAP_TYPE_B",
                                         "CDUM_FC_PFC_TX_BITMAP_TYPE_C",
                                         "CDUM_FC_PFC_TX_BITMAP_TYPE_D",
                                         "CDUM_FC_PFC_TX_BITMAP_TYPE_PER_PORT",
                                         "CDUM_FC_RESET",
                                         "CDUM_FC_RX_GEN_LLFC_FROM_QMLF",
                                         "CDUM_FC_RX_GEN_PFC_FROM_QMLF_PORT",
                                         "CDUM_FC_TX_GEN_LLFC_FORCE",
                                         "CDUM_FC_TX_GEN_LLFC_FROM_CFC",
                                         "CDUM_FC_TX_GEN_LLFC_FROM_CFC_MASK",
                                         "CDUM_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK",
                                         "CDUM_FC_TX_GEN_LLFC_FROM_CFC_PD_MASK",
                                         "CDUM_FC_TX_GEN_LLFC_TO_PM",
                                         "CDUM_FC_TX_GEN_PFC_FORCE",
                                         "CDUM_FC_TX_GEN_PFC_FORCE_MASK",
                                         "CDUM_FC_TX_LLFC_STOP_TX_FROM_CFC",
                                         "CDUM_FC_TX_LLFC_STOP_TX_TO_PM",
                                         "CDUM_FC_TX_LOW_PASS_FILTER",
                                         "CDUM_FIFO_WRITE_POINTER_QMLF_SELECT",
                                         "CDUM_FIFO_WRITE_POINTER_RESULT",
                                         "CDUM_GLOBAL_MEM_OPTIONS",
                                         "CDUM_GTIMER_CONFIGURATION",
                                         "CDUM_GTIMER_CYCLE",
                                         "CDUM_INDIRECT_COMMAND",
                                         "CDUM_INDIRECT_COMMAND_ADDRESS",
                                         "CDUM_INDIRECT_COMMAND_RD_DATA",
                                         "CDUM_INDIRECT_COMMAND_WIDE_MEM",
                                         "CDUM_INDIRECT_COMMAND_WR_DATA",
                                         "CDUM_INDIRECT_FORCE_BUBBLE",
                                         "CDUM_INSTRUMENTATION_DEBUG_MODE_DISABLE_INSTRUMENTATION",
                                         "CDUM_INSTRUMENTATION_DEBUG_WRAP_AROUND",
                                         "CDUM_INSTRUMENTATION_ECI_SIGNALS_COUNTER",
                                         "CDUM_INSTRUMENTATION_INTERVALS_COUNTER",
                                         "CDUM_INSTRUMENTATION_LAST_INTERVAL_WRITTEN",
                                         "CDUM_INSTRUMENTATION_NUMBER_OF_INTERVALS_USED",
                                         "CDUM_INSTRUMENTATION_OVERRIDE_MODE",
                                         "CDUM_INSTRUMENTATION_PFC_0_TO_1_DATA_CURRENT_INTERVAL_PORT",
                                         "CDUM_INSTRUMENTATION_PFC_2_TO_3_DATA_CURRENT_INTERVAL_PORT",
                                         "CDUM_INSTRUMENTATION_PFC_4_TO_5_DATA_CURRENT_INTERVAL_PORT",
                                         "CDUM_INSTRUMENTATION_PFC_6_TO_7_DATA_CURRENT_INTERVAL_PORT",
                                         "CDUM_INSTRUMENTATION_RESET_LOW",
                                         "CDUM_INSTRUMENTATION_RSTN_PFC_CNTS",
                                         "CDUM_INSTRUMENTATION_RSTN_TRAFFIC_CNTS",
                                         "CDUM_INSTRUMENTATION_TIME_FACTOR_FOR_PFC_CNTS",
                                         "CDUM_INSTRUMENTATION_TRAFFIC_DATA_CURRENT_INTERVAL_PORT",
                                         "CDUM_INSTRUMENTATION_TRAFFIC_DROPPED_DATA_CURRENT_INTERVAL_PORT",
                                         "CDUM_INTERRUPT_MASK_REGISTER",
                                         "CDUM_INTERRUPT_REGISTER",
                                         "CDUM_INTERRUPT_REGISTER_TEST",
                                         "CDUM_LAST_RECEIVED_FROM_EGQ_CONTROLS",
                                         "CDUM_LAST_RECEIVED_FROM_EGQ_DATA",
                                         "CDUM_LAST_RECEIVED_FROM_EGQ_DATA_ON_SOP",
                                         "CDUM_LAST_RECEIVED_FROM_PARSER_PER_PORT",
                                         "CDUM_LAST_RECEIVED_FROM_PM_CONTROLS",
                                         "CDUM_LAST_RECEIVED_FROM_PM_DATA",
                                         "CDUM_LAST_RECEIVED_FROM_PM_DATA_ON_SOP",
                                         "CDUM_LAST_SENT_TO_IRE_CONTROLS",
                                         "CDUM_LAST_SENT_TO_IRE_DATA",
                                         "CDUM_LAST_SENT_TO_IRE_DATA_ON_SOP",
                                         "CDUM_LAST_SENT_TO_PM_CONTROLS",
                                         "CDUM_LAST_SENT_TO_PM_DATA",
                                         "CDUM_LAST_SENT_TO_PM_DATA_ON_SOP",
                                         "CDUM_LINK_ACTIVE",
                                         "CDUM_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER",
                                         "CDUM_LINK_STATUS_CHANGE_INTERRUPT_REGISTER",
                                         "CDUM_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST",
                                         "CDUM_MAC_0_RESET",
                                         "CDUM_MAC_1_RESET",
                                         "CDUM_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER",
                                         "CDUM_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER",
                                         "CDUM_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST",
                                         "CDUM_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION",
                                         "CDUM_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION",
                                         "CDUM_NIF_PM_EXTERNAL_LPI_INDICATION",
                                         "CDUM_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION",
                                         "CDUM_NIF_PM_ILKN_RX_RSTN",
                                         "CDUM_NIF_PM_ILKN_TX_RSTN",
                                         "CDUM_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS",
                                         "CDUM_NIF_PM_U_RESOLVED_SPEED",
                                         "CDUM_NIF_TSC_LANE_STATUS",
                                         "CDUM_PARITY_ERR_CNT",
                                         "CDUM_PARSER_HARD_CONTROL",
                                         "CDUM_PARSER_HARD_CONTROL_PLANE",
                                         "CDUM_PARSER_HARD_ETHER_TYPE",
                                         "CDUM_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLE",
                                         "CDUM_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLE",
                                         "CDUM_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLE",
                                         "CDUM_PARSER_HARD_PORT_ETH_TPID",
                                         "CDUM_PARSER_HARD_PORT_PROPERTIES",
                                         "CDUM_PARSER_HARD_PORT_TYPE",
                                         "CDUM_PARSER_HARD_SPECIAL_LABEL",
                                         "CDUM_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLE",
                                         "CDUM_PARSER_SOFT_AFTER_ETH_PROTOCOL_HEADER_SIZE_IN_BYTES",
                                         "CDUM_PARSER_SOFT_PORT_SOFT_STAGE_ENABLE",
                                         "CDUM_PARSER_SOFT_PROTOCOL_KEY_CONSTRUCTION",
                                         "CDUM_PARSER_SOFT_TCAM_0_TO_7",
                                         "CDUM_PARSER_SOFT_TCAM_16_TO_23",
                                         "CDUM_PARSER_SOFT_TCAM_24_TO_31",
                                         "CDUM_PARSER_SOFT_TCAM_8_TO_15",
                                         "CDUM_PAR_ERR_INITIATE",
                                         "CDUM_PAR_ERR_MEM_MASK",
                                         "CDUM_PCMI_0",
                                         "CDUM_PCMI_1",
                                         "CDUM_PCMI_2",
                                         "CDUM_PCMI_3",
                                         "CDUM_PCMI_4",
                                         "CDUM_PCMI_0_S",
                                         "CDUM_PCMI_0_T",
                                         "CDUM_PCMI_1_S",
                                         "CDUM_PCMI_1_T",
                                         "CDUM_PCMI_2_S",
                                         "CDUM_PCMI_2_T",
                                         "CDUM_PCMI_3_S",
                                         "CDUM_PCMI_3_T",
                                         "CDUM_PCMI_4_S",
                                         "CDUM_PCMI_4_T",
                                         "CDUM_PM_BYPASS_CONFIG",
                                         "CDUM_PM_MEM_TEST_CTL_MANUALLY_ADDED",
                                         "CDUM_PM_TX_PLL_LOCK_STATUS",
                                         "CDUM_PORTS_CONFIG",
                                         "CDUM_PORTS_INDICATIONS",
                                         "CDUM_PRD_BYPASS",
                                         "CDUM_PRD_CONFIG",
                                         "CDUM_PRD_EN",
                                         "CDUM_PRD_ERR_PKT_DROP_CNT_PORT",
                                         "CDUM_PRD_OVERRIDES",
                                         "CDUM_PRD_PKT_DROP_CNT_PORT",
                                         "CDUM_REG_0418",
                                         "CDUM_RESERVED_MIRROR_ADDR",
                                         "CDUM_RESERVED_MTCD",
                                         "CDUM_RESERVED_MTCP",
                                         "CDUM_RESERVED_SPARE_0",
                                         "CDUM_RESERVED_SPARE_1",
                                         "CDUM_RESERVED_SPARE_2",
                                         "CDUM_RESERVED_SPARE_3",
                                         "CDUM_RUNT_PKT_CONFIG",
                                         "CDUM_RX_FIFOS_SRSTN",
                                         "CDUM_RX_FIFOS_VECTOR_PER_PORT",
                                         "CDUM_RX_FIFO_RANGE_RMC_0",
                                         "CDUM_RX_FIFO_RANGE_RMC_1",
                                         "CDUM_RX_FIFO_RANGE_RMC_2",
                                         "CDUM_RX_FIFO_RANGE_RMC_3",
                                         "CDUM_RX_FIFO_RANGE_RMC_4",
                                         "CDUM_RX_FIFO_RANGE_RMC_5",
                                         "CDUM_RX_FIFO_RANGE_RMC_6",
                                         "CDUM_RX_FIFO_RANGE_RMC_7",
                                         "CDUM_RX_FIFO_RANGE_RMC_8",
                                         "CDUM_RX_FIFO_RANGE_RMC_9",
                                         "CDUM_RX_FIFO_RANGE_RMC_10",
                                         "CDUM_RX_FIFO_RANGE_RMC_11",
                                         "CDUM_RX_FIFO_RANGE_RMC_12",
                                         "CDUM_RX_FIFO_RANGE_RMC_13",
                                         "CDUM_RX_FIFO_RANGE_RMC_14",
                                         "CDUM_RX_FIFO_RANGE_RMC_15",
                                         "CDUM_RX_MISS_EOP_ERR_COUNTER",
                                         "CDUM_RX_MISS_SOP_ERR_COUNTER",
                                         "CDUM_RX_MLF_CONFIG",
                                         "CDUM_RX_MLF_CTRL_PKT_DROP",
                                         "CDUM_RX_MLF_DROP_ALL_DATA",
                                         "CDUM_RX_MLF_LEVEL",
                                         "CDUM_RX_MLF_LLFC_THRESHOLDS_CONFIG_RMC",
                                         "CDUM_RX_MLF_MAX_OCCUPANCY",
                                         "CDUM_RX_MLF_OVERFLOW",
                                         "CDUM_RX_MLF_PFC_THRESHOLDS_CONFIG_RMC",
                                         "CDUM_RX_MLF_UNDERFLOW",
                                         "CDUM_RX_NUM_TOTAL_DROPPED_EOPS",
                                         "CDUM_RX_PKT_CTRL_DROP_COUNTER",
                                         "CDUM_RX_PKT_CTRL_NON_DROP_COUNTER",
                                         "CDUM_RX_PKT_DROP_COUNTER",
                                         "CDUM_RX_PKT_OVF_DROP_COUNTER",
                                         "CDUM_RX_PKT_PRD_DROP_COUNTER",
                                         "CDUM_RX_PORT_0_MAP_TO_RMC",
                                         "CDUM_RX_PORT_1_MAP_TO_RMC",
                                         "CDUM_RX_PORT_2_MAP_TO_RMC",
                                         "CDUM_RX_PORT_3_MAP_TO_RMC",
                                         "CDUM_RX_PORT_4_MAP_TO_RMC",
                                         "CDUM_RX_PORT_5_MAP_TO_RMC",
                                         "CDUM_RX_PORT_6_MAP_TO_RMC",
                                         "CDUM_RX_PORT_7_MAP_TO_RMC",
                                         "CDUM_RX_PORT_MAP_IS_INVALID",
                                         "CDUM_RX_PORT_MAP_IS_INVALID_PARAM",
                                         "CDUM_RX_PORT_OVF",
                                         "CDUM_RX_RMC_0_MAP",
                                         "CDUM_RX_RMC_0_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_10_MAP",
                                         "CDUM_RX_RMC_10_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_11_MAP",
                                         "CDUM_RX_RMC_11_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_12_MAP",
                                         "CDUM_RX_RMC_12_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_13_MAP",
                                         "CDUM_RX_RMC_13_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_14_MAP",
                                         "CDUM_RX_RMC_14_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_15_MAP",
                                         "CDUM_RX_RMC_15_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_1_MAP",
                                         "CDUM_RX_RMC_1_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_2_MAP",
                                         "CDUM_RX_RMC_2_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_3_MAP",
                                         "CDUM_RX_RMC_3_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_4_MAP",
                                         "CDUM_RX_RMC_4_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_5_MAP",
                                         "CDUM_RX_RMC_5_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_6_MAP",
                                         "CDUM_RX_RMC_6_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_7_MAP",
                                         "CDUM_RX_RMC_7_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_8_MAP",
                                         "CDUM_RX_RMC_8_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_9_MAP",
                                         "CDUM_RX_RMC_9_PRD_THRESHOLDS_CONFIG",
                                         "CDUM_RX_RMC_MAP_TO_PORT_IS_INVALID",
                                         "CDUM_RX_RUNT_PKT_COUNTER",
                                         "CDUM_RX_SMALL_PKT_ERR_DROP_COUNTER",
                                         "CDUM_RX_TDM_BYTE_COUNTER",
                                         "CDUM_RX_TDM_PKT_COUNTER",
                                         "CDUM_RX_THRESHOLD_AFTER_OVERFLOW_RMC",
                                         "CDUM_RX_TOTAL_BYTE_COUNTER",
                                         "CDUM_RX_TOTAL_PKT_COUNTER",
                                         "CDUM_SBUS_BROADCAST_ID",
                                         "CDUM_SBUS_LAST_IN_CHAIN",
                                         "CDUM_SCH_RD_EN_WITHOUT_RD_EN_PER_RMC_CNT",
                                         "CDUM_SYNC_ETH_CFG",
                                         "CDUM_TX_EGRESS_CREDITS_DEBUG_PM",
                                         "CDUM_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE",
                                         "CDUM_TX_FIFO_FLUSH_AND_STOP_TOOL",
                                         "CDUM_TX_MLF_CONFIG",
                                         "CDUM_TX_MLF_ERR_ON_MOP_FROM_EGQ",
                                         "CDUM_TX_MLF_FIFO_FLUSH",
                                         "CDUM_TX_MLF_LEVEL_PM",
                                         "CDUM_TX_MLF_MAX_OCCUPANCY",
                                         "CDUM_TX_MLF_NUM_CREDITS_FROM_PM",
                                         "CDUM_TX_MLF_OVERFLOW_PM",
                                         "CDUM_TX_NO_DATA_IN_BUFFER",
                                         "CDUM_TX_PORTS_CONFIG",
                                         "CDUM_TX_PORTS_SRSTN",
                                         "CDUM_TX_PORT_OVF",
                                         "CDUM_TX_QMLF_CONFIG",
                                         "CDUM_TX_TOTAL_BYTE_COUNTER",
                                         "CDUM_TX_TOTAL_PKT_COUNTER",
                                         "CDUM_TX_WRONG_PORT_FROM_EGQ_QMLF",
                                         "CDU_ALIGNER_DEBUG_DATA_WAIT_AT_GS",
                                         "CDU_ALIGNER_DEBUG_REG",
                                         "CDU_ALIGNER_MEMS_RESET",
                                         "CDU_BIST_ERROR_GENERATOR",
                                         "CDU_BIST_EVENTS_GENERATOR",
                                         "CDU_BIST_EVENTS_STATUS",
                                         "CDU_CONTROL_FRAME_CONFIG",
                                         "CDU_ECC_1B_ERR_CNT",
                                         "CDU_ECC_2B_ERR_CNT",
                                         "CDU_ECC_ERR_1B_INITIATE",
                                         "CDU_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "CDU_ECC_ERR_2B_INITIATE",
                                         "CDU_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "CDU_ECC_INTERRUPT_REGISTER",
                                         "CDU_ECC_INTERRUPT_REGISTER_MASK",
                                         "CDU_ECC_INTERRUPT_REGISTER_TEST",
                                         "CDU_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "CDU_ERROR_INITIATION_DATA",
                                         "CDU_ETH_TX_GEN_LLFC_CNT",
                                         "CDU_ETH_TX_LLFC_STOP_TX_CNT",
                                         "CDU_FAP_GLOBAL_GENERAL_CFG_2",
                                         "CDU_FC_BIST",
                                         "CDU_FC_CHOOSE_PORT_FOR_ETH_TX",
                                         "CDU_FC_CHOOSE_PORT_FOR_PFC",
                                         "CDU_FC_GEN_SAFC_REFRESH_TIMER",
                                         "CDU_FC_LLFC_RX_FIFOS_VECTOR_MASK_PER_PORT",
                                         "CDU_FC_LLFC_STOP_TX_FORCE",
                                         "CDU_FC_LLFC_STOP_TX_FROM_CFC_MASK",
                                         "CDU_FC_MASK_FC_WHEN_LINK_FAIL",
                                         "CDU_FC_MASK_PFC_FROM_LLFC_PRIO_OF_RMC",
                                         "CDU_FC_MASK_PFC_PRIO_OF_RMC",
                                         "CDU_FC_PFC_CFG",
                                         "CDU_FC_PFC_DEBUG_INDICATIONS",
                                         "CDU_FC_PFC_RX_BITMAP_MAP_FORCE_EN",
                                         "CDU_FC_PFC_RX_BITMAP_TYPE_A",
                                         "CDU_FC_PFC_RX_BITMAP_TYPE_B",
                                         "CDU_FC_PFC_RX_BITMAP_TYPE_PER_PORT",
                                         "CDU_FC_PFC_TX_BITMAP_TYPE_A",
                                         "CDU_FC_PFC_TX_BITMAP_TYPE_B",
                                         "CDU_FC_PFC_TX_BITMAP_TYPE_C",
                                         "CDU_FC_PFC_TX_BITMAP_TYPE_D",
                                         "CDU_FC_PFC_TX_BITMAP_TYPE_PER_PORT",
                                         "CDU_FC_RESET",
                                         "CDU_FC_RX_GEN_LLFC_FROM_QMLF",
                                         "CDU_FC_RX_GEN_PFC_FROM_QMLF_PORT",
                                         "CDU_FC_TX_GEN_LLFC_FORCE",
                                         "CDU_FC_TX_GEN_LLFC_FROM_CFC",
                                         "CDU_FC_TX_GEN_LLFC_FROM_CFC_MASK",
                                         "CDU_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASK",
                                         "CDU_FC_TX_GEN_LLFC_FROM_CFC_PD_MASK",
                                         "CDU_FC_TX_GEN_LLFC_TO_PM",
                                         "CDU_FC_TX_GEN_PFC_FORCE",
                                         "CDU_FC_TX_GEN_PFC_FORCE_MASK",
                                         "CDU_FC_TX_LLFC_STOP_TX_FROM_CFC",
                                         "CDU_FC_TX_LLFC_STOP_TX_TO_PM",
                                         "CDU_FC_TX_LOW_PASS_FILTER",
                                         "CDU_FIFO_WRITE_POINTER_QMLF_SELECT",
                                         "CDU_FIFO_WRITE_POINTER_RESULT",
                                         "CDU_GLOBAL_MEM_OPTIONS",
                                         "CDU_GTIMER_CONFIGURATION",
                                         "CDU_GTIMER_CYCLE",
                                         "CDU_INDIRECT_COMMAND",
                                         "CDU_INDIRECT_COMMAND_ADDRESS",
                                         "CDU_INDIRECT_COMMAND_RD_DATA",
                                         "CDU_INDIRECT_COMMAND_WIDE_MEM",
                                         "CDU_INDIRECT_COMMAND_WR_DATA",
                                         "CDU_INDIRECT_FORCE_BUBBLE",
                                         "CDU_INSTRUMENTATION_DEBUG_MODE_DISABLE_INSTRUMENTATION",
                                         "CDU_INSTRUMENTATION_DEBUG_WRAP_AROUND",
                                         "CDU_INSTRUMENTATION_ECI_SIGNALS_COUNTER",
                                         "CDU_INSTRUMENTATION_INTERVALS_COUNTER",
                                         "CDU_INSTRUMENTATION_LAST_INTERVAL_WRITTEN",
                                         "CDU_INSTRUMENTATION_NUMBER_OF_INTERVALS_USED",
                                         "CDU_INSTRUMENTATION_OVERRIDE_MODE",
                                         "CDU_INSTRUMENTATION_PFC_0_TO_1_DATA_CURRENT_INTERVAL_PORT",
                                         "CDU_INSTRUMENTATION_PFC_2_TO_3_DATA_CURRENT_INTERVAL_PORT",
                                         "CDU_INSTRUMENTATION_PFC_4_TO_5_DATA_CURRENT_INTERVAL_PORT",
                                         "CDU_INSTRUMENTATION_PFC_6_TO_7_DATA_CURRENT_INTERVAL_PORT",
                                         "CDU_INSTRUMENTATION_RESET_LOW",
                                         "CDU_INSTRUMENTATION_RSTN_PFC_CNTS",
                                         "CDU_INSTRUMENTATION_RSTN_TRAFFIC_CNTS",
                                         "CDU_INSTRUMENTATION_TIME_FACTOR_FOR_PFC_CNTS",
                                         "CDU_INSTRUMENTATION_TRAFFIC_DATA_CURRENT_INTERVAL_PORT",
                                         "CDU_INSTRUMENTATION_TRAFFIC_DROPPED_DATA_CURRENT_INTERVAL_PORT",
                                         "CDU_INTERRUPT_MASK_REGISTER",
                                         "CDU_INTERRUPT_REGISTER",
                                         "CDU_INTERRUPT_REGISTER_TEST",
                                         "CDU_LAST_RECEIVED_FROM_EGQ_CONTROLS",
                                         "CDU_LAST_RECEIVED_FROM_EGQ_DATA",
                                         "CDU_LAST_RECEIVED_FROM_EGQ_DATA_ON_SOP",
                                         "CDU_LAST_RECEIVED_FROM_PARSER_PER_PORT",
                                         "CDU_LAST_RECEIVED_FROM_PM_CONTROLS",
                                         "CDU_LAST_RECEIVED_FROM_PM_DATA",
                                         "CDU_LAST_RECEIVED_FROM_PM_DATA_ON_SOP",
                                         "CDU_LAST_SENT_TO_IRE_CONTROLS",
                                         "CDU_LAST_SENT_TO_IRE_DATA",
                                         "CDU_LAST_SENT_TO_IRE_DATA_ON_SOP",
                                         "CDU_LAST_SENT_TO_PM_CONTROLS",
                                         "CDU_LAST_SENT_TO_PM_DATA",
                                         "CDU_LAST_SENT_TO_PM_DATA_ON_SOP",
                                         "CDU_LINK_ACTIVE",
                                         "CDU_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER",
                                         "CDU_LINK_STATUS_CHANGE_INTERRUPT_REGISTER",
                                         "CDU_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST",
                                         "CDU_MAC_0_RESET",
                                         "CDU_MAC_1_RESET",
                                         "CDU_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_MASK_REGISTER",
                                         "CDU_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER",
                                         "CDU_NBI_PKT_DROP_COUNTERS_75P_INTERRUPT_REGISTER_TEST",
                                         "CDU_NIF_PM_EXTERNAL_LINK_INTERRUPT_INDICATION",
                                         "CDU_NIF_PM_EXTERNAL_LOCAL_FAULT_INDICATION",
                                         "CDU_NIF_PM_EXTERNAL_LPI_INDICATION",
                                         "CDU_NIF_PM_EXTERNAL_REMOTE_FAULT_INDICATION",
                                         "CDU_NIF_PM_ILKN_RX_RSTN",
                                         "CDU_NIF_PM_ILKN_TX_RSTN",
                                         "CDU_NIF_PM_TERMINATE_RX_MAC_CTRL_PACKETS",
                                         "CDU_NIF_PM_U_RESOLVED_SPEED",
                                         "CDU_NIF_TSC_LANE_STATUS",
                                         "CDU_PARITY_ERR_CNT",
                                         "CDU_PARSER_HARD_CONTROL",
                                         "CDU_PARSER_HARD_CONTROL_PLANE",
                                         "CDU_PARSER_HARD_ETHER_TYPE",
                                         "CDU_PARSER_HARD_ETH_PCP_DEI_TO_PRIORITY_TABLE",
                                         "CDU_PARSER_HARD_IP_DSCP_TO_PRIORITY_TABLE",
                                         "CDU_PARSER_HARD_MPLS_EXP_TO_PRIORITY_TABLE",
                                         "CDU_PARSER_HARD_PORT_ETH_TPID",
                                         "CDU_PARSER_HARD_PORT_PROPERTIES",
                                         "CDU_PARSER_HARD_PORT_TYPE",
                                         "CDU_PARSER_HARD_SPECIAL_LABEL",
                                         "CDU_PARSER_HARD_TM_TC_DP_TO_PRIORITY_TABLE",
                                         "CDU_PARSER_SOFT_AFTER_ETH_PROTOCOL_HEADER_SIZE_IN_BYTES",
                                         "CDU_PARSER_SOFT_PORT_SOFT_STAGE_ENABLE",
                                         "CDU_PARSER_SOFT_PROTOCOL_KEY_CONSTRUCTION",
                                         "CDU_PARSER_SOFT_TCAM_0_TO_7",
                                         "CDU_PARSER_SOFT_TCAM_16_TO_23",
                                         "CDU_PARSER_SOFT_TCAM_24_TO_31",
                                         "CDU_PARSER_SOFT_TCAM_8_TO_15",
                                         "CDU_PAR_ERR_INITIATE",
                                         "CDU_PAR_ERR_MEM_MASK",
                                         "CDU_PCMI_0",
                                         "CDU_PCMI_1",
                                         "CDU_PCMI_2",
                                         "CDU_PCMI_3",
                                         "CDU_PCMI_4",
                                         "CDU_PCMI_0_S",
                                         "CDU_PCMI_0_T",
                                         "CDU_PCMI_1_S",
                                         "CDU_PCMI_1_T",
                                         "CDU_PCMI_2_S",
                                         "CDU_PCMI_2_T",
                                         "CDU_PCMI_3_S",
                                         "CDU_PCMI_3_T",
                                         "CDU_PCMI_4_S",
                                         "CDU_PCMI_4_T",
                                         "CDU_PM_BYPASS_CONFIG",
                                         "CDU_PM_MEM_TEST_CTL_MANUALLY_ADDED",
                                         "CDU_PM_TX_PLL_LOCK_STATUS",
                                         "CDU_PORTS_CONFIG",
                                         "CDU_PORTS_INDICATIONS",
                                         "CDU_PRD_BYPASS",
                                         "CDU_PRD_CONFIG",
                                         "CDU_PRD_EN",
                                         "CDU_PRD_ERR_PKT_DROP_CNT_PORT",
                                         "CDU_PRD_OVERRIDES",
                                         "CDU_PRD_PKT_DROP_CNT_PORT",
                                         "CDU_REG_0418",
                                         "CDU_RESERVED_MIRROR_ADDR",
                                         "CDU_RESERVED_MTCD",
                                         "CDU_RESERVED_MTCP",
                                         "CDU_RESERVED_SPARE_0",
                                         "CDU_RESERVED_SPARE_1",
                                         "CDU_RESERVED_SPARE_2",
                                         "CDU_RESERVED_SPARE_3",
                                         "CDU_RUNT_PKT_CONFIG",
                                         "CDU_RX_FIFOS_SRSTN",
                                         "CDU_RX_FIFOS_VECTOR_PER_PORT",
                                         "CDU_RX_FIFO_RANGE_RMC_0",
                                         "CDU_RX_FIFO_RANGE_RMC_1",
                                         "CDU_RX_FIFO_RANGE_RMC_2",
                                         "CDU_RX_FIFO_RANGE_RMC_3",
                                         "CDU_RX_FIFO_RANGE_RMC_4",
                                         "CDU_RX_FIFO_RANGE_RMC_5",
                                         "CDU_RX_FIFO_RANGE_RMC_6",
                                         "CDU_RX_FIFO_RANGE_RMC_7",
                                         "CDU_RX_FIFO_RANGE_RMC_8",
                                         "CDU_RX_FIFO_RANGE_RMC_9",
                                         "CDU_RX_FIFO_RANGE_RMC_10",
                                         "CDU_RX_FIFO_RANGE_RMC_11",
                                         "CDU_RX_FIFO_RANGE_RMC_12",
                                         "CDU_RX_FIFO_RANGE_RMC_13",
                                         "CDU_RX_FIFO_RANGE_RMC_14",
                                         "CDU_RX_FIFO_RANGE_RMC_15",
                                         "CDU_RX_MISS_EOP_ERR_COUNTER",
                                         "CDU_RX_MISS_SOP_ERR_COUNTER",
                                         "CDU_RX_MLF_CONFIG",
                                         "CDU_RX_MLF_CTRL_PKT_DROP",
                                         "CDU_RX_MLF_DROP_ALL_DATA",
                                         "CDU_RX_MLF_LEVEL",
                                         "CDU_RX_MLF_LLFC_THRESHOLDS_CONFIG_RMC",
                                         "CDU_RX_MLF_MAX_OCCUPANCY",
                                         "CDU_RX_MLF_OVERFLOW",
                                         "CDU_RX_MLF_PFC_THRESHOLDS_CONFIG_RMC",
                                         "CDU_RX_MLF_UNDERFLOW",
                                         "CDU_RX_NUM_TOTAL_DROPPED_EOPS",
                                         "CDU_RX_PKT_CTRL_DROP_COUNTER",
                                         "CDU_RX_PKT_CTRL_NON_DROP_COUNTER",
                                         "CDU_RX_PKT_DROP_COUNTER",
                                         "CDU_RX_PKT_OVF_DROP_COUNTER",
                                         "CDU_RX_PKT_PRD_DROP_COUNTER",
                                         "CDU_RX_PORT_0_MAP_TO_RMC",
                                         "CDU_RX_PORT_1_MAP_TO_RMC",
                                         "CDU_RX_PORT_2_MAP_TO_RMC",
                                         "CDU_RX_PORT_3_MAP_TO_RMC",
                                         "CDU_RX_PORT_4_MAP_TO_RMC",
                                         "CDU_RX_PORT_5_MAP_TO_RMC",
                                         "CDU_RX_PORT_6_MAP_TO_RMC",
                                         "CDU_RX_PORT_7_MAP_TO_RMC",
                                         "CDU_RX_PORT_MAP_IS_INVALID",
                                         "CDU_RX_PORT_MAP_IS_INVALID_PARAM",
                                         "CDU_RX_PORT_OVF",
                                         "CDU_RX_RMC_0_MAP",
                                         "CDU_RX_RMC_0_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_10_MAP",
                                         "CDU_RX_RMC_10_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_11_MAP",
                                         "CDU_RX_RMC_11_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_12_MAP",
                                         "CDU_RX_RMC_12_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_13_MAP",
                                         "CDU_RX_RMC_13_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_14_MAP",
                                         "CDU_RX_RMC_14_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_15_MAP",
                                         "CDU_RX_RMC_15_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_1_MAP",
                                         "CDU_RX_RMC_1_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_2_MAP",
                                         "CDU_RX_RMC_2_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_3_MAP",
                                         "CDU_RX_RMC_3_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_4_MAP",
                                         "CDU_RX_RMC_4_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_5_MAP",
                                         "CDU_RX_RMC_5_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_6_MAP",
                                         "CDU_RX_RMC_6_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_7_MAP",
                                         "CDU_RX_RMC_7_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_8_MAP",
                                         "CDU_RX_RMC_8_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_9_MAP",
                                         "CDU_RX_RMC_9_PRD_THRESHOLDS_CONFIG",
                                         "CDU_RX_RMC_MAP_TO_PORT_IS_INVALID",
                                         "CDU_RX_RUNT_PKT_COUNTER",
                                         "CDU_RX_SMALL_PKT_ERR_DROP_COUNTER",
                                         "CDU_RX_TDM_BYTE_COUNTER",
                                         "CDU_RX_TDM_PKT_COUNTER",
                                         "CDU_RX_THRESHOLD_AFTER_OVERFLOW_RMC",
                                         "CDU_RX_TOTAL_BYTE_COUNTER",
                                         "CDU_RX_TOTAL_PKT_COUNTER",
                                         "CDU_SBUS_BROADCAST_ID",
                                         "CDU_SBUS_LAST_IN_CHAIN",
                                         "CDU_SCH_RD_EN_WITHOUT_RD_EN_PER_RMC_CNT",
                                         "CDU_SYNC_ETH_CFG",
                                         "CDU_TX_EGRESS_CREDITS_DEBUG_PM",
                                         "CDU_TX_ERROR_FROM_MEM_DIDNT_PROPAGATE",
                                         "CDU_TX_FIFO_FLUSH_AND_STOP_TOOL",
                                         "CDU_TX_MLF_CONFIG",
                                         "CDU_TX_MLF_ERR_ON_MOP_FROM_EGQ",
                                         "CDU_TX_MLF_FIFO_FLUSH",
                                         "CDU_TX_MLF_LEVEL_PM",
                                         "CDU_TX_MLF_MAX_OCCUPANCY",
                                         "CDU_TX_MLF_NUM_CREDITS_FROM_PM",
                                         "CDU_TX_MLF_OVERFLOW_PM",
                                         "CDU_TX_NO_DATA_IN_BUFFER",
                                         "CDU_TX_PORTS_CONFIG",
                                         "CDU_TX_PORTS_SRSTN",
                                         "CDU_TX_PORT_OVF",
                                         "CDU_TX_QMLF_CONFIG",
                                         "CDU_TX_TOTAL_BYTE_COUNTER",
                                         "CDU_TX_TOTAL_PKT_COUNTER",
                                         "CDU_TX_WRONG_PORT_FROM_EGQ_QMLF",
                                         "CFC_CAT_2_TC_MAP_HCFC_ENA",
                                         "CFC_CAT_2_TC_MAP_NIF_ENA",
                                         "CFC_CFC_ENABLERS",
                                         "CFC_CGM_GLBL_FC_STATUS",
                                         "CFC_CGM_VSQ_FC_STATUS_SEL",
                                         "CFC_CGM_VSQ_GRPS_ABCD_FC_STATUS",
                                         "CFC_CGM_VSQ_LLFC_STATUS",
                                         "CFC_CGM_VSQ_PFC_STATUS",
                                         "CFC_CLR_CMIC_TX_FC",
                                         "CFC_CLR_EGQ_PFC",
                                         "CFC_CLR_NIF_FAST_LLFC",
                                         "CFC_CLR_NIF_LNK_FC",
                                         "CFC_CLR_NIF_PFC",
                                         "CFC_CMIC_RX_FC_MAP",
                                         "CFC_CMIC_RX_FC_MASK",
                                         "CFC_CMIC_RX_FC_STATUS",
                                         "CFC_CMIC_TX_FC",
                                         "CFC_CMIC_TX_FC_STATUS",
                                         "CFC_ECC_1B_ERR_CNT",
                                         "CFC_ECC_2B_ERR_CNT",
                                         "CFC_ECC_ERR_1B_INITIATE",
                                         "CFC_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "CFC_ECC_ERR_2B_INITIATE",
                                         "CFC_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "CFC_ECC_INTERRUPT_REGISTER",
                                         "CFC_ECC_INTERRUPT_REGISTER_MASK",
                                         "CFC_ECC_INTERRUPT_REGISTER_TEST",
                                         "CFC_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "CFC_ERROR_INITIATION_DATA",
                                         "CFC_FRC_CMIC_TX_FC",
                                         "CFC_FRC_EGQ_PFC",
                                         "CFC_FRC_NIF_FAST_LLFC",
                                         "CFC_FRC_NIF_LNK_FC",
                                         "CFC_FRC_NIF_PFC",
                                         "CFC_GLB_RSC_CGM_MASK",
                                         "CFC_GLB_RSC_DRAM_CGM_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_HDRM_CGM_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_POOL_0_CGM_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_POOL_1_CGM_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLB_RSC_SRAM_CGM_TO_NIF_LLFC_HP_MAP",
                                         "CFC_GLOBAL_MEM_OPTIONS",
                                         "CFC_GTIMER_CONFIGURATION",
                                         "CFC_GTIMER_CYCLE",
                                         "CFC_ILKN_OOB_CONFIG",
                                         "CFC_ILKN_OOB_INDICATIONS",
                                         "CFC_ILKN_OOB_POLARITY_CFG",
                                         "CFC_ILKN_OOB_RSTN",
                                         "CFC_ILKN_OOB_RX_FC_STATUS",
                                         "CFC_ILKN_PP_RX_4_FC_STATUS",
                                         "CFC_ILKN_RX_CONFIGURATION",
                                         "CFC_ILKN_TX_CONFIGURATION",
                                         "CFC_INDIRECT_COMMAND",
                                         "CFC_INDIRECT_COMMAND_ADDRESS",
                                         "CFC_INDIRECT_COMMAND_RD_DATA",
                                         "CFC_INDIRECT_COMMAND_WIDE_MEM",
                                         "CFC_INDIRECT_COMMAND_WR_DATA",
                                         "CFC_INDIRECT_FORCE_BUBBLE",
                                         "CFC_INTERRUPT_MASK_REGISTER",
                                         "CFC_INTERRUPT_REGISTER",
                                         "CFC_INTERRUPT_REGISTER_TEST",
                                         "CFC_NIF_AF_FC_STATUS",
                                         "CFC_NIF_PFC_STATUS",
                                         "CFC_NIF_PFC_STATUS_SEL",
                                         "CFC_OOB_PAD_CONFIGURATION",
                                         "CFC_OOB_RX_ERR",
                                         "CFC_PFC_GENERIC_BITMAP",
                                         "CFC_PP_INBAND",
                                         "CFC_RESERVED_MIRROR_ADDR",
                                         "CFC_RESERVED_MTCD",
                                         "CFC_RESERVED_MTCP",
                                         "CFC_RESERVED_SPARE_0",
                                         "CFC_RESERVED_SPARE_1",
                                         "CFC_RESERVED_SPARE_2",
                                         "CFC_RESERVED_SPARE_3",
                                         "CFC_RING_OSCILATOR",
                                         "CFC_SBUS_BROADCAST_ID",
                                         "CFC_SBUS_LAST_IN_CHAIN",
                                         "CFC_SELECT_OUTPUT_OF_SYNCHRONOUS_ETHERNET_PADS",
                                         "CFC_SPI_OOB_CONFIGURATION",
                                         "CFC_SPI_OOB_RX_CONFIGURATION_0",
                                         "CFC_SPI_OOB_RX_CONFIGURATION_1",
                                         "CFC_SPI_OOB_RX_ERROR_COUNTER",
                                         "CFC_SPI_OOB_RX_ERR_CFG",
                                         "CFC_SPI_OOB_RX_GEN_PFC_STATUS",
                                         "CFC_SPI_OOB_RX_LLFC_STATUS",
                                         "CFC_SPI_OOB_RX_PFC_SEL",
                                         "CFC_SPI_OOB_RX_PFC_STATUS",
                                         "CFC_SPI_OOB_RX_WD_EN_CFG",
                                         "CFC_SPI_OOB_RX_WD_PERIOD_CFG",
                                         "CFC_SPI_OOB_TX_CONFIGURATION",
                                         "CFC_SYNCE_MASTER_PLL_CONFIG",
                                         "CFC_SYNCE_MASTER_PLL_STATUS",
                                         "CFC_SYNCE_SLAVE_PLL_CONFIG",
                                         "CFC_SYNCE_SLAVE_PLL_STATUS",
                                         "CGM_CGM_INIT",
                                         "CGM_CONGESTION_INTERRUPT_REGISTER",
                                         "CGM_CONGESTION_INTERRUPT_REGISTER_MASK",
                                         "CGM_CONGESTION_INTERRUPT_REGISTER_TEST",
                                         "CGM_DEST_REQUESTS_CTR",
                                         "CGM_DP_LEVEL_RJCT_PKT_CTR",
                                         "CGM_DRAM_BDBS_FREE_MIN_STATUS",
                                         "CGM_DRAM_BDBS_FREE_STATUS",
                                         "CGM_DRAM_BDBS_RJCT_PKT_CTR",
                                         "CGM_DRAM_BOUND_STATE_LFSR_MASKS",
                                         "CGM_DRAM_BOUND_STATE_TH",
                                         "CGM_DROP_REASON_RJCT_MASK",
                                         "CGM_ECC_1B_ERR_CNT",
                                         "CGM_ECC_2B_ERR_CNT",
                                         "CGM_ECC_ERR_1B_INITIATE",
                                         "CGM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "CGM_ECC_ERR_2B_INITIATE",
                                         "CGM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "CGM_ECC_INTERRUPT_REGISTER",
                                         "CGM_ECC_INTERRUPT_REGISTER_MASK",
                                         "CGM_ECC_INTERRUPT_REGISTER_TEST",
                                         "CGM_ENABLERS",
                                         "CGM_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "CGM_ERROR_INITIATION_DATA",
                                         "CGM_EXTERNAL_ERR_PKT_CTR",
                                         "CGM_EXT_STAT_BILL_SETTINGS",
                                         "CGM_EXT_STAT_BILL_STAMP",
                                         "CGM_EXT_STAT_QNUM_RANGE_FILTER",
                                         "CGM_EXT_STAT_SCRB_SETTINGS",
                                         "CGM_EXT_STAT_SETTINGS",
                                         "CGM_FABRIC_MC_BASE_QUEUE",
                                         "CGM_FAP_GLOBAL_GENERAL_CFG_3",
                                         "CGM_FAP_GLOBAL_GENERAL_IDB",
                                         "CGM_FIFO_SIZES",
                                         "CGM_FLOW_AGR_SETTINGS",
                                         "CGM_FLOW_BASE_QUEUE",
                                         "CGM_FR_GLBL_RSRC_RJCT_STATUS",
                                         "CGM_GLBL_RJCT_PRMS",
                                         "CGM_GLOBAL_FC_STATUS",
                                         "CGM_GLOBAL_MEM_OPTIONS",
                                         "CGM_GTIMER_CONFIGURATION",
                                         "CGM_GTIMER_CYCLE",
                                         "CGM_INDIRECT_COMMAND",
                                         "CGM_INDIRECT_COMMAND_ADDRESS",
                                         "CGM_INDIRECT_COMMAND_RD_DATA",
                                         "CGM_INDIRECT_COMMAND_WIDE_MEM",
                                         "CGM_INDIRECT_COMMAND_WR_DATA",
                                         "CGM_INDIRECT_FORCE_BUBBLE",
                                         "CGM_INIT",
                                         "CGM_INSTRUMENTATION_SETTINGS",
                                         "CGM_INSTRUMENTATION_STATUS",
                                         "CGM_INTERRUPT_MASK_REGISTER",
                                         "CGM_INTERRUPT_REGISTER",
                                         "CGM_INTERRUPT_REGISTER_TEST",
                                         "CGM_INT_IRPP_STAT_SETTINGS",
                                         "CGM_INT_TM_STAT_SETTINGS",
                                         "CGM_INVALID_CUD",
                                         "CGM_INVALID_DESTINATION_QUEUE",
                                         "CGM_LM_CTR_CMD_FILTER",
                                         "CGM_MAX_PB_VSQ_QSIZE_TRACK_SETTINGS",
                                         "CGM_MAX_PB_VSQ_SRAM_BUFFERS_QSIZE_TRACK",
                                         "CGM_MAX_PB_VSQ_SRAM_PDS_QSIZE_TRACK",
                                         "CGM_MAX_PB_VSQ_WORDS_QSIZE_TRACK",
                                         "CGM_MAX_QB_VSQ_QSIZE_TRACK_SETTINGS",
                                         "CGM_MAX_QB_VSQ_SRAM_BUFFERS_QSIZE_TRACK",
                                         "CGM_MAX_QB_VSQ_SRAM_PDS_QSIZE_TRACK",
                                         "CGM_MAX_QB_VSQ_WORDS_QSIZE_TRACK",
                                         "CGM_MAX_VOQ_QSIZE_TRACK_SETTINGS",
                                         "CGM_MAX_VOQ_SRAM_BUFFERS_QSIZE_TRACK",
                                         "CGM_MAX_VOQ_SRAM_PDS_QSIZE_TRACK",
                                         "CGM_MAX_VOQ_SRAM_WORDS_QSIZE_TRACK",
                                         "CGM_MAX_VOQ_WORDS_QSIZE_TRACK",
                                         "CGM_MCH_FWD_RX_REP_CTR",
                                         "CGM_MCH_SNIF_0_PKT_DROP_CTR",
                                         "CGM_MCH_SNIF_0_RX_REP_CTR",
                                         "CGM_MCH_SNIF_1_PKT_DROP_CTR",
                                         "CGM_MCH_SNIF_1_RX_REP_CTR",
                                         "CGM_MCH_SNIF_2_PKT_DROP_CTR",
                                         "CGM_MCH_SNIF_2_RX_REP_CTR",
                                         "CGM_MCL_FWD_RX_REP_CTR",
                                         "CGM_MCL_SNIF_0_PKT_DROP_CTR",
                                         "CGM_MCL_SNIF_0_RX_REP_CTR",
                                         "CGM_MCL_SNIF_1_PKT_DROP_CTR",
                                         "CGM_MCL_SNIF_1_RX_REP_CTR",
                                         "CGM_MCL_SNIF_2_PKT_DROP_CTR",
                                         "CGM_MCL_SNIF_2_RX_REP_CTR",
                                         "CGM_MC_FIFO_FULL_PKT_CTR",
                                         "CGM_MC_REP_ERR_PKT_CTR",
                                         "CGM_MC_TC_PRIORITY_MAP",
                                         "CGM_MICRO_BURST_SETTINGS",
                                         "CGM_MICRO_BURST_STATUS",
                                         "CGM_PB_VSQ_FC_STATUS",
                                         "CGM_PB_VSQ_LLFC_CONGESTION_FIFO_DATA",
                                         "CGM_PB_VSQ_PG_CONGESTION_FIFO_DATA",
                                         "CGM_PB_VSQ_RJCT_SETTINGS",
                                         "CGM_PB_VSQ_SHRD_FR_RJCT_STATUS",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_GRNTD_POOL_0_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_GRNTD_POOL_0_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_GRNTD_POOL_1_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_GRNTD_POOL_1_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_0_FR",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_0_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_0_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_1_FR",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_1_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_1_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_HDRM_FR",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_HDRM_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_HDRM_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_OC_TH",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_0_FR",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_0_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_0_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_1_FR",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_1_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_1_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_GRNTD_POOL_0_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_GRNTD_POOL_0_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_GRNTD_POOL_1_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_GRNTD_POOL_1_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_0_FR",
                                         "CGM_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_0_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_0_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_1_FR",
                                         "CGM_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_1_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_1_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_HDRM_FR",
                                         "CGM_PB_VSQ_SRAM_PDS_HDRM_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_HDRM_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_OC_TH",
                                         "CGM_PB_VSQ_SRAM_PDS_SHRD_POOL_0_FR",
                                         "CGM_PB_VSQ_SRAM_PDS_SHRD_POOL_0_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_SHRD_POOL_0_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_SHRD_POOL_1_FR",
                                         "CGM_PB_VSQ_SRAM_PDS_SHRD_POOL_1_MAX_OC",
                                         "CGM_PB_VSQ_SRAM_PDS_SHRD_POOL_1_OC",
                                         "CGM_PB_VSQ_WORDS_GRNTD_POOL_0_MAX_OC",
                                         "CGM_PB_VSQ_WORDS_GRNTD_POOL_0_OC",
                                         "CGM_PB_VSQ_WORDS_GRNTD_POOL_1_MAX_OC",
                                         "CGM_PB_VSQ_WORDS_GRNTD_POOL_1_OC",
                                         "CGM_PB_VSQ_WORDS_HDRM_FR",
                                         "CGM_PB_VSQ_WORDS_HDRM_MAX_OC",
                                         "CGM_PB_VSQ_WORDS_HDRM_OC",
                                         "CGM_PB_VSQ_WORDS_OC_TH",
                                         "CGM_PB_VSQ_WORDS_SHRD_POOL_0_FR",
                                         "CGM_PB_VSQ_WORDS_SHRD_POOL_0_MAX_OC",
                                         "CGM_PB_VSQ_WORDS_SHRD_POOL_0_OC",
                                         "CGM_PB_VSQ_WORDS_SHRD_POOL_1_FR",
                                         "CGM_PB_VSQ_WORDS_SHRD_POOL_1_MAX_OC",
                                         "CGM_PB_VSQ_WORDS_SHRD_POOL_1_OC",
                                         "CGM_PCMI_0",
                                         "CGM_PCMI_1",
                                         "CGM_PCMI_2",
                                         "CGM_PCMI_3",
                                         "CGM_PCMI_4",
                                         "CGM_PCMI_0_S",
                                         "CGM_PCMI_0_T",
                                         "CGM_PCMI_1_S",
                                         "CGM_PCMI_1_T",
                                         "CGM_PCMI_2_S",
                                         "CGM_PCMI_2_T",
                                         "CGM_PCMI_3_S",
                                         "CGM_PCMI_3_T",
                                         "CGM_PCMI_4_S",
                                         "CGM_PCMI_4_T",
                                         "CGM_PKT_SIZE_ERR_PKT_CTR",
                                         "CGM_PRG_CTR_SETTINGS",
                                         "CGM_PRG_RJCT_PKT_CTR_0",
                                         "CGM_PRG_RJCT_PKT_CTR_1",
                                         "CGM_PRG_RJCT_PKT_CTR_2",
                                         "CGM_PRG_RJCT_PKT_CTR_3",
                                         "CGM_PRG_RJCT_PKT_CTR_4",
                                         "CGM_PRG_RJCT_PKT_CTR_5",
                                         "CGM_PRG_RJCT_PKT_CTR_6",
                                         "CGM_PRG_RJCT_PKT_CTR_7",
                                         "CGM_PRG_RJCT_PKT_CTR_0_MASK",
                                         "CGM_PRG_RJCT_PKT_CTR_1_MASK",
                                         "CGM_PRG_RJCT_PKT_CTR_2_MASK",
                                         "CGM_PRG_RJCT_PKT_CTR_3_MASK",
                                         "CGM_PRG_RJCT_PKT_CTR_4_MASK",
                                         "CGM_PRG_RJCT_PKT_CTR_5_MASK",
                                         "CGM_PRG_RJCT_PKT_CTR_6_MASK",
                                         "CGM_PRG_RJCT_PKT_CTR_7_MASK",
                                         "CGM_QB_VSQ_FC_STATUS",
                                         "CGM_QNUM_NOT_VALID_PKT_CTR",
                                         "CGM_QNUM_RES_ERR_PKT_CTR",
                                         "CGM_REAS_RPRT_CTR",
                                         "CGM_REG_0277",
                                         "CGM_REG_03B4",
                                         "CGM_REG_03B5",
                                         "CGM_REG_03B6",
                                         "CGM_REG_03B7",
                                         "CGM_REG_03B9",
                                         "CGM_REG_03BA",
                                         "CGM_REG_03BD",
                                         "CGM_REG_03C1",
                                         "CGM_REG_03C2",
                                         "CGM_REG_03C4",
                                         "CGM_REG_03C6",
                                         "CGM_REG_03C9",
                                         "CGM_REJECT_STATUS_BITMAP",
                                         "CGM_REP_CMD_FIFO_RJCT_STATUS",
                                         "CGM_RESERVED_MIRROR_ADDR",
                                         "CGM_RESERVED_MTCD",
                                         "CGM_RESERVED_MTCP",
                                         "CGM_RESERVED_SPARE_0",
                                         "CGM_RESERVED_SPARE_1",
                                         "CGM_RESERVED_SPARE_2",
                                         "CGM_RESERVED_SPARE_3",
                                         "CGM_SBUS_BROADCAST_ID",
                                         "CGM_SBUS_LAST_IN_CHAIN",
                                         "CGM_SRAM_BUFFERS_FREE_MIN_STATUS",
                                         "CGM_SRAM_BUFFERS_FREE_STATUS",
                                         "CGM_SRAM_BUFFERS_RJCT_PKT_CTR",
                                         "CGM_SRAM_HDRM_RSRC_FLOW_CONTROL_THS",
                                         "CGM_SRAM_PDBS_FREE_MIN_STATUS",
                                         "CGM_SRAM_PDBS_FREE_STATUS",
                                         "CGM_SRAM_PDBS_RJCT_PKT_CTR",
                                         "CGM_SRAM_RSRC_ERR_PKT_CTR",
                                         "CGM_SYSTEM_RED_QSIZE_FR_RSRC_TH",
                                         "CGM_SYSTEM_RED_RANGE_FR_RSRC_TH",
                                         "CGM_SYS_RED_SETTINGS",
                                         "CGM_TAR_FIFO_RJCT_PKT_CTR",
                                         "CGM_TAR_STATIC_CONFIGURATION",
                                         "CGM_TOTAL_DRAM_RSRC_FLOW_CONTROL_THS",
                                         "CGM_TOTAL_PB_VSQ_OC_ERR_INTERRUPT_REGISTER",
                                         "CGM_TOTAL_PB_VSQ_OC_ERR_INTERRUPT_REGISTER_MASK",
                                         "CGM_TOTAL_PB_VSQ_OC_ERR_INTERRUPT_REGISTER_TEST",
                                         "CGM_TOTAL_SRAM_RSRC_FLOW_CONTROL_THS",
                                         "CGM_TOTAL_VOQ_OC_ERR_INTERRUPT_REGISTER",
                                         "CGM_TOTAL_VOQ_OC_ERR_INTERRUPT_REGISTER_MASK",
                                         "CGM_TOTAL_VOQ_OC_ERR_INTERRUPT_REGISTER_TEST",
                                         "CGM_UC_FWD_RX_REP_CTR",
                                         "CGM_UC_SNIF_0_PKT_DROP_CTR",
                                         "CGM_UC_SNIF_0_RX_REP_CTR",
                                         "CGM_UC_SNIF_1_PKT_DROP_CTR",
                                         "CGM_UC_SNIF_1_RX_REP_CTR",
                                         "CGM_UC_SNIF_2_PKT_DROP_CTR",
                                         "CGM_UC_SNIF_2_RX_REP_CTR",
                                         "CGM_VISIBILITY_RJCT_PKT_CTR",
                                         "CGM_VISIBILITY_SETTINGS",
                                         "CGM_VISIBILITY_SRAM_ENQ_DATA_0",
                                         "CGM_VISIBILITY_SRAM_ENQ_DATA_1",
                                         "CGM_VISIBILITY_SRAM_ENQ_DATA_2",
                                         "CGM_VISIBILITY_TAR_DATA_0",
                                         "CGM_VISIBILITY_TAR_DATA_1",
                                         "CGM_VISIBILITY_TAR_DATA_2",
                                         "CGM_VOQ_CONGESTION_FIFO_DATA",
                                         "CGM_VOQ_CTR_ERR_INTERRUPT_REGISTER",
                                         "CGM_VOQ_CTR_ERR_INTERRUPT_REGISTER_MASK",
                                         "CGM_VOQ_CTR_ERR_INTERRUPT_REGISTER_TEST",
                                         "CGM_VOQ_DRAM_BLOCK_BMP_MASK",
                                         "CGM_VOQ_DRAM_DEQ_RPRT_BYTE_CTR",
                                         "CGM_VOQ_DRAM_DEQ_RPRT_CTR",
                                         "CGM_VOQ_DRAM_ENQ_RPRT_BYTE_CTR",
                                         "CGM_VOQ_DRAM_ENQ_RPRT_CTR",
                                         "CGM_VOQ_OCCUPANCY_ERR_STATUS",
                                         "CGM_VOQ_RJCT_SETTINGS",
                                         "CGM_VOQ_SHRD_OC_RJCT_STATUS",
                                         "CGM_VOQ_SRAM_BUFFERS_GRNTD_MAX_OC",
                                         "CGM_VOQ_SRAM_BUFFERS_GRNTD_OC",
                                         "CGM_VOQ_SRAM_BUFFERS_SHRD_FR",
                                         "CGM_VOQ_SRAM_BUFFERS_SHRD_MAX_OC",
                                         "CGM_VOQ_SRAM_BUFFERS_SHRD_OC",
                                         "CGM_VOQ_SRAM_DEL_BYTE_CTR",
                                         "CGM_VOQ_SRAM_DEL_PKT_CTR",
                                         "CGM_VOQ_SRAM_DEQ_RPRT_BYTE_CTR",
                                         "CGM_VOQ_SRAM_DEQ_RPRT_CTR",
                                         "CGM_VOQ_SRAM_DEQ_TO_DRAM_BYTE_CTR",
                                         "CGM_VOQ_SRAM_DEQ_TO_DRAM_PKT_CTR",
                                         "CGM_VOQ_SRAM_DEQ_TO_FABRIC_BYTE_CTR",
                                         "CGM_VOQ_SRAM_DEQ_TO_FABRIC_PKT_CTR",
                                         "CGM_VOQ_SRAM_ENQ_BYTE_CTR",
                                         "CGM_VOQ_SRAM_ENQ_PKT_CTR",
                                         "CGM_VOQ_SRAM_ENQ_RJCT_BYTE_CTR",
                                         "CGM_VOQ_SRAM_ENQ_RJCT_PKT_CTR",
                                         "CGM_VOQ_SRAM_ENQ_RPRT_BYTE_CTR",
                                         "CGM_VOQ_SRAM_ENQ_RPRT_CTR",
                                         "CGM_VOQ_SRAM_PDS_GRNTD_MAX_OC",
                                         "CGM_VOQ_SRAM_PDS_GRNTD_OC",
                                         "CGM_VOQ_SRAM_PDS_SHRD_FR",
                                         "CGM_VOQ_SRAM_PDS_SHRD_MAX_OC",
                                         "CGM_VOQ_SRAM_PDS_SHRD_OC",
                                         "CGM_VOQ_WORDS_GRNTD_MAX_OC",
                                         "CGM_VOQ_WORDS_GRNTD_OC",
                                         "CGM_VOQ_WORDS_SHRD_FR",
                                         "CGM_VOQ_WORDS_SHRD_MAX_OC",
                                         "CGM_VOQ_WORDS_SHRD_OC",
                                         "CGM_VSQA_FC_STATUS_MASK",
                                         "CGM_VSQA_OCCUPANCY_ERR_STATUS",
                                         "CGM_VSQB_FC_STATUS_MASK",
                                         "CGM_VSQB_OCCUPANCY_ERR_STATUS",
                                         "CGM_VSQC_FC_STATUS_MASK",
                                         "CGM_VSQC_OCCUPANCY_ERR_STATUS",
                                         "CGM_VSQD_FC_STATUS_MASK",
                                         "CGM_VSQD_OCCUPANCY_ERR_STATUS",
                                         "CGM_VSQE_FC_STATUS_MASK",
                                         "CGM_VSQE_OCCUPANCY_ERR_STATUS",
                                         "CGM_VSQF_FC_STATUS_MASK",
                                         "CGM_VSQF_OCCUPANCY_ERR_STATUS",
                                         "CGM_VSQ_CATEGORY_RANGES",
                                         "CGM_VSQ_CTR_ERR_INTERRUPT_REGISTER",
                                         "CGM_VSQ_CTR_ERR_INTERRUPT_REGISTER_MASK",
                                         "CGM_VSQ_CTR_ERR_INTERRUPT_REGISTER_TEST",
                                         "CGM_VSQ_SETTINGS",
                                         "CGM_VSQ_SRAM_ENQ_BYTE_CTR",
                                         "CGM_VSQ_SRAM_ENQ_PKT_CTR",
                                         "CGM_VSQ_SRAM_ENQ_RJCT_BYTE_CTR",
                                         "CGM_VSQ_SRAM_ENQ_RJCT_PKT_CTR",
                                         "CGM_XOR_MEM_INIT_DONE",
                                         "CMICX_M0_IDM_IDM_INTERRUPT_STATUS",
                                         "CMICX_M0_IDM_IDM_RESET_CONTROL",
                                         "CMICX_M0_IDM_IDM_RESET_STATUS",
                                         "CMICX_M0_IDM_IO_CONTROL_DIRECT",
                                         "CMICX_M0_IDM_IO_STATUS",
                                         "CMICX_M1_IDM_IDM_INTERRUPT_STATUS",
                                         "CMICX_M1_IDM_IDM_RESET_CONTROL",
                                         "CMICX_M1_IDM_IDM_RESET_STATUS",
                                         "CMICX_M1_IDM_IO_CONTROL_DIRECT",
                                         "CMICX_M1_IDM_IO_STATUS",
                                         "CMICX_M2_IDM_IDM_INTERRUPT_STATUS",
                                         "CMICX_M2_IDM_IDM_RESET_CONTROL",
                                         "CMICX_M2_IDM_IDM_RESET_STATUS",
                                         "CMICX_M2_IDM_IO_CONTROL_DIRECT",
                                         "CMICX_M2_IDM_IO_STATUS",
                                         "CMICX_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "CMICX_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "CMICX_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "CMICX_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "CMICX_S0_IDM_IDM_ERROR_LOG_ID",
                                         "CMICX_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "CMICX_S0_IDM_IDM_INTERRUPT_STATUS",
                                         "CMICX_S0_IDM_IDM_IO_CONTROL_DIRECT",
                                         "CMICX_S0_IDM_IDM_IO_STATUS",
                                         "CMICX_S0_IDM_IDM_RESET_CONTROL",
                                         "CMICX_S0_IDM_IDM_RESET_READ_ID",
                                         "CMICX_S0_IDM_IDM_RESET_STATUS",
                                         "CMICX_S0_IDM_IDM_RESET_WRITE_ID",
                                         "CMIC_BROADSYNC_REF_CLK_GEN_CTRL",
                                         "CMIC_BS0_CLK_CTRL",
                                         "CMIC_BS0_CONFIG",
                                         "CMIC_BS0_HEARTBEAT_CTRL",
                                         "CMIC_BS0_HEARTBEAT_DOWN_DURATION",
                                         "CMIC_BS0_HEARTBEAT_UP_DURATION",
                                         "CMIC_BS0_INITIAL_CRC",
                                         "CMIC_BS0_INPUT_TIME_0",
                                         "CMIC_BS0_INPUT_TIME_1",
                                         "CMIC_BS0_INPUT_TIME_2",
                                         "CMIC_BS0_OUTPUT_TIME_0",
                                         "CMIC_BS0_OUTPUT_TIME_1",
                                         "CMIC_BS0_OUTPUT_TIME_2",
                                         "CMIC_BS1_CLK_CTRL",
                                         "CMIC_BS1_CONFIG",
                                         "CMIC_BS1_HEARTBEAT_CTRL",
                                         "CMIC_BS1_HEARTBEAT_DOWN_DURATION",
                                         "CMIC_BS1_HEARTBEAT_UP_DURATION",
                                         "CMIC_BS1_INITIAL_CRC",
                                         "CMIC_BS1_INPUT_TIME_0",
                                         "CMIC_BS1_INPUT_TIME_1",
                                         "CMIC_BS1_INPUT_TIME_2",
                                         "CMIC_BS1_OUTPUT_TIME_0",
                                         "CMIC_BS1_OUTPUT_TIME_1",
                                         "CMIC_BS1_OUTPUT_TIME_2",
                                         "CMIC_CMC0_CCMDMA_CH0_CFG",
                                         "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HI",
                                         "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LO",
                                         "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HI",
                                         "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LO",
                                         "CMIC_CMC0_CCMDMA_CH0_ECC_CONTROL",
                                         "CMIC_CMC0_CCMDMA_CH0_ECC_STATUS",
                                         "CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLR",
                                         "CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNT",
                                         "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI",
                                         "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO",
                                         "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI",
                                         "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO",
                                         "CMIC_CMC0_CCMDMA_CH0_STAT",
                                         "CMIC_CMC0_CCMDMA_CH0_TM_CONTROL",
                                         "CMIC_CMC0_CCMDMA_CH1_CFG",
                                         "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HI",
                                         "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LO",
                                         "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HI",
                                         "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LO",
                                         "CMIC_CMC0_CCMDMA_CH1_ECC_CONTROL",
                                         "CMIC_CMC0_CCMDMA_CH1_ECC_STATUS",
                                         "CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLR",
                                         "CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNT",
                                         "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI",
                                         "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO",
                                         "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI",
                                         "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO",
                                         "CMIC_CMC0_CCMDMA_CH1_STAT",
                                         "CMIC_CMC0_CCMDMA_CH1_TM_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0",
                                         "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1",
                                         "CMIC_CMC0_PKTDMA_CH0_CTRL",
                                         "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HI",
                                         "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LO",
                                         "CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQ",
                                         "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RX",
                                         "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH0_INTR_COAL",
                                         "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT",
                                         "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKT",
                                         "CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_PKTDMA_CH0_STAT",
                                         "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0",
                                         "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1",
                                         "CMIC_CMC0_PKTDMA_CH1_CTRL",
                                         "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HI",
                                         "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LO",
                                         "CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQ",
                                         "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RX",
                                         "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH1_INTR_COAL",
                                         "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT",
                                         "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKT",
                                         "CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_PKTDMA_CH1_STAT",
                                         "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0",
                                         "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1",
                                         "CMIC_CMC0_PKTDMA_CH2_CTRL",
                                         "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HI",
                                         "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LO",
                                         "CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQ",
                                         "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RX",
                                         "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH2_INTR_COAL",
                                         "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT",
                                         "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKT",
                                         "CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_PKTDMA_CH2_STAT",
                                         "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0",
                                         "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1",
                                         "CMIC_CMC0_PKTDMA_CH3_CTRL",
                                         "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HI",
                                         "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LO",
                                         "CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQ",
                                         "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RX",
                                         "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH3_INTR_COAL",
                                         "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT",
                                         "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKT",
                                         "CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_PKTDMA_CH3_STAT",
                                         "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0",
                                         "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1",
                                         "CMIC_CMC0_PKTDMA_CH4_CTRL",
                                         "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HI",
                                         "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LO",
                                         "CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQ",
                                         "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RX",
                                         "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH4_INTR_COAL",
                                         "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT",
                                         "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKT",
                                         "CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_PKTDMA_CH4_STAT",
                                         "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0",
                                         "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1",
                                         "CMIC_CMC0_PKTDMA_CH5_CTRL",
                                         "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HI",
                                         "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LO",
                                         "CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQ",
                                         "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RX",
                                         "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH5_INTR_COAL",
                                         "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT",
                                         "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKT",
                                         "CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_PKTDMA_CH5_STAT",
                                         "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0",
                                         "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1",
                                         "CMIC_CMC0_PKTDMA_CH6_CTRL",
                                         "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HI",
                                         "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LO",
                                         "CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQ",
                                         "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RX",
                                         "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH6_INTR_COAL",
                                         "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT",
                                         "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKT",
                                         "CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_PKTDMA_CH6_STAT",
                                         "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0",
                                         "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1",
                                         "CMIC_CMC0_PKTDMA_CH7_CTRL",
                                         "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HI",
                                         "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LO",
                                         "CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQ",
                                         "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RX",
                                         "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC0_PKTDMA_CH7_INTR_COAL",
                                         "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT",
                                         "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKT",
                                         "CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_PKTDMA_CH7_STAT",
                                         "CMIC_CMC0_SBUSDMA_CH0_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH0_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_H",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_L",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLR",
                                         "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH0_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH0_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG",
                                         "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH0_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH0_TIMER",
                                         "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH1_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH1_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_H",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_L",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLR",
                                         "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH1_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH1_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH1_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH1_TIMER",
                                         "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH2_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH2_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_H",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_L",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLR",
                                         "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH2_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH2_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG",
                                         "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH2_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH2_TIMER",
                                         "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH3_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH3_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_H",
                                         "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_L",
                                         "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROL",
                                         "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLR",
                                         "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH3_ITER_COUNT",
                                         "CMIC_CMC0_SBUSDMA_CH3_OPCODE",
                                         "CMIC_CMC0_SBUSDMA_CH3_REQUEST",
                                         "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG",
                                         "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI",
                                         "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO",
                                         "CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESS",
                                         "CMIC_CMC0_SBUSDMA_CH3_STATUS",
                                         "CMIC_CMC0_SBUSDMA_CH3_TIMER",
                                         "CMIC_CMC0_SBUSDMA_CH3_TM_CONTROL",
                                         "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS",
                                         "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE",
                                         "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS",
                                         "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE",
                                         "CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TX",
                                         "CMIC_CMC0_SHARED_AXI_AR_COUNT_TX",
                                         "CMIC_CMC0_SHARED_AXI_PER_ID_STAT",
                                         "CMIC_CMC0_SHARED_AXI_STAT",
                                         "CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRL",
                                         "CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRL",
                                         "CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRL",
                                         "CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL",
                                         "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROL",
                                         "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUS",
                                         "CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES",
                                         "CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES",
                                         "CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROL",
                                         "CMIC_CMC0_SHARED_CONFIG",
                                         "CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT",
                                         "CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT",
                                         "CMIC_CMC0_SHARED_IRQ_STAT0",
                                         "CMIC_CMC0_SHARED_IRQ_STAT1",
                                         "CMIC_CMC0_SHARED_IRQ_STAT_CLR0",
                                         "CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRL",
                                         "CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL",
                                         "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRL",
                                         "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0",
                                         "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1",
                                         "CMIC_CMC0_SHARED_PKT_COUNT_RXPKT",
                                         "CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERR",
                                         "CMIC_CMC0_SHARED_PKT_COUNT_TXPKT",
                                         "CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERR",
                                         "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0",
                                         "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1",
                                         "CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOC",
                                         "CMIC_CMC0_SHARED_RXBUF_CONFIG",
                                         "CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES",
                                         "CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES",
                                         "CMIC_CMC0_SHARED_RXBUF_ECC_CONTROL",
                                         "CMIC_CMC0_SHARED_RXBUF_ECC_STATUS",
                                         "CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLR",
                                         "CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_SHARED_RXBUF_TM_CONTROL",
                                         "CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRL",
                                         "CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL",
                                         "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRL",
                                         "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL",
                                         "CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES",
                                         "CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES",
                                         "CMIC_CMC0_SHARED_TXBUF_DEBUG",
                                         "CMIC_CMC0_SHARED_TXBUF_ECC_CONTROL",
                                         "CMIC_CMC0_SHARED_TXBUF_ECC_STATUS",
                                         "CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLR",
                                         "CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITS",
                                         "CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITS",
                                         "CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIG",
                                         "CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRL",
                                         "CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNT",
                                         "CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNT",
                                         "CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNT",
                                         "CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNT",
                                         "CMIC_CMC0_SHARED_TXBUF_TM_CONTROL",
                                         "CMIC_CMC1_CCMDMA_CH0_CFG",
                                         "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HI",
                                         "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LO",
                                         "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HI",
                                         "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LO",
                                         "CMIC_CMC1_CCMDMA_CH0_ECC_CONTROL",
                                         "CMIC_CMC1_CCMDMA_CH0_ECC_STATUS",
                                         "CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLR",
                                         "CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNT",
                                         "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI",
                                         "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO",
                                         "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI",
                                         "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO",
                                         "CMIC_CMC1_CCMDMA_CH0_STAT",
                                         "CMIC_CMC1_CCMDMA_CH0_TM_CONTROL",
                                         "CMIC_CMC1_CCMDMA_CH1_CFG",
                                         "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HI",
                                         "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LO",
                                         "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HI",
                                         "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LO",
                                         "CMIC_CMC1_CCMDMA_CH1_ECC_CONTROL",
                                         "CMIC_CMC1_CCMDMA_CH1_ECC_STATUS",
                                         "CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLR",
                                         "CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNT",
                                         "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI",
                                         "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO",
                                         "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI",
                                         "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO",
                                         "CMIC_CMC1_CCMDMA_CH1_STAT",
                                         "CMIC_CMC1_CCMDMA_CH1_TM_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0",
                                         "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1",
                                         "CMIC_CMC1_PKTDMA_CH0_CTRL",
                                         "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HI",
                                         "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LO",
                                         "CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQ",
                                         "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RX",
                                         "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH0_INTR_COAL",
                                         "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT",
                                         "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKT",
                                         "CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_PKTDMA_CH0_STAT",
                                         "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0",
                                         "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1",
                                         "CMIC_CMC1_PKTDMA_CH1_CTRL",
                                         "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HI",
                                         "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LO",
                                         "CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQ",
                                         "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RX",
                                         "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH1_INTR_COAL",
                                         "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT",
                                         "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKT",
                                         "CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_PKTDMA_CH1_STAT",
                                         "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0",
                                         "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1",
                                         "CMIC_CMC1_PKTDMA_CH2_CTRL",
                                         "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HI",
                                         "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LO",
                                         "CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQ",
                                         "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RX",
                                         "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH2_INTR_COAL",
                                         "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT",
                                         "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKT",
                                         "CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_PKTDMA_CH2_STAT",
                                         "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0",
                                         "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1",
                                         "CMIC_CMC1_PKTDMA_CH3_CTRL",
                                         "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HI",
                                         "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LO",
                                         "CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQ",
                                         "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RX",
                                         "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH3_INTR_COAL",
                                         "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT",
                                         "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKT",
                                         "CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_PKTDMA_CH3_STAT",
                                         "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0",
                                         "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1",
                                         "CMIC_CMC1_PKTDMA_CH4_CTRL",
                                         "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HI",
                                         "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LO",
                                         "CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQ",
                                         "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RX",
                                         "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH4_INTR_COAL",
                                         "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT",
                                         "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKT",
                                         "CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_PKTDMA_CH4_STAT",
                                         "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0",
                                         "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1",
                                         "CMIC_CMC1_PKTDMA_CH5_CTRL",
                                         "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HI",
                                         "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LO",
                                         "CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQ",
                                         "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RX",
                                         "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH5_INTR_COAL",
                                         "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT",
                                         "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKT",
                                         "CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_PKTDMA_CH5_STAT",
                                         "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0",
                                         "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1",
                                         "CMIC_CMC1_PKTDMA_CH6_CTRL",
                                         "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HI",
                                         "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LO",
                                         "CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQ",
                                         "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RX",
                                         "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH6_INTR_COAL",
                                         "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT",
                                         "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKT",
                                         "CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_PKTDMA_CH6_STAT",
                                         "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0",
                                         "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1",
                                         "CMIC_CMC1_PKTDMA_CH7_CTRL",
                                         "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HI",
                                         "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LO",
                                         "CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQ",
                                         "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RX",
                                         "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WR",
                                         "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HI",
                                         "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LO",
                                         "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUS",
                                         "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROL",
                                         "CMIC_CMC1_PKTDMA_CH7_INTR_COAL",
                                         "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT",
                                         "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKT",
                                         "CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_PKTDMA_CH7_STAT",
                                         "CMIC_CMC1_SBUSDMA_CH0_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH0_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_H",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_L",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS",
                                         "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLR",
                                         "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH0_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH0_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG",
                                         "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH0_STATUS",
                                         "CMIC_CMC1_SBUSDMA_CH0_TIMER",
                                         "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH1_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH1_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_H",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_L",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS",
                                         "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLR",
                                         "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH1_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH1_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG",
                                         "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH1_STATUS",
                                         "CMIC_CMC1_SBUSDMA_CH1_TIMER",
                                         "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH2_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH2_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_H",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_L",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS",
                                         "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLR",
                                         "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH2_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH2_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG",
                                         "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH2_STATUS",
                                         "CMIC_CMC1_SBUSDMA_CH2_TIMER",
                                         "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH3_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH3_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_H",
                                         "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_L",
                                         "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROL",
                                         "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS",
                                         "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLR",
                                         "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH3_ITER_COUNT",
                                         "CMIC_CMC1_SBUSDMA_CH3_OPCODE",
                                         "CMIC_CMC1_SBUSDMA_CH3_REQUEST",
                                         "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG",
                                         "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR",
                                         "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI",
                                         "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO",
                                         "CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESS",
                                         "CMIC_CMC1_SBUSDMA_CH3_STATUS",
                                         "CMIC_CMC1_SBUSDMA_CH3_TIMER",
                                         "CMIC_CMC1_SBUSDMA_CH3_TM_CONTROL",
                                         "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS",
                                         "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE",
                                         "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS",
                                         "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE",
                                         "CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TX",
                                         "CMIC_CMC1_SHARED_AXI_AR_COUNT_TX",
                                         "CMIC_CMC1_SHARED_AXI_PER_ID_STAT",
                                         "CMIC_CMC1_SHARED_AXI_STAT",
                                         "CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRL",
                                         "CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRL",
                                         "CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRL",
                                         "CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL",
                                         "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROL",
                                         "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUS",
                                         "CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES",
                                         "CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES",
                                         "CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROL",
                                         "CMIC_CMC1_SHARED_CONFIG",
                                         "CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT",
                                         "CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT",
                                         "CMIC_CMC1_SHARED_IRQ_STAT0",
                                         "CMIC_CMC1_SHARED_IRQ_STAT1",
                                         "CMIC_CMC1_SHARED_IRQ_STAT_CLR0",
                                         "CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRL",
                                         "CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL",
                                         "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRL",
                                         "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0",
                                         "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1",
                                         "CMIC_CMC1_SHARED_PKT_COUNT_RXPKT",
                                         "CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERR",
                                         "CMIC_CMC1_SHARED_PKT_COUNT_TXPKT",
                                         "CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERR",
                                         "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0",
                                         "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1",
                                         "CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOC",
                                         "CMIC_CMC1_SHARED_RXBUF_CONFIG",
                                         "CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES",
                                         "CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES",
                                         "CMIC_CMC1_SHARED_RXBUF_ECC_CONTROL",
                                         "CMIC_CMC1_SHARED_RXBUF_ECC_STATUS",
                                         "CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLR",
                                         "CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_SHARED_RXBUF_TM_CONTROL",
                                         "CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRL",
                                         "CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL",
                                         "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRL",
                                         "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL",
                                         "CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES",
                                         "CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES",
                                         "CMIC_CMC1_SHARED_TXBUF_DEBUG",
                                         "CMIC_CMC1_SHARED_TXBUF_ECC_CONTROL",
                                         "CMIC_CMC1_SHARED_TXBUF_ECC_STATUS",
                                         "CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLR",
                                         "CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITS",
                                         "CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITS",
                                         "CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIG",
                                         "CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRL",
                                         "CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNT",
                                         "CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNT",
                                         "CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNT",
                                         "CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNT",
                                         "CMIC_CMC1_SHARED_TXBUF_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTME",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTME",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTME",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTME",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROL",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HI",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LO",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLD",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODE",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESS",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLR",
                                         "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROL",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNT",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_CTRL",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_ERR",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE0",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE1",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE2",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE3",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE4",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE5",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE6",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE7",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE8",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE9",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE10",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE11",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE12",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE13",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE14",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE15",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE16",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE17",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE18",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE19",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE20",
                                         "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE21",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNT",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_CTRL",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_ERR",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE0",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE1",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE2",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE3",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE4",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE5",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE6",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE7",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE8",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE9",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE10",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE11",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE12",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE13",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE14",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE15",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE16",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE17",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE18",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE19",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE20",
                                         "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE21",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNT",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_CTRL",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_ERR",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE0",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE1",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE2",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE3",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE4",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE5",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE6",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE7",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE8",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE9",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE10",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE11",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE12",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE13",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE14",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE15",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE16",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE17",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE18",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE19",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE20",
                                         "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE21",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNT",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_CTRL",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_ERR",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE0",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE1",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE2",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE3",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE4",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE5",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE6",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE7",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE8",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE9",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE10",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE11",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE12",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE13",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE14",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE15",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE16",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE17",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE18",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE19",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE20",
                                         "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE21",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNT",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_CTRL",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_ERR",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE0",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE1",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE2",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE3",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE4",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE5",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE6",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE7",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE8",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE9",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE10",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE11",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE12",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE13",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE14",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE15",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE16",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE17",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE18",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE19",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE20",
                                         "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE21",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY0",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY1",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY2",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY3",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY4",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY5",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY6",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY7",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY8",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY9",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY10",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY11",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY12",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY13",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY14",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY15",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY16",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY17",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY18",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY19",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY20",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY21",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY22",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY23",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY24",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY25",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY26",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY27",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY28",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY29",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY30",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY31",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY32",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY33",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY34",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY35",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY36",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY37",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY38",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY39",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY40",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY41",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY42",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY43",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY44",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY45",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY46",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY47",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY48",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY49",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY50",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY51",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY52",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY53",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY54",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY55",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY56",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY57",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY58",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY59",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY60",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY61",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY62",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY63",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY64",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY65",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY66",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY67",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY68",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY69",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY70",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY71",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY72",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY73",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY74",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY75",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY76",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY77",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY78",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY79",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY80",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY81",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY82",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY83",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY84",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY85",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY86",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY87",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY88",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY89",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY90",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY91",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY92",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY93",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY94",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY95",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY96",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY97",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY98",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY99",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY100",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY101",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY102",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY103",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY104",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY105",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY106",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY107",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY108",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY109",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY110",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY111",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY112",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY113",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY114",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY115",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY116",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY117",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY118",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY119",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY120",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY121",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY122",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY123",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY124",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY125",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY126",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY127",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY128",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY129",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY130",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY131",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY132",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY133",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY134",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY135",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY136",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY137",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY138",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY139",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY140",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY141",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY142",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY143",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY144",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY145",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY146",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY147",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY148",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY149",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY150",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY151",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY152",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY153",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY154",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY155",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY156",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY157",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY158",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY159",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY160",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY161",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY162",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY163",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY164",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY165",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY166",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY167",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY168",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY169",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY170",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY171",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY172",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY173",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY174",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY175",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY176",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY177",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY178",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY179",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY180",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY181",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY182",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY183",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY184",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY185",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY186",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY187",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY188",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY189",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY190",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY191",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY192",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY193",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY194",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY195",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY196",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY197",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY198",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY199",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY200",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY201",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY202",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY203",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY204",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY205",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY206",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY207",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY208",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY209",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY210",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY211",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY212",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY213",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY214",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY215",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY216",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY217",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY218",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY219",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY220",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY221",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY222",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY223",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY224",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY225",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY226",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY227",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY228",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY229",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY230",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY231",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY232",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY233",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY234",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY235",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY236",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY237",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY238",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY239",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY240",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY241",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY242",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY243",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY244",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY245",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY246",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY247",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY248",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY249",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY250",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY251",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY252",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY253",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY254",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY255",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY256",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY257",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY258",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY259",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY260",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY261",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY262",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY263",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY264",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY265",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY266",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY267",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY268",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY269",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY270",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY271",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY272",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY273",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY274",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY275",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY276",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY277",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY278",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY279",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY280",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY281",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY282",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY283",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY284",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY285",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY286",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY287",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY288",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY289",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY290",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY291",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY292",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY293",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY294",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY295",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY296",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY297",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY298",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY299",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY300",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY301",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY302",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY303",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY304",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY305",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY306",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY307",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY308",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY309",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY310",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY311",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY312",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY313",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY314",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY315",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY316",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY317",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY318",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY319",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY320",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY321",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY322",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY323",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY324",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY325",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY326",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY327",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY328",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY329",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY330",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY331",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY332",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY333",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY334",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY335",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY336",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY337",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY338",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY339",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY340",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY341",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY342",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY343",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY344",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY345",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY346",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY347",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY348",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY349",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY350",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY351",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRL",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWER",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPER",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUS",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOW",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPP",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY0",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY1",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY2",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY3",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY4",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY5",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY6",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY7",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY8",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY9",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY10",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY11",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY12",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY13",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY14",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY15",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY16",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY17",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY18",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY19",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY20",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY21",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY22",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY23",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY24",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY25",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY26",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY27",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY28",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY29",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY30",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY31",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY32",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY33",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY34",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY35",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY36",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY37",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY38",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY39",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY40",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY41",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY42",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY43",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY44",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY45",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY46",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY47",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY48",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY49",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY50",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY51",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY52",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY53",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY54",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY55",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY56",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY57",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY58",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY59",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY60",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY61",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY62",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY63",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY64",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY65",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY66",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY67",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY68",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY69",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY70",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY71",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY72",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY73",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY74",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY75",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY76",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY77",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY78",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY79",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY80",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY81",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY82",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY83",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY84",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY85",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY86",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY87",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY88",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY89",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY90",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY91",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY92",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY93",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY94",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY95",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY96",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY97",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY98",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY99",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY100",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY101",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY102",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY103",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY104",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY105",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY106",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY107",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY108",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY109",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY110",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY111",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY112",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY113",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY114",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY115",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY116",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY117",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY118",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY119",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY120",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY121",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY122",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY123",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY124",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY125",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY126",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY127",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY128",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY129",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY130",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY131",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY132",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY133",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY134",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY135",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY136",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY137",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY138",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY139",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY140",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY141",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY142",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY143",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY144",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY145",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY146",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY147",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY148",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY149",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY150",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY151",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY152",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY153",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY154",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY155",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY156",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY157",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY158",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY159",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY160",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY161",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY162",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY163",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY164",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY165",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY166",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY167",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY168",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY169",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY170",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY171",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY172",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY173",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY174",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY175",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY176",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY177",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY178",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY179",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY180",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY181",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY182",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY183",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY184",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY185",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY186",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY187",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY188",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY189",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY190",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY191",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY192",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY193",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY194",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY195",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY196",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY197",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY198",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY199",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY200",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY201",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY202",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY203",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY204",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY205",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY206",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY207",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY208",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY209",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY210",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY211",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY212",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY213",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY214",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY215",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY216",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY217",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY218",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY219",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY220",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY221",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY222",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY223",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY224",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY225",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY226",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY227",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY228",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY229",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY230",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY231",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY232",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY233",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY234",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY235",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY236",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY237",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY238",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY239",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY240",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY241",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY242",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY243",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY244",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY245",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY246",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY247",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY248",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY249",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY250",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY251",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY252",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY253",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY254",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY255",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY256",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY257",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY258",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY259",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY260",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY261",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY262",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY263",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY264",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY265",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY266",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY267",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY268",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY269",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY270",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY271",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY272",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY273",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY274",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY275",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY276",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY277",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY278",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY279",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY280",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY281",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY282",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY283",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY284",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY285",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY286",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY287",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY288",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY289",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY290",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY291",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY292",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY293",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY294",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY295",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY296",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY297",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY298",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY299",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY300",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY301",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY302",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY303",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY304",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY305",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY306",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY307",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY308",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY309",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY310",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY311",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY312",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY313",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY314",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY315",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY316",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY317",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY318",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY319",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY320",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY321",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY322",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY323",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY324",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY325",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY326",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY327",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY328",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY329",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY330",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY331",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY332",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY333",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY334",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY335",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY336",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY337",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY338",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY339",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY340",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY341",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY342",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY343",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY344",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY345",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY346",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY347",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY348",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY349",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY350",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY351",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRL",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWER",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPER",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUS",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOW",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPP",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRL",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUS",
                                         "CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRL",
                                         "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS",
                                         "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE",
                                         "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS",
                                         "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE",
                                         "CMIC_COMMON_POOL_SHARED_CONFIG",
                                         "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRL",
                                         "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL",
                                         "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1",
                                         "CMIC_COMMON_POOL_SHARED_IRQ_STAT0",
                                         "CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRL",
                                         "CMIC_IPROC_TO_RCPU_IRQ_ENABLE0",
                                         "CMIC_IPROC_TO_RCPU_IRQ_ENABLE1",
                                         "CMIC_IPROC_TO_RCPU_IRQ_ENABLE2",
                                         "CMIC_IPROC_TO_RCPU_IRQ_ENABLE3",
                                         "CMIC_IPROC_TO_RCPU_IRQ_ENABLE4",
                                         "CMIC_IPROC_TO_RCPU_IRQ_ENABLE5",
                                         "CMIC_IPROC_TO_RCPU_IRQ_ENABLE6",
                                         "CMIC_IPROC_TO_RCPU_IRQ_ENABLE7",
                                         "CMIC_IPROC_TO_RCPU_IRQ_STAT0",
                                         "CMIC_IPROC_TO_RCPU_IRQ_STAT1",
                                         "CMIC_IPROC_TO_RCPU_IRQ_STAT2",
                                         "CMIC_IPROC_TO_RCPU_IRQ_STAT3",
                                         "CMIC_IPROC_TO_RCPU_IRQ_STAT4",
                                         "CMIC_IPROC_TO_RCPU_IRQ_STAT5",
                                         "CMIC_IPROC_TO_RCPU_IRQ_STAT6",
                                         "CMIC_IPROC_TO_RCPU_IRQ_STAT7",
                                         "CMIC_REG_00000004",
                                         "CMIC_REG_00000040",
                                         "CMIC_REG_00000210",
                                         "CMIC_REG_0000003C",
                                         "CMIC_REG_0000020C",
                                         "CMIC_RPE_1BIT_ECC_ERROR_STATUS",
                                         "CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLE",
                                         "CMIC_RPE_2BIT_ECC_ERROR_STATUS",
                                         "CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLE",
                                         "CMIC_RPE_AXI_AR_COUNT_SPLIT_TX",
                                         "CMIC_RPE_AXI_AR_COUNT_TX",
                                         "CMIC_RPE_AXI_STAT",
                                         "CMIC_RPE_COMPLETION_BUF_ECC_CONTROL",
                                         "CMIC_RPE_COMPLETION_BUF_ECC_STATUS",
                                         "CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIES",
                                         "CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES",
                                         "CMIC_RPE_COMPLETION_BUF_TM_CONTROL",
                                         "CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT",
                                         "CMIC_RPE_INTR_PKT_PACING_DELAY",
                                         "CMIC_RPE_IRQ_STAT",
                                         "CMIC_RPE_IRQ_STAT_CLR",
                                         "CMIC_RPE_PIO_MEMDMA_COS_0",
                                         "CMIC_RPE_PIO_MEMDMA_COS_1",
                                         "CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROL",
                                         "CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUS",
                                         "CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROL",
                                         "CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_RPE_PKTDMA_COS_0",
                                         "CMIC_RPE_PKTDMA_COS_1",
                                         "CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_RPE_PKT_COS_QUEUES_HI",
                                         "CMIC_RPE_PKT_COS_QUEUES_LO",
                                         "CMIC_RPE_PKT_COUNT_FROMCPU",
                                         "CMIC_RPE_PKT_COUNT_FROMCPU_MH",
                                         "CMIC_RPE_PKT_COUNT_INTR",
                                         "CMIC_RPE_PKT_COUNT_MEMDMA",
                                         "CMIC_RPE_PKT_COUNT_MEMDMA_REPLY",
                                         "CMIC_RPE_PKT_COUNT_PIO",
                                         "CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROP",
                                         "CMIC_RPE_PKT_COUNT_PIO_REPLY",
                                         "CMIC_RPE_PKT_COUNT_RXPKT",
                                         "CMIC_RPE_PKT_COUNT_RXPKT_ERR",
                                         "CMIC_RPE_PKT_COUNT_SBUSDMA",
                                         "CMIC_RPE_PKT_COUNT_SBUSDMA_REPLY",
                                         "CMIC_RPE_PKT_COUNT_SCHAN",
                                         "CMIC_RPE_PKT_COUNT_SCHAN_REP",
                                         "CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROP",
                                         "CMIC_RPE_PKT_COUNT_TOCPUD",
                                         "CMIC_RPE_PKT_COUNT_TOCPUDM",
                                         "CMIC_RPE_PKT_COUNT_TOCPUE",
                                         "CMIC_RPE_PKT_COUNT_TOCPUEM",
                                         "CMIC_RPE_PKT_COUNT_TXPKT",
                                         "CMIC_RPE_PKT_COUNT_TXPKT_ERR",
                                         "CMIC_RPE_PKT_CTRL",
                                         "CMIC_RPE_PKT_ETHER_SIG",
                                         "CMIC_RPE_PKT_LMAC0_HI",
                                         "CMIC_RPE_PKT_LMAC0_LO",
                                         "CMIC_RPE_PKT_LMAC1_HI",
                                         "CMIC_RPE_PKT_LMAC1_LO",
                                         "CMIC_RPE_PKT_PORTS_0",
                                         "CMIC_RPE_PKT_PORTS_1",
                                         "CMIC_RPE_PKT_PORTS_2",
                                         "CMIC_RPE_PKT_PORTS_3",
                                         "CMIC_RPE_PKT_PORTS_4",
                                         "CMIC_RPE_PKT_PORTS_5",
                                         "CMIC_RPE_PKT_PORTS_6",
                                         "CMIC_RPE_PKT_PORTS_7",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62",
                                         "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63",
                                         "CMIC_RPE_PKT_REASON_0_TYPE0",
                                         "CMIC_RPE_PKT_REASON_0_TYPE1",
                                         "CMIC_RPE_PKT_REASON_0_TYPE2",
                                         "CMIC_RPE_PKT_REASON_0_TYPE3",
                                         "CMIC_RPE_PKT_REASON_0_TYPE4",
                                         "CMIC_RPE_PKT_REASON_0_TYPE5",
                                         "CMIC_RPE_PKT_REASON_0_TYPE6",
                                         "CMIC_RPE_PKT_REASON_0_TYPE7",
                                         "CMIC_RPE_PKT_REASON_0_TYPE8",
                                         "CMIC_RPE_PKT_REASON_0_TYPE9",
                                         "CMIC_RPE_PKT_REASON_0_TYPE10",
                                         "CMIC_RPE_PKT_REASON_0_TYPE11",
                                         "CMIC_RPE_PKT_REASON_0_TYPE12",
                                         "CMIC_RPE_PKT_REASON_0_TYPE13",
                                         "CMIC_RPE_PKT_REASON_0_TYPE14",
                                         "CMIC_RPE_PKT_REASON_0_TYPE15",
                                         "CMIC_RPE_PKT_REASON_1_TYPE0",
                                         "CMIC_RPE_PKT_REASON_1_TYPE1",
                                         "CMIC_RPE_PKT_REASON_1_TYPE2",
                                         "CMIC_RPE_PKT_REASON_1_TYPE3",
                                         "CMIC_RPE_PKT_REASON_1_TYPE4",
                                         "CMIC_RPE_PKT_REASON_1_TYPE5",
                                         "CMIC_RPE_PKT_REASON_1_TYPE6",
                                         "CMIC_RPE_PKT_REASON_1_TYPE7",
                                         "CMIC_RPE_PKT_REASON_1_TYPE8",
                                         "CMIC_RPE_PKT_REASON_1_TYPE9",
                                         "CMIC_RPE_PKT_REASON_1_TYPE10",
                                         "CMIC_RPE_PKT_REASON_1_TYPE11",
                                         "CMIC_RPE_PKT_REASON_1_TYPE12",
                                         "CMIC_RPE_PKT_REASON_1_TYPE13",
                                         "CMIC_RPE_PKT_REASON_1_TYPE14",
                                         "CMIC_RPE_PKT_REASON_1_TYPE15",
                                         "CMIC_RPE_PKT_REASON_2_TYPE0",
                                         "CMIC_RPE_PKT_REASON_2_TYPE1",
                                         "CMIC_RPE_PKT_REASON_2_TYPE2",
                                         "CMIC_RPE_PKT_REASON_2_TYPE3",
                                         "CMIC_RPE_PKT_REASON_2_TYPE4",
                                         "CMIC_RPE_PKT_REASON_2_TYPE5",
                                         "CMIC_RPE_PKT_REASON_2_TYPE6",
                                         "CMIC_RPE_PKT_REASON_2_TYPE7",
                                         "CMIC_RPE_PKT_REASON_2_TYPE8",
                                         "CMIC_RPE_PKT_REASON_2_TYPE9",
                                         "CMIC_RPE_PKT_REASON_2_TYPE10",
                                         "CMIC_RPE_PKT_REASON_2_TYPE11",
                                         "CMIC_RPE_PKT_REASON_2_TYPE12",
                                         "CMIC_RPE_PKT_REASON_2_TYPE13",
                                         "CMIC_RPE_PKT_REASON_2_TYPE14",
                                         "CMIC_RPE_PKT_REASON_2_TYPE15",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE0",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE1",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE2",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE3",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE4",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE5",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE6",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE7",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE8",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE9",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE10",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE11",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE12",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE13",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE14",
                                         "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE15",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE0",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE1",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE2",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE3",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE4",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE5",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE6",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE7",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE8",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE9",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE10",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE11",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE12",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE13",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE14",
                                         "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE15",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE0",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE1",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE2",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE3",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE4",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE5",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE6",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE7",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE8",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE9",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE10",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE11",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE12",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE13",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE14",
                                         "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE15",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE0",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE1",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE2",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE3",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE4",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE5",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE6",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE7",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE8",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE9",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE10",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE11",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE12",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE13",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE14",
                                         "CMIC_RPE_PKT_REASON_MINI_0_TYPE15",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE0",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE1",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE2",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE3",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE4",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE5",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE6",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE7",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE8",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE9",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE10",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE11",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE12",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE13",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE14",
                                         "CMIC_RPE_PKT_REASON_MINI_1_TYPE15",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE0",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE1",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE2",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE3",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE4",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE5",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE6",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE7",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE8",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE9",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE10",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE11",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE12",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE13",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE14",
                                         "CMIC_RPE_PKT_REASON_MINI_2_TYPE15",
                                         "CMIC_RPE_PKT_RMAC",
                                         "CMIC_RPE_PKT_RMAC_HI",
                                         "CMIC_RPE_PKT_RMH0",
                                         "CMIC_RPE_PKT_RMH1",
                                         "CMIC_RPE_PKT_RMH2",
                                         "CMIC_RPE_PKT_RMH3",
                                         "CMIC_RPE_PKT_VLAN",
                                         "CMIC_RPE_SCHAN_SBUSDMA_COS_0",
                                         "CMIC_RPE_SCHAN_SBUSDMA_COS_1",
                                         "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROL",
                                         "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUS",
                                         "CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROL",
                                         "CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0",
                                         "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1",
                                         "CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOC",
                                         "CMIC_RPE_SHARED_RXBUF_CONFIG",
                                         "CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES",
                                         "CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES",
                                         "CMIC_RPE_SHARED_RXBUF_ECC_CONTROL",
                                         "CMIC_RPE_SHARED_RXBUF_ECC_STATUS",
                                         "CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLR",
                                         "CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIG",
                                         "CMIC_RPE_SHARED_RXBUF_TM_CONTROL",
                                         "CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES",
                                         "CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES",
                                         "CMIC_RPE_SHARED_TXBUF_DEBUG",
                                         "CMIC_RPE_SHARED_TXBUF_ECC_CONTROL",
                                         "CMIC_RPE_SHARED_TXBUF_ECC_STATUS",
                                         "CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLR",
                                         "CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITS",
                                         "CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITS",
                                         "CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIG",
                                         "CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRL",
                                         "CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNT",
                                         "CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNT",
                                         "CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNT",
                                         "CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNT",
                                         "CMIC_RPE_SHARED_TXBUF_TM_CONTROL",
                                         "CMIC_SEMAPHORE_1",
                                         "CMIC_SEMAPHORE_2",
                                         "CMIC_SEMAPHORE_3",
                                         "CMIC_SEMAPHORE_4",
                                         "CMIC_SEMAPHORE_5",
                                         "CMIC_SEMAPHORE_6",
                                         "CMIC_SEMAPHORE_7",
                                         "CMIC_SEMAPHORE_8",
                                         "CMIC_SEMAPHORE_9",
                                         "CMIC_SEMAPHORE_10",
                                         "CMIC_SEMAPHORE_11",
                                         "CMIC_SEMAPHORE_12",
                                         "CMIC_SEMAPHORE_13",
                                         "CMIC_SEMAPHORE_14",
                                         "CMIC_SEMAPHORE_15",
                                         "CMIC_SEMAPHORE_16",
                                         "CMIC_SEMAPHORE_17",
                                         "CMIC_SEMAPHORE_18",
                                         "CMIC_SEMAPHORE_19",
                                         "CMIC_SEMAPHORE_20",
                                         "CMIC_SEMAPHORE_21",
                                         "CMIC_SEMAPHORE_22",
                                         "CMIC_SEMAPHORE_23",
                                         "CMIC_SEMAPHORE_24",
                                         "CMIC_SEMAPHORE_25",
                                         "CMIC_SEMAPHORE_26",
                                         "CMIC_SEMAPHORE_27",
                                         "CMIC_SEMAPHORE_28",
                                         "CMIC_SEMAPHORE_29",
                                         "CMIC_SEMAPHORE_30",
                                         "CMIC_SEMAPHORE_31",
                                         "CMIC_SEMAPHORE_32",
                                         "CMIC_SEMAPHORE_10_SHADOW",
                                         "CMIC_SEMAPHORE_11_SHADOW",
                                         "CMIC_SEMAPHORE_12_SHADOW",
                                         "CMIC_SEMAPHORE_13_SHADOW",
                                         "CMIC_SEMAPHORE_14_SHADOW",
                                         "CMIC_SEMAPHORE_15_SHADOW",
                                         "CMIC_SEMAPHORE_16_SHADOW",
                                         "CMIC_SEMAPHORE_17_SHADOW",
                                         "CMIC_SEMAPHORE_18_SHADOW",
                                         "CMIC_SEMAPHORE_19_SHADOW",
                                         "CMIC_SEMAPHORE_1_SHADOW",
                                         "CMIC_SEMAPHORE_20_SHADOW",
                                         "CMIC_SEMAPHORE_21_SHADOW",
                                         "CMIC_SEMAPHORE_22_SHADOW",
                                         "CMIC_SEMAPHORE_23_SHADOW",
                                         "CMIC_SEMAPHORE_24_SHADOW",
                                         "CMIC_SEMAPHORE_25_SHADOW",
                                         "CMIC_SEMAPHORE_26_SHADOW",
                                         "CMIC_SEMAPHORE_27_SHADOW",
                                         "CMIC_SEMAPHORE_28_SHADOW",
                                         "CMIC_SEMAPHORE_29_SHADOW",
                                         "CMIC_SEMAPHORE_2_SHADOW",
                                         "CMIC_SEMAPHORE_30_SHADOW",
                                         "CMIC_SEMAPHORE_31_SHADOW",
                                         "CMIC_SEMAPHORE_32_SHADOW",
                                         "CMIC_SEMAPHORE_3_SHADOW",
                                         "CMIC_SEMAPHORE_4_SHADOW",
                                         "CMIC_SEMAPHORE_5_SHADOW",
                                         "CMIC_SEMAPHORE_6_SHADOW",
                                         "CMIC_SEMAPHORE_7_SHADOW",
                                         "CMIC_SEMAPHORE_8_SHADOW",
                                         "CMIC_SEMAPHORE_9_SHADOW",
                                         "CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRL",
                                         "CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRL",
                                         "CMIC_TIMESYNC_CAPTURE_STATUS_1",
                                         "CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1",
                                         "CMIC_TIMESYNC_COUNTER_CONFIG_SELECT",
                                         "CMIC_TIMESYNC_DEBUG_CTRL",
                                         "CMIC_TIMESYNC_FIFO_ECC_CONFIG",
                                         "CMIC_TIMESYNC_FIFO_ECC_STATUS",
                                         "CMIC_TIMESYNC_FIFO_STATUS",
                                         "CMIC_TIMESYNC_GPIO_0_CTRL",
                                         "CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_0_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_1_CTRL",
                                         "CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_1_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_2_CTRL",
                                         "CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_2_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_3_CTRL",
                                         "CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_3_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_4_CTRL",
                                         "CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_4_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_5_CTRL",
                                         "CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL",
                                         "CMIC_TIMESYNC_GPIO_5_INPUT_DIVISOR",
                                         "CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLE",
                                         "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER",
                                         "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER",
                                         "CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRL",
                                         "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER",
                                         "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER",
                                         "CMIC_TIMESYNC_INTERRUPT_CLR",
                                         "CMIC_TIMESYNC_INTERRUPT_ENABLE",
                                         "CMIC_TIMESYNC_INTERRUPT_STATUS",
                                         "CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRL",
                                         "CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRL",
                                         "CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRL",
                                         "CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRL",
                                         "CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRL",
                                         "CMIC_TIMESYNC_TIME_CAPTURE_CONTROL",
                                         "CMIC_TIMESYNC_TIME_CAPTURE_MODE",
                                         "CMIC_TIMESYNC_TM",
                                         "CMIC_TIMESYNC_TS0_COUNTER_ENABLE",
                                         "CMIC_TIMESYNC_TS0_FREQ_CTRL_FRAC",
                                         "CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWER",
                                         "CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPER",
                                         "CMIC_TIMESYNC_TS1_COUNTER_ENABLE",
                                         "CMIC_TIMESYNC_TS1_FREQ_CTRL_FRAC",
                                         "CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWER",
                                         "CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPER",
                                         "CMIC_TOP_CONFIG",
                                         "CMIC_TOP_EPINTF_BUF_DEPTH",
                                         "CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITS",
                                         "CMIC_TOP_EPINTF_RELEASE_ALL_CREDITS",
                                         "CMIC_TOP_EP_TO_CPU_HEADER_SIZE",
                                         "CMIC_TOP_IPINTF_BUF_DEPTH",
                                         "CMIC_TOP_IPINTF_INTERFACE_CREDITS",
                                         "CMIC_TOP_IPINTF_WRR_ARB_CTRL",
                                         "CMIC_TOP_PKT_COUNT_RXPKT",
                                         "CMIC_TOP_PKT_COUNT_RXPKT_DROP",
                                         "CMIC_TOP_PKT_COUNT_RXPKT_ERR",
                                         "CMIC_TOP_PKT_COUNT_TXPKT",
                                         "CMIC_TOP_PKT_COUNT_TXPKT_ERR",
                                         "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA",
                                         "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1",
                                         "CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHAN",
                                         "CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA",
                                         "CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN",
                                         "CMIC_TOP_SBUS_RING_MAP_0_7",
                                         "CMIC_TOP_SBUS_RING_MAP_104_111",
                                         "CMIC_TOP_SBUS_RING_MAP_112_119",
                                         "CMIC_TOP_SBUS_RING_MAP_120_127",
                                         "CMIC_TOP_SBUS_RING_MAP_16_23",
                                         "CMIC_TOP_SBUS_RING_MAP_24_31",
                                         "CMIC_TOP_SBUS_RING_MAP_32_39",
                                         "CMIC_TOP_SBUS_RING_MAP_40_47",
                                         "CMIC_TOP_SBUS_RING_MAP_48_55",
                                         "CMIC_TOP_SBUS_RING_MAP_56_63",
                                         "CMIC_TOP_SBUS_RING_MAP_64_71",
                                         "CMIC_TOP_SBUS_RING_MAP_72_79",
                                         "CMIC_TOP_SBUS_RING_MAP_80_87",
                                         "CMIC_TOP_SBUS_RING_MAP_88_95",
                                         "CMIC_TOP_SBUS_RING_MAP_8_15",
                                         "CMIC_TOP_SBUS_RING_MAP_96_103",
                                         "CMIC_TOP_SBUS_TIMEOUT",
                                         "CMIC_TOP_TO_MMU_COS_MASK_LSB_BITS",
                                         "CMIC_TOP_TO_MMU_COS_MASK_MSB_BITS",
                                         "CRPS_CRPS_DEBUG_LAST_COMMAND",
                                         "CRPS_CRPS_DMA_ACCESS",
                                         "CRPS_CRPS_DMA_FIFO_STATUS",
                                         "CRPS_CRPS_ENGINES_DMA_SELECT",
                                         "CRPS_CRPS_ENGINE_CFG",
                                         "CRPS_CRPS_ENGINE_ERROR",
                                         "CRPS_CRPS_ENGINE_INIT_DONE",
                                         "CRPS_CRPS_ENGINE_INIT_REQUEST",
                                         "CRPS_CRPS_ENGINE_MMUX_EN",
                                         "CRPS_CRPS_ENGINE_SCAN_ENABLE",
                                         "CRPS_CRPS_ENGINE_WRITE_TOD_ENABLE",
                                         "CRPS_CRPS_IF_ADAPTER_CFG",
                                         "CRPS_CRPS_IF_ADAPTER_CGM_IRPP_0_CFG",
                                         "CRPS_CRPS_IF_ADAPTER_CGM_IRPP_1_CFG",
                                         "CRPS_CRPS_IF_ADAPTER_CGM_IRPP_2_CFG",
                                         "CRPS_CRPS_IF_ADAPTER_ETPP_CTR_CFG",
                                         "CRPS_CRPS_LM_DUMMY_REPLY",
                                         "CRPS_CRPS_MODULESRC_CFG",
                                         "CRPS_ECC_1B_ERR_CNT",
                                         "CRPS_ECC_2B_ERR_CNT",
                                         "CRPS_ECC_ERR_1B_INITIATE",
                                         "CRPS_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "CRPS_ECC_ERR_2B_INITIATE",
                                         "CRPS_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "CRPS_ECC_INTERRUPT_REGISTER",
                                         "CRPS_ECC_INTERRUPT_REGISTER_MASK",
                                         "CRPS_ECC_INTERRUPT_REGISTER_TEST",
                                         "CRPS_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "CRPS_ERROR_COUNTER_OVF_ERROR_INTERRUPT_REGISTER",
                                         "CRPS_ERROR_COUNTER_OVF_ERROR_INTERRUPT_REGISTER_MASK",
                                         "CRPS_ERROR_COUNTER_OVF_ERROR_INTERRUPT_REGISTER_TEST",
                                         "CRPS_ERROR_INITIATION_DATA",
                                         "CRPS_GLOBAL_MEM_OPTIONS",
                                         "CRPS_GTIMER_CONFIGURATION",
                                         "CRPS_GTIMER_CYCLE",
                                         "CRPS_INDIRECT_COMMAND",
                                         "CRPS_INDIRECT_COMMAND_ADDRESS",
                                         "CRPS_INDIRECT_COMMAND_RD_DATA",
                                         "CRPS_INDIRECT_COMMAND_WIDE_MEM",
                                         "CRPS_INDIRECT_COMMAND_WR_DATA",
                                         "CRPS_INDIRECT_FORCE_BUBBLE",
                                         "CRPS_INTERRUPT_MASK_REGISTER",
                                         "CRPS_INTERRUPT_REGISTER",
                                         "CRPS_INTERRUPT_REGISTER_TEST",
                                         "CRPS_LM_COLLISION_ERROR_INTERRUPT_REGISTER",
                                         "CRPS_LM_COLLISION_ERROR_INTERRUPT_REGISTER_MASK",
                                         "CRPS_LM_COLLISION_ERROR_INTERRUPT_REGISTER_TEST",
                                         "CRPS_RESERVED_MIRROR_ADDR",
                                         "CRPS_RESERVED_MTCD",
                                         "CRPS_RESERVED_MTCP",
                                         "CRPS_RESERVED_SPARE_0",
                                         "CRPS_RESERVED_SPARE_1",
                                         "CRPS_RESERVED_SPARE_2",
                                         "CRPS_RESERVED_SPARE_3",
                                         "CRPS_SBUS_BROADCAST_ID",
                                         "CRPS_SBUS_LAST_IN_CHAIN",
                                         "CRU_CONTROL",
                                         "CRU_DEBUG",
                                         "DDHA_ECC_1B_ERR_CNT",
                                         "DDHA_ECC_2B_ERR_CNT",
                                         "DDHA_ECC_ERR_1B_INITIATE",
                                         "DDHA_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DDHA_ECC_ERR_2B_INITIATE",
                                         "DDHA_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DDHA_ECC_INTERRUPT_REGISTER",
                                         "DDHA_ECC_INTERRUPT_REGISTER_MASK",
                                         "DDHA_ECC_INTERRUPT_REGISTER_TEST",
                                         "DDHA_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "DDHA_ERROR_INITIATION_DATA",
                                         "DDHA_GLOBAL_MEM_OPTIONS",
                                         "DDHA_GTIMER_CONFIGURATION",
                                         "DDHA_GTIMER_CYCLE",
                                         "DDHA_INDIRECT_COMMAND",
                                         "DDHA_INDIRECT_COMMAND_ADDRESS",
                                         "DDHA_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "DDHA_INDIRECT_COMMAND_RD_DATA",
                                         "DDHA_INDIRECT_COMMAND_WIDE_MEM",
                                         "DDHA_INDIRECT_COMMAND_WR_DATA",
                                         "DDHA_INDIRECT_FORCE_BUBBLE",
                                         "DDHA_INDIRECT_WR_MASK",
                                         "DDHA_INTERRUPT_MASK_REGISTER",
                                         "DDHA_INTERRUPT_REGISTER",
                                         "DDHA_INTERRUPT_REGISTER_TEST",
                                         "DDHA_MACRO_0_BPU_SETUP",
                                         "DDHA_MACRO_0_CLUSTER_BPU_MODE",
                                         "DDHA_MACRO_0_CLUSTER_ENTRY_ENCODING",
                                         "DDHA_MACRO_0_CLUSTER_FMT_OFFSET",
                                         "DDHA_MACRO_0_CLUSTER_ID",
                                         "DDHA_MACRO_0_CLUSTER_IF_ID",
                                         "DDHA_MACRO_0_CLUSTER_IF_OFFSET",
                                         "DDHA_MACRO_0_IF_CLUSTER_ID",
                                         "DDHA_MACRO_0_IF_CLUSTER_OFFSET",
                                         "DDHA_MACRO_1_BPU_SETUP",
                                         "DDHA_MACRO_1_CLUSTER_BPU_MODE",
                                         "DDHA_MACRO_1_CLUSTER_ENTRY_ENCODING",
                                         "DDHA_MACRO_1_CLUSTER_FMT_OFFSET",
                                         "DDHA_MACRO_1_CLUSTER_ID",
                                         "DDHA_MACRO_1_CLUSTER_IF_ID",
                                         "DDHA_MACRO_1_CLUSTER_IF_OFFSET",
                                         "DDHA_MACRO_1_IF_CLUSTER_ID",
                                         "DDHA_MACRO_1_IF_CLUSTER_OFFSET",
                                         "DDHA_PARITY_ERR_CNT",
                                         "DDHA_PAR_ERR_INITIATE",
                                         "DDHA_PAR_ERR_MEM_MASK",
                                         "DDHA_PCMI_0",
                                         "DDHA_PCMI_1",
                                         "DDHA_PCMI_2",
                                         "DDHA_PCMI_3",
                                         "DDHA_PCMI_0_S",
                                         "DDHA_PCMI_0_T",
                                         "DDHA_PCMI_1_S",
                                         "DDHA_PCMI_1_T",
                                         "DDHA_PCMI_2_S",
                                         "DDHA_PCMI_2_T",
                                         "DDHA_PCMI_3_S",
                                         "DDHA_PCMI_3_T",
                                         "DDHA_RESERVED_MIRROR_ADDR",
                                         "DDHA_RESERVED_MTCD",
                                         "DDHA_RESERVED_MTCP",
                                         "DDHA_RESERVED_SPARE_0",
                                         "DDHA_RESERVED_SPARE_1",
                                         "DDHA_RESERVED_SPARE_2",
                                         "DDHA_RESERVED_SPARE_3",
                                         "DDHA_SBUS_BROADCAST_ID",
                                         "DDHA_SBUS_LAST_IN_CHAIN",
                                         "DDHB_ECC_1B_ERR_CNT",
                                         "DDHB_ECC_2B_ERR_CNT",
                                         "DDHB_ECC_ERR_1B_INITIATE",
                                         "DDHB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DDHB_ECC_ERR_2B_INITIATE",
                                         "DDHB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DDHB_ECC_INTERRUPT_REGISTER",
                                         "DDHB_ECC_INTERRUPT_REGISTER_MASK",
                                         "DDHB_ECC_INTERRUPT_REGISTER_TEST",
                                         "DDHB_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "DDHB_ERROR_INITIATION_DATA",
                                         "DDHB_GLOBAL_MEM_OPTIONS",
                                         "DDHB_GTIMER_CONFIGURATION",
                                         "DDHB_GTIMER_CYCLE",
                                         "DDHB_INDIRECT_COMMAND",
                                         "DDHB_INDIRECT_COMMAND_ADDRESS",
                                         "DDHB_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "DDHB_INDIRECT_COMMAND_RD_DATA",
                                         "DDHB_INDIRECT_COMMAND_WIDE_MEM",
                                         "DDHB_INDIRECT_COMMAND_WR_DATA",
                                         "DDHB_INDIRECT_FORCE_BUBBLE",
                                         "DDHB_INDIRECT_WR_MASK",
                                         "DDHB_INTERRUPT_MASK_REGISTER",
                                         "DDHB_INTERRUPT_REGISTER",
                                         "DDHB_INTERRUPT_REGISTER_TEST",
                                         "DDHB_MACRO_0_BPU_SETUP",
                                         "DDHB_MACRO_0_CLUSTER_BPU_MODE",
                                         "DDHB_MACRO_0_CLUSTER_ENTRY_ENCODING",
                                         "DDHB_MACRO_0_CLUSTER_FMT_OFFSET",
                                         "DDHB_MACRO_0_CLUSTER_ID",
                                         "DDHB_MACRO_0_CLUSTER_IF_ID",
                                         "DDHB_MACRO_0_CLUSTER_IF_OFFSET",
                                         "DDHB_MACRO_0_IF_CLUSTER_ID",
                                         "DDHB_MACRO_0_IF_CLUSTER_OFFSET",
                                         "DDHB_MACRO_1_BPU_SETUP",
                                         "DDHB_MACRO_1_CLUSTER_BPU_MODE",
                                         "DDHB_MACRO_1_CLUSTER_ENTRY_ENCODING",
                                         "DDHB_MACRO_1_CLUSTER_FMT_OFFSET",
                                         "DDHB_MACRO_1_CLUSTER_ID",
                                         "DDHB_MACRO_1_CLUSTER_IF_ID",
                                         "DDHB_MACRO_1_CLUSTER_IF_OFFSET",
                                         "DDHB_MACRO_1_IF_CLUSTER_ID",
                                         "DDHB_MACRO_1_IF_CLUSTER_OFFSET",
                                         "DDHB_PARITY_ERR_CNT",
                                         "DDHB_PAR_ERR_INITIATE",
                                         "DDHB_PAR_ERR_MEM_MASK",
                                         "DDHB_PCMI_0",
                                         "DDHB_PCMI_1",
                                         "DDHB_PCMI_2",
                                         "DDHB_PCMI_3",
                                         "DDHB_PCMI_0_S",
                                         "DDHB_PCMI_0_T",
                                         "DDHB_PCMI_1_S",
                                         "DDHB_PCMI_1_T",
                                         "DDHB_PCMI_2_S",
                                         "DDHB_PCMI_2_T",
                                         "DDHB_PCMI_3_S",
                                         "DDHB_PCMI_3_T",
                                         "DDHB_RESERVED_MIRROR_ADDR",
                                         "DDHB_RESERVED_MTCD",
                                         "DDHB_RESERVED_MTCP",
                                         "DDHB_RESERVED_SPARE_0",
                                         "DDHB_RESERVED_SPARE_1",
                                         "DDHB_RESERVED_SPARE_2",
                                         "DDHB_RESERVED_SPARE_3",
                                         "DDHB_SBUS_BROADCAST_ID",
                                         "DDHB_SBUS_LAST_IN_CHAIN",
                                         "DDP_AUTO_DOC_NAME_5",
                                         "DDP_BUFF_CRC_ERR_CNT",
                                         "DDP_BUNDLE_COUNTERS",
                                         "DDP_CPU_DELETE_BDB_CONTROL",
                                         "DDP_CPU_DEL_BDB_CNT",
                                         "DDP_CPU_RELEASE_BDB_CONTROL",
                                         "DDP_CPU_REL_BDB_CNT",
                                         "DDP_CPYDAT_CRC_ERR_DEL_BDB_CNT",
                                         "DDP_CPYDAT_ECC_ERR_DEL_BDB_CNT",
                                         "DDP_CPYDAT_PKTSIZE_ERR_DEL_BDB_CNT",
                                         "DDP_CRC_ERR_BDB_CAM_FULL_CNT",
                                         "DDP_CRC_ERR_BDB_FIFO_FULL_CNT",
                                         "DDP_CRC_ERR_DEL_BDB_CNT",
                                         "DDP_CRC_STORM_CONFIGURATION_REGISTER",
                                         "DDP_CRC_STORM_DEBUG",
                                         "DDP_CRC_STORM_MANUAL_RESET",
                                         "DDP_DDP_GENERAL_CONFIGURATION",
                                         "DDP_DDP_STOP_DEQUEUE",
                                         "DDP_DEBUG_STATUS",
                                         "DDP_DELETE_BDB_CONFIGS",
                                         "DDP_DELETE_BDB_FIFO_HEAD",
                                         "DDP_DELETE_BDB_FIFO_STATUS",
                                         "DDP_ECC_1B_ERR_CNT",
                                         "DDP_ECC_2B_ERR_CNT",
                                         "DDP_ECC_ERR_1B_INITIATE",
                                         "DDP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DDP_ECC_ERR_2B_INITIATE",
                                         "DDP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DDP_ECC_INTERRUPT_REGISTER",
                                         "DDP_ECC_INTERRUPT_REGISTER_MASK",
                                         "DDP_ECC_INTERRUPT_REGISTER_TEST",
                                         "DDP_ERROR_INITIATION_DATA",
                                         "DDP_ERR_INITIATE",
                                         "DDP_EXT_MEM_ERR_INTERRUPT_REGISTER",
                                         "DDP_EXT_MEM_ERR_INTERRUPT_REGISTER_MASK",
                                         "DDP_EXT_MEM_ERR_INTERRUPT_REGISTER_TEST",
                                         "DDP_FAP_GLOBAL_GENERAL_CFG_1",
                                         "DDP_FAP_GLOBAL_GENERAL_CFG_2",
                                         "DDP_FAP_GLOBAL_GENERAL_CFG_3",
                                         "DDP_FAP_GLOBAL_GENERAL_IDB",
                                         "DDP_FAP_GLOBAL_SYS_HEADER_CFG",
                                         "DDP_GLOBAL_MEM_OPTIONS",
                                         "DDP_GTIMER_CONFIGURATION",
                                         "DDP_GTIMER_CYCLE",
                                         "DDP_INTERRUPT_MASK_REGISTER",
                                         "DDP_INTERRUPT_REGISTER",
                                         "DDP_INTERRUPT_REGISTER_TEST",
                                         "DDP_ITE_CONFIGURATIONS",
                                         "DDP_ITE_DEBUG_COUNTERS",
                                         "DDP_ITE_FIX_CONFIG",
                                         "DDP_ITE_INTERRUPT_REGISTER",
                                         "DDP_ITE_INTERRUPT_REGISTER_MASK",
                                         "DDP_ITE_INTERRUPT_REGISTER_TEST",
                                         "DDP_MAXIMUM_AND_MINIMUM_PACKET_SIZE",
                                         "DDP_MMU_COUNTERS",
                                         "DDP_NOT_OUT_READY_COUNTERS",
                                         "DDP_NO_READ_WHEN_READY_COUNTERS",
                                         "DDP_PACKET_ERROR_COUNTERS",
                                         "DDP_PCMI_0",
                                         "DDP_PCMI_1",
                                         "DDP_PCMI_2",
                                         "DDP_PCMI_3",
                                         "DDP_PCMI_4",
                                         "DDP_PCMI_0_S",
                                         "DDP_PCMI_0_T",
                                         "DDP_PCMI_1_S",
                                         "DDP_PCMI_1_T",
                                         "DDP_PCMI_2_S",
                                         "DDP_PCMI_2_T",
                                         "DDP_PCMI_3_S",
                                         "DDP_PCMI_3_T",
                                         "DDP_PCMI_4_S",
                                         "DDP_PCMI_4_T",
                                         "DDP_PKT_LST_RD_DBUFF",
                                         "DDP_RESERVED_MIRROR_ADDR",
                                         "DDP_RESERVED_MTCD",
                                         "DDP_RESERVED_MTCP",
                                         "DDP_RESERVED_SPARE_0",
                                         "DDP_RESERVED_SPARE_1",
                                         "DDP_RESERVED_SPARE_2",
                                         "DDP_RESERVED_SPARE_3",
                                         "DDP_SBUS_BROADCAST_ID",
                                         "DDP_SBUS_LAST_IN_CHAIN",
                                         "DDP_TDU_CORRECTED_ERR_DEL_BDB_CNT",
                                         "DDP_TDU_ERR_DEL_BDB_CNT",
                                         "DDP_TXI_NOT_READY_COUNTERS",
                                         "DHC_ECC_1B_ERR_CNT",
                                         "DHC_ECC_2B_ERR_CNT",
                                         "DHC_ECC_ERR_1B_INITIATE",
                                         "DHC_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DHC_ECC_ERR_2B_INITIATE",
                                         "DHC_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DHC_ECC_INTERRUPT_REGISTER",
                                         "DHC_ECC_INTERRUPT_REGISTER_MASK",
                                         "DHC_ECC_INTERRUPT_REGISTER_TEST",
                                         "DHC_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "DHC_ERROR_INITIATION_DATA",
                                         "DHC_GLOBAL_MEM_OPTIONS",
                                         "DHC_GTIMER_CONFIGURATION",
                                         "DHC_GTIMER_CYCLE",
                                         "DHC_INDIRECT_COMMAND",
                                         "DHC_INDIRECT_COMMAND_ADDRESS",
                                         "DHC_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "DHC_INDIRECT_COMMAND_RD_DATA",
                                         "DHC_INDIRECT_COMMAND_WIDE_MEM",
                                         "DHC_INDIRECT_COMMAND_WR_DATA",
                                         "DHC_INDIRECT_FORCE_BUBBLE",
                                         "DHC_INDIRECT_WR_MASK",
                                         "DHC_INTERRUPT_MASK_REGISTER",
                                         "DHC_INTERRUPT_REGISTER",
                                         "DHC_INTERRUPT_REGISTER_TEST",
                                         "DHC_MACRO_BPU_SETUP",
                                         "DHC_MACRO_CLUSTER_BPU_MODE",
                                         "DHC_MACRO_CLUSTER_ENTRY_ENCODING",
                                         "DHC_MACRO_CLUSTER_FMT_OFFSET",
                                         "DHC_MACRO_CLUSTER_ID",
                                         "DHC_MACRO_CLUSTER_IF_ID",
                                         "DHC_MACRO_CLUSTER_IF_OFFSET",
                                         "DHC_MACRO_IF_CLUSTER_ID",
                                         "DHC_MACRO_IF_CLUSTER_OFFSET",
                                         "DHC_PARITY_ERR_CNT",
                                         "DHC_PAR_ERR_INITIATE",
                                         "DHC_PAR_ERR_MEM_MASK",
                                         "DHC_PCMI_0",
                                         "DHC_PCMI_1",
                                         "DHC_PCMI_2",
                                         "DHC_PCMI_3",
                                         "DHC_PCMI_0_S",
                                         "DHC_PCMI_0_T",
                                         "DHC_PCMI_1_S",
                                         "DHC_PCMI_1_T",
                                         "DHC_PCMI_2_S",
                                         "DHC_PCMI_2_T",
                                         "DHC_PCMI_3_S",
                                         "DHC_PCMI_3_T",
                                         "DHC_RESERVED_MIRROR_ADDR",
                                         "DHC_RESERVED_MTCD",
                                         "DHC_RESERVED_MTCP",
                                         "DHC_RESERVED_SPARE_0",
                                         "DHC_RESERVED_SPARE_1",
                                         "DHC_RESERVED_SPARE_2",
                                         "DHC_RESERVED_SPARE_3",
                                         "DHC_SBUS_BROADCAST_ID",
                                         "DHC_SBUS_LAST_IN_CHAIN",
                                         "DMAC_M0_IDM_IDM_INTERRUPT_STATUS",
                                         "DMAC_M0_IDM_IDM_RESET_STATUS",
                                         "DMAC_M0_IDM_IO_CONTROL_DIRECT",
                                         "DMAC_M0_IDM_IO_STATUS",
                                         "DMAC_M0_IDM_RESET_CONTROL",
                                         "DMAC_PL330_CC_0",
                                         "DMAC_PL330_CC_1",
                                         "DMAC_PL330_CC_2",
                                         "DMAC_PL330_CC_3",
                                         "DMAC_PL330_CC_4",
                                         "DMAC_PL330_CC_5",
                                         "DMAC_PL330_CC_6",
                                         "DMAC_PL330_CC_7",
                                         "DMAC_PL330_CPC0",
                                         "DMAC_PL330_CPC1",
                                         "DMAC_PL330_CPC2",
                                         "DMAC_PL330_CPC3",
                                         "DMAC_PL330_CPC4",
                                         "DMAC_PL330_CPC5",
                                         "DMAC_PL330_CPC6",
                                         "DMAC_PL330_CPC7",
                                         "DMAC_PL330_CR0",
                                         "DMAC_PL330_CR1",
                                         "DMAC_PL330_CR2",
                                         "DMAC_PL330_CR3",
                                         "DMAC_PL330_CR4",
                                         "DMAC_PL330_CRDN",
                                         "DMAC_PL330_CS0",
                                         "DMAC_PL330_CS1",
                                         "DMAC_PL330_CS2",
                                         "DMAC_PL330_CS3",
                                         "DMAC_PL330_CS4",
                                         "DMAC_PL330_CS5",
                                         "DMAC_PL330_CS6",
                                         "DMAC_PL330_CS7",
                                         "DMAC_PL330_DA_0",
                                         "DMAC_PL330_DA_1",
                                         "DMAC_PL330_DA_2",
                                         "DMAC_PL330_DA_3",
                                         "DMAC_PL330_DA_4",
                                         "DMAC_PL330_DA_5",
                                         "DMAC_PL330_DA_6",
                                         "DMAC_PL330_DA_7",
                                         "DMAC_PL330_DBGCMD",
                                         "DMAC_PL330_DBGINST0",
                                         "DMAC_PL330_DBGINST1",
                                         "DMAC_PL330_DBGSTATUS",
                                         "DMAC_PL330_DPC",
                                         "DMAC_PL330_DS",
                                         "DMAC_PL330_FSC",
                                         "DMAC_PL330_FSM",
                                         "DMAC_PL330_FTC0",
                                         "DMAC_PL330_FTC1",
                                         "DMAC_PL330_FTC2",
                                         "DMAC_PL330_FTC3",
                                         "DMAC_PL330_FTC4",
                                         "DMAC_PL330_FTC5",
                                         "DMAC_PL330_FTC6",
                                         "DMAC_PL330_FTC7",
                                         "DMAC_PL330_FTM",
                                         "DMAC_PL330_INTCLR",
                                         "DMAC_PL330_INTEN",
                                         "DMAC_PL330_INTSTATUS",
                                         "DMAC_PL330_INT_EVENT_RIS",
                                         "DMAC_PL330_LC0_0",
                                         "DMAC_PL330_LC0_1",
                                         "DMAC_PL330_LC0_2",
                                         "DMAC_PL330_LC0_3",
                                         "DMAC_PL330_LC0_4",
                                         "DMAC_PL330_LC0_5",
                                         "DMAC_PL330_LC0_6",
                                         "DMAC_PL330_LC0_7",
                                         "DMAC_PL330_LC1_0",
                                         "DMAC_PL330_LC1_1",
                                         "DMAC_PL330_LC1_2",
                                         "DMAC_PL330_LC1_3",
                                         "DMAC_PL330_LC1_4",
                                         "DMAC_PL330_LC1_5",
                                         "DMAC_PL330_LC1_6",
                                         "DMAC_PL330_LC1_7",
                                         "DMAC_PL330_SA_0",
                                         "DMAC_PL330_SA_1",
                                         "DMAC_PL330_SA_2",
                                         "DMAC_PL330_SA_3",
                                         "DMAC_PL330_SA_4",
                                         "DMAC_PL330_SA_5",
                                         "DMAC_PL330_SA_6",
                                         "DMAC_PL330_SA_7",
                                         "DMAC_PL330_WD",
                                         "DMU_CRU_IHOST_PWR_CONTROL",
                                         "DMU_CRU_IHOST_PWR_CONTROL_STATUS",
                                         "DMU_CRU_RESET",
                                         "DMU_PCU_CHIP_PLL_LOCK_CONTROL",
                                         "DMU_PCU_CHIP_PLL_LOCK_STATUS",
                                         "DMU_PCU_CRU_RESET_REASON",
                                         "DMU_PCU_IPROC_CONTROL",
                                         "DMU_PCU_IPROC_RESET_REASON",
                                         "DMU_PCU_IPROC_STRAPS_CAPTURED",
                                         "DMU_PCU_IPROC_STRAPS_SW_OVERRIDE",
                                         "DMU_PCU_OTP_CONFIG_0",
                                         "DMU_PCU_OTP_CONFIG_1",
                                         "DMU_PCU_OTP_CONFIG_2",
                                         "DMU_PCU_OTP_CONFIG_3",
                                         "DMU_PCU_OTP_CONFIG_4",
                                         "DMU_PCU_OTP_CONFIG_5",
                                         "DMU_PCU_OTP_CONFIG_6",
                                         "DMU_PCU_OTP_CONFIG_7",
                                         "DMU_PCU_OTP_CONFIG_8",
                                         "DMU_PCU_OTP_CONFIG_9",
                                         "DMU_PCU_OTP_CONFIG_10",
                                         "DMU_PCU_OTP_CONFIG_11",
                                         "DMU_PCU_OTP_CONFIG_12",
                                         "DMU_PCU_OTP_CONFIG_13",
                                         "DMU_PCU_OTP_CONFIG_14",
                                         "DMU_PCU_OTP_CONFIG_15",
                                         "DMU_PCU_OTP_CONFIG_16",
                                         "DMU_PCU_OTP_CONFIG_17",
                                         "DMU_PCU_OTP_CONFIG_18",
                                         "DMU_PCU_OTP_CONFIG_19",
                                         "DMU_PCU_OTP_CONFIG_20",
                                         "DMU_PCU_OTP_CONFIG_21",
                                         "DMU_PCU_OTP_CONFIG_22",
                                         "DMU_PCU_OTP_CONFIG_23",
                                         "DMU_PCU_OTP_CONFIG_24",
                                         "DMU_PCU_OTP_CONFIG_25",
                                         "DMU_PCU_OTP_CONFIG_26",
                                         "DMU_PCU_OTP_CONFIG_27",
                                         "DMU_PCU_OTP_CONFIG_28",
                                         "DMU_PCU_OTP_CONFIG_29",
                                         "DMU_PCU_OTP_CONFIG_30",
                                         "DMU_PCU_OTP_CONFIG_31",
                                         "DMU_PCU_OTP_SW_OVERRIDE_0",
                                         "DMU_PCU_OTP_SW_OVERRIDE_1",
                                         "DMU_PCU_OTP_SW_OVERRIDE_2",
                                         "DMU_PCU_OTP_SW_OVERRIDE_3",
                                         "DMU_PCU_OTP_SW_OVERRIDE_4",
                                         "DMU_PCU_OTP_SW_OVERRIDE_5",
                                         "DMU_PCU_OTP_SW_OVERRIDE_6",
                                         "DMU_PCU_OTP_SW_OVERRIDE_7",
                                         "DMU_PCU_OTP_SW_OVERRIDE_8",
                                         "DMU_PCU_OTP_SW_OVERRIDE_9",
                                         "DMU_PCU_OTP_SW_OVERRIDE_10",
                                         "DMU_PCU_OTP_SW_OVERRIDE_11",
                                         "DMU_PCU_OTP_SW_OVERRIDE_12",
                                         "DMU_PCU_OTP_SW_OVERRIDE_13",
                                         "DMU_PCU_OTP_SW_OVERRIDE_14",
                                         "DMU_PCU_OTP_SW_OVERRIDE_15",
                                         "DMU_PCU_OTP_SW_OVERRIDE_16",
                                         "DMU_PCU_OTP_SW_OVERRIDE_17",
                                         "DMU_PCU_OTP_SW_OVERRIDE_18",
                                         "DMU_PCU_OTP_SW_OVERRIDE_19",
                                         "DMU_PCU_OTP_SW_OVERRIDE_20",
                                         "DMU_PCU_OTP_SW_OVERRIDE_21",
                                         "DMU_PCU_OTP_SW_OVERRIDE_22",
                                         "DMU_PCU_OTP_SW_OVERRIDE_23",
                                         "DMU_PCU_OTP_SW_OVERRIDE_24",
                                         "DMU_PCU_OTP_SW_OVERRIDE_25",
                                         "DMU_PCU_OTP_SW_OVERRIDE_26",
                                         "DMU_PCU_OTP_SW_OVERRIDE_27",
                                         "DMU_PCU_OTP_SW_OVERRIDE_28",
                                         "DMU_PCU_OTP_SW_OVERRIDE_29",
                                         "DMU_PCU_OTP_SW_OVERRIDE_30",
                                         "DMU_PCU_OTP_SW_OVERRIDE_31",
                                         "DMU_PCU_OTP_SW_OVERRIDE_EN",
                                         "DMU_PCU_PCIE_SLAVE_RESET_MODE",
                                         "DMU_PCU_POR_CONTROL",
                                         "DMU_PCU_SOFT_RESET",
                                         "DMU_PCU_SWITCH_RESET_REASON",
                                         "DMU_PCU_WATCHDOG_RESET_MODE",
                                         "DQM_BUNDLE_DEQ_CTR",
                                         "DQM_BUNDLE_ENQ_CTR",
                                         "DQM_DQM_ENABLERS",
                                         "DQM_DQM_INIT",
                                         "DQM_ECC_1B_ERR_CNT",
                                         "DQM_ECC_2B_ERR_CNT",
                                         "DQM_ECC_ERR_1B_INITIATE",
                                         "DQM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "DQM_ECC_ERR_2B_INITIATE",
                                         "DQM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "DQM_ECC_INTERRUPT_REGISTER",
                                         "DQM_ECC_INTERRUPT_REGISTER_MASK",
                                         "DQM_ECC_INTERRUPT_REGISTER_TEST",
                                         "DQM_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "DQM_ERROR_INITIATION_DATA",
                                         "DQM_FAP_GLOBAL_GENERAL_CFG_3",
                                         "DQM_FAP_GLOBAL_GENERAL_IDB",
                                         "DQM_GLOBAL_MEM_OPTIONS",
                                         "DQM_GTIMER_CONFIGURATION",
                                         "DQM_GTIMER_CYCLE",
                                         "DQM_INDIRECT_COMMAND",
                                         "DQM_INDIRECT_COMMAND_ADDRESS",
                                         "DQM_INDIRECT_COMMAND_RD_DATA",
                                         "DQM_INDIRECT_COMMAND_WIDE_MEM",
                                         "DQM_INDIRECT_COMMAND_WR_DATA",
                                         "DQM_INDIRECT_FORCE_BUBBLE",
                                         "DQM_INTERNAL_SETTINGS",
                                         "DQM_INTERRUPT_MASK_REGISTER",
                                         "DQM_INTERRUPT_REGISTER",
                                         "DQM_INTERRUPT_REGISTER_TEST",
                                         "DQM_LAST_DEQ_CMD",
                                         "DQM_LAST_ENQ_CMD",
                                         "DQM_REG_0110",
                                         "DQM_REG_0113",
                                         "DQM_REG_0115",
                                         "DQM_REG_0116",
                                         "DQM_REG_0117",
                                         "DQM_REG_0118",
                                         "DQM_REG_010A",
                                         "DQM_REG_010B",
                                         "DQM_REG_010D",
                                         "DQM_REG_010E",
                                         "DQM_RESERVED_MIRROR_ADDR",
                                         "DQM_RESERVED_MTCD",
                                         "DQM_RESERVED_MTCP",
                                         "DQM_RESERVED_SPARE_0",
                                         "DQM_RESERVED_SPARE_1",
                                         "DQM_RESERVED_SPARE_2",
                                         "DQM_RESERVED_SPARE_3",
                                         "DQM_SBUS_BROADCAST_ID",
                                         "DQM_SBUS_LAST_IN_CHAIN",
                                         "DQM_TX_FIFO_ERR_INTERRUPT_REGISTER",
                                         "DQM_TX_FIFO_ERR_INTERRUPT_REGISTER_MASK",
                                         "DQM_TX_FIFO_ERR_INTERRUPT_REGISTER_TEST",
                                         "ECGM_CGM_DB_TH_SP_OR_SHARED",
                                         "ECGM_CGM_DEBUG_COUNTERS",
                                         "ECGM_CGM_DISABLE_DISCARDS_TO_PQP",
                                         "ECGM_CGM_DISABLE_DISCARDS_TO_RQP",
                                         "ECGM_CGM_DP_ELIGIBLE_TO_USE_RESOURCES",
                                         "ECGM_CGM_DROP_CTR_PKT_OR_DB",
                                         "ECGM_CGM_DYN_TH_DEBUG",
                                         "ECGM_CGM_INIT_DONE",
                                         "ECGM_CGM_MAP_IF_2_TH",
                                         "ECGM_CGM_MAP_REPLICATION_FIFO_TO_TC",
                                         "ECGM_CGM_MC_PD_PER_PORT_DYN_TH_DEBUG",
                                         "ECGM_CGM_MC_PD_TC_FC_TH",
                                         "ECGM_CGM_PD_TH_SP_OR_SHARED",
                                         "ECGM_CGM_QUEUE_PAIR_DISABLED",
                                         "ECGM_CGM_REP_AROUND_INTERRUPT_REGISTER",
                                         "ECGM_CGM_REP_AROUND_INT_REG_MASK",
                                         "ECGM_CGM_REP_AROUND_INT_REG_TEST",
                                         "ECGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_ALPHA_0",
                                         "ECGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_ALPHA_1",
                                         "ECGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MAXIMUM_THRESHOLDS",
                                         "ECGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MINIMUM_THRESHOLDS",
                                         "ECGM_CONGESTION_MANAGEMENT_GLOBAL_DB_THRESHOLDS",
                                         "ECGM_CONGESTION_MANAGEMENT_GLOBAL_FLOW_CONTROL_THRESHOLDS",
                                         "ECGM_CONGESTION_MANAGEMENT_GLOBAL_PD_THRESHOLDS",
                                         "ECGM_CONGESTION_MANAGEMENT_MULTICAST_FLOW_CONTROL_PER_TC_THREHOS",
                                         "ECGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES",
                                         "ECGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES_PER_CLAS",
                                         "ECGM_CONGESTION_MANAGEMENT_PD_SERVICE_POOL_THRESHOLDS",
                                         "ECGM_CONGESTION_TRACKING_MULTICAST_DBSP_0_MAX_VALUE",
                                         "ECGM_CONGESTION_TRACKING_MULTICAST_DBSP_1_MAX_VALUE",
                                         "ECGM_CONGESTION_TRACKING_MULTICAST_DB_MAX_VALUE",
                                         "ECGM_CONGESTION_TRACKING_MULTICAST_D_BPER_SPTC_MAX_VALUE",
                                         "ECGM_CONGESTION_TRACKING_MULTICAST_PDSP_0_MAX_VALUE",
                                         "ECGM_CONGESTION_TRACKING_MULTICAST_PDSP_1_MAX_VALUE",
                                         "ECGM_CONGESTION_TRACKING_MULTICAST_PD_MAX_VALUE",
                                         "ECGM_CONGESTION_TRACKING_MULTICAST_P_DPER_SPTC_MAX_VALUE",
                                         "ECGM_CONGESTION_TRACKING_TOTAL_DB_MAX_VALUE",
                                         "ECGM_CONGESTION_TRACKING_TOTAL_PD_MAX_VALUE",
                                         "ECGM_CONGESTION_TRACKING_UNICAST_DB_MAX_VALUE",
                                         "ECGM_CONGESTION_TRACKING_UNICAST_PD_MAX_VALUE",
                                         "ECGM_ECC_1B_ERR_CNT",
                                         "ECGM_ECC_2B_ERR_CNT",
                                         "ECGM_ECC_ERR_1B_INITIATE",
                                         "ECGM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "ECGM_ECC_ERR_2B_INITIATE",
                                         "ECGM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "ECGM_ECC_INTERRUPT_REGISTER",
                                         "ECGM_ECC_INTERRUPT_REGISTER_MASK",
                                         "ECGM_ECC_INTERRUPT_REGISTER_TEST",
                                         "ECGM_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "ECGM_ERROR_INITIATION_DATA",
                                         "ECGM_FAP_GLOBAL_GENERAL_CFG_3",
                                         "ECGM_GLOBAL_MEM_OPTIONS",
                                         "ECGM_GTIMER_CONFIGURATION",
                                         "ECGM_GTIMER_CYCLE",
                                         "ECGM_INDIRECT_COMMAND",
                                         "ECGM_INDIRECT_COMMAND_ADDRESS",
                                         "ECGM_INDIRECT_COMMAND_RD_DATA",
                                         "ECGM_INDIRECT_COMMAND_WIDE_MEM",
                                         "ECGM_INDIRECT_COMMAND_WR_DATA",
                                         "ECGM_INDIRECT_FORCE_BUBBLE",
                                         "ECGM_INTERRUPT_MASK_REGISTER",
                                         "ECGM_INTERRUPT_REGISTER",
                                         "ECGM_INTERRUPT_REGISTER_TEST",
                                         "ECGM_MC_DB_SP_TC_CNT",
                                         "ECGM_MC_PD_SP_TC_CNT",
                                         "ECGM_MULTICAST_DATA_BUFFERS_COUNTER",
                                         "ECGM_MULTICAST_DATA_BUFFERS_DROP_COUNTER",
                                         "ECGM_MULTICAST_REPLICATIONS_PACKET_DESCRIPTORS_COUNTER",
                                         "ECGM_MULTICAST_REPLICATIONS_PACKET_DESCRIPTORS_DROP_COUNTER",
                                         "ECGM_MULTICAST_REPLICATIONS_QUEUE_LENGTH_DROP_COUNTER",
                                         "ECGM_PQP_DISCARD_REASONS",
                                         "ECGM_RESERVED_MIRROR_ADDR",
                                         "ECGM_RESERVED_MTCD",
                                         "ECGM_RESERVED_MTCP",
                                         "ECGM_RESERVED_SPARE_0",
                                         "ECGM_RESERVED_SPARE_1",
                                         "ECGM_RESERVED_SPARE_2",
                                         "ECGM_RESERVED_SPARE_3",
                                         "ECGM_RQP_DISCARD_REASONS",
                                         "ECGM_SBUS_BROADCAST_ID",
                                         "ECGM_SBUS_LAST_IN_CHAIN",
                                         "ECGM_SERVICE_POOL_0_MULTICAST_DATA_BUFFERS_COUNTER",
                                         "ECGM_SERVICE_POOL_0_MULTICAST_PACKET_DESCRIPTORS_COUNTER",
                                         "ECGM_SERVICE_POOL_0_RESERVED_DATA_BUFFERS",
                                         "ECGM_SERVICE_POOL_0_RESERVED_PACKET_DESCRIPTORS",
                                         "ECGM_SERVICE_POOL_1_MULTICAST_DATA_BUFFERS_COUNTER",
                                         "ECGM_SERVICE_POOL_1_MULTICAST_PACKET_DESCRIPTORS_COUNTER",
                                         "ECGM_SERVICE_POOL_1_RESERVED_DATA_BUFFERS",
                                         "ECGM_SERVICE_POOL_1_RESERVED_PACKET_DESCRIPTORS",
                                         "ECGM_STATISTICS_TRACKING_CONTROL",
                                         "ECGM_TOTAL_DATA_BUFFERS_COUNTER",
                                         "ECGM_TOTAL_PACKET_DESCRIPTORS_COUNTER",
                                         "ECGM_UNICAST_DATA_BUFFERS_COUNTER",
                                         "ECGM_UNICAST_DATA_BUFFERS_DROP_BY_PQP_COUNTER",
                                         "ECGM_UNICAST_DATA_BUFFERS_DROP_BY_RQP_COUNTER",
                                         "ECGM_UNICAST_PACKET_DESCRIPTORS_COUNTER",
                                         "ECGM_UNICAST_PACKET_DESCRIPTORS_DROP_COUNTER",
                                         "EDB_BANK_ELIG_BITMAP",
                                         "EDB_ECC_1B_ERR_CNT",
                                         "EDB_ECC_2B_ERR_CNT",
                                         "EDB_ECC_ERR_1B_INITIATE",
                                         "EDB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "EDB_ECC_ERR_2B_INITIATE",
                                         "EDB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "EDB_ECC_INTERRUPT_REGISTER",
                                         "EDB_ECC_INTERRUPT_REGISTER_MASK",
                                         "EDB_ECC_INTERRUPT_REGISTER_TEST",
                                         "EDB_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "EDB_ERROR_INITIATION_DATA",
                                         "EDB_FBC_FREE_CNT",
                                         "EDB_FBM_REG",
                                         "EDB_FQP_RD_0_REQ_CNT",
                                         "EDB_FQP_RD_1_REQ_CNT",
                                         "EDB_GLOBAL_MEM_OPTIONS",
                                         "EDB_GTIMER_CONFIGURATION",
                                         "EDB_GTIMER_CYCLE",
                                         "EDB_INDIRECT_COMMAND",
                                         "EDB_INDIRECT_COMMAND_ADDRESS",
                                         "EDB_INDIRECT_COMMAND_RD_DATA",
                                         "EDB_INDIRECT_COMMAND_WIDE_MEM",
                                         "EDB_INDIRECT_COMMAND_WR_DATA",
                                         "EDB_INDIRECT_FORCE_BUBBLE",
                                         "EDB_INTERRUPT_MASK_REGISTER",
                                         "EDB_INTERRUPT_REGISTER",
                                         "EDB_INTERRUPT_REGISTER_TEST",
                                         "EDB_PCMI_0",
                                         "EDB_PCMI_1",
                                         "EDB_PCMI_2",
                                         "EDB_PCMI_3",
                                         "EDB_PCMI_4",
                                         "EDB_PCMI_0_S",
                                         "EDB_PCMI_0_T",
                                         "EDB_PCMI_1_S",
                                         "EDB_PCMI_1_T",
                                         "EDB_PCMI_2_S",
                                         "EDB_PCMI_2_T",
                                         "EDB_PCMI_3_S",
                                         "EDB_PCMI_3_T",
                                         "EDB_PCMI_4_S",
                                         "EDB_PCMI_4_T",
                                         "EDB_RESERVED_MIRROR_ADDR",
                                         "EDB_RESERVED_MTCD",
                                         "EDB_RESERVED_MTCP",
                                         "EDB_RESERVED_SPARE_0",
                                         "EDB_RESERVED_SPARE_1",
                                         "EDB_RESERVED_SPARE_2",
                                         "EDB_RESERVED_SPARE_3",
                                         "EDB_RQP_WR_0_REQ_CNT",
                                         "EDB_RQP_WR_0_RES_CNT",
                                         "EDB_RQP_WR_0_RES_ERR_CNT",
                                         "EDB_RQP_WR_1_REQ_CNT",
                                         "EDB_RQP_WR_1_RES_CNT",
                                         "EDB_RQP_WR_1_RES_ERR_CNT",
                                         "EDB_SBUS_BROADCAST_ID",
                                         "EDB_SBUS_LAST_IN_CHAIN",
                                         "EDB_WBS_CONFIG",
                                         "EPNI_ALIGNER_CONFIGURATION",
                                         "EPNI_ALIGNER_ERROR_STATUS",
                                         "EPNI_DISABLE_EGRESS_INTERFACES",
                                         "EPNI_ECC_1B_ERR_CNT",
                                         "EPNI_ECC_2B_ERR_CNT",
                                         "EPNI_ECC_ERR_1B_INITIATE",
                                         "EPNI_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "EPNI_ECC_ERR_2B_INITIATE",
                                         "EPNI_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "EPNI_ECC_INTERRUPT_REGISTER",
                                         "EPNI_ECC_INTERRUPT_REGISTER_MASK",
                                         "EPNI_ECC_INTERRUPT_REGISTER_TEST",
                                         "EPNI_EGQ_IFC_DELAY_CHECK",
                                         "EPNI_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "EPNI_EPNI_CNT_CFG",
                                         "EPNI_EPNI_DISC_CNT",
                                         "EPNI_EPNI_FIFO_WATERMARKS",
                                         "EPNI_EPNI_IFC_CNT",
                                         "EPNI_EPNI_INIT_STATUS",
                                         "EPNI_EPNI_MIRR_CNT",
                                         "EPNI_EPNI_Q_CNT",
                                         "EPNI_ERROR_INITIATION_DATA",
                                         "EPNI_ETPP_LAST_TM_CMD",
                                         "EPNI_FAP_GLOBAL_GENERAL_CFG_3",
                                         "EPNI_GLOBAL_MEM_OPTIONS",
                                         "EPNI_GTIMER_CONFIGURATION",
                                         "EPNI_GTIMER_CYCLE",
                                         "EPNI_INDIRECT_COMMAND",
                                         "EPNI_INDIRECT_COMMAND_ADDRESS",
                                         "EPNI_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "EPNI_INDIRECT_COMMAND_RD_DATA",
                                         "EPNI_INDIRECT_COMMAND_WIDE_MEM",
                                         "EPNI_INDIRECT_COMMAND_WR_DATA",
                                         "EPNI_INDIRECT_FORCE_BUBBLE",
                                         "EPNI_INTERRUPT_MASK_REGISTER",
                                         "EPNI_INTERRUPT_REGISTER",
                                         "EPNI_INTERRUPT_REGISTER_TEST",
                                         "EPNI_PARITY_ERR_CNT",
                                         "EPNI_PAR_ERR_INITIATE",
                                         "EPNI_PAR_ERR_MEM_MASK",
                                         "EPNI_PCMI_0",
                                         "EPNI_PCMI_1",
                                         "EPNI_PCMI_2",
                                         "EPNI_PCMI_3",
                                         "EPNI_PCMI_4",
                                         "EPNI_PCMI_0_S",
                                         "EPNI_PCMI_0_T",
                                         "EPNI_PCMI_1_S",
                                         "EPNI_PCMI_1_T",
                                         "EPNI_PCMI_2_S",
                                         "EPNI_PCMI_2_T",
                                         "EPNI_PCMI_3_S",
                                         "EPNI_PCMI_3_T",
                                         "EPNI_PCMI_4_S",
                                         "EPNI_PCMI_4_T",
                                         "EPNI_RESERVED_MIRROR_ADDR",
                                         "EPNI_RESERVED_MTCD",
                                         "EPNI_RESERVED_MTCP",
                                         "EPNI_RESERVED_SPARE_0",
                                         "EPNI_RESERVED_SPARE_1",
                                         "EPNI_RESERVED_SPARE_2",
                                         "EPNI_RESERVED_SPARE_3",
                                         "EPNI_SBUS_BROADCAST_ID",
                                         "EPNI_SBUS_LAST_IN_CHAIN",
                                         "EPRE_DISABLE_INTERFACES",
                                         "EPRE_ECC_1B_ERR_CNT",
                                         "EPRE_ECC_2B_ERR_CNT",
                                         "EPRE_ECC_ERR_1B_INITIATE",
                                         "EPRE_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "EPRE_ECC_ERR_2B_INITIATE",
                                         "EPRE_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "EPRE_ECC_INTERRUPT_REGISTER",
                                         "EPRE_ECC_INTERRUPT_REGISTER_MASK",
                                         "EPRE_ECC_INTERRUPT_REGISTER_TEST",
                                         "EPRE_EPRE_FIFO_WATERMARKS",
                                         "EPRE_ERROR_INITIATION_DATA",
                                         "EPRE_FAP_GLOBAL_GENERAL_CFG_3",
                                         "EPRE_GLOBAL_MEM_OPTIONS",
                                         "EPRE_GTIMER_CONFIGURATION",
                                         "EPRE_GTIMER_CYCLE",
                                         "EPRE_HP_MIRR_TRAFFIC_SHAPER_CONFIGURATION",
                                         "EPRE_INTERRUPT_MASK_REGISTER",
                                         "EPRE_INTERRUPT_REGISTER",
                                         "EPRE_INTERRUPT_REGISTER_TEST",
                                         "EPRE_IRE_RECYCLE_ARBITER_CONFIGURATION",
                                         "EPRE_MIRR_FIFO_CONFIGURATION",
                                         "EPRE_PARITY_ERR_CNT",
                                         "EPRE_PAR_ERR_INITIATE",
                                         "EPRE_PAR_ERR_MEM_MASK",
                                         "EPRE_PCMI_0",
                                         "EPRE_PCMI_1",
                                         "EPRE_PCMI_2",
                                         "EPRE_PCMI_3",
                                         "EPRE_PCMI_4",
                                         "EPRE_PCMI_0_S",
                                         "EPRE_PCMI_0_T",
                                         "EPRE_PCMI_1_S",
                                         "EPRE_PCMI_1_T",
                                         "EPRE_PCMI_2_S",
                                         "EPRE_PCMI_2_T",
                                         "EPRE_PCMI_3_S",
                                         "EPRE_PCMI_3_T",
                                         "EPRE_PCMI_4_S",
                                         "EPRE_PCMI_4_T",
                                         "EPRE_RECYLED_TRAFFIC_SHAPER_CONFIGURATION",
                                         "EPRE_RESERVED_MIRROR_ADDR",
                                         "EPRE_RESERVED_MTCD",
                                         "EPRE_RESERVED_MTCP",
                                         "EPRE_RESERVED_SPARE_0",
                                         "EPRE_RESERVED_SPARE_1",
                                         "EPRE_RESERVED_SPARE_2",
                                         "EPRE_RESERVED_SPARE_3",
                                         "EPRE_SBUS_BROADCAST_ID",
                                         "EPRE_SBUS_LAST_IN_CHAIN",
                                         "EPS_ACC_MAX_CREDIT",
                                         "EPS_ECC_1B_ERR_CNT",
                                         "EPS_ECC_2B_ERR_CNT",
                                         "EPS_ECC_ERR_1B_INITIATE",
                                         "EPS_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "EPS_ECC_ERR_2B_INITIATE",
                                         "EPS_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "EPS_ECC_INTERRUPT_REGISTER",
                                         "EPS_ECC_INTERRUPT_REGISTER_MASK",
                                         "EPS_ECC_INTERRUPT_REGISTER_TEST",
                                         "EPS_EGRESS_CALENDAR_SHAPER_SETTINGS",
                                         "EPS_EGRESS_SHAPER_ENABLE_SETTINGS",
                                         "EPS_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "EPS_EPS_CANCEL_CNT",
                                         "EPS_EPS_CANCEL_STATUS",
                                         "EPS_EPS_GENERAL_CFG",
                                         "EPS_EPS_PRIO_PROG_MIS_MATCH_CNT",
                                         "EPS_EPS_SPR_INIT_STAT",
                                         "EPS_ERROR_INITIATION_DATA",
                                         "EPS_GLOBAL_MEM_OPTIONS",
                                         "EPS_GTIMER_CONFIGURATION",
                                         "EPS_GTIMER_CYCLE",
                                         "EPS_HEADER_CMPNS_EN",
                                         "EPS_IFC_OK_DEQ",
                                         "EPS_INDIRECT_COMMAND",
                                         "EPS_INDIRECT_COMMAND_ADDRESS",
                                         "EPS_INDIRECT_COMMAND_RD_DATA",
                                         "EPS_INDIRECT_COMMAND_WIDE_MEM",
                                         "EPS_INDIRECT_COMMAND_WR_DATA",
                                         "EPS_INDIRECT_FORCE_BUBBLE",
                                         "EPS_INTERRUPT_MASK_REGISTER",
                                         "EPS_INTERRUPT_REGISTER",
                                         "EPS_INTERRUPT_REGISTER_TEST",
                                         "EPS_PARITY_ERR_CNT",
                                         "EPS_PAR_ERR_INITIATE",
                                         "EPS_PAR_ERR_MEM_MASK",
                                         "EPS_PORT_MAX_CREDIT_VALUE",
                                         "EPS_PORT_SCH_WFQ_PACKET_SIZE",
                                         "EPS_PQP_CALENDAR_SETTING",
                                         "EPS_PS_MODE",
                                         "EPS_QP_MAX_CREDIT_VALUE",
                                         "EPS_RESERVED_MIRROR_ADDR",
                                         "EPS_RESERVED_MTCD",
                                         "EPS_RESERVED_MTCP",
                                         "EPS_RESERVED_SPARE_0",
                                         "EPS_RESERVED_SPARE_1",
                                         "EPS_RESERVED_SPARE_2",
                                         "EPS_RESERVED_SPARE_3",
                                         "EPS_SBUS_BROADCAST_ID",
                                         "EPS_SBUS_LAST_IN_CHAIN",
                                         "EPS_TCG_MAX_CREDIT_VALUE",
                                         "EPS_UC_MC_WFQ_PACKET_SIZE",
                                         "ERPP_ACTION_DISABLE",
                                         "ERPP_ACTION_PROFILE_1",
                                         "ERPP_ACTION_PROFILE_2",
                                         "ERPP_CFG_ETHERNET_FWD_CONTEXT",
                                         "ERPP_CFG_EXCLUDE_SOURCE_MAPPED",
                                         "ERPP_CFG_FHEI_MODEL",
                                         "ERPP_CFG_FILTER_FORWARDING_STRENGTH_1",
                                         "ERPP_CFG_FILTER_FORWARDING_STRENGTH_2",
                                         "ERPP_CFG_FILTER_FORWARDING_STRENGTH_3",
                                         "ERPP_CFG_FILTER_SNOOP_STRENGTH_1",
                                         "ERPP_CFG_FILTER_SNOOP_STRENGTH_2",
                                         "ERPP_CFG_FILTER_SNOOP_STRENGTH_3",
                                         "ERPP_CFG_GLEM_VALID_AND_NOT_FOUND",
                                         "ERPP_CFG_IPV4_MC_FWD_CONTEXT",
                                         "ERPP_CFG_IPV4_UC_FWD_CONTEXT",
                                         "ERPP_CFG_IPV6_MC_FWD_CONTEXT",
                                         "ERPP_CFG_IPV6_UC_FWD_CONTEXT",
                                         "ERPP_CFG_LEARN_EN_PER_FWD_CONTEXT",
                                         "ERPP_CFG_LOCAL_OUTLIF_WIDTH",
                                         "ERPP_CFG_MAP_FORWARD_STRENGTH_TO_STRENGTH",
                                         "ERPP_CFG_OPP_LEARNING_DISABLE",
                                         "ERPP_CFG_OTM_LEARNING_DISABLE",
                                         "ERPP_CFG_OUTLIF_PROFILE_WIDTH",
                                         "ERPP_CFG_OUTRIF_MAX_VALUE",
                                         "ERPP_CFG_PROTOCOL_IS_TCP",
                                         "ERPP_CFG_PROTOCOL_IS_UDP",
                                         "ERPP_CFG_RIF_IN_STACK",
                                         "ERPP_CFG_SPLIT_HORIZON_FILTER",
                                         "ERPP_CFG_TDM_MAP_QUEUE_TO_TDM",
                                         "ERPP_COLLECTOR_VIS_EN",
                                         "ERPP_COUNTER",
                                         "ERPP_DBG_LAST_FES",
                                         "ERPP_DBG_LAST_FES_NUM",
                                         "ERPP_DEVICE_CFG_BTR",
                                         "ERPP_DEVICE_CFG_JR_COMPATIBILITY_APP_DB_INDEX",
                                         "ERPP_DEVICE_CFG_PARSER_ENABLERS",
                                         "ERPP_DEVICE_CFG_POP_SIZE_IN_BYTES",
                                         "ERPP_DEVICE_CFG_REMARK_PROFILE",
                                         "ERPP_DUMMY_REGISTER",
                                         "ERPP_ECC_1B_ERR_CNT",
                                         "ERPP_ECC_2B_ERR_CNT",
                                         "ERPP_ECC_ERR_1B_INITIATE",
                                         "ERPP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "ERPP_ECC_ERR_2B_INITIATE",
                                         "ERPP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "ERPP_ECC_INTERRUPT_REGISTER",
                                         "ERPP_ECC_INTERRUPT_REGISTER_MASK",
                                         "ERPP_ECC_INTERRUPT_REGISTER_TEST",
                                         "ERPP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "ERPP_EPMFCS_TCAM_ECC_FIX_EN",
                                         "ERPP_EPMFCS_TCAM_PROTECTION_ERROR",
                                         "ERPP_EPMFCS_TCAM_PROTECTION_MACHINE_CONFIGURATION",
                                         "ERPP_EPMFCS_TCAM_RESET_BLOCK",
                                         "ERPP_ERPP_DISCARDS_INTERRUPT_REGISTER_MASK",
                                         "ERPP_ERPP_DISCARDS_INTERRUPT_REGISTER_MASK_2",
                                         "ERPP_ERPP_DISCARD_INTERRUPT_REGISTER",
                                         "ERPP_ERPP_DISCARD_INTERRUPT_REGISTER_2",
                                         "ERPP_ERPP_DISCARD_INT_REG_2_TEST",
                                         "ERPP_ERPP_DISCARD_INT_REG_TEST",
                                         "ERPP_ERROR_INITIATION_DATA",
                                         "ERPP_FAP_GLOBAL_GENERAL_CFG_3",
                                         "ERPP_FAP_GLOBAL_PP_2",
                                         "ERPP_FAP_GLOBAL_PP_3",
                                         "ERPP_FAP_GLOBAL_PP_5",
                                         "ERPP_FAP_GLOBAL_PP_7",
                                         "ERPP_FAP_GLOBAL_PP_8",
                                         "ERPP_FAP_GLOBAL_PP_10",
                                         "ERPP_FAP_GLOBAL_PP_11",
                                         "ERPP_FAP_GLOBAL_PP_12",
                                         "ERPP_FAP_GLOBAL_SYS_HEADER_CFG",
                                         "ERPP_FHEI_MPLS_COMMAND",
                                         "ERPP_FIFO_ALMOST_FULL_THRESHOLD",
                                         "ERPP_FWD_CONTEXT_IS_PP",
                                         "ERPP_FWD_LAYER_ADDITIONAL_INFO_TO_IP_MC_ELIGIBLE_MAPPING",
                                         "ERPP_GLOBAL_CONFIG",
                                         "ERPP_GLOBAL_MEM_OPTIONS",
                                         "ERPP_GTIMER_CONFIGURATION",
                                         "ERPP_GTIMER_CYCLE",
                                         "ERPP_INDIRECT_COMMAND",
                                         "ERPP_INDIRECT_COMMAND_ADDRESS",
                                         "ERPP_INDIRECT_COMMAND_RD_DATA",
                                         "ERPP_INDIRECT_COMMAND_WIDE_MEM",
                                         "ERPP_INDIRECT_COMMAND_WR_DATA",
                                         "ERPP_INDIRECT_FORCE_BUBBLE",
                                         "ERPP_INDIRECT_WR_MASK",
                                         "ERPP_INGRESS_TRAPPED_BY_FHEI",
                                         "ERPP_INTERRUPT_MASK_REGISTER",
                                         "ERPP_INTERRUPT_REGISTER",
                                         "ERPP_INTERRUPT_REGISTER_TEST",
                                         "ERPP_INVALID_OTM",
                                         "ERPP_JERICHO_COMPATIBLE_REGISTERS",
                                         "ERPP_LAG_FILTER_ENABLE",
                                         "ERPP_LEARN_CMD_DESTINATION_OFFSET",
                                         "ERPP_LEARN_CMD_EEI_AND_FEC_JR_2_LEARN_PAYLOAD_ENTRY_FORMAT_INDEX",
                                         "ERPP_LEARN_CMD_EEI_AND_FEC_JR_2_LEARN_PAYLOAD_INITIAL_VALUE",
                                         "ERPP_LEARN_CMD_EEI_OFFSET",
                                         "ERPP_LEARN_CMD_FEC_OFFSET",
                                         "ERPP_LEARN_CMD_LIF_AND_DESTINATION_JR_2_LEARN_ENTRY_FORMAT_INDEX",
                                         "ERPP_LEARN_CMD_LIF_AND_DESTINATION_JR_2_LEARN_INFO_DATA_INITIAL_",
                                         "ERPP_LEARN_CMD_OUT_LIF_OFFSET",
                                         "ERPP_NUM_ENTRIES_NETWORK_HEADERS_FIFO",
                                         "ERPP_NUM_ENTRIES_PMF_INITIAL_ACTIONS_FIFO",
                                         "ERPP_NUM_ENTRIES_PRP_SAVE_NETWORK_HEADER_FIFO",
                                         "ERPP_NUM_ENTRIES_PRP_WAIT_FOR_GLEM_FIFO",
                                         "ERPP_NUM_ENTRIES_PRP_WAIT_FOR_NETWORK_HEADER_FIFO",
                                         "ERPP_NUM_ENTRIES_SYSTEM_HEADERS_CONTAINER_FIFO",
                                         "ERPP_NUM_ENTRIES_TM_DATA_BYPASS_FIFO",
                                         "ERPP_NUM_ENTRIES_TM_FIELDS_FIFO",
                                         "ERPP_PARITY_ERR_CNT",
                                         "ERPP_PARSER_FIFO_ALMOST_FULL_THRESHOLD",
                                         "ERPP_PAR_ERR_INITIATE",
                                         "ERPP_PAR_ERR_MEM_MASK",
                                         "ERPP_PCMI_0",
                                         "ERPP_PCMI_1",
                                         "ERPP_PCMI_2",
                                         "ERPP_PCMI_3",
                                         "ERPP_PCMI_4",
                                         "ERPP_PCMI_0_S",
                                         "ERPP_PCMI_0_T",
                                         "ERPP_PCMI_1_S",
                                         "ERPP_PCMI_1_T",
                                         "ERPP_PCMI_2_S",
                                         "ERPP_PCMI_2_T",
                                         "ERPP_PCMI_3_S",
                                         "ERPP_PCMI_3_T",
                                         "ERPP_PCMI_4_S",
                                         "ERPP_PCMI_4_T",
                                         "ERPP_PES_DEBUG_SELECT",
                                         "ERPP_PES_PRSE_CONFIG",
                                         "ERPP_PMF_DEFAULT_ACTIONS",
                                         "ERPP_PMF_PRTOCOL_IS_L_4",
                                         "ERPP_PORT_VISIBILITY_EN",
                                         "ERPP_PORT_VISIBILITY_FORCE",
                                         "ERPP_PPH_BASE_FIELDS_CG_2",
                                         "ERPP_PP_CONFIG",
                                         "ERPP_PSG_DEBUG_SELECT",
                                         "ERPP_PSG_PRSE_CONFIG",
                                         "ERPP_REG_0602",
                                         "ERPP_REG_1004",
                                         "ERPP_REG_1007",
                                         "ERPP_REG_1009",
                                         "ERPP_REG_054E",
                                         "ERPP_RESERVED_MIRROR_ADDR",
                                         "ERPP_RESERVED_MTCD",
                                         "ERPP_RESERVED_MTCP",
                                         "ERPP_RESERVED_SPARE_0",
                                         "ERPP_RESERVED_SPARE_1",
                                         "ERPP_RESERVED_SPARE_2",
                                         "ERPP_RESERVED_SPARE_3",
                                         "ERPP_SBUS_BROADCAST_ID",
                                         "ERPP_SBUS_LAST_IN_CHAIN",
                                         "ERPP_SER_ACTION_RESOLUTION",
                                         "ERPP_STAT_VISIBILITY",
                                         "ERPP_SYSTEM_HEADERS_CG_1",
                                         "ERPP_TDM_GENERAL_CONFIGURATION",
                                         "ERPP_TM_SPARE_BITS",
                                         "ERPP_TTL_SCOPE",
                                         "ERPP_UTILITY_REGS",
                                         "ERPP_XBR_CONFIG",
                                         "ETPPA_APP_INJECTTION",
                                         "ETPPA_BYPASS_FIFO_ALMOST_FULL_THRESHOLD",
                                         "ETPPA_BYPASS_STAMP_FTMH_ENABLE",
                                         "ETPPA_CFG_ACCEPTABLE_FRAME_TYPE_PER_FWD_CODE",
                                         "ETPPA_CFG_EEDB_ENABLED",
                                         "ETPPA_CFG_EEI_ISID_TYPE",
                                         "ETPPA_CFG_FHEI_MODEL",
                                         "ETPPA_CFG_FHEI_MPLS_POP_TYPE",
                                         "ETPPA_CFG_FHEI_MPLS_SWAP_REMARK_MAP",
                                         "ETPPA_CFG_FHEI_MPLS_SWAP_TYPE",
                                         "ETPPA_CFG_FHEI_QOS_MODEL_MAP",
                                         "ETPPA_CFG_FHEI_TTL_MODEL_MAP",
                                         "ETPPA_CFG_FORWARDING_ACTION_STRENGTH_1",
                                         "ETPPA_CFG_FWD_CODE_TO_ACTION_PROFILE",
                                         "ETPPA_CFG_INGRESS_NWK_QOS_TYPE",
                                         "ETPPA_CFG_INLIF_SELECTED",
                                         "ETPPA_CFG_LAYER_PROTOCOL_1588",
                                         "ETPPA_CFG_LAYER_PROTOCOL_BFD",
                                         "ETPPA_CFG_LAYER_PROTOCOL_ETH",
                                         "ETPPA_CFG_LAYER_PROTOCOL_FC",
                                         "ETPPA_CFG_LAYER_PROTOCOL_GENEVE",
                                         "ETPPA_CFG_LAYER_PROTOCOL_GRE",
                                         "ETPPA_CFG_LAYER_PROTOCOL_IPV4",
                                         "ETPPA_CFG_LAYER_PROTOCOL_IPV6",
                                         "ETPPA_CFG_LAYER_PROTOCOL_IPV6_SR",
                                         "ETPPA_CFG_LAYER_PROTOCOL_MPLS",
                                         "ETPPA_CFG_LAYER_PROTOCOL_MPLS_UA",
                                         "ETPPA_CFG_LAYER_PROTOCOL_OAM",
                                         "ETPPA_CFG_LAYER_PROTOCOL_SR",
                                         "ETPPA_CFG_LAYER_PROTOCOL_TCP",
                                         "ETPPA_CFG_LAYER_PROTOCOL_TRILL",
                                         "ETPPA_CFG_LAYER_PROTOCOL_UDP",
                                         "ETPPA_CFG_LAYER_PROTOCOL_UNKNOWN",
                                         "ETPPA_CFG_LAYER_PROTOCOL_VX_LAN",
                                         "ETPPA_CFG_MAP_FORWARD_STRENGTH_TO_STRENGTH",
                                         "ETPPA_CFG_MAP_FWD_LAYER_PROTOCOL",
                                         "ETPPA_CFG_MAP_FWD_LAYER_TYPE",
                                         "ETPPA_CFG_MAP_SNIFF_TO_MIRROR_ACTION",
                                         "ETPPA_CFG_MAP_SNIFF_TO_SNOOP_ACTION",
                                         "ETPPA_CFG_MAP_SNIFF_TO_SNOOP_STRENGTH",
                                         "ETPPA_CFG_OUTLIF_SELECTED",
                                         "ETPPA_CFG_REMARK_PROTOCOL_PROFILE",
                                         "ETPPA_CFG_RIF_IN_STACK",
                                         "ETPPA_CFG_RIF_MAX_VALUE",
                                         "ETPPA_CFG_SNOOP_ACTION_STRENGTH_1",
                                         "ETPPA_CFG_TC_2_NWK_QOS_MAPPING",
                                         "ETPPA_CFG_TRAP_ACTION_PROFILE_1",
                                         "ETPPA_COLLECTOR_VIS_EN",
                                         "ETPPA_COS_PROFILE_TABLE",
                                         "ETPPA_CPU_TRAP_FWD_CODE",
                                         "ETPPA_DEVICE_CFG_PARSER_ENABLERS",
                                         "ETPPA_DEVICE_CFG_POP_SIZE_IN_BYTES",
                                         "ETPPA_DEVICE_CFG_REMARK_PROFILE",
                                         "ETPPA_DUMMY_REGISTER",
                                         "ETPPA_ECC_1B_ERR_CNT",
                                         "ETPPA_ECC_2B_ERR_CNT",
                                         "ETPPA_ECC_ERR_1B_INITIATE",
                                         "ETPPA_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "ETPPA_ECC_ERR_2B_INITIATE",
                                         "ETPPA_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "ETPPA_ECC_INTERRUPT_REGISTER",
                                         "ETPPA_ECC_INTERRUPT_REGISTER_MASK",
                                         "ETPPA_ECC_INTERRUPT_REGISTER_TEST",
                                         "ETPPA_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "ETPPA_ERROR_INITIATION_DATA",
                                         "ETPPA_ETHERNET_FWD_CODE",
                                         "ETPPA_ETPPA_INT_REG",
                                         "ETPPA_ETPPA_INT_REG_MASK",
                                         "ETPPA_ETPPA_INT_REG_TEST",
                                         "ETPPA_ETPPA_SAMPLE_VALIDS",
                                         "ETPPA_ETPP_LATENCY_SETTINGS",
                                         "ETPPA_ETPP_PRP_INT_REG",
                                         "ETPPA_ETPP_PRP_INT_REG_MASK",
                                         "ETPPA_ETPP_PRP_INT_REG_TEST",
                                         "ETPPA_FAP_GLOBAL_GENERAL_CFG_3",
                                         "ETPPA_FAP_GLOBAL_PP_2",
                                         "ETPPA_FAP_GLOBAL_PP_3",
                                         "ETPPA_FAP_GLOBAL_PP_5",
                                         "ETPPA_FAP_GLOBAL_PP_8",
                                         "ETPPA_FAP_GLOBAL_PP_10",
                                         "ETPPA_FAP_GLOBAL_PP_11",
                                         "ETPPA_FAP_GLOBAL_PP_12",
                                         "ETPPA_FAP_GLOBAL_SYS_HEADER_CFG",
                                         "ETPPA_FHEI_MPLS_COMMAND",
                                         "ETPPA_FIFO_ALMOST_FULL_THRESHOLD",
                                         "ETPPA_FWD_LAYER_ADDITIONAL_INFO_TO_IP_MC_ELIGIBLE_MAPPING",
                                         "ETPPA_GLOBAL_MEM_OPTIONS",
                                         "ETPPA_GTIMER_CONFIGURATION",
                                         "ETPPA_GTIMER_CYCLE",
                                         "ETPPA_INDIRECT_COMMAND",
                                         "ETPPA_INDIRECT_COMMAND_ADDRESS",
                                         "ETPPA_INDIRECT_COMMAND_RD_DATA",
                                         "ETPPA_INDIRECT_COMMAND_WIDE_MEM",
                                         "ETPPA_INDIRECT_COMMAND_WR_DATA",
                                         "ETPPA_INDIRECT_FORCE_BUBBLE",
                                         "ETPPA_INGRESS_TRAPPED_BY_FHEI",
                                         "ETPPA_INITIAL_NWK_QOS_SELECT",
                                         "ETPPA_INITIAL_NWK_QOS_SELECT_PLUS_1",
                                         "ETPPA_INTERRUPT_MASK_REGISTER",
                                         "ETPPA_INTERRUPT_REGISTER",
                                         "ETPPA_INTERRUPT_REGISTER_TEST",
                                         "ETPPA_IPV4_MC_FWD_CODE",
                                         "ETPPA_IPV4_UC_FWD_CODE",
                                         "ETPPA_IPV6_MC_FWD_CODE",
                                         "ETPPA_IPV6_UC_FWD_CODE",
                                         "ETPPA_JERICHO_COMPATIBLE_REGISTERS",
                                         "ETPPA_MPLS_FWD_CODE",
                                         "ETPPA_NUM_ENTRIES_BYPASS_FIFO",
                                         "ETPPA_NUM_ENTRIES_NETWORK_HEADERS_FIFO",
                                         "ETPPA_NUM_ENTRIES_PRP_NETWORK_HEADER_FIFO",
                                         "ETPPA_NUM_ENTRIES_PRP_SYSTEM_HEADER_FIFO",
                                         "ETPPA_NUM_ENTRIES_SYSTEM_HEADERS_CONTAINER_FIFO",
                                         "ETPPA_NUM_ENTRIES_TM_FIELDS_FIFO",
                                         "ETPPA_OUTRIF_MAX_VALUE",
                                         "ETPPA_PARITY_ERR_CNT",
                                         "ETPPA_PARSER_FIFO_ALMOST_FULL_THRESHOLD",
                                         "ETPPA_PAR_ERR_INITIATE",
                                         "ETPPA_PAR_ERR_MEM_MASK",
                                         "ETPPA_PCMI_0",
                                         "ETPPA_PCMI_1",
                                         "ETPPA_PCMI_2",
                                         "ETPPA_PCMI_3",
                                         "ETPPA_PCMI_4",
                                         "ETPPA_PCMI_0_S",
                                         "ETPPA_PCMI_0_T",
                                         "ETPPA_PCMI_1_S",
                                         "ETPPA_PCMI_1_T",
                                         "ETPPA_PCMI_2_S",
                                         "ETPPA_PCMI_2_T",
                                         "ETPPA_PCMI_3_S",
                                         "ETPPA_PCMI_3_T",
                                         "ETPPA_PCMI_4_S",
                                         "ETPPA_PCMI_4_T",
                                         "ETPPA_PES_DEBUG_SELECT",
                                         "ETPPA_PES_PRSE_CONFIG",
                                         "ETPPA_PMF_ACR_ACTION_DISABLE",
                                         "ETPPA_PORT_VISIBILITY_EN",
                                         "ETPPA_PORT_VISIBILITY_FORCE",
                                         "ETPPA_PPH_BASE_FIELDS_CG_2",
                                         "ETPPA_PRP_CONTEXT_ENABLERS",
                                         "ETPPA_PSG_DEBUG_SELECT",
                                         "ETPPA_PSG_PRSE_CONFIG",
                                         "ETPPA_REG_0340",
                                         "ETPPA_REG_0341",
                                         "ETPPA_REG_1051",
                                         "ETPPA_RESERVED_MIRROR_ADDR",
                                         "ETPPA_RESERVED_MTCD",
                                         "ETPPA_RESERVED_MTCP",
                                         "ETPPA_RESERVED_SPARE_0",
                                         "ETPPA_RESERVED_SPARE_1",
                                         "ETPPA_RESERVED_SPARE_2",
                                         "ETPPA_RESERVED_SPARE_3",
                                         "ETPPA_SBUS_BROADCAST_ID",
                                         "ETPPA_SBUS_LAST_IN_CHAIN",
                                         "ETPPA_STAT_VISIBILITY",
                                         "ETPPA_SYSTEM_HEADERS_CG_1",
                                         "ETPPA_TDM_FWD_CODE",
                                         "ETPPA_TDM_GENERAL_CONFIGURATION",
                                         "ETPPA_TM_FWD_CODE",
                                         "ETPPA_TRILL_FWD_CODE",
                                         "ETPPA_UTILITY_REGS",
                                         "ETPPA_XBR_CONFIG",
                                         "ETPPA_XOR_INIT_DONE",
                                         "ETPPB_BTC_DEFAULT_VALUES",
                                         "ETPPB_BTC_INT_REG",
                                         "ETPPB_BTC_INT_REG_MASK",
                                         "ETPPB_BTC_INT_REG_TEST",
                                         "ETPPB_CFG_CW_PREVENT_MAP",
                                         "ETPPB_CFG_EXTERNAL_STATISTICS_IDENTIFIER",
                                         "ETPPB_CFG_EXTERNAL_STATISTICS_OPCODE_SIZE",
                                         "ETPPB_CFG_FHEI_TYPE_CPU_TRAP",
                                         "ETPPB_CFG_FORWARD_CODE_IPV4_OR_IPV6",
                                         "ETPPB_CFG_IEEE_1588_MAC_ENABLE",
                                         "ETPPB_CFG_IEEE_1588_RECORD_TS",
                                         "ETPPB_CFG_IEEE_1588_TS_OFFSET_FIX",
                                         "ETPPB_CFG_IEEE_1588_TX_STAMP_CF",
                                         "ETPPB_CFG_IEEE_OSTS_PER_PORT_EN",
                                         "ETPPB_CFG_MAP_REMARK_PROFILE_QOS_DP",
                                         "ETPPB_CFG_MAP_REMARK_PROFILE_QOS_VAR",
                                         "ETPPB_CFG_MEMBERSHIP_PER_FWD_CODE",
                                         "ETPPB_CFG_MEMBERSHIP_PER_PORT_EN",
                                         "ETPPB_CFG_MEMBERSHIP_TRAP_PARAMS",
                                         "ETPPB_CFG_MIRROR_ACTION_NULL_PROFILE",
                                         "ETPPB_CFG_MPLS_CONTROL_WORD",
                                         "ETPPB_CFG_OAM_TYPE",
                                         "ETPPB_CFG_OUTBOUND_MIRROR_EN",
                                         "ETPPB_CFG_OVERRIDE_PIPE_QOS_VALUES",
                                         "ETPPB_CFG_PIPE_MAPPED_TTL_VARIABLE_MAP",
                                         "ETPPB_CFG_STAT_METADATA_CURRENT_PROTOCOL_TYPE",
                                         "ETPPB_CFG_STP_STATE_PER_FWD_CODE",
                                         "ETPPB_CFG_STP_TRAP_PARAMS",
                                         "ETPPB_CFG_TRAP_BYTES_TO_ADD",
                                         "ETPPB_CFG_TRAP_DP_EXTERNAL_SHIFT",
                                         "ETPPB_CFG_TRAP_DP_INTERNAL_SHIFT",
                                         "ETPPB_CFG_TRAP_DROP_EXTERNAL_SHIFT",
                                         "ETPPB_CFG_TRAP_DROP_INTERNAL_SHIFT",
                                         "ETPPB_CFG_TRAP_ECN_EXTERNAL_SHIFT",
                                         "ETPPB_CFG_TRAP_ECN_INTERNAL_SHIFT",
                                         "ETPPB_CFG_TRAP_EXTERNAL_STATISTICS_METADATA_SHIFT",
                                         "ETPPB_CFG_TRAP_EXTERNAL_STATISTICS_OBJ_0_SHIFT",
                                         "ETPPB_CFG_TRAP_EXTERNAL_STATISTICS_OBJ_1_SHIFT",
                                         "ETPPB_CFG_TRAP_EXTERNAL_STATISTICS_OBJ_2_SHIFT",
                                         "ETPPB_CFG_TRAP_EXTERNAL_STATISTICS_OBJ_3_SHIFT",
                                         "ETPPB_CFG_TRAP_EXTERNAL_STATISTICS_OPCODE_SHIFT",
                                         "ETPPB_CFG_TRAP_EXTERNAL_STATISTICS_PACKET_SIZE_SHIFT",
                                         "ETPPB_CFG_TRAP_MC_EXTERNAL_SHIFT",
                                         "ETPPB_CFG_TRAP_MC_INTERNAL_SHIFT",
                                         "ETPPB_CFG_TRAP_OBJ_0_SHIFT",
                                         "ETPPB_CFG_TRAP_OBJ_1_SHIFT",
                                         "ETPPB_CFG_TRAP_OBJ_2_SHIFT",
                                         "ETPPB_CFG_TRAP_OBJ_3_SHIFT",
                                         "ETPPB_CFG_TRAP_OBJ_4_SHIFT",
                                         "ETPPB_CFG_TRAP_OBJ_5_SHIFT",
                                         "ETPPB_CFG_TRAP_OBJ_6_SHIFT",
                                         "ETPPB_CFG_TRAP_OBJ_7_SHIFT",
                                         "ETPPB_CFG_TRAP_OBJ_8_SHIFT",
                                         "ETPPB_CFG_TRAP_OBJ_9_SHIFT",
                                         "ETPPB_CFG_TRAP_PORT_EXTERNAL_SHIFT",
                                         "ETPPB_CFG_TRAP_PORT_INTERNAL_SHIFT",
                                         "ETPPB_CFG_TRAP_TC_EXTERNAL_SHIFT",
                                         "ETPPB_CFG_TRAP_TC_INTERNAL_SHIFT",
                                         "ETPPB_CFG_TS_UDP_ENCAP",
                                         "ETPPB_CFG_TTL_MODEL_PIPE_MAP",
                                         "ETPPB_CFG_VID",
                                         "ETPPB_DEVICE_CFG_PORT_MTU_EN",
                                         "ETPPB_DEVICE_CFG_TRAP_FUNCTIONS_ENABLE",
                                         "ETPPB_ECC_1B_ERR_CNT",
                                         "ETPPB_ECC_2B_ERR_CNT",
                                         "ETPPB_ECC_ERR_1B_INITIATE",
                                         "ETPPB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "ETPPB_ECC_ERR_2B_INITIATE",
                                         "ETPPB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "ETPPB_ECC_INTERRUPT_REGISTER",
                                         "ETPPB_ECC_INTERRUPT_REGISTER_MASK",
                                         "ETPPB_ECC_INTERRUPT_REGISTER_TEST",
                                         "ETPPB_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "ETPPB_ENC_1_CONTEXT_STATUS",
                                         "ETPPB_ENC_2_CONTEXT_STATUS",
                                         "ETPPB_ENC_3_CONTEXT_STATUS",
                                         "ETPPB_ENC_4_CONTEXT_STATUS",
                                         "ETPPB_ENC_5_CONTEXT_STATUS",
                                         "ETPPB_ENC_DEVICE_CONFIGS",
                                         "ETPPB_ERROR_INITIATION_DATA",
                                         "ETPPB_ETPPB_INT_REG",
                                         "ETPPB_ETPPB_INT_REG_MASK",
                                         "ETPPB_ETPPB_INT_REG_TEST",
                                         "ETPPB_FAP_GLOBAL_GENERAL_CFG_3",
                                         "ETPPB_FAP_GLOBAL_PP_2",
                                         "ETPPB_FAP_GLOBAL_PP_3",
                                         "ETPPB_FAP_GLOBAL_PP_5",
                                         "ETPPB_FAP_GLOBAL_PP_8",
                                         "ETPPB_FAP_GLOBAL_PP_10",
                                         "ETPPB_FAP_GLOBAL_PP_11",
                                         "ETPPB_FAP_GLOBAL_PP_12",
                                         "ETPPB_FAP_GLOBAL_SYS_HEADER_CFG",
                                         "ETPPB_FIFO_ALMOST_FULL_THRESHOLD",
                                         "ETPPB_FWD_CONTEXT_STATUS",
                                         "ETPPB_GLOBAL_MEM_OPTIONS",
                                         "ETPPB_GTIMER_CONFIGURATION",
                                         "ETPPB_GTIMER_CYCLE",
                                         "ETPPB_INDIRECT_COMMAND",
                                         "ETPPB_INDIRECT_COMMAND_ADDRESS",
                                         "ETPPB_INDIRECT_COMMAND_RD_DATA",
                                         "ETPPB_INDIRECT_COMMAND_WIDE_MEM",
                                         "ETPPB_INDIRECT_COMMAND_WR_DATA",
                                         "ETPPB_INDIRECT_FORCE_BUBBLE",
                                         "ETPPB_INTERRUPT_MASK_REGISTER",
                                         "ETPPB_INTERRUPT_REGISTER",
                                         "ETPPB_INTERRUPT_REGISTER_TEST",
                                         "ETPPB_MAP_STS_TO_INTERFACE",
                                         "ETPPB_MAP_STS_TO_TYPE",
                                         "ETPPB_MIRROR_ACTION_TABLE",
                                         "ETPPB_NETWORK_OFFSET",
                                         "ETPPB_NUM_ENTRIES_ENCAPSULATION_2_DATA_FIFO",
                                         "ETPPB_NUM_ENTRIES_ENCAPSULATION_3_DATA_FIFO",
                                         "ETPPB_NUM_ENTRIES_ENCAPSULATION_4_DATA_FIFO",
                                         "ETPPB_NUM_ENTRIES_ENCAPSULATION_5_DATA_FIFO",
                                         "ETPPB_NUM_ENTRIES_TRAP_BYPASS_FIFO",
                                         "ETPPB_NUM_ENTRIES_TRAP_ORIGINAL_FTMH_FIFO",
                                         "ETPPB_PARITY_ERR_CNT",
                                         "ETPPB_PAR_ERR_INITIATE",
                                         "ETPPB_PAR_ERR_MEM_MASK",
                                         "ETPPB_PCMI_0",
                                         "ETPPB_PCMI_1",
                                         "ETPPB_PCMI_2",
                                         "ETPPB_PCMI_3",
                                         "ETPPB_PCMI_4",
                                         "ETPPB_PCMI_0_S",
                                         "ETPPB_PCMI_0_T",
                                         "ETPPB_PCMI_1_S",
                                         "ETPPB_PCMI_1_T",
                                         "ETPPB_PCMI_2_S",
                                         "ETPPB_PCMI_2_T",
                                         "ETPPB_PCMI_3_S",
                                         "ETPPB_PCMI_3_T",
                                         "ETPPB_PCMI_4_S",
                                         "ETPPB_PCMI_4_T",
                                         "ETPPB_QOS_MODEL_MAPPING_TABLE",
                                         "ETPPB_RCY_CMD_MAP",
                                         "ETPPB_RCY_CMD_MAP_CONTEXT",
                                         "ETPPB_REG_0103",
                                         "ETPPB_REG_0300",
                                         "ETPPB_REG_0301",
                                         "ETPPB_REG_0315",
                                         "ETPPB_REG_0320",
                                         "ETPPB_REG_0321",
                                         "ETPPB_REG_0335",
                                         "ETPPB_REG_0340",
                                         "ETPPB_REG_0341",
                                         "ETPPB_REG_0355",
                                         "ETPPB_REG_0360",
                                         "ETPPB_REG_0361",
                                         "ETPPB_REG_0520",
                                         "ETPPB_REG_0521",
                                         "ETPPB_REG_0535",
                                         "ETPPB_RESERVED_MIRROR_ADDR",
                                         "ETPPB_RESERVED_MTCD",
                                         "ETPPB_RESERVED_MTCP",
                                         "ETPPB_RESERVED_SPARE_0",
                                         "ETPPB_RESERVED_SPARE_1",
                                         "ETPPB_RESERVED_SPARE_2",
                                         "ETPPB_RESERVED_SPARE_3",
                                         "ETPPB_SBUS_BROADCAST_ID",
                                         "ETPPB_SBUS_LAST_IN_CHAIN",
                                         "ETPPB_SNOOP_ACTION_TABLE",
                                         "ETPPB_TERM_CONTEXT_STATUS",
                                         "ETPPB_TRAP_ADDITIONAL_DATA_STATUS",
                                         "ETPPB_TRAP_CONTEXT_STATUS",
                                         "ETPPC_CFG_CW_PREVENT_MAP",
                                         "ETPPC_CFG_DEFAULT_INVALID_ETPS",
                                         "ETPPC_CFG_DONT_COUNT",
                                         "ETPPC_CFG_DONT_METER",
                                         "ETPPC_CFG_DP_METER_CMD",
                                         "ETPPC_CFG_EES_TYPE_VALID_FOR_VSD",
                                         "ETPPC_CFG_ENTRY_IS_EM_BUSTER",
                                         "ETPPC_CFG_ESEM_1_FROM_PEM",
                                         "ETPPC_CFG_ESEM_1_SHIFT_VAL",
                                         "ETPPC_CFG_ESEM_2_FROM_PEM",
                                         "ETPPC_CFG_ESEM_2_SHIFT_VAL",
                                         "ETPPC_CFG_ESEM_3_FROM_PEM",
                                         "ETPPC_CFG_ESEM_3_SHIFT_VAL",
                                         "ETPPC_CFG_FINAL_DP_TRAP",
                                         "ETPPC_CFG_FLOW_ID_EXIST",
                                         "ETPPC_CFG_FORWARD_CODE_IPV4_OR_IPV6",
                                         "ETPPC_CFG_FWD_EGRESS_DO_NOT_TTL_DECREMENT",
                                         "ETPPC_CFG_IEEE_1588_RX_STAMP",
                                         "ETPPC_CFG_INVALID_OAM_LIF",
                                         "ETPPC_CFG_IS_TTL_MODEL_INHERIT_PHP",
                                         "ETPPC_CFG_KEEP_ING_ECID",
                                         "ETPPC_CFG_LATENCY_TRAP_PARAMS",
                                         "ETPPC_CFG_LAYER_PROTOCOL_1588",
                                         "ETPPC_CFG_LAYER_PROTOCOL_BFD",
                                         "ETPPC_CFG_LAYER_PROTOCOL_ETH",
                                         "ETPPC_CFG_LAYER_PROTOCOL_FC",
                                         "ETPPC_CFG_LAYER_PROTOCOL_GENEVE",
                                         "ETPPC_CFG_LAYER_PROTOCOL_GRE",
                                         "ETPPC_CFG_LAYER_PROTOCOL_IPV4",
                                         "ETPPC_CFG_LAYER_PROTOCOL_IPV6",
                                         "ETPPC_CFG_LAYER_PROTOCOL_IPV6_SR",
                                         "ETPPC_CFG_LAYER_PROTOCOL_MPLS",
                                         "ETPPC_CFG_LAYER_PROTOCOL_MPLS_UA",
                                         "ETPPC_CFG_LAYER_PROTOCOL_OAM",
                                         "ETPPC_CFG_LAYER_PROTOCOL_SR",
                                         "ETPPC_CFG_LAYER_PROTOCOL_TCP",
                                         "ETPPC_CFG_LAYER_PROTOCOL_TRILL",
                                         "ETPPC_CFG_LAYER_PROTOCOL_UDP",
                                         "ETPPC_CFG_LAYER_PROTOCOL_UNKNOWN",
                                         "ETPPC_CFG_LAYER_PROTOCOL_VX_LAN",
                                         "ETPPC_CFG_LIF_DB_1_FROM_PEM",
                                         "ETPPC_CFG_LIF_DB_2_FROM_PEM",
                                         "ETPPC_CFG_LIF_DB_3_FROM_PEM",
                                         "ETPPC_CFG_MAP_FIRST_NIBBLE",
                                         "ETPPC_CFG_MAP_FWD_LAYER_PROTOCOL",
                                         "ETPPC_CFG_MAP_FWD_PLUS_1_EXPLICIT_REMARK_PROFILE",
                                         "ETPPC_CFG_MAP_FWD_PLUS_1_PROTOCOL",
                                         "ETPPC_CFG_MAP_FWD_PLUS_1_REMARK_PROFILE",
                                         "ETPPC_CFG_MAP_OUTLIF_PROFILE_TO_L_2_CP_PROFILE",
                                         "ETPPC_CFG_MAP_REMARK_PROFILE_QOS_DP",
                                         "ETPPC_CFG_MAP_REMARK_PROFILE_QOS_VAR",
                                         "ETPPC_CFG_MAP_STACK_ACTION_PROFILE_IDX",
                                         "ETPPC_CFG_MEP_DB_FROM_PEM",
                                         "ETPPC_CFG_METERING_TRAP_PARAMS",
                                         "ETPPC_CFG_METER_OFFSET_MAP",
                                         "ETPPC_CFG_MPLS_CONTROL_WORD",
                                         "ETPPC_CFG_OAM_PORT_PROFILE",
                                         "ETPPC_CFG_OAM_TRAP_LIF_PROFILE_MAP",
                                         "ETPPC_CFG_OVERRIDE_PIPE_QOS_VALUES",
                                         "ETPPC_CFG_PEM_ESEM_DEFAULT_RESULT_PROFILE",
                                         "ETPPC_CFG_PHANTOM_QUEUES_ENABLE",
                                         "ETPPC_CFG_PIPE_MAPPED_TTL_VARIABLE_MAP",
                                         "ETPPC_CFG_PRIORITY_MAP_OAM_LIF_PROFILE",
                                         "ETPPC_CFG_PROTECTION_DB_TRAP_PARAMS",
                                         "ETPPC_CFG_QOS_MODEL_IS_PIPE",
                                         "ETPPC_CFG_REMARK_PROTOCOL_PROFILE",
                                         "ETPPC_CFG_SPLIT_HORIZON_FILTER",
                                         "ETPPC_CFG_SPLIT_HORIZON_PER_FWD_CODE",
                                         "ETPPC_CFG_SPLIT_HORIZON_PER_OUTLIF_PROFILE",
                                         "ETPPC_CFG_SPLIT_HORIZON_PER_OUT_PP_PORT",
                                         "ETPPC_CFG_SPLIT_HORIZON_TRAP_PARAMS",
                                         "ETPPC_CFG_STACK_MIRROR_ACTION_PROFILE",
                                         "ETPPC_CFG_STACK_TRAP_1_TRAP_PARAMS",
                                         "ETPPC_CFG_STACK_TRAP_2_TRAP_PARAMS",
                                         "ETPPC_CFG_STAT_METADATA_CURRENT_PROTOCOL_TYPE",
                                         "ETPPC_CFG_STAT_OBJ_CMD_TO_IS_METER",
                                         "ETPPC_CFG_STAT_OBJ_CMD_TO_METER_IF",
                                         "ETPPC_CFG_STAT_OBJ_CMD_TO_METER_QOS_PROFILE",
                                         "ETPPC_CFG_SWITCH_ID",
                                         "ETPPC_CFG_TAIL_EDITING_BITMAP",
                                         "ETPPC_CFG_TAIL_EDITING_SIZE",
                                         "ETPPC_CFG_TERMINATION_FWD_CODE_EN",
                                         "ETPPC_CFG_TTL_MODEL_PIPE_MAP",
                                         "ETPPC_CPU_TRAP_FWD_CODE",
                                         "ETPPC_DEVICE_CFG_TS_UDP_ENCAP",
                                         "ETPPC_ECC_1B_ERR_CNT",
                                         "ETPPC_ECC_2B_ERR_CNT",
                                         "ETPPC_ECC_ERR_1B_INITIATE",
                                         "ETPPC_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "ETPPC_ECC_ERR_2B_INITIATE",
                                         "ETPPC_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "ETPPC_ECC_INTERRUPT_REGISTER",
                                         "ETPPC_ECC_INTERRUPT_REGISTER_MASK",
                                         "ETPPC_ECC_INTERRUPT_REGISTER_TEST",
                                         "ETPPC_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "ETPPC_ENC_DEVICE_CONFIGS",
                                         "ETPPC_ERROR_INITIATION_DATA",
                                         "ETPPC_ETHERNET_FWD_CODE",
                                         "ETPPC_ETPPC_INT_REG",
                                         "ETPPC_ETPPC_INT_REG_MASK",
                                         "ETPPC_ETPPC_INT_REG_TEST",
                                         "ETPPC_ETPPC_SAMPLE_VALIDS",
                                         "ETPPC_ETPP_TERM_INT_REG",
                                         "ETPPC_ETPP_TERM_INT_REG_MASK",
                                         "ETPPC_ETPP_TERM_INT_REG_TEST",
                                         "ETPPC_ETPS_ENTRY_IS_AC",
                                         "ETPPC_FAP_GLOBAL_GENERAL_CFG_3",
                                         "ETPPC_FAP_GLOBAL_PP_2",
                                         "ETPPC_FAP_GLOBAL_PP_3",
                                         "ETPPC_FAP_GLOBAL_PP_5",
                                         "ETPPC_FAP_GLOBAL_PP_8",
                                         "ETPPC_FAP_GLOBAL_PP_10",
                                         "ETPPC_FAP_GLOBAL_PP_11",
                                         "ETPPC_FAP_GLOBAL_PP_12",
                                         "ETPPC_FAP_GLOBAL_SYS_HEADER_CFG",
                                         "ETPPC_GLOBAL_MEM_OPTIONS",
                                         "ETPPC_GTIMER_CONFIGURATION",
                                         "ETPPC_GTIMER_CYCLE",
                                         "ETPPC_INDIRECT_COMMAND",
                                         "ETPPC_INDIRECT_COMMAND_ADDRESS",
                                         "ETPPC_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "ETPPC_INDIRECT_COMMAND_RD_DATA",
                                         "ETPPC_INDIRECT_COMMAND_WIDE_MEM",
                                         "ETPPC_INDIRECT_COMMAND_WR_DATA",
                                         "ETPPC_INDIRECT_FORCE_BUBBLE",
                                         "ETPPC_INDIRECT_WR_MASK",
                                         "ETPPC_INTERRUPT_MASK_REGISTER",
                                         "ETPPC_INTERRUPT_REGISTER",
                                         "ETPPC_INTERRUPT_REGISTER_TEST",
                                         "ETPPC_IPV4_MC_FWD_CODE",
                                         "ETPPC_IPV4_UC_FWD_CODE",
                                         "ETPPC_IPV6_MC_FWD_CODE",
                                         "ETPPC_IPV6_UC_FWD_CODE",
                                         "ETPPC_JERICHO_COMPATIBLE_REGISTERS",
                                         "ETPPC_MAP_STRENGTH_TO_OAM_INJECTION",
                                         "ETPPC_MEF_L_2_CP_TRANSPARANT_BITMAP",
                                         "ETPPC_MPLS_FWD_CODE",
                                         "ETPPC_NUM_ENTRIES_BIER_BIT_MASK_FIFO",
                                         "ETPPC_NUM_ENTRIES_ENCAPSULATION_1_DATA_FIFO",
                                         "ETPPC_NUM_ENTRIES_ESEM_RESULT_FIFO",
                                         "ETPPC_NUM_ENTRIES_EXEM_RESULT_FIFO",
                                         "ETPPC_NUM_ENTRIES_FWD_BYPASS_FIFO",
                                         "ETPPC_NUM_ENTRIES_OEM_RESULT_FIFO",
                                         "ETPPC_NUM_ENTRIES_TERM_PIPE_FIFO_1",
                                         "ETPPC_NUM_ENTRIES_TERM_PIPE_FIFO_2",
                                         "ETPPC_NUM_ENTRIES_VSD_RESULT_FIFO",
                                         "ETPPC_OAM_COUNTER_IN_RANGE_CFG_0",
                                         "ETPPC_OAM_COUNTER_IN_RANGE_CFG_1",
                                         "ETPPC_OAM_COUNTER_IN_RANGE_CFG_2",
                                         "ETPPC_OAM_COUNTER_NOT_IN_RANGE_CFG_0",
                                         "ETPPC_OAM_COUNTER_NOT_IN_RANGE_CFG_1",
                                         "ETPPC_OAM_COUNTER_NOT_IN_RANGE_CFG_2",
                                         "ETPPC_OAM_COUNTER_RANGE",
                                         "ETPPC_OAM_DEFAULT_ACC_MEP_PROFILES",
                                         "ETPPC_OAM_DEFAULT_COUNTERS",
                                         "ETPPC_OAM_DEFAULT_INTERFACE",
                                         "ETPPC_OAM_DEFAULT_MP_TYPE_VECTOR",
                                         "ETPPC_OAM_LIF_DB_ACCESS_PROFILE_EN_0",
                                         "ETPPC_OAM_LIF_DB_ACCESS_PROFILE_EN_1",
                                         "ETPPC_OAM_LIF_DB_ACCESS_PROFILE_EN_2",
                                         "ETPPC_OAM_LM_COUNTER_READ_IDX_SEL_MEM",
                                         "ETPPC_OAM_PACKET_INJECTED_BITMAP",
                                         "ETPPC_OAM_PRIORITY_MAP",
                                         "ETPPC_OAM_PROCESS_MAP",
                                         "ETPPC_OUTLIF_ORIENTATION_MAPPING",
                                         "ETPPC_PARITY_ERR_CNT",
                                         "ETPPC_PAR_ERR_INITIATE",
                                         "ETPPC_PAR_ERR_MEM_MASK",
                                         "ETPPC_PCMI_0",
                                         "ETPPC_PCMI_1",
                                         "ETPPC_PCMI_2",
                                         "ETPPC_PCMI_3",
                                         "ETPPC_PCMI_4",
                                         "ETPPC_PCMI_0_S",
                                         "ETPPC_PCMI_0_T",
                                         "ETPPC_PCMI_1_S",
                                         "ETPPC_PCMI_1_T",
                                         "ETPPC_PCMI_2_S",
                                         "ETPPC_PCMI_2_T",
                                         "ETPPC_PCMI_3_S",
                                         "ETPPC_PCMI_3_T",
                                         "ETPPC_PCMI_4_S",
                                         "ETPPC_PCMI_4_T",
                                         "ETPPC_PHP_MAP_FWD_CODE",
                                         "ETPPC_QOS_MODEL_MAPPING_TABLE",
                                         "ETPPC_REG_0300",
                                         "ETPPC_REG_0301",
                                         "ETPPC_REG_0315",
                                         "ETPPC_REG_0320",
                                         "ETPPC_REG_0321",
                                         "ETPPC_REG_0330",
                                         "ETPPC_REG_0331",
                                         "ETPPC_REG_0335",
                                         "ETPPC_REG_0345",
                                         "ETPPC_RESERVED_MIRROR_ADDR",
                                         "ETPPC_RESERVED_MTCD",
                                         "ETPPC_RESERVED_MTCP",
                                         "ETPPC_RESERVED_SPARE_0",
                                         "ETPPC_RESERVED_SPARE_1",
                                         "ETPPC_RESERVED_SPARE_2",
                                         "ETPPC_RESERVED_SPARE_3",
                                         "ETPPC_SBUS_BROADCAST_ID",
                                         "ETPPC_SBUS_LAST_IN_CHAIN",
                                         "ETPPC_STATISTICS_FWD_CODE_TO_PROTOCOL_TYPE",
                                         "ETPPC_TDM_FWD_CODE",
                                         "ETPPC_TM_FWD_CODE",
                                         "ETPPC_TRILL_FWD_CODE",
                                         "ETPPC_XOR_INIT_DONE",
                                         "EVNT_ECC_1B_ERR_CNT",
                                         "EVNT_ECC_2B_ERR_CNT",
                                         "EVNT_ECC_ERR_1B_INITIATE",
                                         "EVNT_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "EVNT_ECC_ERR_2B_INITIATE",
                                         "EVNT_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "EVNT_ECC_INTERRUPT_REGISTER",
                                         "EVNT_ECC_INTERRUPT_REGISTER_MASK",
                                         "EVNT_ECC_INTERRUPT_REGISTER_TEST",
                                         "EVNT_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "EVNT_ERROR_INITIATION_DATA",
                                         "EVNT_EVPCK_HEADER_STACK",
                                         "EVNT_EVPCK_HEADER_STACK_SIZE",
                                         "EVNT_EVPCK_HEADER_TIMESTAMP_SEL",
                                         "EVNT_EXT_BLOCKS_SELECTOR_CFG",
                                         "EVNT_FAP_GLOBAL_GENERAL_CFG_3",
                                         "EVNT_GLOBAL_MEM_OPTIONS",
                                         "EVNT_GTIMER_CONFIGURATION",
                                         "EVNT_GTIMER_CYCLE",
                                         "EVNT_INDIRECT_COMMAND",
                                         "EVNT_INDIRECT_COMMAND_ADDRESS",
                                         "EVNT_INDIRECT_COMMAND_RD_DATA",
                                         "EVNT_INDIRECT_COMMAND_WIDE_MEM",
                                         "EVNT_INDIRECT_COMMAND_WR_DATA",
                                         "EVNT_INDIRECT_FORCE_BUBBLE",
                                         "EVNT_INTERNAL_HOST_EVENT_TRIGGER",
                                         "EVNT_INTERNAL_TOD_EVENT_VALUE",
                                         "EVNT_INTERRUPT_MASK_REGISTER",
                                         "EVNT_INTERRUPT_REGISTER",
                                         "EVNT_INTERRUPT_REGISTER_TEST",
                                         "EVNT_MAIN_MEM_BANK_TYPE",
                                         "EVNT_PARITY_ERR_CNT",
                                         "EVNT_PAR_ERR_INITIATE",
                                         "EVNT_PAR_ERR_MEM_MASK",
                                         "EVNT_PIPE_SELECTOR",
                                         "EVNT_RESERVED_MIRROR_ADDR",
                                         "EVNT_RESERVED_MTCD",
                                         "EVNT_RESERVED_MTCP",
                                         "EVNT_RESERVED_SPARE_0",
                                         "EVNT_RESERVED_SPARE_1",
                                         "EVNT_RESERVED_SPARE_2",
                                         "EVNT_RESERVED_SPARE_3",
                                         "EVNT_RX_CMIC_FLEX_CMD",
                                         "EVNT_RX_EVPCK_HEADER_STACK_SIZE",
                                         "EVNT_RX_MAIN_BUFFER_TH",
                                         "EVNT_RX_SEQ_CHECK",
                                         "EVNT_SBUS_BROADCAST_ID",
                                         "EVNT_SBUS_LAST_IN_CHAIN",
                                         "EVNT_SHARED_CMIC_ENG_POOL",
                                         "EVNT_TRANSMIT_HEADER_STACK",
                                         "EVNT_TRANSMIT_HEADER_STACK_SIZE",
                                         "EVNT_TX_CMIC_FLEX_CMD",
                                         "EVNT_TX_CONTEXT_IS_FIFO_DMA",
                                         "EVNT_TX_ENG_CONTEXT_PRIORITY_RR_VEC",
                                         "EVNT_TX_ENG_CONTEXT_QUEUE_MAX_SIZE",
                                         "EVNT_TX_ENG_CONTEXT_QUEUE_TIMEOUT_VALUE",
                                         "EVNT_TX_ENG_CONTEXT_QUEUE_TYPE",
                                         "EVNT_TX_ENG_EVENTS_CNT",
                                         "EVNT_TX_ENG_EVPCK_PADDING_ENABLE",
                                         "EVNT_TX_HANDLER_ACCEPT_UNDONE_NEW_EVENT_REQS",
                                         "EVNT_TX_HANDLER_EXT_PRIORITY_RR_VEC",
                                         "EVNT_TX_MAIN_BUFFER_TH",
                                         "EXT_M0_IDM_IDM_INTERRUPT_STATUS",
                                         "EXT_M0_IDM_IDM_RESET_CONTROL",
                                         "EXT_M0_IDM_IDM_RESET_STATUS",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_ID",
                                         "EXT_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "EXT_S0_IDM_IDM_INTERRUPT_STATUS",
                                         "EXT_S0_IDM_IDM_RESET_CONTROL",
                                         "EXT_S0_IDM_IDM_RESET_READ_ID",
                                         "EXT_S0_IDM_IDM_RESET_STATUS",
                                         "EXT_S0_IDM_IDM_RESET_WRITE_ID",
                                         "FCR_AUTO_DOC_NAME_5",
                                         "FCR_AUTO_DOC_NAME_8",
                                         "FCR_AUTO_DOC_NAME_11",
                                         "FCR_AUTO_DOC_NAME_16",
                                         "FCR_AUTO_DOC_NAME_21",
                                         "FCR_AUTO_DOC_NAME_25",
                                         "FCR_AUTO_DOC_NAME_31",
                                         "FCR_AUTO_DOC_NAME_32",
                                         "FCR_AUTO_DOC_NAME_34",
                                         "FCR_CELL_DROP_COUNTER_0",
                                         "FCR_CELL_DROP_COUNTER_1",
                                         "FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS",
                                         "FCR_CONNECTIVITY_MAP_REGISTERS",
                                         "FCR_CONTROL_CELL_FIFO_BUFFER",
                                         "FCR_CREDIT_CELLS_COUNTER",
                                         "FCR_CRM_WATERMARKS",
                                         "FCR_ECC_1B_ERR_CNT",
                                         "FCR_ECC_2B_ERR_CNT",
                                         "FCR_ECC_ERR_1B_INITIATE",
                                         "FCR_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FCR_ECC_ERR_2B_INITIATE",
                                         "FCR_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FCR_ECC_INTERRUPT_REGISTER",
                                         "FCR_ECC_INTERRUPT_REGISTER_MASK",
                                         "FCR_ECC_INTERRUPT_REGISTER_TEST",
                                         "FCR_EFMS_CONFIGURATION",
                                         "FCR_EFMS_COUNTERS",
                                         "FCR_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "FCR_ERROR_INITIATION_DATA",
                                         "FCR_FAP_GLOBAL_GENERAL_CFG_2",
                                         "FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK",
                                         "FCR_FLOW_STATUS_CELLS_COUNTER",
                                         "FCR_GLOBAL_MEM_OPTIONS",
                                         "FCR_GTIMER_CONFIGURATION",
                                         "FCR_GTIMER_CYCLE",
                                         "FCR_INDIRECT_COMMAND",
                                         "FCR_INDIRECT_COMMAND_ADDRESS",
                                         "FCR_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "FCR_INDIRECT_COMMAND_RD_DATA",
                                         "FCR_INDIRECT_COMMAND_WIDE_MEM",
                                         "FCR_INDIRECT_COMMAND_WR_DATA",
                                         "FCR_INDIRECT_FORCE_BUBBLE",
                                         "FCR_INTERRUPT_MASK_REGISTER",
                                         "FCR_INTERRUPT_REGISTER",
                                         "FCR_INTERRUPT_REGISTER_TEST",
                                         "FCR_PARITY_ERR_CNT",
                                         "FCR_PAR_ERR_INITIATE",
                                         "FCR_PAR_ERR_MEM_MASK",
                                         "FCR_PROGRAMMABLE_CELLS_COUNTER",
                                         "FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER",
                                         "FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0",
                                         "FCR_REACHABILITY_CELLS_COUNTER",
                                         "FCR_RESERVED_MIRROR_ADDR",
                                         "FCR_RESERVED_MTCD",
                                         "FCR_RESERVED_MTCP",
                                         "FCR_RESERVED_SPARE_0",
                                         "FCR_RESERVED_SPARE_1",
                                         "FCR_RESERVED_SPARE_2",
                                         "FCR_RESERVED_SPARE_3",
                                         "FCR_SBUS_BROADCAST_ID",
                                         "FCR_SBUS_LAST_IN_CHAIN",
                                         "FCR_TOTAL_CELLS_COUNTER",
                                         "FCT_AUTO_DOC_NAME_1",
                                         "FCT_AUTO_DOC_NAME_2",
                                         "FCT_AUTO_DOC_NAME_6",
                                         "FCT_AUTO_DOC_NAME_7",
                                         "FCT_AUTO_DOC_NAME_8",
                                         "FCT_AUTO_DOC_NAME_9",
                                         "FCT_AUTO_DOC_NAME_10",
                                         "FCT_AUTO_DOC_NAME_11",
                                         "FCT_CPU_TRANSMIT_CELL",
                                         "FCT_CPU_TRANSMIT_CELLS_TRIGGER",
                                         "FCT_CPU_TRANSMIT_CELL_LINK_NUMBER",
                                         "FCT_ECC_1B_ERR_CNT",
                                         "FCT_ECC_2B_ERR_CNT",
                                         "FCT_ECC_ERR_1B_INITIATE",
                                         "FCT_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FCT_ECC_ERR_2B_INITIATE",
                                         "FCT_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FCT_ECC_INTERRUPT_REGISTER",
                                         "FCT_ECC_INTERRUPT_REGISTER_MASK",
                                         "FCT_ECC_INTERRUPT_REGISTER_TEST",
                                         "FCT_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "FCT_ERROR_INITIATION_DATA",
                                         "FCT_FAP_GLOBAL_GENERAL_CFG_1",
                                         "FCT_FAP_GLOBAL_GENERAL_CFG_2",
                                         "FCT_FCT_ENABLER_REGISTER",
                                         "FCT_GLOBAL_MEM_OPTIONS",
                                         "FCT_GTIMER_CONFIGURATION",
                                         "FCT_GTIMER_CYCLE",
                                         "FCT_INDIRECT_COMMAND",
                                         "FCT_INDIRECT_COMMAND_ADDRESS",
                                         "FCT_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "FCT_INDIRECT_COMMAND_RD_DATA",
                                         "FCT_INDIRECT_COMMAND_WIDE_MEM",
                                         "FCT_INDIRECT_COMMAND_WR_DATA",
                                         "FCT_INDIRECT_FORCE_BUBBLE",
                                         "FCT_INTERRUPT_MASK_REGISTER",
                                         "FCT_INTERRUPT_REGISTER",
                                         "FCT_INTERRUPT_REGISTER_TEST",
                                         "FCT_LOCAL_ROUTE_CELLS_COUNTER",
                                         "FCT_MESH_MODE_DEVICE_IDS",
                                         "FCT_MIN_NUM_OF_LINKS_DROPS",
                                         "FCT_PARITY_ERR_CNT",
                                         "FCT_PAR_ERR_INITIATE",
                                         "FCT_PAR_ERR_MEM_MASK",
                                         "FCT_RESERVED_MIRROR_ADDR",
                                         "FCT_RESERVED_MTCD",
                                         "FCT_RESERVED_MTCP",
                                         "FCT_RESERVED_SPARE_0",
                                         "FCT_RESERVED_SPARE_1",
                                         "FCT_RESERVED_SPARE_2",
                                         "FCT_RESERVED_SPARE_3",
                                         "FCT_SBUS_BROADCAST_ID",
                                         "FCT_SBUS_LAST_IN_CHAIN",
                                         "FCT_TRANSMITTED_CONTROL_CELLS_COUNTER",
                                         "FCT_TRANSMITTED_CR_CELLS_COUNTER",
                                         "FCT_TRANSMITTED_FS_CELLS_COUNTER",
                                         "FCT_TRANSMITTED_RTP_CELLS_COUNTER",
                                         "FCT_UNREACHABLE_DESTINATION",
                                         "FDA_AUTO_DOC_NAME_2",
                                         "FDA_AUTO_DOC_NAME_4",
                                         "FDA_AUTO_DOC_NAME_6",
                                         "FDA_AUTO_DOC_NAME_7",
                                         "FDA_AUTO_DOC_NAME_8",
                                         "FDA_AUTO_DOC_NAME_9",
                                         "FDA_AUTO_DOC_NAME_15",
                                         "FDA_AUTO_DOC_NAME_16",
                                         "FDA_AUTO_DOC_NAME_17",
                                         "FDA_AUTO_DOC_NAME_18",
                                         "FDA_AUTO_DOC_NAME_19",
                                         "FDA_AUTO_DOC_NAME_20",
                                         "FDA_AUTO_DOC_NAME_21",
                                         "FDA_AUTO_DOC_NAME_22",
                                         "FDA_AUTO_DOC_NAME_23",
                                         "FDA_AUTO_DOC_NAME_24",
                                         "FDA_AUTO_DOC_NAME_25",
                                         "FDA_AUTO_DOC_NAME_27",
                                         "FDA_AUTO_DOC_NAME_31",
                                         "FDA_ECC_1B_ERR_CNT",
                                         "FDA_ECC_2B_ERR_CNT",
                                         "FDA_ECC_ERR_1B_INITIATE",
                                         "FDA_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FDA_ECC_ERR_2B_INITIATE",
                                         "FDA_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FDA_ECC_INTERRUPT_REGISTER",
                                         "FDA_ECC_INTERRUPT_REGISTER_MASK",
                                         "FDA_ECC_INTERRUPT_REGISTER_TEST",
                                         "FDA_EGQ_CELLS_IN_CNT_IPT_0",
                                         "FDA_EGQ_CELLS_IN_CNT_IPT_1",
                                         "FDA_EGQ_CELLS_IN_CNT_MESHMC_0",
                                         "FDA_EGQ_CELLS_IN_CNT_MESHMC_1",
                                         "FDA_EGQ_CELLS_IN_CNT_TDM",
                                         "FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_0",
                                         "FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_1",
                                         "FDA_EGQ_CELLS_OUT_CNT_FAB_PIPE_2",
                                         "FDA_EGQ_CELLS_OUT_CNT_IPT_0",
                                         "FDA_EGQ_CELLS_OUT_CNT_IPT_1",
                                         "FDA_EGQ_CELLS_OUT_CNT_MESHMC_0",
                                         "FDA_EGQ_CELLS_OUT_CNT_MESHMC_1",
                                         "FDA_EGQ_CELLS_OUT_CNT_TDM",
                                         "FDA_EGQ_IPT_FIFOS_WM",
                                         "FDA_EGQ_MESHMC_0_OVF_DROP_COUNT",
                                         "FDA_EGQ_MESHMC_0_PRIO_0_DROP_CNT",
                                         "FDA_EGQ_MESHMC_0_PRIO_1_DROP_CNT",
                                         "FDA_EGQ_MESHMC_0_PRIO_2_DROP_CNT",
                                         "FDA_EGQ_MESHMC_0_PRIO_3_DROP_CNT",
                                         "FDA_EGQ_MESHMC_1_OVF_DROP_COUNT",
                                         "FDA_EGQ_MESHMC_1_PRIO_0_DROP_CNT",
                                         "FDA_EGQ_MESHMC_1_PRIO_1_DROP_CNT",
                                         "FDA_EGQ_MESHMC_1_PRIO_2_DROP_CNT",
                                         "FDA_EGQ_MESHMC_1_PRIO_3_DROP_CNT",
                                         "FDA_EGQ_MESHMC_FIFOS_WM",
                                         "FDA_EGQ_RR_THRESHOLD",
                                         "FDA_EGQ_TDM_FIFO_WM",
                                         "FDA_EGQ_TDM_OVF_DROP_COUNT",
                                         "FDA_ERROR_INITIATION_DATA",
                                         "FDA_FAP_GLOBAL_GENERAL_CFG_1",
                                         "FDA_FDA_EGQ_FAB_ECC_INFO",
                                         "FDA_FDA_EGQ_IPT_ALM_FULL_TH",
                                         "FDA_FDA_EGQ_MESHMC_0_PRIO_DROP_THR",
                                         "FDA_FDA_EGQ_MESHMC_1_PRIO_DROP_THR",
                                         "FDA_FDA_EGQ_STRICT_PRIO_PIPE",
                                         "FDA_FDA_EGQ_WFQ",
                                         "FDA_FDA_ENABLERS",
                                         "FDA_FDA_IPT_RCI",
                                         "FDA_FDA_IPT_TOTAL_RCI",
                                         "FDA_FDA_MESHMC_FC_EN",
                                         "FDA_FDA_TDM_FC_EN",
                                         "FDA_FDA_TDM_FC_THR",
                                         "FDA_FDA_WFQ_INTERRUPT_MASK_REGISTER",
                                         "FDA_GCI_CONFIGS",
                                         "FDA_GLOBAL_MEM_OPTIONS",
                                         "FDA_GTIMER_CONFIGURATION",
                                         "FDA_GTIMER_CYCLE",
                                         "FDA_INTERRUPT_MASK_REGISTER",
                                         "FDA_INTERRUPT_REGISTER",
                                         "FDA_INTERRUPT_REGISTER_TEST",
                                         "FDA_RCI_CONFIGS",
                                         "FDA_RCI_CORE_MAPPING",
                                         "FDA_RCI_DEVICE_MAPPING",
                                         "FDA_RCI_SCORES_INFO",
                                         "FDA_RESERVED_MIRROR_ADDR",
                                         "FDA_RESERVED_MTCD",
                                         "FDA_RESERVED_MTCP",
                                         "FDA_RESERVED_SPARE_0",
                                         "FDA_RESERVED_SPARE_1",
                                         "FDA_RESERVED_SPARE_2",
                                         "FDA_RESERVED_SPARE_3",
                                         "FDA_SBUS_BROADCAST_ID",
                                         "FDA_SBUS_LAST_IN_CHAIN",
                                         "FDR_AUTO_DOC_NAME_14",
                                         "FDR_AUTO_DOC_NAME_23",
                                         "FDR_AUTO_DOC_NAME_24",
                                         "FDR_AUTO_DOC_NAME_26",
                                         "FDR_AUTO_DOC_NAME_27",
                                         "FDR_AUTO_DOC_NAME_28",
                                         "FDR_AUTO_DOC_NAME_29",
                                         "FDR_AUTO_DOC_NAME_30",
                                         "FDR_AUTO_DOC_NAME_31",
                                         "FDR_AUTO_DOC_NAME_32",
                                         "FDR_AUTO_DOC_NAME_33",
                                         "FDR_AUTO_DOC_NAME_34",
                                         "FDR_AUTO_DOC_NAME_35",
                                         "FDR_AUTO_DOC_NAME_36",
                                         "FDR_AUTO_DOC_NAME_37",
                                         "FDR_AUTO_DOC_NAME_38",
                                         "FDR_AUTO_DOC_NAME_39",
                                         "FDR_AUTO_DOC_NAME_40",
                                         "FDR_AUTO_DOC_NAME_41",
                                         "FDR_AUTO_DOC_NAME_42",
                                         "FDR_AUTO_DOC_NAME_43",
                                         "FDR_AUTO_DOC_NAME_46",
                                         "FDR_AUTO_DOC_NAME_47",
                                         "FDR_AUTO_DOC_NAME_48",
                                         "FDR_AUTO_DOC_NAME_49",
                                         "FDR_AUTO_DOC_NAME_50",
                                         "FDR_CELL_IN_CNT_TOTAL",
                                         "FDR_CPU_DATA_CELL_MAC",
                                         "FDR_ECC_1B_ERR_CNT",
                                         "FDR_ECC_2B_ERR_CNT",
                                         "FDR_ECC_ERR_1B_INITIATE",
                                         "FDR_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FDR_ECC_ERR_2B_INITIATE",
                                         "FDR_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FDR_ECC_INTERRUPT_REGISTER",
                                         "FDR_ECC_INTERRUPT_REGISTER_MASK",
                                         "FDR_ECC_INTERRUPT_REGISTER_TEST",
                                         "FDR_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "FDR_ERROR_FILTER",
                                         "FDR_ERROR_FILTER_2",
                                         "FDR_ERROR_FILTER_MASK",
                                         "FDR_ERROR_FILTER_MASK_2",
                                         "FDR_ERROR_FILTER_MASK_EN",
                                         "FDR_ERROR_INITIATION_DATA",
                                         "FDR_FABRIC_SEPARATE_MODE",
                                         "FDR_FAP_GLOBAL_GENERAL_CFG_1",
                                         "FDR_FAP_GLOBAL_GENERAL_CFG_2",
                                         "FDR_FDR_ENABLERS_REGISTER_1",
                                         "FDR_FDR_ENABLERS_REGISTER_2",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_GENERAL",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_0",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_1",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_2",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_3",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_4",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_5",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_6",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_1_MAC_7",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_0",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_1",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_2",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_3",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_4",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_5",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_6",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_2_MAC_7",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_0",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_1",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_2",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_3",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_4",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_5",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_6",
                                         "FDR_FDR_INTERRUPT_MASK_REGISTER_P_3_MAC_7",
                                         "FDR_FDR_INTERRUPT_REGISTER_GENERAL",
                                         "FDR_FDR_INTERRUPT_REGISTER_GENERAL_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_0",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_1",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_2",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_3",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_4",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_5",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_6",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_7",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_0_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_1_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_2_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_3_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_4_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_5_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_6_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_1_MAC_7_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_0",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_1",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_2",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_3",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_4",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_5",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_6",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_7",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_0_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_1_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_2_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_3_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_4_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_5_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_6_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_2_MAC_7_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_0",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_1",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_2",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_3",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_4",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_5",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_6",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_7",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_0_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_1_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_2_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_3_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_4_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_5_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_6_TEST",
                                         "FDR_FDR_INTERRUPT_REGISTER_P_3_MAC_7_TEST",
                                         "FDR_FDR_IN_FC_AGING_PERIOD",
                                         "FDR_FDR_REGISTER_0",
                                         "FDR_FDR_REGISTER_1",
                                         "FDR_FILTER_MATCH_ENABLERS",
                                         "FDR_FILTER_MATCH_LINK_EN",
                                         "FDR_GLOBAL_MEM_OPTIONS",
                                         "FDR_GTIMER_CONFIGURATION",
                                         "FDR_GTIMER_CYCLE",
                                         "FDR_INBAND_HEADER_FDR_IN",
                                         "FDR_INBAND_HEADER_VALID_FDR_IN",
                                         "FDR_INBAND_PAYLOAD_LSB_FDR_IN",
                                         "FDR_INBAND_PAYLOAD_MSB_FDR_IN",
                                         "FDR_INDIRECT_COMMAND",
                                         "FDR_INDIRECT_COMMAND_ADDRESS",
                                         "FDR_INDIRECT_COMMAND_RD_DATA",
                                         "FDR_INDIRECT_COMMAND_WIDE_MEM",
                                         "FDR_INDIRECT_COMMAND_WR_DATA",
                                         "FDR_INDIRECT_FORCE_BUBBLE",
                                         "FDR_INTERRUPT_MASK_REGISTER",
                                         "FDR_INTERRUPT_REGISTER",
                                         "FDR_INTERRUPT_REGISTER_TEST",
                                         "FDR_LINK_FIFO_CONFIG",
                                         "FDR_LINK_FIFO_PIPE_PARTITION",
                                         "FDR_LINK_FIFO_TYPE_BMP",
                                         "FDR_LINK_UP_STATUS_CHANGED_FROM_MACN_P_1",
                                         "FDR_LINK_UP_STATUS_CHANGED_FROM_MACN_P_2",
                                         "FDR_LINK_UP_STATUS_CHANGED_FROM_MACN_P_3",
                                         "FDR_LINK_UP_STATUS_FROM_MACN_P_1",
                                         "FDR_LINK_UP_STATUS_FROM_MACN_P_2",
                                         "FDR_LINK_UP_STATUS_FROM_MACN_P_3",
                                         "FDR_OFM_CLASS_DROP_TH",
                                         "FDR_OFM_CORE_FIFO_CONFIG",
                                         "FDR_OFM_FIFO_OVFLW_DROP_CNT_P_1",
                                         "FDR_OFM_FIFO_OVFLW_DROP_CNT_P_2",
                                         "FDR_OFM_FIFO_OVFLW_DROP_CNT_P_3",
                                         "FDR_OFM_FIFO_PIPE_PARTITION",
                                         "FDR_OFM_FIFO_TRAFFIC_CLASS_DROP_CNT_P_1",
                                         "FDR_OFM_FIFO_TRAFFIC_CLASS_DROP_CNT_P_2",
                                         "FDR_OFM_FIFO_TRAFFIC_CLASS_DROP_CNT_P_3",
                                         "FDR_PCMI_0",
                                         "FDR_PCMI_1",
                                         "FDR_PCMI_2",
                                         "FDR_PCMI_3",
                                         "FDR_PCMI_4",
                                         "FDR_PCMI_0_S",
                                         "FDR_PCMI_0_T",
                                         "FDR_PCMI_1_S",
                                         "FDR_PCMI_1_T",
                                         "FDR_PCMI_2_S",
                                         "FDR_PCMI_2_T",
                                         "FDR_PCMI_3_S",
                                         "FDR_PCMI_3_T",
                                         "FDR_PCMI_4_S",
                                         "FDR_PCMI_4_T",
                                         "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0",
                                         "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_1",
                                         "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0",
                                         "FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1",
                                         "FDR_P_1_CELL_IN_CNT",
                                         "FDR_P_1_DROP_FILTER_CNT",
                                         "FDR_P_1_DROP_FILTER_EN",
                                         "FDR_P_1_ERROR_FILTER_CNT",
                                         "FDR_P_1_FDR_DISCARD_COUNTER_MACN",
                                         "FDR_P_1_FDR_FIFOS_STATUSES_MAC",
                                         "FDR_P_1_FDR_FIFO_DISCARD_COUNTER_MACN",
                                         "FDR_P_1_FDR_OUT_SRC_FIFO_INFO_1",
                                         "FDR_P_1_FDR_OUT_SRC_FIFO_INFO_2",
                                         "FDR_P_1_LINK_FIFO_STATUS",
                                         "FDR_P_1_PROGRAMMABLE_CELLS_COUNTER",
                                         "FDR_P_2_CELL_IN_CNT",
                                         "FDR_P_2_DROP_FILTER_CNT",
                                         "FDR_P_2_DROP_FILTER_EN",
                                         "FDR_P_2_ERROR_FILTER_CNT",
                                         "FDR_P_2_FDR_DISCARD_COUNTER_MACN",
                                         "FDR_P_2_FDR_FIFOS_STATUSES_MAC",
                                         "FDR_P_2_FDR_FIFO_DISCARD_COUNTER_MACN",
                                         "FDR_P_2_FDR_OUT_SRC_FIFO_INFO_1",
                                         "FDR_P_2_FDR_OUT_SRC_FIFO_INFO_2",
                                         "FDR_P_2_LINK_FIFO_STATUS",
                                         "FDR_P_2_PROGRAMMABLE_CELLS_COUNTER",
                                         "FDR_P_3_CELL_IN_CNT",
                                         "FDR_P_3_DROP_FILTER_CNT",
                                         "FDR_P_3_DROP_FILTER_EN",
                                         "FDR_P_3_ERROR_FILTER_CNT",
                                         "FDR_P_3_FDR_DISCARD_COUNTER_MACN",
                                         "FDR_P_3_FDR_FIFOS_STATUSES_MAC",
                                         "FDR_P_3_FDR_FIFO_DISCARD_COUNTER_MACN",
                                         "FDR_P_3_FDR_OUT_SRC_FIFO_INFO_1",
                                         "FDR_P_3_FDR_OUT_SRC_FIFO_INFO_2",
                                         "FDR_P_3_LINK_FIFO_STATUS",
                                         "FDR_P_3_PROGRAMMABLE_CELLS_COUNTER",
                                         "FDR_RCI_FDR_IN_TH_TYPE",
                                         "FDR_RCI_FDR_OUT_TH",
                                         "FDR_RCI_FDR_OUT_TOTAL_TH",
                                         "FDR_REG_014B_1",
                                         "FDR_REG_014B_2",
                                         "FDR_REG_014B_3",
                                         "FDR_REG_0151_1",
                                         "FDR_REG_0151_2",
                                         "FDR_REG_0151_3",
                                         "FDR_REG_0166_1",
                                         "FDR_REG_0166_2",
                                         "FDR_REG_0166_3",
                                         "FDR_REG_016C_1",
                                         "FDR_REG_016C_2",
                                         "FDR_REG_016C_3",
                                         "FDR_REG_0222_1",
                                         "FDR_REG_0222_2",
                                         "FDR_REG_0222_3",
                                         "FDR_REG_0395_1",
                                         "FDR_REG_0395_2",
                                         "FDR_REG_0395_3",
                                         "FDR_REG_0398_1",
                                         "FDR_REG_0398_2",
                                         "FDR_REG_0398_3",
                                         "FDR_RESERVED_MIRROR_ADDR",
                                         "FDR_RESERVED_MTCD",
                                         "FDR_RESERVED_MTCP",
                                         "FDR_RESERVED_SPARE_0",
                                         "FDR_RESERVED_SPARE_1",
                                         "FDR_RESERVED_SPARE_2",
                                         "FDR_RESERVED_SPARE_3",
                                         "FDR_SBUS_BROADCAST_ID",
                                         "FDR_SBUS_LAST_IN_CHAIN",
                                         "FDR_SYNC_E_SELECT",
                                         "FDR_WFQ_CONFIG",
                                         "FDTL_ECC_1B_ERR_CNT",
                                         "FDTL_ECC_2B_ERR_CNT",
                                         "FDTL_ECC_ERR_1B_INITIATE",
                                         "FDTL_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FDTL_ECC_ERR_2B_INITIATE",
                                         "FDTL_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FDTL_ECC_INTERRUPT_REGISTER",
                                         "FDTL_ECC_INTERRUPT_REGISTER_MASK",
                                         "FDTL_ECC_INTERRUPT_REGISTER_TEST",
                                         "FDTL_ERROR_INITIATION_DATA",
                                         "FDTL_FAP_GLOBAL_GENERAL_CFG_1",
                                         "FDTL_FAP_GLOBAL_GENERAL_CFG_2",
                                         "FDTL_GLOBAL_MEM_OPTIONS",
                                         "FDTL_GTIMER_CONFIGURATION",
                                         "FDTL_GTIMER_CYCLE",
                                         "FDTL_INTERRUPT_MASK_REGISTER",
                                         "FDTL_INTERRUPT_REGISTER",
                                         "FDTL_INTERRUPT_REGISTER_TEST",
                                         "FDTL_LINK_RESET",
                                         "FDTL_MAC_LINK_SELECT_DELAY",
                                         "FDTL_PARALLEL_DATA_PATH",
                                         "FDTL_PARITY_ERR_CNT",
                                         "FDTL_PAR_ERR_INITIATE",
                                         "FDTL_PAR_ERR_MEM_MASK",
                                         "FDTL_PCMI_0",
                                         "FDTL_PCMI_1",
                                         "FDTL_PCMI_2",
                                         "FDTL_PCMI_3",
                                         "FDTL_PCMI_4",
                                         "FDTL_PCMI_0_S",
                                         "FDTL_PCMI_0_T",
                                         "FDTL_PCMI_1_S",
                                         "FDTL_PCMI_1_T",
                                         "FDTL_PCMI_2_S",
                                         "FDTL_PCMI_2_T",
                                         "FDTL_PCMI_3_S",
                                         "FDTL_PCMI_3_T",
                                         "FDTL_PCMI_4_S",
                                         "FDTL_PCMI_4_T",
                                         "FDTL_REG_0107",
                                         "FDTL_REG_0109",
                                         "FDTL_REG_010C",
                                         "FDTL_RESERVED_MIRROR_ADDR",
                                         "FDTL_RESERVED_MTCD",
                                         "FDTL_RESERVED_MTCP",
                                         "FDTL_RESERVED_SPARE_0",
                                         "FDTL_RESERVED_SPARE_1",
                                         "FDTL_RESERVED_SPARE_2",
                                         "FDTL_RESERVED_SPARE_3",
                                         "FDTL_SBUS_BROADCAST_ID",
                                         "FDTL_SBUS_LAST_IN_CHAIN",
                                         "FDT_CPU_CELL_CNT",
                                         "FDT_CPU_DATA_CELL_0",
                                         "FDT_CPU_DATA_CELL_1",
                                         "FDT_CPU_DATA_CELL_2",
                                         "FDT_CPU_DATA_CELL_3",
                                         "FDT_DTQ_BADDR_0",
                                         "FDT_DTQ_BADDR_1",
                                         "FDT_DTQ_BADDR_2",
                                         "FDT_DTQ_BADDR_3",
                                         "FDT_DTQ_BADDR_4",
                                         "FDT_DTQ_BADDR_5",
                                         "FDT_DTQ_CELL_CNT",
                                         "FDT_DTQ_EADDR_5",
                                         "FDT_DTQ_EN",
                                         "FDT_DTQ_WMK",
                                         "FDT_ECC_1B_ERR_CNT",
                                         "FDT_ECC_2B_ERR_CNT",
                                         "FDT_ECC_ERR_1B_INITIATE",
                                         "FDT_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FDT_ECC_ERR_2B_INITIATE",
                                         "FDT_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FDT_ECC_INTERRUPT_REGISTER",
                                         "FDT_ECC_INTERRUPT_REGISTER_MASK",
                                         "FDT_ECC_INTERRUPT_REGISTER_TEST",
                                         "FDT_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "FDT_ERROR_INITIATION_DATA",
                                         "FDT_FABRIC_BYTES_CORE_0_CTX_CNT",
                                         "FDT_FABRIC_BYTES_CORE_1_CTX_CNT",
                                         "FDT_FABRIC_CELLS_CNT",
                                         "FDT_FABRIC_PIPE_MAPPING",
                                         "FDT_FABRIC_TDM_PIPE",
                                         "FDT_FAP_GLOBAL_GENERAL_CFG_1",
                                         "FDT_FAP_GLOBAL_GENERAL_CFG_2",
                                         "FDT_FDT_CONTEXTS_INTERLEAVING",
                                         "FDT_FDT_ENABLER_REGISTER",
                                         "FDT_FDT_LLFC_MAPPING_CORE",
                                         "FDT_FDT_WFD",
                                         "FDT_FDT_WFD_LINK_LFSR_SEED",
                                         "FDT_FMAC_TX_DATA_CELL_SHAPER_EN",
                                         "FDT_FMC_GCI_FLOW_CONTROL_CORE",
                                         "FDT_GCI_LINK_MASK",
                                         "FDT_GLOBAL_MEM_OPTIONS",
                                         "FDT_GTIMER_CONFIGURATION",
                                         "FDT_GTIMER_CYCLE",
                                         "FDT_INDIRECT_COMMAND",
                                         "FDT_INDIRECT_COMMAND_ADDRESS",
                                         "FDT_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "FDT_INDIRECT_COMMAND_RD_DATA",
                                         "FDT_INDIRECT_COMMAND_WIDE_MEM",
                                         "FDT_INDIRECT_COMMAND_WR_DATA",
                                         "FDT_INDIRECT_FORCE_BUBBLE",
                                         "FDT_INTERRUPT_MASK_REGISTER",
                                         "FDT_INTERRUPT_REGISTER",
                                         "FDT_INTERRUPT_REGISTER_TEST",
                                         "FDT_IN_BAND_MANAGMENENT",
                                         "FDT_IN_BAND_STATUS_A",
                                         "FDT_IN_BAND_STATUS_B",
                                         "FDT_IPT_CTRL_FIFO_SER_FREEZE",
                                         "FDT_IRE_CELL_CNT",
                                         "FDT_IRE_LOCAL_BACKPRESSURE_EN",
                                         "FDT_IRE_WMK",
                                         "FDT_LB_RR_PTR_CTX",
                                         "FDT_LCI",
                                         "FDT_LCI_LINK_FACTOR_1",
                                         "FDT_LCI_LINK_FACTOR_2",
                                         "FDT_LCI_LINK_FACTOR_3",
                                         "FDT_LCI_LINK_FACTOR_4",
                                         "FDT_LCI_LINK_FACTOR_5",
                                         "FDT_LCI_LINK_FACTOR_6",
                                         "FDT_LCI_LINK_FACTOR_7",
                                         "FDT_LCI_LINK_FACTOR_8",
                                         "FDT_LCI_LINK_FACTOR_9",
                                         "FDT_LCI_LINK_FACTOR_10",
                                         "FDT_LCI_LINK_FACTOR_11",
                                         "FDT_LCI_LINK_FACTOR_12",
                                         "FDT_LCI_LINK_FACTOR_13",
                                         "FDT_LCI_LINK_FACTOR_14",
                                         "FDT_LCI_LINK_FACTOR_15",
                                         "FDT_LCI_LINK_FACTOR_16",
                                         "FDT_LCI_LINK_SCORE_1",
                                         "FDT_LCI_LINK_SCORE_2",
                                         "FDT_LCI_LINK_SCORE_3",
                                         "FDT_LCI_LINK_SCORE_4",
                                         "FDT_LCI_LINK_SCORE_5",
                                         "FDT_LCI_LINK_SCORE_6",
                                         "FDT_LCI_LINK_SCORE_7",
                                         "FDT_LCI_RATE",
                                         "FDT_LCI_SEVIRITY_SCORE_THR_1",
                                         "FDT_LCI_SEVIRITY_SCORE_THR_2",
                                         "FDT_LCI_SEVIRITY_SCORE_THR_3",
                                         "FDT_LCI_SEVIRITY_SCORE_THR_4",
                                         "FDT_LCI_SEVIRITY_SCORE_THR_5",
                                         "FDT_LCI_SEVIRITY_SCORE_THR_6",
                                         "FDT_LCI_SEVIRITY_SCORE_THR_7",
                                         "FDT_LCI_STATUS",
                                         "FDT_LINK_BITMAP_CONFIGURATION",
                                         "FDT_LINK_LOAD_CONFIGURATION",
                                         "FDT_LINK_LOAD_CONFIGURATION_CORE",
                                         "FDT_LINK_READY_THR",
                                         "FDT_LINK_RESET",
                                         "FDT_LOAD_BALANCING_CONFIGURATION",
                                         "FDT_LOAD_BALANCING_SWITCH_CONFIGURATION",
                                         "FDT_MC_SIMULTANIOUS_REPLICATIONS_EN",
                                         "FDT_MESH_DEST_ID",
                                         "FDT_MESH_MC_DTQ_LOCAL_BACKPRESSURE_EN",
                                         "FDT_MESH_MC_RELICATION",
                                         "FDT_MIN_NOF_LINKS_DROP",
                                         "FDT_MULTICAST_ID_MASK",
                                         "FDT_NON_TDM_LINK_MASK",
                                         "FDT_PARITY_ERR_CNT",
                                         "FDT_PAR_ERR_INITIATE",
                                         "FDT_PAR_ERR_MEM_MASK",
                                         "FDT_PCMI_0",
                                         "FDT_PCMI_1",
                                         "FDT_PCMI_2",
                                         "FDT_PCMI_3",
                                         "FDT_PCMI_4",
                                         "FDT_PCMI_0_S",
                                         "FDT_PCMI_0_T",
                                         "FDT_PCMI_1_S",
                                         "FDT_PCMI_1_T",
                                         "FDT_PCMI_2_S",
                                         "FDT_PCMI_2_T",
                                         "FDT_PCMI_3_S",
                                         "FDT_PCMI_3_T",
                                         "FDT_PCMI_4_S",
                                         "FDT_PCMI_4_T",
                                         "FDT_REG_0135",
                                         "FDT_REG_0138",
                                         "FDT_REG_0139",
                                         "FDT_REG_0153",
                                         "FDT_REG_0170",
                                         "FDT_REG_013C",
                                         "FDT_RESERVED_MIRROR_ADDR",
                                         "FDT_RESERVED_MTCD",
                                         "FDT_RESERVED_MTCP",
                                         "FDT_RESERVED_SPARE_0",
                                         "FDT_RESERVED_SPARE_1",
                                         "FDT_RESERVED_SPARE_2",
                                         "FDT_RESERVED_SPARE_3",
                                         "FDT_SBUS_BROADCAST_ID",
                                         "FDT_SBUS_LAST_IN_CHAIN",
                                         "FDT_SIMPLE_PACKING_CONFIGURATION",
                                         "FDT_TDM_CONFIGURATION",
                                         "FDT_TDM_LINK_MASK",
                                         "FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER",
                                         "FDT_TRANSMIT_DATA_CELL_TRIGGER",
                                         "FDT_UNREACHABLE_DESTINATION_DISCARDED",
                                         "FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER",
                                         "FDT_WFQ_0_CONFIG",
                                         "FDT_WFQ_1_CONFIG",
                                         "FMAC_ASYNC_FIFO_CONFIGURATION",
                                         "FMAC_AUTO_DOC_NAME_12",
                                         "FMAC_AUTO_DOC_NAME_36",
                                         "FMAC_AUTO_DOC_NAME_37",
                                         "FMAC_AUTO_DOC_NAME_38",
                                         "FMAC_AUTO_DOC_NAME_39",
                                         "FMAC_AUTO_DOC_NAME_40",
                                         "FMAC_AUTO_DOC_NAME_41",
                                         "FMAC_AUTO_DOC_NAME_42",
                                         "FMAC_AUTO_DOC_NAME_43",
                                         "FMAC_AUTO_DOC_NAME_85",
                                         "FMAC_BER_GEN_BITMAP",
                                         "FMAC_BER_GEN_PERIOD",
                                         "FMAC_DATA_FIFO_WMK",
                                         "FMAC_ECC_1B_ERR_CNT",
                                         "FMAC_ECC_2B_ERR_CNT",
                                         "FMAC_ECC_ERR_1B_INITIATE",
                                         "FMAC_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FMAC_ECC_ERR_2B_INITIATE",
                                         "FMAC_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FMAC_ECC_INTERRUPT_REGISTER",
                                         "FMAC_ECC_INTERRUPT_REGISTER_MASK",
                                         "FMAC_ECC_INTERRUPT_REGISTER_TEST",
                                         "FMAC_ERROR_INITIATION_DATA",
                                         "FMAC_FAP_GLOBAL_GENERAL_CFG_1",
                                         "FMAC_FBIST_CONFIGURATION_A",
                                         "FMAC_FBIST_CONFIGURATION_B",
                                         "FMAC_FBIST_STATUS",
                                         "FMAC_FE_GLOBAL_GENERAL_CFG_1",
                                         "FMAC_FMAC_INTERRUPT_MASK_REGISTER_1",
                                         "FMAC_FMAC_INTERRUPT_MASK_REGISTER_2",
                                         "FMAC_FMAC_INTERRUPT_MASK_REGISTER_3",
                                         "FMAC_FMAC_INTERRUPT_MASK_REGISTER_4",
                                         "FMAC_FMAC_INTERRUPT_MASK_REGISTER_5",
                                         "FMAC_FMAC_INTERRUPT_MASK_REGISTER_6",
                                         "FMAC_FMAC_INTERRUPT_MASK_REGISTER_7",
                                         "FMAC_FMAC_INTERRUPT_MASK_REGISTER_8",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_1",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_2",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_3",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_4",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_5",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_6",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_7",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_8",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_1_TEST",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_2_TEST",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_3_TEST",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_4_TEST",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_5_TEST",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_6_TEST",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_7_TEST",
                                         "FMAC_FMAC_INTERRUPT_REGISTER_8_TEST",
                                         "FMAC_FMAL_GENERAL_CONFIGURATION",
                                         "FMAC_FMAL_RCI_GCI_WMK",
                                         "FMAC_FMAL_RX_GENERAL_CONFIGURATION",
                                         "FMAC_FMAL_STATISTICS_COUNT_CONTROL",
                                         "FMAC_FMAL_STATISTICS_GTIMER",
                                         "FMAC_FMAL_STATISTICS_OUTPUT",
                                         "FMAC_FMAL_STATISTICS_OUTPUT_CONTROL",
                                         "FMAC_FMAL_TX_COMMA_BURST_CONFIGURATION",
                                         "FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATION",
                                         "FMAC_FMAL_TX_DC_AUTO_ADJUST",
                                         "FMAC_FMAL_TX_GENERAL_CONFIGURATION",
                                         "FMAC_FMAL_TX_SIMPLE_UNPACKING_CNT",
                                         "FMAC_FPS_CONFIGURATION_BER",
                                         "FMAC_FPS_CONFIGURATION_RX_SYNC",
                                         "FMAC_FPS_RX_FEC_CONFIGURATION",
                                         "FMAC_FPS_RX_STATUS",
                                         "FMAC_FPS_TX_CONFIGURATION",
                                         "FMAC_GENERAL_CONFIGURATION_REGISTER",
                                         "FMAC_GLOBAL_MEM_OPTIONS",
                                         "FMAC_GLOBAL_TEST_RX_IDL_PTRN",
                                         "FMAC_GLOBAL_TEST_TX_IDL_PTRN",
                                         "FMAC_GLOBAL_TEST_TX_PR_SEED_A",
                                         "FMAC_GLOBAL_TEST_TX_PR_SEED_B",
                                         "FMAC_GRACEFULL_POWER_ON_OFF",
                                         "FMAC_GTIMER_CONFIGURATION",
                                         "FMAC_GTIMER_CYCLE",
                                         "FMAC_INTERRUPT_MASK_REGISTER",
                                         "FMAC_INTERRUPT_REGISTER",
                                         "FMAC_INTERRUPT_REGISTER_TEST",
                                         "FMAC_KPCS_CONFIGURATION",
                                         "FMAC_KPCS_RX_STATUS",
                                         "FMAC_KPCS_TEST_RX_CONFIGURATION",
                                         "FMAC_KPCS_TEST_RX_STATUS",
                                         "FMAC_KPCS_TEST_TX_CONFIGURATION",
                                         "FMAC_LEAKY_BUCKET",
                                         "FMAC_LEAKY_BUCKET_CONTROL_REGISTER",
                                         "FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER",
                                         "FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER",
                                         "FMAC_LINK_TOPO_MODE_REG_0",
                                         "FMAC_LINK_TOPO_MODE_REG_2",
                                         "FMAC_LOOPBACK_ENABLE_REGISTER",
                                         "FMAC_PARITY_ERR_CNT",
                                         "FMAC_PAR_ERR_INITIATE",
                                         "FMAC_PAR_ERR_MEM_MASK",
                                         "FMAC_RECEIVE_RESET_REGISTER",
                                         "FMAC_RESERVED_MIRROR_ADDR",
                                         "FMAC_RESERVED_MTCD",
                                         "FMAC_RESERVED_MTCP",
                                         "FMAC_RESERVED_SPARE_0",
                                         "FMAC_RESERVED_SPARE_1",
                                         "FMAC_RESERVED_SPARE_2",
                                         "FMAC_RESERVED_SPARE_3",
                                         "FMAC_RETIMER",
                                         "FMAC_RSF_CONFIGURATION",
                                         "FMAC_RSF_STATUS",
                                         "FMAC_RX_LANE_SWAP_0",
                                         "FMAC_RX_LANE_SWAP_1",
                                         "FMAC_RX_LANE_SWAP_2",
                                         "FMAC_RX_LANE_SWAP_3",
                                         "FMAC_RX_RRR_CRL_OVF_DROP_CNT",
                                         "FMAC_RX_RRR_DATA_LINKDOWN_DROP_CNT",
                                         "FMAC_SBUS_BROADCAST_ID",
                                         "FMAC_SBUS_LAST_IN_CHAIN",
                                         "FMAC_TX_CELL_LIMIT",
                                         "FMAC_TX_LANE_SWAP_0",
                                         "FMAC_TX_LANE_SWAP_1",
                                         "FMAC_TX_LANE_SWAP_2",
                                         "FMAC_TX_LANE_SWAP_3",
                                         "FQP_DISABLE_EGRESS_OFP",
                                         "FQP_ECC_1B_ERR_CNT",
                                         "FQP_ECC_2B_ERR_CNT",
                                         "FQP_ECC_ERR_1B_INITIATE",
                                         "FQP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FQP_ECC_ERR_2B_INITIATE",
                                         "FQP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FQP_ECC_INTERRUPT_REGISTER",
                                         "FQP_ECC_INTERRUPT_REGISTER_MASK",
                                         "FQP_ECC_INTERRUPT_REGISTER_TEST",
                                         "FQP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "FQP_ERROR_INITIATION_DATA",
                                         "FQP_FAP_GLOBAL_GENERAL_CFG_3",
                                         "FQP_FQP_2_PQP_BYTES_RDY",
                                         "FQP_FQP_2_PQP_PD_RDY",
                                         "FQP_FQP_BLOCK_INIT_STATUS",
                                         "FQP_FQP_BUBBLE_CONFIGURATION",
                                         "FQP_FQP_BUBBLE_TRIGGER",
                                         "FQP_FQP_CANCEL_CNT",
                                         "FQP_FQP_CONFIGURATION",
                                         "FQP_FQP_DEBUG_HALT_CONFIGURATION",
                                         "FQP_FQP_DYNAMIC_RATE_ALLOCATOR",
                                         "FQP_FQP_SCHEDULER_CONFIGURATION",
                                         "FQP_FQP_TXI_BLOCK_CNT",
                                         "FQP_FQP_TXI_BLOCK_CNT_CONFIGURATION",
                                         "FQP_FQP_TXQ_CONFIGURATION",
                                         "FQP_FRAGMENTATION_QUEUES_EMPTY_INDICATION",
                                         "FQP_GLOBAL_MEM_OPTIONS",
                                         "FQP_GTIMER_CONFIGURATION",
                                         "FQP_GTIMER_CYCLE",
                                         "FQP_IFC_IS_WORK_CONSERVING",
                                         "FQP_INDIRECT_COMMAND",
                                         "FQP_INDIRECT_COMMAND_ADDRESS",
                                         "FQP_INDIRECT_COMMAND_RD_DATA",
                                         "FQP_INDIRECT_COMMAND_WIDE_MEM",
                                         "FQP_INDIRECT_COMMAND_WR_DATA",
                                         "FQP_INDIRECT_FORCE_BUBBLE",
                                         "FQP_INIT_FQP_TXI",
                                         "FQP_INTERRUPT_MASK_REGISTER",
                                         "FQP_INTERRUPT_REGISTER",
                                         "FQP_INTERRUPT_REGISTER_TEST",
                                         "FQP_PARITY_ERR_CNT",
                                         "FQP_PAR_ERR_INITIATE",
                                         "FQP_PAR_ERR_MEM_MASK",
                                         "FQP_PCMI_0",
                                         "FQP_PCMI_1",
                                         "FQP_PCMI_2",
                                         "FQP_PCMI_3",
                                         "FQP_PCMI_4",
                                         "FQP_PCMI_0_S",
                                         "FQP_PCMI_0_T",
                                         "FQP_PCMI_1_S",
                                         "FQP_PCMI_1_T",
                                         "FQP_PCMI_2_S",
                                         "FQP_PCMI_2_T",
                                         "FQP_PCMI_3_S",
                                         "FQP_PCMI_3_T",
                                         "FQP_PCMI_4_S",
                                         "FQP_PCMI_4_T",
                                         "FQP_PHANTOM_QS_CFG",
                                         "FQP_PQP_AND_FQP_CALENDER_SETTING",
                                         "FQP_RESERVED_MIRROR_ADDR",
                                         "FQP_RESERVED_MTCD",
                                         "FQP_RESERVED_MTCP",
                                         "FQP_RESERVED_SPARE_0",
                                         "FQP_RESERVED_SPARE_1",
                                         "FQP_RESERVED_SPARE_2",
                                         "FQP_RESERVED_SPARE_3",
                                         "FQP_SBUS_BROADCAST_ID",
                                         "FQP_SBUS_LAST_IN_CHAIN",
                                         "FQP_TXI_OVER_FLOW_STATUS",
                                         "FQP_TXI_UNDER_FLOW_STATUS",
                                         "FQP_TXQ_WATERMARK",
                                         "FSRD_AUTO_DOC_NAME_2",
                                         "FSRD_ECC_1B_ERR_CNT",
                                         "FSRD_ECC_2B_ERR_CNT",
                                         "FSRD_ECC_ERR_1B_INITIATE",
                                         "FSRD_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "FSRD_ECC_ERR_2B_INITIATE",
                                         "FSRD_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "FSRD_ECC_INTERRUPT_REGISTER",
                                         "FSRD_ECC_INTERRUPT_REGISTER_MASK",
                                         "FSRD_ECC_INTERRUPT_REGISTER_TEST",
                                         "FSRD_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "FSRD_ERROR_INITIATION_DATA",
                                         "FSRD_FSRD_REGISTER_0",
                                         "FSRD_GLOBAL_MEM_OPTIONS",
                                         "FSRD_GTIMER_CONFIGURATION",
                                         "FSRD_GTIMER_CYCLE",
                                         "FSRD_INDIRECT_COMMAND",
                                         "FSRD_INDIRECT_COMMAND_ADDRESS",
                                         "FSRD_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "FSRD_INDIRECT_COMMAND_RD_DATA",
                                         "FSRD_INDIRECT_COMMAND_WIDE_MEM",
                                         "FSRD_INDIRECT_COMMAND_WR_DATA",
                                         "FSRD_INDIRECT_FORCE_BUBBLE",
                                         "FSRD_INTERRUPT_MASK_REGISTER",
                                         "FSRD_INTERRUPT_REGISTER",
                                         "FSRD_INTERRUPT_REGISTER_TEST",
                                         "FSRD_PCMI_0",
                                         "FSRD_PCMI_1",
                                         "FSRD_PCMI_2",
                                         "FSRD_PCMI_3",
                                         "FSRD_PCMI_0_S",
                                         "FSRD_PCMI_0_T",
                                         "FSRD_PCMI_1_S",
                                         "FSRD_PCMI_1_T",
                                         "FSRD_PCMI_2_S",
                                         "FSRD_PCMI_2_T",
                                         "FSRD_PCMI_3_S",
                                         "FSRD_PCMI_3_T",
                                         "FSRD_QUAD_INTERRUPT_MASK_REGISTER",
                                         "FSRD_QUAD_INTERRUPT_REGISTER",
                                         "FSRD_QUAD_INTERRUPT_REGISTER_TEST",
                                         "FSRD_RESERVED_MIRROR_ADDR",
                                         "FSRD_RESERVED_MTCD",
                                         "FSRD_RESERVED_MTCP",
                                         "FSRD_RESERVED_SPARE_0",
                                         "FSRD_RESERVED_SPARE_1",
                                         "FSRD_RESERVED_SPARE_2",
                                         "FSRD_RESERVED_SPARE_3",
                                         "FSRD_RES_CAL_CONFIG",
                                         "FSRD_RES_CAL_STATUS",
                                         "FSRD_RES_CAL_STICKY_CONFIG",
                                         "FSRD_SBUS_BROADCAST_ID",
                                         "FSRD_SBUS_LAST_IN_CHAIN",
                                         "FSRD_SRD_CTRL",
                                         "FSRD_SRD_LN_MODE",
                                         "FSRD_SRD_LN_OSR",
                                         "FSRD_SRD_LN_PAM",
                                         "FSRD_SRD_PLL_0_CTRL",
                                         "FSRD_SRD_PLL_1_CTRL",
                                         "FSRD_SRD_STATUS",
                                         "FSRD_SYNC_E_SELECT",
                                         "FSRD_TX_ILKN_CREDIT",
                                         "FSRD_WC_UC_MEM_ACCESS",
                                         "HBC_BIST_ADDR_CONFIG",
                                         "HBC_BIST_BANK_REORDER",
                                         "HBC_BIST_COMMAND_CONFIG",
                                         "HBC_BIST_CONTROL",
                                         "HBC_BIST_DATA_COMPARE_STATE",
                                         "HBC_BIST_DATA_CONFIG",
                                         "HBC_BIST_DATA_GEN_STATE",
                                         "HBC_BIST_DATA_MISR_MAP",
                                         "HBC_BIST_DATA_PRESET",
                                         "HBC_BIST_ERR_COUNTERS",
                                         "HBC_BIST_STATUS",
                                         "HBC_BLOCKED_BY_COHERENCY_CNT",
                                         "HBC_DATA_SOURCE_CONFIG",
                                         "HBC_ECC_1B_ERR_CNT",
                                         "HBC_ECC_2B_ERR_CNT",
                                         "HBC_ECC_ERR_1B_INITIATE",
                                         "HBC_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "HBC_ECC_ERR_2B_INITIATE",
                                         "HBC_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "HBC_ECC_INTERRUPT_REGISTER",
                                         "HBC_ECC_INTERRUPT_REGISTER_MASK",
                                         "HBC_ECC_INTERRUPT_REGISTER_TEST",
                                         "HBC_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "HBC_ERROR_INITIATION_DATA",
                                         "HBC_GLOBAL_MEM_OPTIONS",
                                         "HBC_GTIMER_CONFIGURATION",
                                         "HBC_GTIMER_CYCLE",
                                         "HBC_HBM_COLUMN_ACCESS_TIMINGS",
                                         "HBC_HBM_COMMAND_COUNTERS",
                                         "HBC_HBM_CONFIG",
                                         "HBC_HBM_CPU_CONTROL",
                                         "HBC_HBM_ERR_COUNTERS",
                                         "HBC_HBM_PHY_CH_REGISTER_ACCESS_ERROR",
                                         "HBC_HBM_REFRESH_TIMINGS",
                                         "HBC_HBM_ROW_ACCESS_TIMINGS",
                                         "HBC_INDIRECT_COMMAND",
                                         "HBC_INDIRECT_COMMAND_ADDRESS",
                                         "HBC_INDIRECT_COMMAND_RD_DATA",
                                         "HBC_INDIRECT_COMMAND_WIDE_MEM",
                                         "HBC_INDIRECT_COMMAND_WR_DATA",
                                         "HBC_INDIRECT_FORCE_BUBBLE",
                                         "HBC_INTERRUPT_MASK_REGISTER",
                                         "HBC_INTERRUPT_REGISTER",
                                         "HBC_INTERRUPT_REGISTER_TEST",
                                         "HBC_LAST_RETURNED_DATA",
                                         "HBC_PARITY_ERR_CNT",
                                         "HBC_PAR_ERR_INITIATE",
                                         "HBC_PAR_ERR_MEM_MASK",
                                         "HBC_PIPELINES_CONFIG",
                                         "HBC_PIPELINES_DEBUG",
                                         "HBC_QSM_CONFIG",
                                         "HBC_QSM_DEBUG",
                                         "HBC_QSM_RD_ACTIVE_CNT",
                                         "HBC_QSM_RD_BANK_STATE",
                                         "HBC_QSM_RD_BUBBLE_HOLD_CNT",
                                         "HBC_QSM_RD_BUBBLE_REF_CNT",
                                         "HBC_QSM_RD_CHUNK_CNT",
                                         "HBC_QSM_RD_DATA_CNT",
                                         "HBC_QSM_RD_EMPTY_CNT",
                                         "HBC_QSM_RD_NO_IRDY_CNT",
                                         "HBC_QSM_RD_STATE",
                                         "HBC_QSM_REFRESH",
                                         "HBC_QSM_REFRESH_HP_CTN",
                                         "HBC_QSM_REFRESH_UP_CTN",
                                         "HBC_QSM_SWITCH_CRITERIA",
                                         "HBC_QSM_WR_ACTIVE_CNT",
                                         "HBC_QSM_WR_BANK_STATE",
                                         "HBC_QSM_WR_BUBBLE_HOLD_CNT",
                                         "HBC_QSM_WR_BUBBLE_REF_CNT",
                                         "HBC_QSM_WR_CHUNK_CNT",
                                         "HBC_QSM_WR_DATA_CNT",
                                         "HBC_QSM_WR_EMPTY_CNT",
                                         "HBC_QSM_WR_NO_IRDY_CNT",
                                         "HBC_QSM_WR_STATE",
                                         "HBC_RDR_DS_TRANS_CNT",
                                         "HBC_RDR_RD_INFO_WMK",
                                         "HBC_RDR_TOT_TRANS_CNT",
                                         "HBC_RESERVED_MIRROR_ADDR",
                                         "HBC_RESERVED_MTCD",
                                         "HBC_RESERVED_MTCP",
                                         "HBC_RESERVED_SPARE_0",
                                         "HBC_RESERVED_SPARE_1",
                                         "HBC_RESERVED_SPARE_2",
                                         "HBC_RESERVED_SPARE_3",
                                         "HBC_RPBQ_CONFIG",
                                         "HBC_RPBQ_WMK",
                                         "HBC_SBUS_BROADCAST_ID",
                                         "HBC_SBUS_LAST_IN_CHAIN",
                                         "HBC_TSM_CONFIG",
                                         "HBC_WDB_CONFIG",
                                         "HBC_WDB_STATUS",
                                         "HBC_WPBQ_CONFIG",
                                         "HBC_WPBQ_WMK",
                                         "HBMC_ECC_1B_ERR_CNT",
                                         "HBMC_ECC_2B_ERR_CNT",
                                         "HBMC_ECC_ERR_1B_INITIATE",
                                         "HBMC_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "HBMC_ECC_ERR_2B_INITIATE",
                                         "HBMC_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "HBMC_ECC_INTERRUPT_REGISTER",
                                         "HBMC_ECC_INTERRUPT_REGISTER_MASK",
                                         "HBMC_ECC_INTERRUPT_REGISTER_TEST",
                                         "HBMC_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "HBMC_GLOBAL_MEM_OPTIONS",
                                         "HBMC_GTIMER_CONFIGURATION",
                                         "HBMC_GTIMER_CYCLE",
                                         "HBMC_HBM_PHY_CHANNEL_CONTROL",
                                         "HBMC_HBM_PHY_CHM_REGISTER_ACCESS_ERROR",
                                         "HBMC_HBM_PHY_CONTROL",
                                         "HBMC_HBM_PLL_CONFIG",
                                         "HBMC_HBM_PLL_STATUS",
                                         "HBMC_HBM_RESET_CONTROL",
                                         "HBMC_HBM_STATUS",
                                         "HBMC_INDIRECT_COMMAND",
                                         "HBMC_INDIRECT_COMMAND_ADDRESS",
                                         "HBMC_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "HBMC_INDIRECT_COMMAND_RD_DATA",
                                         "HBMC_INDIRECT_COMMAND_WIDE_MEM",
                                         "HBMC_INDIRECT_COMMAND_WR_DATA",
                                         "HBMC_INDIRECT_FORCE_BUBBLE",
                                         "HBMC_INTERRUPT_MASK_REGISTER",
                                         "HBMC_INTERRUPT_REGISTER",
                                         "HBMC_INTERRUPT_REGISTER_TEST",
                                         "HBMC_RESERVED_MIRROR_ADDR",
                                         "HBMC_RESERVED_MTCD",
                                         "HBMC_RESERVED_MTCP",
                                         "HBMC_RESERVED_SPARE_0",
                                         "HBMC_RESERVED_SPARE_1",
                                         "HBMC_RESERVED_SPARE_2",
                                         "HBMC_RESERVED_SPARE_3",
                                         "HBMC_SBUS_BROADCAST_ID",
                                         "HBMC_SBUS_LAST_IN_CHAIN",
                                         "ICFG_ARMCSSYS_CONFIG_0",
                                         "ICFG_ARMCSSYS_ECC_INTR_CLR",
                                         "ICFG_ARMCSSYS_ECC_INTR_EN",
                                         "ICFG_ARMCSSYS_ECC_INTR_STATUS",
                                         "ICFG_ARMCSSYS_ECC_LOG",
                                         "ICFG_CHIP_ID_REG",
                                         "ICFG_CHIP_LP_INTR_ENABLE_REG0",
                                         "ICFG_CHIP_LP_INTR_ENABLE_REG1",
                                         "ICFG_CHIP_LP_INTR_ENABLE_REG2",
                                         "ICFG_CHIP_LP_INTR_ENABLE_REG3",
                                         "ICFG_CHIP_LP_INTR_RAW_STATUS_REG0",
                                         "ICFG_CHIP_LP_INTR_RAW_STATUS_REG1",
                                         "ICFG_CHIP_LP_INTR_RAW_STATUS_REG2",
                                         "ICFG_CHIP_LP_INTR_RAW_STATUS_REG3",
                                         "ICFG_CHIP_LP_INTR_STATUS_REG0",
                                         "ICFG_CHIP_LP_INTR_STATUS_REG1",
                                         "ICFG_CHIP_LP_INTR_STATUS_REG2",
                                         "ICFG_CHIP_LP_INTR_STATUS_REG3",
                                         "ICFG_CHIP_REVISION_ID",
                                         "ICFG_CMICX_BASE_ADDRESS",
                                         "ICFG_CMIC_RCPU_SW_PROG_INTR",
                                         "ICFG_CORTEXM0_U0_SW_PROG_INTR",
                                         "ICFG_CORTEXM0_U1_SW_PROG_INTR",
                                         "ICFG_CORTEXM0_U2_SW_PROG_INTR",
                                         "ICFG_CORTEXM0_U3_SW_PROG_INTR",
                                         "ICFG_DMAC_CONFIG_0",
                                         "ICFG_DMAC_CONFIG_1",
                                         "ICFG_DMAC_ECC_INTR_CLR",
                                         "ICFG_DMAC_ECC_INTR_EN",
                                         "ICFG_DMAC_ECC_INTR_STATUS",
                                         "ICFG_DMAC_ECC_LOG_1",
                                         "ICFG_DMAC_ECC_LOG_2",
                                         "ICFG_ECC_ERR_INTR_ENABLE",
                                         "ICFG_ECC_ERR_INTR_RAW_STATUS",
                                         "ICFG_ECC_ERR_INTR_STATUS",
                                         "ICFG_EROM_BASE_ADDRESS",
                                         "ICFG_GEN_PURPOSE_REG0",
                                         "ICFG_GEN_PURPOSE_REG1",
                                         "ICFG_GEN_PURPOSE_REG2",
                                         "ICFG_GEN_PURPOSE_REG3",
                                         "ICFG_GEN_PURPOSE_REG4",
                                         "ICFG_GEN_PURPOSE_REG5",
                                         "ICFG_GEN_PURPOSE_REG6",
                                         "ICFG_GEN_PURPOSE_REG7",
                                         "ICFG_GEN_PURPOSE_REG8",
                                         "ICFG_GEN_PURPOSE_REG9",
                                         "ICFG_GEN_PURPOSE_REG10",
                                         "ICFG_GEN_PURPOSE_REG11",
                                         "ICFG_GEN_PURPOSE_REG12",
                                         "ICFG_GEN_PURPOSE_REG13",
                                         "ICFG_GEN_PURPOSE_REG14",
                                         "ICFG_GEN_PURPOSE_REG15",
                                         "ICFG_IDM_INTR_ENABLE",
                                         "ICFG_IDM_INTR_RAW_STATUS",
                                         "ICFG_IDM_INTR_STATUS",
                                         "ICFG_INTR_COUNTER_CTRL",
                                         "ICFG_INTR_COUNTER_LSB",
                                         "ICFG_INTR_COUNTER_MSB",
                                         "ICFG_IPROCGENRES_SW_RST",
                                         "ICFG_IPROCPERIPH_COMMON",
                                         "ICFG_IPROCPERIPH_I2CS0",
                                         "ICFG_IPROCPERIPH_SPIS0",
                                         "ICFG_IPROCPERIPH_SW_RST",
                                         "ICFG_IPROC_INT_ENABLE_WR1B_MODE",
                                         "ICFG_IPROC_IOPAD_CTRL_0",
                                         "ICFG_IPROC_IOPAD_CTRL_1",
                                         "ICFG_IPROC_IOPAD_CTRL_2",
                                         "ICFG_IPROC_IOPAD_CTRL_3",
                                         "ICFG_IPROC_IOPAD_CTRL_4",
                                         "ICFG_IPROC_IOPAD_CTRL_5",
                                         "ICFG_IPROC_IOPAD_CTRL_6",
                                         "ICFG_IPROC_IOPAD_CTRL_7",
                                         "ICFG_IPROC_IOPAD_CTRL_8",
                                         "ICFG_IPROC_IOPAD_CTRL_9",
                                         "ICFG_IPROC_IOPAD_CTRL_10",
                                         "ICFG_IPROC_IOPAD_CTRL_11",
                                         "ICFG_IPROC_IOPAD_CTRL_12",
                                         "ICFG_IPROC_IOPAD_CTRL_15",
                                         "ICFG_IPROC_IOPAD_CTRL_16",
                                         "ICFG_IPROC_IOPAD_CTRL_17",
                                         "ICFG_IP_CONTROL_CLK_EN",
                                         "ICFG_IP_CONTROL_SOFT_RESET",
                                         "ICFG_IP_DISABLE_STRAP_STATUS_0",
                                         "ICFG_IP_REVID_0",
                                         "ICFG_IP_REVID_1",
                                         "ICFG_IP_REVID_2",
                                         "ICFG_IP_REVID_3",
                                         "ICFG_IP_REVID_4",
                                         "ICFG_MEM_ECC_CTRL",
                                         "ICFG_MHOST0_STRAPS",
                                         "ICFG_MHOST0_SW_PROG_INTR",
                                         "ICFG_MHOST1_STRAPS",
                                         "ICFG_MHOST1_SW_PROG_INTR",
                                         "ICFG_MSIX_TABLE",
                                         "ICFG_PAXB_0_RD_CMPL_BUF_0_MEM_CTRL",
                                         "ICFG_PAXB_0_RD_CMPL_BUF_1_MEM_CTRL",
                                         "ICFG_PAXB_0_RX_RD_CPL_BUF_MEM_CTRL",
                                         "ICFG_PAXB_0_RX_WR_DATA_BUF_MEM_CTRL",
                                         "ICFG_PAXB_0_WR_DATA_BUF_MEM_CTRL",
                                         "ICFG_PCIE64B_ACCESS_MSB_31TO24",
                                         "ICFG_PCIE64B_ACCESS_MSB_63TO32",
                                         "ICFG_PCIE_0_DEBUG_BUF_MEM_CTRL",
                                         "ICFG_PCIE_0_DL_TO_TL_BUF_MEM_CTRL",
                                         "ICFG_PCIE_0_REPLAY_ADDR_BUF_MEM_CTRL",
                                         "ICFG_PCIE_0_REPLAY_DATA_BUF_MEM_CTRL",
                                         "ICFG_PCIE_0_STRAPS",
                                         "ICFG_PCIE_0_TL_TO_DL_BUF_MEM_CTRL",
                                         "ICFG_PCIE_SW_PROG_INTR",
                                         "ICFG_ROM_STRAPS",
                                         "IDM_GENRES_S0_IDM_ERROR_LOG_ADDR_LSB",
                                         "IDM_GENRES_S0_IDM_ERROR_LOG_COMPLETE",
                                         "IDM_GENRES_S0_IDM_ERROR_LOG_CONTROL",
                                         "IDM_GENRES_S0_IDM_ERROR_LOG_FLAGS",
                                         "IDM_GENRES_S0_IDM_ERROR_LOG_ID",
                                         "IDM_GENRES_S0_IDM_ERROR_LOG_STATUS",
                                         "IDM_GENRES_S0_IDM_INTERRUPT_STATUS",
                                         "IDM_GENRES_S0_IDM_IO_CONTROL_DIRECT",
                                         "IDM_GENRES_S0_IDM_RESET_CONTROL",
                                         "IDM_GENRES_S0_IDM_RESET_READ_ID",
                                         "IDM_GENRES_S0_IDM_RESET_STATUS",
                                         "IDM_GENRES_S0_IDM_RESET_WRITE_ID",
                                         "IDM_PERIPH_M0_IDM_INTERRUPT_STATUS",
                                         "IDM_PERIPH_M0_IDM_IO_CONTROL_DIRECT",
                                         "IDM_PERIPH_M0_IDM_RESET_CONTROL",
                                         "IDM_PERIPH_M0_IDM_RESET_STATUS",
                                         "IDM_PERIPH_S0_IDM_ERROR_LOG_ADDR_LSB",
                                         "IDM_PERIPH_S0_IDM_ERROR_LOG_COMPLETE",
                                         "IDM_PERIPH_S0_IDM_ERROR_LOG_CONTROL",
                                         "IDM_PERIPH_S0_IDM_ERROR_LOG_FLAGS",
                                         "IDM_PERIPH_S0_IDM_ERROR_LOG_ID",
                                         "IDM_PERIPH_S0_IDM_ERROR_LOG_STATUS",
                                         "IDM_PERIPH_S0_IDM_INTERRUPT_STATUS",
                                         "IDM_PERIPH_S0_IDM_IO_CONTROL_DIRECT",
                                         "IDM_PERIPH_S0_IDM_RESET_CONTROL",
                                         "IDM_PERIPH_S0_IDM_RESET_READ_ID",
                                         "IDM_PERIPH_S0_IDM_RESET_STATUS",
                                         "IDM_PERIPH_S0_IDM_RESET_WRITE_ID",
                                         "ILE_ECC_1B_ERR_CNT",
                                         "ILE_ECC_2B_ERR_CNT",
                                         "ILE_ECC_ERR_1B_INITIATE",
                                         "ILE_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "ILE_ECC_ERR_2B_INITIATE",
                                         "ILE_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "ILE_ECC_INTERRUPT_REGISTER",
                                         "ILE_ECC_INTERRUPT_REGISTER_MASK",
                                         "ILE_ECC_INTERRUPT_REGISTER_TEST",
                                         "ILE_EGW_TO_ILE_LAST_RECEIVED_CONTROLS",
                                         "ILE_EGW_TO_ILE_LAST_RECEIVED_DATA",
                                         "ILE_EGW_TO_ILE_TX_DEBUG_EOP_AFTER_EOP",
                                         "ILE_EGW_TO_ILE_TX_DEBUG_PACKET_LARGER_THAN_256_BYTES",
                                         "ILE_EGW_TO_ILE_TX_DEBUG_SOP_AFTER_SOP",
                                         "ILE_ELK_CFG",
                                         "ILE_ELK_STATUS",
                                         "ILE_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "ILE_ENABLE_INTERLAKEN",
                                         "ILE_ERROR_INITIATION_DATA",
                                         "ILE_FC_ILKN",
                                         "ILE_FC_LLFC_STOP_TX_FORCE",
                                         "ILE_FC_MASK_ILKN_CHFC_WHEN_LINK_FAIL",
                                         "ILE_FEC_AM_PERIOD_CONFIG",
                                         "ILE_FEC_BYPASS_CORRECTION_ENABLE",
                                         "ILE_FEC_CFG",
                                         "ILE_FEC_DECODER_ALIGN_STATUS",
                                         "ILE_FEC_DECODER_AMPS_LOCK_STATUS",
                                         "ILE_FEC_DECODER_LANE_MAPPING",
                                         "ILE_GLOBAL_MEM_OPTIONS",
                                         "ILE_GTIMER_CONFIGURATION",
                                         "ILE_GTIMER_CYCLE",
                                         "ILE_HRF_SEGMENTATION_PORT_0_BUFF_HAS_DATA",
                                         "ILE_ILE_TO_EGW_LAST_SENT_CONTROLS",
                                         "ILE_ILE_TO_EGW_LAST_SENT_DATA",
                                         "ILE_ILE_TO_ILKN_CORE_WORD_LAST_SENT_CONTROLS",
                                         "ILE_ILE_TO_ILKN_CORE_WORD_LAST_SENT_DATA",
                                         "ILE_ILKN_CORE_TO_ILE_WORD_LAST_RECEIVED_CONTROLS",
                                         "ILE_ILKN_CORE_TO_ILE_WORD_LAST_RECEIVED_DATA",
                                         "ILE_ILKN_DEBUG_SELECT_LANE_FOR_COUNTERS",
                                         "ILE_ILKN_INVERT_POLARITY_SIGNALS",
                                         "ILE_ILKN_RESET",
                                         "ILE_ILKN_REVERT_SERDES_DATA_ORDER",
                                         "ILE_ILKN_RX_0_DEBUG_BUS",
                                         "ILE_ILKN_RX_1_DEBUG_BUS",
                                         "ILE_ILKN_RX_DEBUG_ALIGNMENT_ACHIEVED_COUNTER",
                                         "ILE_ILKN_RX_DEBUG_ALIGNMENT_LOST_COUNTER",
                                         "ILE_ILKN_RX_DEBUG_VALID_COUNTER",
                                         "ILE_ILKN_RX_DISABLE_RECEIVED_EOP_ERR",
                                         "ILE_ILKN_RX_DISABLE_RECEIVED_PORT_ERR",
                                         "ILE_ILKN_RX_DISABLE_RECEIVED_RX_ERR",
                                         "ILE_ILKN_RX_DISABLE_WORD",
                                         "ILE_ILKN_RX_RETRANSMIT_DEBUG_INFORMATION",
                                         "ILE_ILKN_RX_RETRANS_FSM_CLKS_IN_STATE_CNT",
                                         "ILE_ILKN_RX_RETRANS_FSM_ENTER_STATE_CNT",
                                         "ILE_ILKN_RX_RETRANS_FSM_STATE_TO_MONITOR",
                                         "ILE_ILKN_SERDES_DISABLE_MASKS",
                                         "ILE_ILKN_TX_0_DEBUG_BUS",
                                         "ILE_ILKN_TX_1_DEBUG_BUS",
                                         "ILE_ILKN_TX_CONF",
                                         "ILE_ILKN_TX_DEBUG_CREDIT_COUNTER",
                                         "ILE_ILKN_TX_DEBUG_VALID_COUNTER",
                                         "ILE_ILKN_TX_DISABLE_WORD",
                                         "ILE_ILKN_TX_MANUAL_SERDES_CREDIT_DEBUG",
                                         "ILE_ILKN_TX_PORT_0_WORD_ENABLE_FLUSH_ON_BURST_BOUNDARIES",
                                         "ILE_ILKN_TX_PORT_DATA_PCK_DEADLOCK_HAPPENED",
                                         "ILE_ILKN_TX_PORT_DISABLE_DATA_PCK_FLUSH_WHEN_DEADLOCK",
                                         "ILE_ILKN_TX_PORT_FORCE_DATA_PCK_FLUSH",
                                         "ILE_INDIRECT_COMMAND",
                                         "ILE_INDIRECT_COMMAND_ADDRESS",
                                         "ILE_INDIRECT_COMMAND_RD_DATA",
                                         "ILE_INDIRECT_COMMAND_WIDE_MEM",
                                         "ILE_INDIRECT_COMMAND_WR_DATA",
                                         "ILE_INDIRECT_FORCE_BUBBLE",
                                         "ILE_INTERRUPT_MASK_REGISTER",
                                         "ILE_INTERRUPT_REGISTER",
                                         "ILE_INTERRUPT_REGISTER_TEST",
                                         "ILE_PARITY_ERR_CNT",
                                         "ILE_PAR_ERR_INITIATE",
                                         "ILE_PAR_ERR_MEM_MASK",
                                         "ILE_PCMI_0",
                                         "ILE_PCMI_1",
                                         "ILE_PCMI_2",
                                         "ILE_PCMI_3",
                                         "ILE_PCMI_4",
                                         "ILE_PCMI_0_S",
                                         "ILE_PCMI_0_T",
                                         "ILE_PCMI_1_S",
                                         "ILE_PCMI_1_T",
                                         "ILE_PCMI_2_S",
                                         "ILE_PCMI_2_T",
                                         "ILE_PCMI_3_S",
                                         "ILE_PCMI_3_T",
                                         "ILE_PCMI_4_S",
                                         "ILE_PCMI_4_T",
                                         "ILE_RESERVED_MIRROR_ADDR",
                                         "ILE_RESERVED_MTCD",
                                         "ILE_RESERVED_MTCP",
                                         "ILE_RESERVED_SPARE_0",
                                         "ILE_RESERVED_SPARE_1",
                                         "ILE_RESERVED_SPARE_2",
                                         "ILE_RESERVED_SPARE_3",
                                         "ILE_RESET_WRAP_WITHOUT_ILKN_PORTS",
                                         "ILE_RX_BYTES_COUNTER",
                                         "ILE_RX_ELK_BURSTS_CNT",
                                         "ILE_RX_ELK_BURST_DROP_CNT",
                                         "ILE_RX_ELK_ERR_BURSTS_CNT",
                                         "ILE_RX_ELK_OCTETS_CNT",
                                         "ILE_RX_ERR_PKT_COUNTER",
                                         "ILE_RX_FRAMELOCK",
                                         "ILE_RX_ILKN_STATUS",
                                         "ILE_RX_PKT_COUNTER",
                                         "ILE_SBUS_BROADCAST_ID",
                                         "ILE_SBUS_LAST_IN_CHAIN",
                                         "ILE_SET_FEC_TX_SERDES_EN_FROM_LANE",
                                         "ILE_TRANSMIT_RETRANSMIT_DEBUG",
                                         "ILE_TX_BYTES_COUNTER",
                                         "ILE_TX_ELK_BURSTS_CNT",
                                         "ILE_TX_ELK_ERR_BURSTS_CNT",
                                         "ILE_TX_ELK_OCTETS_CNT",
                                         "ILE_TX_ERR_PKT_COUNTER",
                                         "ILE_TX_ILKN_0_FLUSHED_PACKETS_CNT",
                                         "ILE_TX_ILKN_1_FLUSHED_PACKETS_CNT",
                                         "ILE_TX_ILKN_CONTROL",
                                         "ILE_TX_ILKN_STATUS",
                                         "ILE_TX_PKT_COUNTER",
                                         "INTC_INTR_ENABLE_REG0",
                                         "INTC_INTR_ENABLE_REG1",
                                         "INTC_INTR_ENABLE_REG2",
                                         "INTC_INTR_ENABLE_REG3",
                                         "INTC_INTR_ENABLE_REG4",
                                         "INTC_INTR_ENABLE_REG5",
                                         "INTC_INTR_ENABLE_REG6",
                                         "INTC_INTR_ENABLE_REG7",
                                         "INTC_INTR_RAW_STATUS_REG0",
                                         "INTC_INTR_RAW_STATUS_REG1",
                                         "INTC_INTR_RAW_STATUS_REG2",
                                         "INTC_INTR_RAW_STATUS_REG3",
                                         "INTC_INTR_RAW_STATUS_REG4",
                                         "INTC_INTR_RAW_STATUS_REG5",
                                         "INTC_INTR_RAW_STATUS_REG6",
                                         "INTC_INTR_RAW_STATUS_REG7",
                                         "INTC_INTR_STATUS_REG0",
                                         "INTC_INTR_STATUS_REG1",
                                         "INTC_INTR_STATUS_REG2",
                                         "INTC_INTR_STATUS_REG3",
                                         "INTC_INTR_STATUS_REG4",
                                         "INTC_INTR_STATUS_REG5",
                                         "INTC_INTR_STATUS_REG6",
                                         "INTC_INTR_STATUS_REG7",
                                         "INTC_REMAP_BITPOS_REG0",
                                         "INTC_REMAP_BITPOS_REG1",
                                         "INTC_REMAP_BITPOS_REG2",
                                         "INTC_REMAP_BITPOS_REG3",
                                         "INTC_REMAP_BITPOS_REG4",
                                         "INTC_REMAP_BITPOS_REG5",
                                         "INTC_REMAP_BITPOS_REG6",
                                         "INTC_REMAP_BITPOS_REG7",
                                         "INTC_REMAP_BITPOS_REG8",
                                         "INTC_REMAP_BITPOS_REG9",
                                         "INTC_REMAP_BITPOS_REG10",
                                         "INTC_REMAP_BITPOS_REG11",
                                         "INTC_REMAP_BITPOS_REG12",
                                         "INTC_REMAP_BITPOS_REG13",
                                         "INTC_REMAP_BITPOS_REG14",
                                         "INTC_REMAP_BITPOS_REG15",
                                         "INTC_REMAP_BITPOS_REG16",
                                         "INTC_REMAP_BITPOS_REG17",
                                         "INTC_REMAP_BITPOS_REG18",
                                         "INTC_REMAP_BITPOS_REG19",
                                         "INTC_REMAP_BITPOS_REG20",
                                         "INTC_REMAP_BITPOS_REG21",
                                         "INTC_REMAP_BITPOS_REG22",
                                         "INTC_REMAP_BITPOS_REG23",
                                         "INTC_REMAP_BITPOS_REG24",
                                         "INTC_REMAP_BITPOS_REG25",
                                         "INTC_REMAP_BITPOS_REG26",
                                         "INTC_REMAP_BITPOS_REG27",
                                         "INTC_REMAP_BITPOS_REG28",
                                         "INTC_REMAP_BITPOS_REG29",
                                         "INTC_REMAP_BITPOS_REG30",
                                         "INTC_REMAP_BITPOS_REG31",
                                         "INTC_REMAP_BITPOS_REG32",
                                         "INTC_REMAP_BITPOS_REG33",
                                         "INTC_REMAP_BITPOS_REG34",
                                         "INTC_REMAP_BITPOS_REG35",
                                         "INTC_REMAP_BITPOS_REG36",
                                         "INTC_REMAP_BITPOS_REG37",
                                         "INTC_REMAP_BITPOS_REG38",
                                         "INTC_REMAP_BITPOS_REG39",
                                         "INTC_REMAP_BITPOS_REG40",
                                         "INTC_REMAP_BITPOS_REG41",
                                         "INTC_REMAP_BITPOS_REG42",
                                         "INTC_REMAP_BITPOS_REG43",
                                         "INTC_REMAP_BITPOS_REG44",
                                         "INTC_REMAP_BITPOS_REG45",
                                         "INTC_REMAP_BITPOS_REG46",
                                         "INTC_REMAP_BITPOS_REG47",
                                         "INTC_REMAP_BITPOS_REG48",
                                         "INTC_REMAP_BITPOS_REG49",
                                         "INTC_REMAP_BITPOS_REG50",
                                         "INTC_REMAP_BITPOS_REG51",
                                         "IPROCGENRES_TIM0_TIM_TIMER1BGLOAD",
                                         "IPROCGENRES_TIM0_TIM_TIMER1CONTROL",
                                         "IPROCGENRES_TIM0_TIM_TIMER1INTCLR",
                                         "IPROCGENRES_TIM0_TIM_TIMER1LOAD",
                                         "IPROCGENRES_TIM0_TIM_TIMER1MIS",
                                         "IPROCGENRES_TIM0_TIM_TIMER1RIS",
                                         "IPROCGENRES_TIM0_TIM_TIMER1VALUE",
                                         "IPROCGENRES_TIM0_TIM_TIMER2BGLOAD",
                                         "IPROCGENRES_TIM0_TIM_TIMER2CONTROL",
                                         "IPROCGENRES_TIM0_TIM_TIMER2INTCLR",
                                         "IPROCGENRES_TIM0_TIM_TIMER2LOAD",
                                         "IPROCGENRES_TIM0_TIM_TIMER2MIS",
                                         "IPROCGENRES_TIM0_TIM_TIMER2RIS",
                                         "IPROCGENRES_TIM0_TIM_TIMER2VALUE",
                                         "IPROCGENRES_TIM0_TIM_TIMERITCR",
                                         "IPROCGENRES_TIM0_TIM_TIMERITOP",
                                         "IPROCGENRES_TIM0_TIM_TIMERPCELLID0",
                                         "IPROCGENRES_TIM0_TIM_TIMERPCELLID1",
                                         "IPROCGENRES_TIM0_TIM_TIMERPCELLID2",
                                         "IPROCGENRES_TIM0_TIM_TIMERPCELLID3",
                                         "IPROCGENRES_TIM0_TIM_TIMERPERIPHID0",
                                         "IPROCGENRES_TIM0_TIM_TIMERPERIPHID1",
                                         "IPROCGENRES_TIM0_TIM_TIMERPERIPHID2",
                                         "IPROCGENRES_TIM0_TIM_TIMERPERIPHID3",
                                         "IPROCGENRES_TIM1_TIM_TIMER1BGLOAD",
                                         "IPROCGENRES_TIM1_TIM_TIMER1CONTROL",
                                         "IPROCGENRES_TIM1_TIM_TIMER1INTCLR",
                                         "IPROCGENRES_TIM1_TIM_TIMER1LOAD",
                                         "IPROCGENRES_TIM1_TIM_TIMER1MIS",
                                         "IPROCGENRES_TIM1_TIM_TIMER1RIS",
                                         "IPROCGENRES_TIM1_TIM_TIMER1VALUE",
                                         "IPROCGENRES_TIM1_TIM_TIMER2BGLOAD",
                                         "IPROCGENRES_TIM1_TIM_TIMER2CONTROL",
                                         "IPROCGENRES_TIM1_TIM_TIMER2INTCLR",
                                         "IPROCGENRES_TIM1_TIM_TIMER2LOAD",
                                         "IPROCGENRES_TIM1_TIM_TIMER2MIS",
                                         "IPROCGENRES_TIM1_TIM_TIMER2RIS",
                                         "IPROCGENRES_TIM1_TIM_TIMER2VALUE",
                                         "IPROCGENRES_TIM1_TIM_TIMERITCR",
                                         "IPROCGENRES_TIM1_TIM_TIMERITOP",
                                         "IPROCGENRES_TIM1_TIM_TIMERPCELLID0",
                                         "IPROCGENRES_TIM1_TIM_TIMERPCELLID1",
                                         "IPROCGENRES_TIM1_TIM_TIMERPCELLID2",
                                         "IPROCGENRES_TIM1_TIM_TIMERPCELLID3",
                                         "IPROCGENRES_TIM1_TIM_TIMERPERIPHID0",
                                         "IPROCGENRES_TIM1_TIM_TIMERPERIPHID1",
                                         "IPROCGENRES_TIM1_TIM_TIMERPERIPHID2",
                                         "IPROCGENRES_TIM1_TIM_TIMERPERIPHID3",
                                         "IPROCGENRES_TIM2_TIM_TIMER1BGLOAD",
                                         "IPROCGENRES_TIM2_TIM_TIMER1CONTROL",
                                         "IPROCGENRES_TIM2_TIM_TIMER1INTCLR",
                                         "IPROCGENRES_TIM2_TIM_TIMER1LOAD",
                                         "IPROCGENRES_TIM2_TIM_TIMER1MIS",
                                         "IPROCGENRES_TIM2_TIM_TIMER1RIS",
                                         "IPROCGENRES_TIM2_TIM_TIMER1VALUE",
                                         "IPROCGENRES_TIM2_TIM_TIMER2BGLOAD",
                                         "IPROCGENRES_TIM2_TIM_TIMER2CONTROL",
                                         "IPROCGENRES_TIM2_TIM_TIMER2INTCLR",
                                         "IPROCGENRES_TIM2_TIM_TIMER2LOAD",
                                         "IPROCGENRES_TIM2_TIM_TIMER2MIS",
                                         "IPROCGENRES_TIM2_TIM_TIMER2RIS",
                                         "IPROCGENRES_TIM2_TIM_TIMER2VALUE",
                                         "IPROCGENRES_TIM2_TIM_TIMERITCR",
                                         "IPROCGENRES_TIM2_TIM_TIMERITOP",
                                         "IPROCGENRES_TIM2_TIM_TIMERPCELLID0",
                                         "IPROCGENRES_TIM2_TIM_TIMERPCELLID1",
                                         "IPROCGENRES_TIM2_TIM_TIMERPCELLID2",
                                         "IPROCGENRES_TIM2_TIM_TIMERPCELLID3",
                                         "IPROCGENRES_TIM2_TIM_TIMERPERIPHID0",
                                         "IPROCGENRES_TIM2_TIM_TIMERPERIPHID1",
                                         "IPROCGENRES_TIM2_TIM_TIMERPERIPHID2",
                                         "IPROCGENRES_TIM2_TIM_TIMERPERIPHID3",
                                         "IPROCGENRES_TIM3_TIM_TIMER1BGLOAD",
                                         "IPROCGENRES_TIM3_TIM_TIMER1CONTROL",
                                         "IPROCGENRES_TIM3_TIM_TIMER1INTCLR",
                                         "IPROCGENRES_TIM3_TIM_TIMER1LOAD",
                                         "IPROCGENRES_TIM3_TIM_TIMER1MIS",
                                         "IPROCGENRES_TIM3_TIM_TIMER1RIS",
                                         "IPROCGENRES_TIM3_TIM_TIMER1VALUE",
                                         "IPROCGENRES_TIM3_TIM_TIMER2BGLOAD",
                                         "IPROCGENRES_TIM3_TIM_TIMER2CONTROL",
                                         "IPROCGENRES_TIM3_TIM_TIMER2INTCLR",
                                         "IPROCGENRES_TIM3_TIM_TIMER2LOAD",
                                         "IPROCGENRES_TIM3_TIM_TIMER2MIS",
                                         "IPROCGENRES_TIM3_TIM_TIMER2RIS",
                                         "IPROCGENRES_TIM3_TIM_TIMER2VALUE",
                                         "IPROCGENRES_TIM3_TIM_TIMERITCR",
                                         "IPROCGENRES_TIM3_TIM_TIMERITOP",
                                         "IPROCGENRES_TIM3_TIM_TIMERPCELLID0",
                                         "IPROCGENRES_TIM3_TIM_TIMERPCELLID1",
                                         "IPROCGENRES_TIM3_TIM_TIMERPCELLID2",
                                         "IPROCGENRES_TIM3_TIM_TIMERPCELLID3",
                                         "IPROCGENRES_TIM3_TIM_TIMERPERIPHID0",
                                         "IPROCGENRES_TIM3_TIM_TIMERPERIPHID1",
                                         "IPROCGENRES_TIM3_TIM_TIMERPERIPHID2",
                                         "IPROCGENRES_TIM3_TIM_TIMERPERIPHID3",
                                         "IPROCGENRES_WDT0_WDT_WDOGCONTROL",
                                         "IPROCGENRES_WDT0_WDT_WDOGINTCLR",
                                         "IPROCGENRES_WDT0_WDT_WDOGITCR",
                                         "IPROCGENRES_WDT0_WDT_WDOGITOP",
                                         "IPROCGENRES_WDT0_WDT_WDOGLOAD",
                                         "IPROCGENRES_WDT0_WDT_WDOGLOCK",
                                         "IPROCGENRES_WDT0_WDT_WDOGMIS",
                                         "IPROCGENRES_WDT0_WDT_WDOGPCELLID0",
                                         "IPROCGENRES_WDT0_WDT_WDOGPCELLID1",
                                         "IPROCGENRES_WDT0_WDT_WDOGPCELLID2",
                                         "IPROCGENRES_WDT0_WDT_WDOGPCELLID3",
                                         "IPROCGENRES_WDT0_WDT_WDOGPERIPHID0",
                                         "IPROCGENRES_WDT0_WDT_WDOGPERIPHID1",
                                         "IPROCGENRES_WDT0_WDT_WDOGPERIPHID2",
                                         "IPROCGENRES_WDT0_WDT_WDOGPERIPHID3",
                                         "IPROCGENRES_WDT0_WDT_WDOGRIS",
                                         "IPROCGENRES_WDT0_WDT_WDOGVALUE",
                                         "IPROCPERIPH_GPIO_GP_AUX_SEL",
                                         "IPROCPERIPH_GPIO_GP_DATA_IN",
                                         "IPROCPERIPH_GPIO_GP_DATA_OUT",
                                         "IPROCPERIPH_GPIO_GP_INIT_VAL",
                                         "IPROCPERIPH_GPIO_GP_INT_CLR",
                                         "IPROCPERIPH_GPIO_GP_INT_DE",
                                         "IPROCPERIPH_GPIO_GP_INT_EDGE",
                                         "IPROCPERIPH_GPIO_GP_INT_MSK",
                                         "IPROCPERIPH_GPIO_GP_INT_MSTAT",
                                         "IPROCPERIPH_GPIO_GP_INT_STAT",
                                         "IPROCPERIPH_GPIO_GP_INT_TYPE",
                                         "IPROCPERIPH_GPIO_GP_OUT_EN",
                                         "IPROCPERIPH_GPIO_GP_PAD_RES",
                                         "IPROCPERIPH_GPIO_GP_PRB_ENABLE",
                                         "IPROCPERIPH_GPIO_GP_PRB_OE",
                                         "IPROCPERIPH_GPIO_GP_RES_EN",
                                         "IPROCPERIPH_GPIO_GP_TEST_ENABLE",
                                         "IPROCPERIPH_GPIO_GP_TEST_INPUT",
                                         "IPROCPERIPH_GPIO_GP_TEST_OUTPUT",
                                         "IPROCPERIPH_PL022_SPI_SSPCPSR",
                                         "IPROCPERIPH_PL022_SPI_SSPCR0",
                                         "IPROCPERIPH_PL022_SPI_SSPCR1",
                                         "IPROCPERIPH_PL022_SPI_SSPDMACR",
                                         "IPROCPERIPH_PL022_SPI_SSPDR",
                                         "IPROCPERIPH_PL022_SPI_SSPICR",
                                         "IPROCPERIPH_PL022_SPI_SSPIMSC",
                                         "IPROCPERIPH_PL022_SPI_SSPITIP",
                                         "IPROCPERIPH_PL022_SPI_SSPITOP",
                                         "IPROCPERIPH_PL022_SPI_SSPMIS",
                                         "IPROCPERIPH_PL022_SPI_SSPPCELLID0",
                                         "IPROCPERIPH_PL022_SPI_SSPPCELLID1",
                                         "IPROCPERIPH_PL022_SPI_SSPPCELLID2",
                                         "IPROCPERIPH_PL022_SPI_SSPPCELLID3",
                                         "IPROCPERIPH_PL022_SPI_SSPPERIPHID0",
                                         "IPROCPERIPH_PL022_SPI_SSPPERIPHID1",
                                         "IPROCPERIPH_PL022_SPI_SSPPERIPHID2",
                                         "IPROCPERIPH_PL022_SPI_SSPPERIPHID3",
                                         "IPROCPERIPH_PL022_SPI_SSPRIS",
                                         "IPROCPERIPH_PL022_SPI_SSPSR",
                                         "IPROCPERIPH_PL022_SPI_SSPTCR",
                                         "IPROCPERIPH_PL022_SPI_SSPTDR",
                                         "IPROCPERIPH_SMBUS0_SMBUS_ADDRESS",
                                         "IPROCPERIPH_SMBUS0_SMBUS_BIT_BANG_CONTROL",
                                         "IPROCPERIPH_SMBUS0_SMBUS_CONFIG",
                                         "IPROCPERIPH_SMBUS0_SMBUS_EVENT_ENABLE",
                                         "IPROCPERIPH_SMBUS0_SMBUS_EVENT_STATUS",
                                         "IPROCPERIPH_SMBUS0_SMBUS_MASTER_COMMAND",
                                         "IPROCPERIPH_SMBUS0_SMBUS_MASTER_DATA_READ",
                                         "IPROCPERIPH_SMBUS0_SMBUS_MASTER_DATA_WRITE",
                                         "IPROCPERIPH_SMBUS0_SMBUS_MASTER_FIFO_CONTROL",
                                         "IPROCPERIPH_SMBUS0_SMBUS_SLAVE_COMMAND",
                                         "IPROCPERIPH_SMBUS0_SMBUS_SLAVE_DATA_READ",
                                         "IPROCPERIPH_SMBUS0_SMBUS_SLAVE_DATA_WRITE",
                                         "IPROCPERIPH_SMBUS0_SMBUS_SLAVE_FIFO_CONTROL",
                                         "IPROCPERIPH_SMBUS0_SMBUS_TIMING_CONFIG",
                                         "IPROCPERIPH_SMBUS0_SMBUS_TIMING_CONFIG_2",
                                         "IPROCPERIPH_SMBUS1_SMBUS_ADDRESS",
                                         "IPROCPERIPH_SMBUS1_SMBUS_BIT_BANG_CONTROL",
                                         "IPROCPERIPH_SMBUS1_SMBUS_CONFIG",
                                         "IPROCPERIPH_SMBUS1_SMBUS_EVENT_ENABLE",
                                         "IPROCPERIPH_SMBUS1_SMBUS_EVENT_STATUS",
                                         "IPROCPERIPH_SMBUS1_SMBUS_MASTER_COMMAND",
                                         "IPROCPERIPH_SMBUS1_SMBUS_MASTER_DATA_READ",
                                         "IPROCPERIPH_SMBUS1_SMBUS_MASTER_DATA_WRITE",
                                         "IPROCPERIPH_SMBUS1_SMBUS_MASTER_FIFO_CONTROL",
                                         "IPROCPERIPH_SMBUS1_SMBUS_SLAVE_COMMAND",
                                         "IPROCPERIPH_SMBUS1_SMBUS_SLAVE_DATA_READ",
                                         "IPROCPERIPH_SMBUS1_SMBUS_SLAVE_DATA_WRITE",
                                         "IPROCPERIPH_SMBUS1_SMBUS_SLAVE_FIFO_CONTROL",
                                         "IPROCPERIPH_SMBUS1_SMBUS_TIMING_CONFIG",
                                         "IPROCPERIPH_SMBUS1_SMBUS_TIMING_CONFIG_2",
                                         "IPROCPERIPH_UART0_UART_CPR",
                                         "IPROCPERIPH_UART0_UART_CTR",
                                         "IPROCPERIPH_UART0_UART_DLH_IER",
                                         "IPROCPERIPH_UART0_UART_DMASA",
                                         "IPROCPERIPH_UART0_UART_FAR",
                                         "IPROCPERIPH_UART0_UART_HTX",
                                         "IPROCPERIPH_UART0_UART_IIR_FCR",
                                         "IPROCPERIPH_UART0_UART_LCR",
                                         "IPROCPERIPH_UART0_UART_LSR",
                                         "IPROCPERIPH_UART0_UART_MCR",
                                         "IPROCPERIPH_UART0_UART_MSR",
                                         "IPROCPERIPH_UART0_UART_RBR_THR_DLL",
                                         "IPROCPERIPH_UART0_UART_RFL",
                                         "IPROCPERIPH_UART0_UART_RFW",
                                         "IPROCPERIPH_UART0_UART_SBCR",
                                         "IPROCPERIPH_UART0_UART_SCR",
                                         "IPROCPERIPH_UART0_UART_SDMAM",
                                         "IPROCPERIPH_UART0_UART_SFE",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR0",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR1",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR2",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR3",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR4",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR5",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR6",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR7",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR8",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR9",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR10",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR11",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR12",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR13",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR14",
                                         "IPROCPERIPH_UART0_UART_SRBR_STHR15",
                                         "IPROCPERIPH_UART0_UART_SRR",
                                         "IPROCPERIPH_UART0_UART_SRT",
                                         "IPROCPERIPH_UART0_UART_SRTS",
                                         "IPROCPERIPH_UART0_UART_STET",
                                         "IPROCPERIPH_UART0_UART_TFL",
                                         "IPROCPERIPH_UART0_UART_TFR",
                                         "IPROCPERIPH_UART0_UART_UCV",
                                         "IPROCPERIPH_UART0_UART_USR",
                                         "IPROCPERIPH_UART1_UART_CPR",
                                         "IPROCPERIPH_UART1_UART_CTR",
                                         "IPROCPERIPH_UART1_UART_DLH_IER",
                                         "IPROCPERIPH_UART1_UART_DMASA",
                                         "IPROCPERIPH_UART1_UART_FAR",
                                         "IPROCPERIPH_UART1_UART_HTX",
                                         "IPROCPERIPH_UART1_UART_IIR_FCR",
                                         "IPROCPERIPH_UART1_UART_LCR",
                                         "IPROCPERIPH_UART1_UART_LSR",
                                         "IPROCPERIPH_UART1_UART_MCR",
                                         "IPROCPERIPH_UART1_UART_MSR",
                                         "IPROCPERIPH_UART1_UART_RBR_THR_DLL",
                                         "IPROCPERIPH_UART1_UART_RFL",
                                         "IPROCPERIPH_UART1_UART_RFW",
                                         "IPROCPERIPH_UART1_UART_SBCR",
                                         "IPROCPERIPH_UART1_UART_SCR",
                                         "IPROCPERIPH_UART1_UART_SDMAM",
                                         "IPROCPERIPH_UART1_UART_SFE",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR0",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR1",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR2",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR3",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR4",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR5",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR6",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR7",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR8",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR9",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR10",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR11",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR12",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR13",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR14",
                                         "IPROCPERIPH_UART1_UART_SRBR_STHR15",
                                         "IPROCPERIPH_UART1_UART_SRR",
                                         "IPROCPERIPH_UART1_UART_SRT",
                                         "IPROCPERIPH_UART1_UART_SRTS",
                                         "IPROCPERIPH_UART1_UART_STET",
                                         "IPROCPERIPH_UART1_UART_TFL",
                                         "IPROCPERIPH_UART1_UART_TFR",
                                         "IPROCPERIPH_UART1_UART_UCV",
                                         "IPROCPERIPH_UART1_UART_USR",
                                         "IPS_ACTIVE_PUSH_QUEUE_QNUM",
                                         "IPS_ACTIVE_QUEUE_COUNT",
                                         "IPS_AUTO_CREDIT_MECHANISM_RANGE",
                                         "IPS_AUTO_CREDIT_MECHANISM_RATE",
                                         "IPS_BFMC_CLASS_CONFIG",
                                         "IPS_BFMC_SHAPER_CONFIG",
                                         "IPS_CRBAL_OVERFLOW_QNUM",
                                         "IPS_CRDT_FLOW_ID_CHECK",
                                         "IPS_CRDT_FLOW_ID_ERR_CAPTURE",
                                         "IPS_CRDT_FLOW_ID_ERR_CTR",
                                         "IPS_CRDT_LOST_CTR",
                                         "IPS_CRDT_LTNCY_CTR",
                                         "IPS_CRDT_LTNCY_QNUM",
                                         "IPS_CRDT_WD_CURRENT_TIME",
                                         "IPS_CRDT_WD_SCAN_RANGE",
                                         "IPS_CREDIT_BALANCE_RESOLUTION_REGISTER",
                                         "IPS_CREDIT_CONFIG",
                                         "IPS_CREDIT_VALUE_CONFIG",
                                         "IPS_CREDIT_WATCHDOG_CONFIGURATION",
                                         "IPS_DBG_FILTER",
                                         "IPS_DELETED_CRDT_CTR",
                                         "IPS_DEL_QNUM",
                                         "IPS_DEQ_CMD_CRDT_ADJUST",
                                         "IPS_DEV_ID_MASK",
                                         "IPS_DEV_ID_TOH_CONTEXT_MAP",
                                         "IPS_DQCQ_CIR_ONLY_STATUS",
                                         "IPS_DQCQ_EIR_FC_BYTES_TH",
                                         "IPS_DQCQ_EIR_FC_MASK_SETTINGS",
                                         "IPS_DQCQ_EIR_FC_STATUS",
                                         "IPS_DQCQ_EIR_FC_TH",
                                         "IPS_DQCQ_FMC_FC_STATUS",
                                         "IPS_DQCQ_FMC_FC_TH",
                                         "IPS_DQCQ_IPT_FC_STATUS",
                                         "IPS_DQCQ_IPT_HP_FC_STOP_LP",
                                         "IPS_DQCQ_MAX_OCCUPANCY_SEL",
                                         "IPS_DQM_DQCQ_ACTIVE_QUEUE_COUNT",
                                         "IPS_DQM_DQCQ_DEPTH_CONFIG",
                                         "IPS_DQM_DQCQ_OVERFLOW_DQCQ_ID",
                                         "IPS_DQM_DQCQ_STATUS",
                                         "IPS_DQM_DQCQ_WRITE_EMPTY_DQCQ_ID",
                                         "IPS_DQM_HP_DQCQ_MAX_OCCUPANCY",
                                         "IPS_DQM_LP_DQCQ_MAX_OCCUPANCY",
                                         "IPS_DQM_MAX_DEQ_CMD_CRDT_A",
                                         "IPS_DQM_MAX_DEQ_CMD_CRDT_B",
                                         "IPS_DQM_MAX_DEQ_CMD_CRDT_SEL",
                                         "IPS_DQM_MAX_DEQ_CMD_CRDT_TH",
                                         "IPS_DRAM_ONLY_QUEUE_TYPE",
                                         "IPS_ECC_1B_ERR_CNT",
                                         "IPS_ECC_2B_ERR_CNT",
                                         "IPS_ECC_ERR_1B_INITIATE",
                                         "IPS_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IPS_ECC_ERR_2B_INITIATE",
                                         "IPS_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IPS_ECC_INTERRUPT_REGISTER",
                                         "IPS_ECC_INTERRUPT_REGISTER_MASK",
                                         "IPS_ECC_INTERRUPT_REGISTER_TEST",
                                         "IPS_EIR_CRDT_RJCT_BYTES_TH_SEL",
                                         "IPS_EIR_CRDT_RJCT_TH_SEL_SETTINGS",
                                         "IPS_EIR_FC_SETTINGS",
                                         "IPS_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IPS_ERROR_INITIATION_DATA",
                                         "IPS_EXTEND_FORCE_BUBBLE",
                                         "IPS_FAP_GLOBAL_GENERAL_CFG_1",
                                         "IPS_FAP_GLOBAL_GENERAL_CFG_2",
                                         "IPS_FLOW_STATUS_FILTER",
                                         "IPS_FLOW_STATUS_FILTER_MASK",
                                         "IPS_FMC_BFMC_0_CRDT_CTR",
                                         "IPS_FMC_BFMC_1_CRDT_CTR",
                                         "IPS_FMC_BFMC_2_CRDT_CTR",
                                         "IPS_FMC_BFMC_RTRN_CRDT_CTR",
                                         "IPS_FMC_CLASS_MAPPING",
                                         "IPS_FMC_DQCQ_FLOW_CONTROL_CONFIG",
                                         "IPS_FMC_FC_BYTES_TH",
                                         "IPS_FMC_FC_BYTES_TH_SEL",
                                         "IPS_FMC_FC_TH_SEL",
                                         "IPS_FMC_GFMC_CRDT_CTR",
                                         "IPS_FMC_GFMC_RTRN_CRDT_CTR",
                                         "IPS_FMC_QNUM_RANGE",
                                         "IPS_FMC_SHAPER_CONFIG",
                                         "IPS_FMC_TOP_SHAPER_CONFIG",
                                         "IPS_FMS_DELAY_COUNTER",
                                         "IPS_FMS_DELAY_COUNTER_CONFIGS",
                                         "IPS_FMS_FLOW_STATUS_COUNTER",
                                         "IPS_FMS_FSM_STAMP_CONFIGURATION",
                                         "IPS_FMS_MAX_OCCUPANCY",
                                         "IPS_FMS_PARAMETERS",
                                         "IPS_FORCE_DQCQ_FC",
                                         "IPS_FORCE_FABRIC",
                                         "IPS_FORCE_LOCAL",
                                         "IPS_FSMRQ_REQ_QUEUES",
                                         "IPS_FSM_FIFO_DPETH",
                                         "IPS_FSM_HP_FIFO_MAX_STATUS",
                                         "IPS_FSM_HP_FIFO_STATUS",
                                         "IPS_FSM_LP_FIFO_MAX_STATUS",
                                         "IPS_FSM_LP_FIFO_STATUS",
                                         "IPS_FSM_ON_MESSAGE_SHAPER",
                                         "IPS_FSM_SN_CNT",
                                         "IPS_GFMC_SHAPER_CONFIG",
                                         "IPS_GLOBAL_MEM_OPTIONS",
                                         "IPS_GTIMER_CONFIGURATION",
                                         "IPS_GTIMER_CYCLE",
                                         "IPS_HIGH_QSIZE_IN_MIXD_DQCQ_FC_SETTINGS",
                                         "IPS_HIGH_QSIZE_IN_MIXD_DQCQ_FC_STATUS",
                                         "IPS_HIGH_QSIZE_IN_MIXS_DQCQ_FC_SETTINGS",
                                         "IPS_HIGH_QSIZE_IN_MIXS_DQCQ_FC_STATUS",
                                         "IPS_HIGH_QSIZE_IN_SRAM_DQCQ_FC_SETTINGS",
                                         "IPS_HIGH_QSIZE_IN_SRAM_DQCQ_FC_STATUS",
                                         "IPS_HP_DQCQ_DEQ_SCHEDULING_SETTINGS",
                                         "IPS_INDIRECT_COMMAND",
                                         "IPS_INDIRECT_COMMAND_ADDRESS",
                                         "IPS_INDIRECT_COMMAND_RD_DATA",
                                         "IPS_INDIRECT_COMMAND_WIDE_MEM",
                                         "IPS_INDIRECT_COMMAND_WR_DATA",
                                         "IPS_INDIRECT_FORCE_BUBBLE",
                                         "IPS_INS_CRDT_LTNCY_CTR",
                                         "IPS_INS_FMS_DELAY_COUNTER",
                                         "IPS_INTERRUPT_MASK_REGISTER",
                                         "IPS_INTERRUPT_REGISTER",
                                         "IPS_INTERRUPT_REGISTER_TEST",
                                         "IPS_IPS_GENERAL_CONFIGURATIONS",
                                         "IPS_IPT_PDQ_EIR_FC_STATUS",
                                         "IPS_LOST_CRDT_STATUS",
                                         "IPS_MANUAL_OPERATION_QNUM",
                                         "IPS_MANUAL_QUEUE_OPERATION",
                                         "IPS_MAX_ACTIVE_QUEUE_COUNT",
                                         "IPS_MAX_CRBAL",
                                         "IPS_MAX_DQM_DQCQ_ACTIVE_QUEUE_COUNT",
                                         "IPS_MAX_FSMRQ_REQ_QUEUES",
                                         "IPS_MAX_PORT_QUEUE_SIZE",
                                         "IPS_MAX_SQM_DQCQ_ACTIVE_QUEUE_COUNT",
                                         "IPS_MIN_CRBAL",
                                         "IPS_MULT_PKT_DEQ_SETTINGS",
                                         "IPS_ONE_PKT_DEQ_LIMIT_SETTINGS_1",
                                         "IPS_ONE_PKT_DEQ_LIMIT_SETTINGS_2",
                                         "IPS_ONE_PKT_DEQ_LIMIT_SETTINGS_3",
                                         "IPS_OPDL_HP_CTR_MAX_STATUS",
                                         "IPS_OPDL_HP_CTR_STATUS",
                                         "IPS_OPDL_HP_MAP",
                                         "IPS_OPDL_LP_CTR_MAX_STATUS",
                                         "IPS_OPDL_LP_CTR_STATUS",
                                         "IPS_OPDL_LP_MAP",
                                         "IPS_PDQ_EIR_FC_MASK_SETTINGS",
                                         "IPS_PUSH_QUEUE_TYPES_CONFIG",
                                         "IPS_QUEUE_INTERDIGITATED_MODE",
                                         "IPS_QUEUE_IS_HIGH_PRIORITY",
                                         "IPS_QUEUE_IS_OCB_ONLY",
                                         "IPS_REG_0100",
                                         "IPS_REG_012F",
                                         "IPS_REG_01BE",
                                         "IPS_REG_01BF",
                                         "IPS_REG_01DF",
                                         "IPS_REG_01E0",
                                         "IPS_RESERVED_MIRROR_ADDR",
                                         "IPS_RESERVED_MTCD",
                                         "IPS_RESERVED_MTCP",
                                         "IPS_RESERVED_SPARE_0",
                                         "IPS_RESERVED_SPARE_1",
                                         "IPS_RESERVED_SPARE_2",
                                         "IPS_RESERVED_SPARE_3",
                                         "IPS_SBUS_BROADCAST_ID",
                                         "IPS_SBUS_LAST_IN_CHAIN",
                                         "IPS_SQM_DQCQ_ACTIVE_QUEUE_COUNT",
                                         "IPS_SQM_DQCQ_DEPTH_CONFIG",
                                         "IPS_SQM_DQCQ_OVERFLOW_DQCQ_ID",
                                         "IPS_SQM_DQCQ_STATUS",
                                         "IPS_SQM_DQCQ_WRITE_EMPTY_DQCQ_ID",
                                         "IPS_SQM_HP_DQCQ_MAX_OCCUPANCY",
                                         "IPS_SQM_LP_DQCQ_MAX_OCCUPANCY",
                                         "IPS_SQM_MAX_DEQ_CMD_CRDT_A",
                                         "IPS_SQM_MAX_DEQ_CMD_CRDT_B",
                                         "IPS_SQM_MAX_DEQ_CMD_CRDT_SEL",
                                         "IPS_SQM_MAX_DEQ_CMD_CRDT_TH",
                                         "IPS_SRAM_TO_DRAM_MAX_DEQ_CMD_CRDT_A",
                                         "IPS_SRAM_TO_DRAM_MAX_DEQ_CMD_CRDT_B",
                                         "IPS_SRAM_TO_DRAM_MAX_DEQ_CMD_CRDT_SEL",
                                         "IPS_TIME_IN_NORM",
                                         "IPS_TIME_IN_SLOW",
                                         "IPT_CONTEXT_DEBUG",
                                         "IPT_DESTINATION_ID_FORMAT_TO_FABRIC",
                                         "IPT_DTQ_CONFIG",
                                         "IPT_DTQ_DEBUG",
                                         "IPT_DTQ_FAB_FC_TH",
                                         "IPT_DTQ_LOC_FC_TH",
                                         "IPT_DTQ_OCB_FC_TH",
                                         "IPT_ECC_1B_ERR_CNT",
                                         "IPT_ECC_2B_ERR_CNT",
                                         "IPT_ECC_ERR_1B_INITIATE",
                                         "IPT_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IPT_ECC_ERR_2B_INITIATE",
                                         "IPT_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IPT_ECC_INTERRUPT_REGISTER",
                                         "IPT_ECC_INTERRUPT_REGISTER_MASK",
                                         "IPT_ECC_INTERRUPT_REGISTER_TEST",
                                         "IPT_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IPT_ERROR_INITIATION_DATA",
                                         "IPT_FAP_GLOBAL_GENERAL_CFG_1",
                                         "IPT_FAP_GLOBAL_GENERAL_CFG_2",
                                         "IPT_FAP_GLOBAL_GENERAL_CFG_3",
                                         "IPT_FAP_GLOBAL_SYS_HEADER_CFG",
                                         "IPT_FCB_CONFIG",
                                         "IPT_FIFO_INTERRUPT_REGISTER",
                                         "IPT_FIFO_INTERRUPT_REGISTER_MASK",
                                         "IPT_FIFO_INTERRUPT_REGISTER_TEST",
                                         "IPT_FMC_FC_STATUS_VEC",
                                         "IPT_FMC_IPS_FC_MAP",
                                         "IPT_GCI_BACKOFF_CS_WEIGHTS",
                                         "IPT_GCI_BACKOFF_MASK_LUT_1",
                                         "IPT_GCI_BACKOFF_MASK_LUT_2",
                                         "IPT_GCI_BACKOFF_MASK_LUT_3",
                                         "IPT_GCI_BACKOFF_RANGE_THRESHOLDS",
                                         "IPT_GCI_BKFF_LEVEL",
                                         "IPT_GCI_CNT",
                                         "IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_0",
                                         "IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_1",
                                         "IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_2",
                                         "IPT_GCI_LKY_MAX_OC_1",
                                         "IPT_GLOBAL_MEM_OPTIONS",
                                         "IPT_GTIMER_CONFIGURATION",
                                         "IPT_GTIMER_CYCLE",
                                         "IPT_INDIRECT_COMMAND",
                                         "IPT_INDIRECT_COMMAND_ADDRESS",
                                         "IPT_INDIRECT_COMMAND_RD_DATA",
                                         "IPT_INDIRECT_COMMAND_WIDE_MEM",
                                         "IPT_INDIRECT_COMMAND_WR_DATA",
                                         "IPT_INDIRECT_FORCE_BUBBLE",
                                         "IPT_INTERRUPT_MASK_REGISTER",
                                         "IPT_INTERRUPT_REGISTER",
                                         "IPT_INTERRUPT_REGISTER_TEST",
                                         "IPT_INTRNL_FMC_FC_MAP",
                                         "IPT_IPT_CHICKEN_BITS",
                                         "IPT_IPT_DEBUG_CONTEXT_CONTROLS",
                                         "IPT_IPT_DEBUG_CONTROLS",
                                         "IPT_IPT_DEBUG_GCI_CONTROLS",
                                         "IPT_IPT_FMC_IPS_FC_MAP",
                                         "IPT_ITE_CONFIG",
                                         "IPT_ITE_DEBUG_COUNTERS",
                                         "IPT_ITE_FIX_CONFIG",
                                         "IPT_ITE_INTERRUPT_REGISTER",
                                         "IPT_ITE_INTERRUPT_REGISTER_MASK",
                                         "IPT_ITE_INTERRUPT_REGISTER_TEST",
                                         "IPT_MOP_FC_TH",
                                         "IPT_PCMI_0",
                                         "IPT_PCMI_1",
                                         "IPT_PCMI_2",
                                         "IPT_PCMI_3",
                                         "IPT_PCMI_4",
                                         "IPT_PCMI_0_S",
                                         "IPT_PCMI_0_T",
                                         "IPT_PCMI_1_S",
                                         "IPT_PCMI_1_T",
                                         "IPT_PCMI_2_S",
                                         "IPT_PCMI_2_T",
                                         "IPT_PCMI_3_S",
                                         "IPT_PCMI_3_T",
                                         "IPT_PCMI_4_S",
                                         "IPT_PCMI_4_T",
                                         "IPT_PCP_CONFIG",
                                         "IPT_PCP_DEBUG_COUNTERS",
                                         "IPT_PDQ_CFG",
                                         "IPT_PDQ_CONFIG",
                                         "IPT_PDQ_DEBUG",
                                         "IPT_PDQ_DRAM_DELETE_CFG",
                                         "IPT_PDQ_DTQ_FC_ENABLE",
                                         "IPT_PDQ_DTQ_MIX_FC_ENABLE",
                                         "IPT_PDQ_DTQ_SRAM_FC_ENABLE",
                                         "IPT_PDQ_GLB_SHAPER_FC_CONFIG",
                                         "IPT_PDQ_MC_TH",
                                         "IPT_PDQ_OCB_CFG",
                                         "IPT_PDQ_OCB_DTQ_FC_ENABLE",
                                         "IPT_PDQ_PRIOIRTY_DEBUG",
                                         "IPT_PDQ_QUEUE_DEBUG",
                                         "IPT_PDQ_SRAM_DELETE_CFG",
                                         "IPT_PDQ_S_2D_CFG",
                                         "IPT_PDQ_S_2D_DEBUG",
                                         "IPT_RDF_0_DEBUG",
                                         "IPT_RDF_1_DEBUG",
                                         "IPT_RDF_2_DEBUG",
                                         "IPT_RDF_3_DEBUG",
                                         "IPT_RDF_CONFIG",
                                         "IPT_RDF_DEBUG",
                                         "IPT_READ_FIFO_MIX_DTQ_FC_ENABLE",
                                         "IPT_RESERVED_MIRROR_ADDR",
                                         "IPT_RESERVED_MTCD",
                                         "IPT_RESERVED_MTCP",
                                         "IPT_RESERVED_SPARE_0",
                                         "IPT_RESERVED_SPARE_1",
                                         "IPT_RESERVED_SPARE_2",
                                         "IPT_RESERVED_SPARE_3",
                                         "IPT_RRF_CONFIG",
                                         "IPT_RRF_FC_TH",
                                         "IPT_RXI_DEBUG",
                                         "IPT_SBUS_BROADCAST_ID",
                                         "IPT_SBUS_LAST_IN_CHAIN",
                                         "IPT_SCS_DEBUG",
                                         "IPT_SHAPER_DTQ_FC_ENABLE",
                                         "IPT_SHAPER_GENERAL_CONFIG",
                                         "IPT_SHAPER_STATUS",
                                         "IPT_SRAM_RRF_DEBUG",
                                         "IPT_TXI_DEBUG",
                                         "IPT_WFQ_CFG",
                                         "IPT_WFQ_MESH_CFG",
                                         "IQM_ECC_1B_ERR_CNT",
                                         "IQM_ECC_2B_ERR_CNT",
                                         "IQM_ECC_ERR_1B_INITIATE",
                                         "IQM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IQM_ECC_ERR_2B_INITIATE",
                                         "IQM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IQM_ECC_INTERRUPT_REGISTER",
                                         "IQM_ECC_INTERRUPT_REGISTER_MASK",
                                         "IQM_ECC_INTERRUPT_REGISTER_TEST",
                                         "IQM_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IQM_ERROR_INITIATION_DATA",
                                         "IQM_GLOBAL_MEM_OPTIONS",
                                         "IQM_GTIMER_CONFIGURATION",
                                         "IQM_GTIMER_CYCLE",
                                         "IQM_INDIRECT_COMMAND",
                                         "IQM_INDIRECT_COMMAND_ADDRESS",
                                         "IQM_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "IQM_INDIRECT_COMMAND_RD_DATA",
                                         "IQM_INDIRECT_COMMAND_WIDE_MEM",
                                         "IQM_INDIRECT_COMMAND_WR_DATA",
                                         "IQM_INDIRECT_FORCE_BUBBLE",
                                         "IQM_INTERRUPT_MASK_REGISTER",
                                         "IQM_INTERRUPT_REGISTER",
                                         "IQM_INTERRUPT_REGISTER_TEST",
                                         "IQM_PCMI_0",
                                         "IQM_PCMI_1",
                                         "IQM_PCMI_2",
                                         "IQM_PCMI_3",
                                         "IQM_PCMI_4",
                                         "IQM_PCMI_0_S",
                                         "IQM_PCMI_0_T",
                                         "IQM_PCMI_1_S",
                                         "IQM_PCMI_1_T",
                                         "IQM_PCMI_2_S",
                                         "IQM_PCMI_2_T",
                                         "IQM_PCMI_3_S",
                                         "IQM_PCMI_3_T",
                                         "IQM_PCMI_4_S",
                                         "IQM_PCMI_4_T",
                                         "IQM_QM_RPRT_FIFO_THS",
                                         "IQM_REG_0102",
                                         "IQM_RESERVED_MIRROR_ADDR",
                                         "IQM_RESERVED_MTCD",
                                         "IQM_RESERVED_MTCP",
                                         "IQM_RESERVED_SPARE_0",
                                         "IQM_RESERVED_SPARE_1",
                                         "IQM_RESERVED_SPARE_2",
                                         "IQM_RESERVED_SPARE_3",
                                         "IQM_SBUS_BROADCAST_ID",
                                         "IQM_SBUS_LAST_IN_CHAIN",
                                         "IQM_TX_SEQ_NUM_RPRT_FIFO_THS",
                                         "IRE_BAD_REASSEMBLY_CONTEXT_PACKET_COUNTER",
                                         "IRE_BLAME_REGISTER",
                                         "IRE_CPU_CHANNEL_CONFIGURATION",
                                         "IRE_CPU_CHANNEL_IS_TDM",
                                         "IRE_CPU_CREDITS_COUNTER",
                                         "IRE_CPU_PACKET_COUNTER",
                                         "IRE_CPU_SHAPER",
                                         "IRE_DYNAMIC_CONFIGURATION",
                                         "IRE_ECC_1B_ERR_CNT",
                                         "IRE_ECC_2B_ERR_CNT",
                                         "IRE_ECC_ERR_1B_INITIATE",
                                         "IRE_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "IRE_ECC_ERR_2B_INITIATE",
                                         "IRE_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "IRE_ECC_INTERRUPT_REGISTER",
                                         "IRE_ECC_INTERRUPT_REGISTER_MASK",
                                         "IRE_ECC_INTERRUPT_REGISTER_TEST",
                                         "IRE_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "IRE_ERROR_INITIATION_DATA",
                                         "IRE_EVENTOR_CREDITS_COUNTER",
                                         "IRE_EVENTOR_PACKET_COUNTER",
                                         "IRE_EVENTOR_REASSEMBLY_CONTEXT_CONFIGURATION",
                                         "IRE_FAP_GLOBAL_GENERAL_CFG_2",
                                         "IRE_FAP_GLOBAL_GENERAL_CFG_3",
                                         "IRE_FAP_GLOBAL_SYS_HEADER_CFG",
                                         "IRE_FDT_INTERFACE_COUNTER",
                                         "IRE_GLOBAL_MEM_OPTIONS",
                                         "IRE_GTIMER_CONFIGURATION",
                                         "IRE_GTIMER_CYCLE",
                                         "IRE_IHB_DEBUG_REGISTER_1",
                                         "IRE_IHB_DEBUG_REGISTER_2",
                                         "IRE_IHB_DEBUG_REGISTER_3",
                                         "IRE_IHB_INTERFACE_COUNTER",
                                         "IRE_IHP_DEBUG_REGISTER",
                                         "IRE_IHP_FIFO_STATUS",
                                         "IRE_IHP_FIFO_THRESHOLDS",
                                         "IRE_IHP_INTERFACE_COUNTER",
                                         "IRE_IHP_SHAPER",
                                         "IRE_IHP_STATUS_REGISTER",
                                         "IRE_INDIRECT_COMMAND",
                                         "IRE_INDIRECT_COMMAND_ADDRESS",
                                         "IRE_INDIRECT_COMMAND_RD_DATA",
                                         "IRE_INDIRECT_COMMAND_WIDE_MEM",
                                         "IRE_INDIRECT_COMMAND_WR_DATA",
                                         "IRE_INDIRECT_FORCE_BUBBLE",
                                         "IRE_INTERFACE_PORT_CONFIGURATION",
                                         "IRE_INTERNAL_INTERFACE_ERROR_INTERRUPT_REGISTER",
                                         "IRE_INTERNAL_INTERFACE_ERROR_INTERRUPT_REGISTER_MASK",
                                         "IRE_INTERNAL_INTERFACE_ERROR_INTERRUPT_REGISTER_TEST",
                                         "IRE_INTERRUPT_MASK_REGISTER",
                                         "IRE_INTERRUPT_REGISTER",
                                         "IRE_INTERRUPT_REGISTER_TEST",
                                         "IRE_INVALID_INTERFACE",
                                         "IRE_LAST_CONTEXT_MAPPING",
                                         "IRE_LAST_RECEIVED_PACKET_RECORD",
                                         "IRE_NETWORK_INTERFACE_SHAPER",
                                         "IRE_NIF_CREDITS_COUNTER",
                                         "IRE_NIF_ERROR_INTERRUPT_REGISTER",
                                         "IRE_NIF_ERROR_INTERRUPT_REGISTER_MASK",
                                         "IRE_NIF_ERROR_INTERRUPT_REGISTER_TEST",
                                         "IRE_NIF_PACKET_COUNTER",
                                         "IRE_OAMP_CREDITS_COUNTER",
                                         "IRE_OAMP_PACKET_COUNTER",
                                         "IRE_OAMP_REASSEMBLY_CONTEXT_CONFIGURATION",
                                         "IRE_OLP_CREDITS_COUNTER",
                                         "IRE_OLP_PACKET_COUNTER",
                                         "IRE_OLP_REASSEMBLY_CONTEXT_CONFIGURATION",
                                         "IRE_PACKET_EDIT_FIFO_STATUS",
                                         "IRE_PACKET_EDIT_FIFO_THRESHOLDS",
                                         "IRE_PARITY_ERR_CNT",
                                         "IRE_PAR_ERR_INITIATE",
                                         "IRE_PAR_ERR_MEM_MASK",
                                         "IRE_PCMI_0",
                                         "IRE_PCMI_1",
                                         "IRE_PCMI_2",
                                         "IRE_PCMI_3",
                                         "IRE_PCMI_4",
                                         "IRE_PCMI_0_S",
                                         "IRE_PCMI_0_T",
                                         "IRE_PCMI_1_S",
                                         "IRE_PCMI_1_T",
                                         "IRE_PCMI_2_S",
                                         "IRE_PCMI_2_T",
                                         "IRE_PCMI_3_S",
                                         "IRE_PCMI_3_T",
                                         "IRE_PCMI_4_S",
                                         "IRE_PCMI_4_T",
                                         "IRE_PEF_STATUS_REGISTER",
                                         "IRE_PPLB_CFG_LSB",
                                         "IRE_PPLB_CFG_MSB",
                                         "IRE_RCYH_CREDITS_COUNTER",
                                         "IRE_RCYH_PACKET_COUNTER",
                                         "IRE_RCYL_CREDITS_COUNTER",
                                         "IRE_RCYL_PACKET_COUNTER",
                                         "IRE_RCY_CONFIGURATIONS",
                                         "IRE_RCY_INTERFACE_ERROR_INTERRUPT_REGISTER",
                                         "IRE_RCY_INTERFACE_ERROR_INTERRUPT_REGISTER_MASK",
                                         "IRE_RCY_INTERFACE_ERROR_INTERRUPT_REGISTER_TEST",
                                         "IRE_RECYCLING_SHAPER",
                                         "IRE_REGISTER_INTERFACE_PACKET_CONTROL",
                                         "IRE_REGISTER_INTERFACE_PACKET_COUNTER",
                                         "IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1023_512",
                                         "IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_511_0",
                                         "IRE_REG_0115",
                                         "IRE_REG_REASSEMBLY_CONTEXT_CONFIGURATION",
                                         "IRE_RESERVED_MIRROR_ADDR",
                                         "IRE_RESERVED_MTCD",
                                         "IRE_RESERVED_MTCP",
                                         "IRE_RESERVED_SPARE_0",
                                         "IRE_RESERVED_SPARE_1",
                                         "IRE_RESERVED_SPARE_2",
                                         "IRE_RESERVED_SPARE_3",
                                         "IRE_RESET_STATUS_REGISTER",
                                         "IRE_SAT_CREDITS_COUNTER",
                                         "IRE_SAT_PACKET_COUNTER",
                                         "IRE_SAT_TDM_PACKET_COUNTER",
                                         "IRE_SBUS_BROADCAST_ID",
                                         "IRE_SBUS_LAST_IN_CHAIN",
                                         "IRE_SPB_INTERFACE_COUNTER",
                                         "IRE_STATIC_CONFIGURATION",
                                         "IRE_TAG_SWAP_CONFIGURATION",
                                         "IRE_TDM_CONFIGURATIONS",
                                         "IRE_TDM_CONTEXT_DROP",
                                         "IRE_TDM_PACKET_COUNTER",
                                         "IRE_UNUSED_OUTPUT",
                                         "IRE_WORD_FIFO_STATUS",
                                         "IRE_WORD_FIFO_THRESHOLDS",
                                         "ITPP_BIG_LAT_CNI_CNTR",
                                         "ITPP_DELETED_LAT_PKTS_CNT",
                                         "ITPP_ECC_1B_ERR_CNT",
                                         "ITPP_ECC_2B_ERR_CNT",
                                         "ITPP_ECC_ERR_1B_INITIATE",
                                         "ITPP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "ITPP_ECC_ERR_2B_INITIATE",
                                         "ITPP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "ITPP_ECC_INTERRUPT_REGISTER",
                                         "ITPP_ECC_INTERRUPT_REGISTER_MASK",
                                         "ITPP_ECC_INTERRUPT_REGISTER_TEST",
                                         "ITPP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "ITPP_ERROR_INITIATION_DATA",
                                         "ITPP_FAP_GLOBAL_SYS_HEADER_CFG",
                                         "ITPP_GLOBAL_MEM_OPTIONS",
                                         "ITPP_GTIMER_CONFIGURATION",
                                         "ITPP_GTIMER_CYCLE",
                                         "ITPP_INCOMING_PACKET_CNTR",
                                         "ITPP_INDIRECT_COMMAND",
                                         "ITPP_INDIRECT_COMMAND_ADDRESS",
                                         "ITPP_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "ITPP_INDIRECT_COMMAND_RD_DATA",
                                         "ITPP_INDIRECT_COMMAND_WIDE_MEM",
                                         "ITPP_INDIRECT_COMMAND_WR_DATA",
                                         "ITPP_INDIRECT_FORCE_BUBBLE",
                                         "ITPP_INTERRUPT_MASK_REGISTER",
                                         "ITPP_INTERRUPT_REGISTER",
                                         "ITPP_INTERRUPT_REGISTER_TEST",
                                         "ITPP_ITPP_GENERAL_CFG",
                                         "ITPP_LAST_GENERATED_HDR",
                                         "ITPP_LAST_GENERATED_VALUES",
                                         "ITPP_LAST_RECEIVED_ATTRIBUTES",
                                         "ITPP_LAST_RECEIVED_HEADER_0",
                                         "ITPP_LAST_RECEIVED_HEADER_1",
                                         "ITPP_MAPPING_FWD_INFO_TO_EN_TERM",
                                         "ITPP_MAPPING_QUEUE_TYPE_TO_SNIFF_PACKET",
                                         "ITPP_MAX_LATENCY_LAT_PKT",
                                         "ITPP_PACKET_LATENCY_FORMAT",
                                         "ITPP_RESERVED_MIRROR_ADDR",
                                         "ITPP_RESERVED_MTCD",
                                         "ITPP_RESERVED_MTCP",
                                         "ITPP_RESERVED_SPARE_0",
                                         "ITPP_RESERVED_SPARE_1",
                                         "ITPP_RESERVED_SPARE_2",
                                         "ITPP_RESERVED_SPARE_3",
                                         "ITPP_SBUS_BROADCAST_ID",
                                         "ITPP_SBUS_LAST_IN_CHAIN",
                                         "ITPP_STAMPING_FABRIC_HEADER_ENABLE",
                                         "ITPP_SYSTEM_HEADERS_PPH",
                                         "ITPP_VOQ_TC_MAP",
                                         "KAPS_BB_GLOBAL_CONFIG",
                                         "KAPS_BB_LAST_SELECTED",
                                         "KAPS_BRR_DEBUG",
                                         "KAPS_ECC_1B_ERR_CNT",
                                         "KAPS_ECC_2B_ERR_CNT",
                                         "KAPS_ECC_ERR_1B_INITIATE",
                                         "KAPS_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "KAPS_ECC_ERR_2B_INITIATE",
                                         "KAPS_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "KAPS_ECC_INTERRUPT_REGISTER",
                                         "KAPS_ECC_INTERRUPT_REGISTER_MASK",
                                         "KAPS_ECC_INTERRUPT_REGISTER_TEST",
                                         "KAPS_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "KAPS_ERROR_INITIATION_DATA",
                                         "KAPS_GLOBAL_MEM_OPTIONS",
                                         "KAPS_GTIMER_CONFIGURATION",
                                         "KAPS_GTIMER_CYCLE",
                                         "KAPS_INDIRECT_COMMAND",
                                         "KAPS_INDIRECT_COMMAND_ADDRESS",
                                         "KAPS_INDIRECT_COMMAND_RD_DATA",
                                         "KAPS_INDIRECT_COMMAND_WIDE_MEM",
                                         "KAPS_INDIRECT_COMMAND_WR_DATA",
                                         "KAPS_INDIRECT_FORCE_BUBBLE",
                                         "KAPS_INDIRECT_WR_MASK",
                                         "KAPS_INTERRUPT_MASK_REGISTER",
                                         "KAPS_INTERRUPT_REGISTER",
                                         "KAPS_INTERRUPT_REGISTER_TEST",
                                         "KAPS_PCMI_0",
                                         "KAPS_PCMI_1",
                                         "KAPS_PCMI_2",
                                         "KAPS_PCMI_3",
                                         "KAPS_PCMI_4",
                                         "KAPS_PCMI_0_S",
                                         "KAPS_PCMI_0_T",
                                         "KAPS_PCMI_1_S",
                                         "KAPS_PCMI_1_T",
                                         "KAPS_PCMI_2_S",
                                         "KAPS_PCMI_2_T",
                                         "KAPS_PCMI_3_S",
                                         "KAPS_PCMI_3_T",
                                         "KAPS_PCMI_4_S",
                                         "KAPS_PCMI_4_T",
                                         "KAPS_REG_013B",
                                         "KAPS_REG_013F",
                                         "KAPS_RESERVED_MIRROR_ADDR",
                                         "KAPS_RESERVED_MTCD",
                                         "KAPS_RESERVED_MTCP",
                                         "KAPS_RESERVED_SPARE_0",
                                         "KAPS_RESERVED_SPARE_1",
                                         "KAPS_RESERVED_SPARE_2",
                                         "KAPS_RESERVED_SPARE_3",
                                         "KAPS_REVISION",
                                         "KAPS_RPB_DEBUG",
                                         "KAPS_RPB_GLOBAL_CONFIG",
                                         "KAPS_RPB_MEM_CONFIG",
                                         "KAPS_RPB_TCAM_ECC_CONFIG",
                                         "KAPS_RPB_TCAM_SCAN_DEBUG_0",
                                         "KAPS_RPB_TCAM_SCAN_DEBUG_1",
                                         "KAPS_RPB_TCAM_SCAN_ERROR",
                                         "KAPS_RPB_TCAM_SCAN_ERROR_MASK",
                                         "KAPS_RPB_TCAM_SCAN_STATUS",
                                         "KAPS_SBUS_BROADCAST_ID",
                                         "KAPS_SBUS_LAST_IN_CHAIN",
                                         "M0SSQ_M0_IDM_IDM_INTERRUPT_STATUS",
                                         "M0SSQ_M0_IDM_IDM_RESET_CONTROL",
                                         "M0SSQ_M0_IDM_IDM_RESET_STATUS",
                                         "M0SSQ_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "M0SSQ_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "M0SSQ_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "M0SSQ_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "M0SSQ_S0_IDM_IDM_ERROR_LOG_ID",
                                         "M0SSQ_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "M0SSQ_S0_IDM_IDM_INTERRUPT_STATUS",
                                         "M0SSQ_S0_IDM_IDM_RESET_CONTROL",
                                         "M0SSQ_S0_IDM_IDM_RESET_READ_ID",
                                         "M0SSQ_S0_IDM_IDM_RESET_STATUS",
                                         "M0SSQ_S0_IDM_IDM_RESET_WRITE_ID",
                                         "MACT_APP_DB_TO_APP_DB_INDEX_MAP",
                                         "MACT_ECC_1B_ERR_CNT",
                                         "MACT_ECC_2B_ERR_CNT",
                                         "MACT_ECC_ERR_1B_INITIATE",
                                         "MACT_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "MACT_ECC_ERR_2B_INITIATE",
                                         "MACT_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "MACT_ECC_INTERRUPT_REGISTER",
                                         "MACT_ECC_INTERRUPT_REGISTER_MASK",
                                         "MACT_ECC_INTERRUPT_REGISTER_TEST",
                                         "MACT_EMC_TXI_CONFIGURATION",
                                         "MACT_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "MACT_ERROR_INITIATION_DATA",
                                         "MACT_FID_MANAGEMENT_CONTROL_FIFO_PROPERTIES",
                                         "MACT_GLOBAL_MEM_OPTIONS",
                                         "MACT_GTIMER_CONFIGURATION",
                                         "MACT_GTIMER_CYCLE",
                                         "MACT_INDIRECT_COMMAND",
                                         "MACT_INDIRECT_COMMAND_ADDRESS",
                                         "MACT_INDIRECT_COMMAND_RD_DATA",
                                         "MACT_INDIRECT_COMMAND_WIDE_MEM",
                                         "MACT_INDIRECT_COMMAND_WR_DATA",
                                         "MACT_INDIRECT_FORCE_BUBBLE",
                                         "MACT_INTERRUPT_MASK_REGISTER",
                                         "MACT_INTERRUPT_REGISTER",
                                         "MACT_INTERRUPT_REGISTER_TEST",
                                         "MACT_IS_LARGE_EM",
                                         "MACT_LARGE_EM_COUNTER_LIMIT_CONFIGURATION",
                                         "MACT_LARGE_EM_CPU_EVENT",
                                         "MACT_LARGE_EM_CPU_REQUEST_REQUEST",
                                         "MACT_LARGE_EM_CPU_REQUEST_TRIGGER",
                                         "MACT_LARGE_EM_DB_ENTRIES_COUNTER",
                                         "MACT_LARGE_EM_ERROR_CHANGE_FAIL_NON_EXIST_COUNTER",
                                         "MACT_LARGE_EM_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTER",
                                         "MACT_LARGE_EM_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTER",
                                         "MACT_LARGE_EM_EVENT_EXCEED_LIMIT_COUNTERS",
                                         "MACT_LARGE_EM_EVENT_FID_OR_LIF_EXCEED_LIMIT_CNTR_PTR",
                                         "MACT_LARGE_EM_EVENT_FIFO_CONFIGURATION",
                                         "MACT_LARGE_EM_EVENT_FIFO_EVENT_COUNTER",
                                         "MACT_LARGE_EM_EVENT_FIFO_EVENT_DROP_COUNTERS",
                                         "MACT_LARGE_EM_EVENT_FIFO_EVENT_FIFO_ENTRY_COUNT",
                                         "MACT_LARGE_EM_EVENT_FIFO_HIGH_THRESHOLD",
                                         "MACT_LARGE_EM_EVENT_FIFO_PROPERTIES",
                                         "MACT_LARGE_EM_INTERRUPT_MASK_REGISTER",
                                         "MACT_LARGE_EM_INTERRUPT_REGISTER",
                                         "MACT_LARGE_EM_MANAGEMENT_REQUEST_FIFO_PROPERTIES",
                                         "MACT_LARGE_EM_MNGMNT_REQ_CONFIGURATION",
                                         "MACT_LARGE_EM_MNGMNT_REQ_COUNTERS_A",
                                         "MACT_LARGE_EM_MNGMNT_REQ_COUNTERS_B",
                                         "MACT_LARGE_EM_MNGMNT_REQ_COUNTERS_C",
                                         "MACT_LARGE_EM_MNGMNT_REQ_EXCEED_LIMIT_CPU_ALLOWED_FID",
                                         "MACT_LARGE_EM_MNGMNT_REQ_EXCEED_LIMIT_FID",
                                         "MACT_LARGE_EM_MNGMNT_REQ_EXCEED_LIMIT_STATIC_ALLOWED_FID",
                                         "MACT_LARGE_EM_MNGMNT_REQ_REQUEST_COUNTER",
                                         "MACT_LARGE_EM_MNGMNT_REQ_REQUEST_FIFO_ENTRY_COUNT",
                                         "MACT_LARGE_EM_MNGMNT_REQ_REQUEST_FIFO_WATERMARK",
                                         "MACT_LARGE_EM_MRQ_CONFIGURATION",
                                         "MACT_LARGE_EM_OLP_REQUEST_REQUEST",
                                         "MACT_LARGE_EM_OLP_REQUEST_TRIGGER",
                                         "MACT_LARGE_EM_REPLY",
                                         "MACT_LARGE_EM_REPLY_FIFO_CONFIGURATION",
                                         "MACT_LARGE_EM_REPLY_FIFO_ENTRY_COUNT",
                                         "MACT_LARGE_EM_REPLY_FIFO_HIGH_THRESHOLD",
                                         "MACT_LARGE_EM_REPLY_FIFO_REPLY_COUNTER",
                                         "MACT_LARGE_EM_REPLY_FIFO_REPLY_DROP_COUNTERS",
                                         "MACT_LARGE_EM_REPLY_FIFO_WATERMARK",
                                         "MACT_LARGE_EM_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTER",
                                         "MACT_LARGE_EM_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTER",
                                         "MACT_LARGE_EM_WARNING_LEARN_OVER_EXISTING_COUNTER",
                                         "MACT_MACT_INTERRUPT_REGISTER_TEST",
                                         "MACT_PCMI_0",
                                         "MACT_PCMI_1",
                                         "MACT_PCMI_2",
                                         "MACT_PCMI_3",
                                         "MACT_PCMI_4",
                                         "MACT_PCMI_0_S",
                                         "MACT_PCMI_0_T",
                                         "MACT_PCMI_1_S",
                                         "MACT_PCMI_1_T",
                                         "MACT_PCMI_2_S",
                                         "MACT_PCMI_2_T",
                                         "MACT_PCMI_3_S",
                                         "MACT_PCMI_3_T",
                                         "MACT_PCMI_4_S",
                                         "MACT_PCMI_4_T",
                                         "MACT_RESERVED_MIRROR_ADDR",
                                         "MACT_RESERVED_MTCD",
                                         "MACT_RESERVED_MTCP",
                                         "MACT_RESERVED_SPARE_0",
                                         "MACT_RESERVED_SPARE_1",
                                         "MACT_RESERVED_SPARE_2",
                                         "MACT_RESERVED_SPARE_3",
                                         "MACT_SBUS_BROADCAST_ID",
                                         "MACT_SBUS_LAST_IN_CHAIN",
                                         "MACT_VMV_TO_ENTRY_FORMAT_INDEX_MAP",
                                         "MCP_ECC_1B_ERR_CNT",
                                         "MCP_ECC_2B_ERR_CNT",
                                         "MCP_ECC_ERR_1B_INITIATE",
                                         "MCP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "MCP_ECC_ERR_2B_INITIATE",
                                         "MCP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "MCP_ECC_INTERRUPT_REGISTER",
                                         "MCP_ECC_INTERRUPT_REGISTER_MASK",
                                         "MCP_ECC_INTERRUPT_REGISTER_TEST",
                                         "MCP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "MCP_ENG_DB_BANK_ACCESS_ERR_SOURCE",
                                         "MCP_ENG_DB_BANK_SOURCE",
                                         "MCP_ERROR_INITIATION_DATA",
                                         "MCP_GLOBAL_MEM_OPTIONS",
                                         "MCP_GTIMER_CONFIGURATION",
                                         "MCP_GTIMER_CYCLE",
                                         "MCP_INDIRECT_COMMAND",
                                         "MCP_INDIRECT_COMMAND_ADDRESS",
                                         "MCP_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "MCP_INDIRECT_COMMAND_RD_DATA",
                                         "MCP_INDIRECT_COMMAND_WIDE_MEM",
                                         "MCP_INDIRECT_COMMAND_WR_DATA",
                                         "MCP_INDIRECT_FORCE_BUBBLE",
                                         "MCP_INTERRUPT_MASK_REGISTER",
                                         "MCP_INTERRUPT_REGISTER",
                                         "MCP_INTERRUPT_REGISTER_TEST",
                                         "MCP_PCMI_0",
                                         "MCP_PCMI_1",
                                         "MCP_PCMI_2",
                                         "MCP_PCMI_3",
                                         "MCP_PCMI_4",
                                         "MCP_PCMI_0_S",
                                         "MCP_PCMI_0_T",
                                         "MCP_PCMI_1_S",
                                         "MCP_PCMI_1_T",
                                         "MCP_PCMI_2_S",
                                         "MCP_PCMI_2_T",
                                         "MCP_PCMI_3_S",
                                         "MCP_PCMI_3_T",
                                         "MCP_PCMI_4_S",
                                         "MCP_PCMI_4_T",
                                         "MCP_RESERVED_MIRROR_ADDR",
                                         "MCP_RESERVED_MTCD",
                                         "MCP_RESERVED_MTCP",
                                         "MCP_RESERVED_SPARE_0",
                                         "MCP_RESERVED_SPARE_1",
                                         "MCP_RESERVED_SPARE_2",
                                         "MCP_RESERVED_SPARE_3",
                                         "MCP_SBUS_BROADCAST_ID",
                                         "MCP_SBUS_LAST_IN_CHAIN",
                                         "MDB_ADS_1_DB_ATR",
                                         "MDB_ADS_2_DB_ATR",
                                         "MDB_DATA_PHASE_MESH",
                                         "MDB_DATA_PHASE_MESH_INVERSE",
                                         "MDB_ECC_1B_ERR_CNT",
                                         "MDB_ECC_2B_ERR_CNT",
                                         "MDB_ECC_ERR_1B_INITIATE",
                                         "MDB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "MDB_ECC_ERR_2B_INITIATE",
                                         "MDB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "MDB_ECC_INTERRUPT_REGISTER",
                                         "MDB_ECC_INTERRUPT_REGISTER_MASK",
                                         "MDB_ECC_INTERRUPT_REGISTER_TEST",
                                         "MDB_EEDB_1_DB_ATR",
                                         "MDB_EEDB_2_DB_ATR",
                                         "MDB_EEDB_3_DB_ATR",
                                         "MDB_EEDB_4_DB_ATR",
                                         "MDB_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "MDB_ENTRY_FORMAT",
                                         "MDB_EOEM_DB_ATR_0",
                                         "MDB_EOEM_DB_ATR_1",
                                         "MDB_EOEM_EMC_CONFIGURATIONS_0",
                                         "MDB_EOEM_EMC_CONFIGURATIONS_1",
                                         "MDB_EOEM_ENTRY_ENCODING_0",
                                         "MDB_EOEM_ENTRY_ENCODING_1",
                                         "MDB_ERROR_INITIATION_DATA",
                                         "MDB_ESEM_DB_ATR",
                                         "MDB_ESEM_EMC_CONFIGURATIONS",
                                         "MDB_ESEM_ENTRY_ENCODING",
                                         "MDB_EVSI_DB_ATR",
                                         "MDB_EXEM_1_DB_ATR",
                                         "MDB_EXEM_1_EMC_CONFIGURATIONS",
                                         "MDB_EXEM_1_ENTRY_ENCODING",
                                         "MDB_EXEM_2_DB_ATR",
                                         "MDB_EXEM_2_EMC_CONFIGURATIONS",
                                         "MDB_EXEM_2_ENTRY_ENCODING",
                                         "MDB_EXEM_3_DB_ATR",
                                         "MDB_EXEM_3_EMC_CONFIGURATIONS",
                                         "MDB_EXEM_3_EMP_CONFIGURATIONS",
                                         "MDB_EXEM_3_ENTRY_ENCODING",
                                         "MDB_EXEM_3_LEARNING_BUFFER_LEVEL",
                                         "MDB_EXEM_3_LEARNING_BUFFER_THRESHOLD",
                                         "MDB_EXEM_4_DB_ATR",
                                         "MDB_EXEM_4_EMC_CONFIGURATIONS",
                                         "MDB_EXEM_4_EMP_CONFIGURATIONS",
                                         "MDB_EXEM_4_ENTRY_ENCODING",
                                         "MDB_EXEM_4_LEARNING_BUFFER_LEVEL",
                                         "MDB_EXEM_4_LEARNING_BUFFER_THRESHOLD",
                                         "MDB_FEC_1_DB_ATR",
                                         "MDB_FEC_2_DB_ATR",
                                         "MDB_FEC_3_DB_ATR",
                                         "MDB_GLEM_DB_ATR_0",
                                         "MDB_GLEM_DB_ATR_1",
                                         "MDB_GLEM_EMC_CONFIGURATIONS_0",
                                         "MDB_GLEM_EMC_CONFIGURATIONS_1",
                                         "MDB_GLEM_ENTRY_ENCODING_0",
                                         "MDB_GLEM_ENTRY_ENCODING_1",
                                         "MDB_GLOBAL_MEM_OPTIONS",
                                         "MDB_GTIMER_CONFIGURATION",
                                         "MDB_GTIMER_CYCLE",
                                         "MDB_INDIRECT_COMMAND",
                                         "MDB_INDIRECT_COMMAND_ADDRESS",
                                         "MDB_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "MDB_INDIRECT_COMMAND_RD_DATA",
                                         "MDB_INDIRECT_COMMAND_WIDE_MEM",
                                         "MDB_INDIRECT_COMMAND_WR_DATA",
                                         "MDB_INDIRECT_FORCE_BUBBLE",
                                         "MDB_INDIRECT_WR_MASK",
                                         "MDB_INLIF_1_DB_ATR",
                                         "MDB_INLIF_2_DB_ATR",
                                         "MDB_INLIF_3_DB_ATR",
                                         "MDB_INLIF_MESH_MODE",
                                         "MDB_INTERRUPT_MASK_REGISTER",
                                         "MDB_INTERRUPT_REGISTER",
                                         "MDB_INTERRUPT_REGISTER_TEST",
                                         "MDB_IOEM_DB_ATR_0",
                                         "MDB_IOEM_DB_ATR_1",
                                         "MDB_IOEM_EMC_CONFIGURATIONS_0",
                                         "MDB_IOEM_EMC_CONFIGURATIONS_1",
                                         "MDB_IOEM_ENTRY_ENCODING_0",
                                         "MDB_IOEM_ENTRY_ENCODING_1",
                                         "MDB_ISEM_1_DB_ATR",
                                         "MDB_ISEM_1_EMC_CONFIGURATIONS",
                                         "MDB_ISEM_1_ENTRY_ENCODING",
                                         "MDB_ISEM_2_DB_ATR",
                                         "MDB_ISEM_2_EMC_CONFIGURATIONS",
                                         "MDB_ISEM_2_ENTRY_ENCODING",
                                         "MDB_ISEM_3_DB_ATR",
                                         "MDB_ISEM_3_EMC_CONFIGURATIONS",
                                         "MDB_ISEM_3_ENTRY_ENCODING",
                                         "MDB_ISEM_MESH_MODE",
                                         "MDB_IVSI_DB_ATR",
                                         "MDB_KAPS_1_DB_ATR",
                                         "MDB_KAPS_2_DB_ATR",
                                         "MDB_LEM_DB_ATR",
                                         "MDB_LEM_EMC_CONFIGURATIONS",
                                         "MDB_LEM_EMP_CONFIGURATIONS",
                                         "MDB_LEM_ENTRY_ENCODING",
                                         "MDB_LIF_NULL_VALUE",
                                         "MDB_LL_1_DB_ATR",
                                         "MDB_LL_2_DB_ATR",
                                         "MDB_LL_3_DB_ATR",
                                         "MDB_LL_4_DB_ATR",
                                         "MDB_LL_PHASE_MESH",
                                         "MDB_LL_PHASE_MESH_INVERSE",
                                         "MDB_MAP_DB_ATR",
                                         "MDB_MC_ID_DB_ATR",
                                         "MDB_MC_ID_EMC_CONFIGURATIONS",
                                         "MDB_MC_ID_ENTRY_ENCODING",
                                         "MDB_PARITY_ERR_CNT",
                                         "MDB_PAR_ERR_INITIATE",
                                         "MDB_PAR_ERR_MEM_MASK",
                                         "MDB_PCMI_0",
                                         "MDB_PCMI_1",
                                         "MDB_PCMI_2",
                                         "MDB_PCMI_3",
                                         "MDB_PCMI_4",
                                         "MDB_PCMI_0_S",
                                         "MDB_PCMI_0_T",
                                         "MDB_PCMI_1_S",
                                         "MDB_PCMI_1_T",
                                         "MDB_PCMI_2_S",
                                         "MDB_PCMI_2_T",
                                         "MDB_PCMI_3_S",
                                         "MDB_PCMI_3_T",
                                         "MDB_PCMI_4_S",
                                         "MDB_PCMI_4_T",
                                         "MDB_PHASE_BANK_SELECT",
                                         "MDB_PHASE_IS_DATA",
                                         "MDB_POINTER_FORMAT",
                                         "MDB_RESERVED_MIRROR_ADDR",
                                         "MDB_RESERVED_MTCD",
                                         "MDB_RESERVED_MTCP",
                                         "MDB_RESERVED_SPARE_0",
                                         "MDB_RESERVED_SPARE_1",
                                         "MDB_RESERVED_SPARE_2",
                                         "MDB_RESERVED_SPARE_3",
                                         "MDB_RMEP_DB_ATR",
                                         "MDB_RMEP_EMC_CONFIGURATIONS",
                                         "MDB_RMEP_ENTRY_ENCODING",
                                         "MDB_SBUS_BROADCAST_ID",
                                         "MDB_SBUS_LAST_IN_CHAIN",
                                         "MDB_TYPE_BANK_SELECT",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_4",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_9",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_11",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_14",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_16",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_18",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_20",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_22",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_24",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_26",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_30",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_32",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_34",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_38",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_39",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_40",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_41",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_42",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_43",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_44",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_45",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_46",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_47",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_48",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_49",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_50",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_51",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_52",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_53",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_54",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_55",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_56",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_57",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_58",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_59",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_60",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_61",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_62",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_63",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_64",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_65",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_66",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_67",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_68",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_69",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_70",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_71",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_72",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_73",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_74",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_75",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_76",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_77",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_78",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_79",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_80",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_81",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_82",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_83",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_84",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_85",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_86",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_87",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_88",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_89",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_90",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_91",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_92",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_93",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_94",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_100",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_101",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_102",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_103",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_104",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_105",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_106",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_107",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_108",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_109",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_110",
                                         "MESH_TOPOLOGY_AUTO_DOC_NAME_111",
                                         "MESH_TOPOLOGY_FAP_DETECT_CTRL_CELLS_CNT",
                                         "MESH_TOPOLOGY_FAP_GLOBAL_GENERAL_CFG_2",
                                         "MESH_TOPOLOGY_GTIMER_CONFIGURATION",
                                         "MESH_TOPOLOGY_GTIMER_CYCLE",
                                         "MESH_TOPOLOGY_INIT",
                                         "MESH_TOPOLOGY_INTERRUPT_MASK_REGISTER",
                                         "MESH_TOPOLOGY_INTERRUPT_REGISTER_TEST",
                                         "MESH_TOPOLOGY_MESH_INTERRUPTS",
                                         "MESH_TOPOLOGY_MESH_STATUSES",
                                         "MESH_TOPOLOGY_MESH_TOPOLOGY",
                                         "MESH_TOPOLOGY_RESERVED_MIRROR_ADDR",
                                         "MESH_TOPOLOGY_RESERVED_SPARE_0",
                                         "MESH_TOPOLOGY_RESERVED_SPARE_1",
                                         "MESH_TOPOLOGY_RESERVED_SPARE_2",
                                         "MESH_TOPOLOGY_RESERVED_SPARE_3",
                                         "MESH_TOPOLOGY_SBUS_BROADCAST_ID",
                                         "MESH_TOPOLOGY_SBUS_LAST_IN_CHAIN",
                                         "MESH_TOPOLOGY_STATUS_1",
                                         "MESH_TOPOLOGY_STATUS_2",
                                         "MESH_TOPOLOGY_SYS_CONFIG_0",
                                         "MESH_TOPOLOGY_SYS_CONFIG_1",
                                         "MESH_TOPOLOGY_SYS_CONFIG_2",
                                         "MESH_TOPOLOGY_SYS_CONFIG_3",
                                         "MESH_TOPOLOGY_THRESHOLDS",
                                         "MHOST_0_ARCACHE_REMAP",
                                         "MHOST_0_ARSHARE_REMAP",
                                         "MHOST_0_AWCACHE_REMAP",
                                         "MHOST_0_AWSHARE_REMAP",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ADDRHIGH_0",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ADDRHIGH_1",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ADDRLOW_0",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ADDRLOW_1",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ARBUSY",
                                         "MHOST_0_AXITP_M0_REGS_ATM_ARCYCLES",
                                         "MHOST_0_AXITP_M0_REGS_ATM_AWBUSY",
                                         "MHOST_0_AXITP_M0_REGS_ATM_AWCYCLES",
                                         "MHOST_0_AXITP_M0_REGS_ATM_BBUSY",
                                         "MHOST_0_AXITP_M0_REGS_ATM_BCYCLES",
                                         "MHOST_0_AXITP_M0_REGS_ATM_CMD",
                                         "MHOST_0_AXITP_M0_REGS_ATM_CONFIG",
                                         "MHOST_0_AXITP_M0_REGS_ATM_FILTER_0",
                                         "MHOST_0_AXITP_M0_REGS_ATM_FILTER_1",
                                         "MHOST_0_AXITP_M0_REGS_ATM_OUTIDS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RBUSY",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RCYCLES",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDBEATS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDCMDS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDMAX",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDMIN",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDOUTS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_RDSUM",
                                         "MHOST_0_AXITP_M0_REGS_ATM_STATUS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WBUSY",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WCYCLES",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WRBEATS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WRCMDS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WRMAX",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WRMIN",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WROUTS",
                                         "MHOST_0_AXITP_M0_REGS_ATM_WRSUM",
                                         "MHOST_0_CR5_AXI_FATAL_ERR_STATUS",
                                         "MHOST_0_CR5_CFG_CTRL",
                                         "MHOST_0_CR5_EVENTI_CONTROL",
                                         "MHOST_0_CR5_EVENTO_STATUS",
                                         "MHOST_0_CR5_PPH_CFG_CTRL",
                                         "MHOST_0_CR5_PPV_CFG_CTRL",
                                         "MHOST_0_CR5_PPX_CFG_CTRL",
                                         "MHOST_0_CR5_RST_CTRL",
                                         "MHOST_0_CR5_STANDBY_STATUS",
                                         "MHOST_0_CSATBFUNNEL_AUTHSTATUS",
                                         "MHOST_0_CSATBFUNNEL_CLAIMCLR",
                                         "MHOST_0_CSATBFUNNEL_CLAIMSET",
                                         "MHOST_0_CSATBFUNNEL_COMPID0",
                                         "MHOST_0_CSATBFUNNEL_COMPID1",
                                         "MHOST_0_CSATBFUNNEL_COMPID2",
                                         "MHOST_0_CSATBFUNNEL_COMPID3",
                                         "MHOST_0_CSATBFUNNEL_CTRL_REG",
                                         "MHOST_0_CSATBFUNNEL_DEVID",
                                         "MHOST_0_CSATBFUNNEL_DEVTYPE",
                                         "MHOST_0_CSATBFUNNEL_ITATBCTR0",
                                         "MHOST_0_CSATBFUNNEL_ITATBCTR1",
                                         "MHOST_0_CSATBFUNNEL_ITATBCTR2",
                                         "MHOST_0_CSATBFUNNEL_ITATBDATA0",
                                         "MHOST_0_CSATBFUNNEL_ITCTRL",
                                         "MHOST_0_CSATBFUNNEL_LOCKACCESS",
                                         "MHOST_0_CSATBFUNNEL_LOCKSTATUS",
                                         "MHOST_0_CSATBFUNNEL_PERIPHID0",
                                         "MHOST_0_CSATBFUNNEL_PERIPHID1",
                                         "MHOST_0_CSATBFUNNEL_PERIPHID2",
                                         "MHOST_0_CSATBFUNNEL_PERIPHID3",
                                         "MHOST_0_CSATBFUNNEL_PERIPHID4",
                                         "MHOST_0_CSATBFUNNEL_PRIORITY_CTRL_REG",
                                         "MHOST_0_CSCTI_ASICCTL",
                                         "MHOST_0_CSCTI_AUTHSTATUS",
                                         "MHOST_0_CSCTI_CLAIMCLR",
                                         "MHOST_0_CSCTI_CLAIMSET",
                                         "MHOST_0_CSCTI_COMPID0",
                                         "MHOST_0_CSCTI_COMPID1",
                                         "MHOST_0_CSCTI_COMPID2",
                                         "MHOST_0_CSCTI_COMPID3",
                                         "MHOST_0_CSCTI_CTIAPPCLEAR",
                                         "MHOST_0_CSCTI_CTIAPPPULSE",
                                         "MHOST_0_CSCTI_CTIAPPSET",
                                         "MHOST_0_CSCTI_CTICHINSTATUS",
                                         "MHOST_0_CSCTI_CTICHOUTSTATUS",
                                         "MHOST_0_CSCTI_CTICONTROL",
                                         "MHOST_0_CSCTI_CTIGATE",
                                         "MHOST_0_CSCTI_CTIINEN0",
                                         "MHOST_0_CSCTI_CTIINEN1",
                                         "MHOST_0_CSCTI_CTIINEN2",
                                         "MHOST_0_CSCTI_CTIINEN3",
                                         "MHOST_0_CSCTI_CTIINEN4",
                                         "MHOST_0_CSCTI_CTIINEN5",
                                         "MHOST_0_CSCTI_CTIINEN6",
                                         "MHOST_0_CSCTI_CTIINEN7",
                                         "MHOST_0_CSCTI_CTIINTACK",
                                         "MHOST_0_CSCTI_CTIOUTEN0",
                                         "MHOST_0_CSCTI_CTIOUTEN1",
                                         "MHOST_0_CSCTI_CTIOUTEN2",
                                         "MHOST_0_CSCTI_CTIOUTEN3",
                                         "MHOST_0_CSCTI_CTIOUTEN4",
                                         "MHOST_0_CSCTI_CTIOUTEN5",
                                         "MHOST_0_CSCTI_CTIOUTEN6",
                                         "MHOST_0_CSCTI_CTIOUTEN7",
                                         "MHOST_0_CSCTI_CTITRIGINSTATUS",
                                         "MHOST_0_CSCTI_CTITRIGOUTSTATUS",
                                         "MHOST_0_CSCTI_DEVID",
                                         "MHOST_0_CSCTI_DEVTYPE",
                                         "MHOST_0_CSCTI_ITCHIN",
                                         "MHOST_0_CSCTI_ITCHINACK",
                                         "MHOST_0_CSCTI_ITCHOUT",
                                         "MHOST_0_CSCTI_ITCHOUTACK",
                                         "MHOST_0_CSCTI_ITCTRL",
                                         "MHOST_0_CSCTI_ITTRIGIN",
                                         "MHOST_0_CSCTI_ITTRIGINACK",
                                         "MHOST_0_CSCTI_ITTRIGOUT",
                                         "MHOST_0_CSCTI_ITTRIGOUTACK",
                                         "MHOST_0_CSCTI_LAR",
                                         "MHOST_0_CSCTI_LSR",
                                         "MHOST_0_CSCTI_PERIPHID0",
                                         "MHOST_0_CSCTI_PERIPHID1",
                                         "MHOST_0_CSCTI_PERIPHID2",
                                         "MHOST_0_CSCTI_PERIPHID3",
                                         "MHOST_0_CSCTI_PERIPHID4",
                                         "MHOST_0_EVENTBUS_ECC_ERR_INTR_ENABLE",
                                         "MHOST_0_EVENTBUS_ECC_ERR_INTR_STATUS",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN22",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN23",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN24",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN25",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN26",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN27",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN33",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN34",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN37",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN38",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN39",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN40",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN41",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN42",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN43",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN44",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN45",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN46",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN47",
                                         "MHOST_0_EVENTBUS_ECC_ERR_PIN48",
                                         "MHOST_0_GICTR_REGS_GIC_CMD",
                                         "MHOST_0_GICTR_REGS_GIC_CONFIG",
                                         "MHOST_0_GICTR_REGS_GIC_FIQ_LAT0",
                                         "MHOST_0_GICTR_REGS_GIC_FIQ_LAT1",
                                         "MHOST_0_GICTR_REGS_GIC_IRQ_LAT0",
                                         "MHOST_0_GICTR_REGS_GIC_IRQ_LAT1",
                                         "MHOST_0_GICTR_REGS_GIC_OUTIDS",
                                         "MHOST_0_GICTR_REGS_GIC_STATUS",
                                         "MHOST_0_MEM_TM_CTRL_0",
                                         "MHOST_0_MEM_TM_CTRL_1",
                                         "MHOST_0_MEM_TM_CTRL_2",
                                         "MHOST_0_MEM_TM_CTRL_3",
                                         "MHOST_0_MEM_TM_CTRL_4",
                                         "MHOST_0_MEM_TM_CTRL_5",
                                         "MHOST_0_MEM_TM_CTRL_6",
                                         "MHOST_0_MEM_TM_CTRL_7",
                                         "MHOST_0_MEM_TM_CTRL_8",
                                         "MHOST_0_MEM_TM_CTRL_9",
                                         "MHOST_0_MEM_TM_CTRL_10",
                                         "MHOST_0_MEM_TM_CTRL_11",
                                         "MHOST_0_MEM_TM_CTRL_12",
                                         "MHOST_0_MEM_TM_CTRL_13",
                                         "MHOST_0_MHOST_DEBUG_CTRL",
                                         "MHOST_0_MHOST_INTR_MASK_0",
                                         "MHOST_0_MHOST_INTR_MASK_1",
                                         "MHOST_0_MHOST_INTR_MASK_2",
                                         "MHOST_0_MHOST_INTR_MASK_3",
                                         "MHOST_0_MHOST_INTR_MASK_4",
                                         "MHOST_0_MHOST_INTR_MASK_5",
                                         "MHOST_0_MHOST_INTR_MASK_6",
                                         "MHOST_0_MHOST_INTR_MASK_7",
                                         "MHOST_0_MHOST_INTR_STATUS_0",
                                         "MHOST_0_MHOST_INTR_STATUS_1",
                                         "MHOST_0_MHOST_INTR_STATUS_2",
                                         "MHOST_0_MHOST_INTR_STATUS_3",
                                         "MHOST_0_MHOST_INTR_STATUS_4",
                                         "MHOST_0_MHOST_INTR_STATUS_5",
                                         "MHOST_0_MHOST_INTR_STATUS_6",
                                         "MHOST_0_MHOST_INTR_STATUS_7",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_0",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_1",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_2",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_3",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_4",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_5",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_6",
                                         "MHOST_0_MHOST_RAW_INTR_STATUS_7",
                                         "MHOST_0_MHOST_STRAP_STATUS",
                                         "MHOST_0_PCIE64B_ACCESS_MSB_31TO24",
                                         "MHOST_0_PCIE64B_ACCESS_MSB_63TO32",
                                         "MHOST_0_SW_STM_REGS_R_CONFIG",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN00",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN01",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN02",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN03",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN04",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN05",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN06",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN07",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN08",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN09",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN10",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN11",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN12",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN13",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN14",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN15",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN16",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN17",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN18",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN19",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN20",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN21",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN22",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN23",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN24",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN25",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN26",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN27",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN28",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN29",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN30",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN31",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN32",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN33",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN34",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN35",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN36",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN37",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN38",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN39",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN40",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN41",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN42",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN43",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN44",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN45",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN46",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN47",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN48",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN49",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN50",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN51",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN52",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN53",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN54",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN55",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN56",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN57",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN58",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN59",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN60",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN61",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN62",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN63",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN64",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN65",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN66",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN67",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN68",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN69",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN70",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN71",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN72",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN73",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN74",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN75",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN76",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN77",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN78",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN79",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN80",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN81",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN82",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN83",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN84",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN85",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN86",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN87",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN88",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN89",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN90",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN91",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN92",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN93",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN94",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN95",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN96",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN97",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN98",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN99",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANED",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN00",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN01",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN02",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN03",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN04",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN05",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN06",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN07",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN08",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN09",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN10",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN11",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN12",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN13",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN14",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN15",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN16",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN17",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN18",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN19",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN20",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN21",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN22",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN23",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN24",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN25",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN26",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN27",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN28",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN29",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN30",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN31",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN32",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN33",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN34",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN35",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN36",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN37",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN38",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN39",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN40",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN41",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN42",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN43",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN44",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN45",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN46",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN47",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN48",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN49",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN50",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN51",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN52",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN53",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN54",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN55",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN56",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN57",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN58",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN59",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN60",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN61",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN62",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN63",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN64",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN65",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN66",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN67",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN68",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN69",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN70",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN71",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN72",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN73",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN74",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN75",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN76",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN77",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN78",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN79",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN80",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN81",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN82",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN83",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN84",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN85",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN86",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN87",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN88",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN89",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN90",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN91",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN92",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN93",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN94",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN95",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN96",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN97",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN98",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN99",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANED",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN00",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN01",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN02",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN03",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN04",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN05",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN06",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN07",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN08",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN09",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN10",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN11",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN12",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN13",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN14",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN15",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN16",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN17",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN18",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN19",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN20",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN21",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN22",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN23",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN24",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN25",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN26",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN27",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN28",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN29",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN30",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN31",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN32",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN33",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN34",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN35",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN36",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN37",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN38",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN39",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN40",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN41",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN42",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN43",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN44",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN45",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN46",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN47",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN48",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN49",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN50",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN51",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN52",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN53",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN54",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN55",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN56",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN57",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN58",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN59",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN60",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN61",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN62",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN63",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN64",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN65",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN66",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN67",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN68",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN69",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN70",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN71",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN72",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN73",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN74",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN75",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN76",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN77",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN78",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN79",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN80",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN81",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN82",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN83",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN84",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN85",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN86",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN87",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN88",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN89",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN90",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN91",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN92",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN93",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN94",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN95",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN96",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN97",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN98",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN99",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9A",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9B",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9C",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9D",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9E",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9F",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANED",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEF",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF0",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF1",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF2",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF3",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF4",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF5",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF6",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF7",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF8",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF9",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFA",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFB",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFC",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFD",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFE",
                                         "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFF",
                                         "MHOST_0_TRACE_GLB_ACK",
                                         "MHOST_0_TRACE_GLB_REQ_CMD",
                                         "MHOST_1_ARCACHE_REMAP",
                                         "MHOST_1_ARSHARE_REMAP",
                                         "MHOST_1_AWCACHE_REMAP",
                                         "MHOST_1_AWSHARE_REMAP",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ADDRHIGH_0",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ADDRHIGH_1",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ADDRLOW_0",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ADDRLOW_1",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ARBUSY",
                                         "MHOST_1_AXITP_M0_REGS_ATM_ARCYCLES",
                                         "MHOST_1_AXITP_M0_REGS_ATM_AWBUSY",
                                         "MHOST_1_AXITP_M0_REGS_ATM_AWCYCLES",
                                         "MHOST_1_AXITP_M0_REGS_ATM_BBUSY",
                                         "MHOST_1_AXITP_M0_REGS_ATM_BCYCLES",
                                         "MHOST_1_AXITP_M0_REGS_ATM_CMD",
                                         "MHOST_1_AXITP_M0_REGS_ATM_CONFIG",
                                         "MHOST_1_AXITP_M0_REGS_ATM_FILTER_0",
                                         "MHOST_1_AXITP_M0_REGS_ATM_FILTER_1",
                                         "MHOST_1_AXITP_M0_REGS_ATM_OUTIDS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RBUSY",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RCYCLES",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDBEATS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDCMDS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDMAX",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDMIN",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDOUTS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_RDSUM",
                                         "MHOST_1_AXITP_M0_REGS_ATM_STATUS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WBUSY",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WCYCLES",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WRBEATS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WRCMDS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WRMAX",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WRMIN",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WROUTS",
                                         "MHOST_1_AXITP_M0_REGS_ATM_WRSUM",
                                         "MHOST_1_CR5_AXI_FATAL_ERR_STATUS",
                                         "MHOST_1_CR5_CFG_CTRL",
                                         "MHOST_1_CR5_EVENTI_CONTROL",
                                         "MHOST_1_CR5_EVENTO_STATUS",
                                         "MHOST_1_CR5_PPH_CFG_CTRL",
                                         "MHOST_1_CR5_PPV_CFG_CTRL",
                                         "MHOST_1_CR5_PPX_CFG_CTRL",
                                         "MHOST_1_CR5_RST_CTRL",
                                         "MHOST_1_CR5_STANDBY_STATUS",
                                         "MHOST_1_CSATBFUNNEL_AUTHSTATUS",
                                         "MHOST_1_CSATBFUNNEL_CLAIMCLR",
                                         "MHOST_1_CSATBFUNNEL_CLAIMSET",
                                         "MHOST_1_CSATBFUNNEL_COMPID0",
                                         "MHOST_1_CSATBFUNNEL_COMPID1",
                                         "MHOST_1_CSATBFUNNEL_COMPID2",
                                         "MHOST_1_CSATBFUNNEL_COMPID3",
                                         "MHOST_1_CSATBFUNNEL_CTRL_REG",
                                         "MHOST_1_CSATBFUNNEL_DEVID",
                                         "MHOST_1_CSATBFUNNEL_DEVTYPE",
                                         "MHOST_1_CSATBFUNNEL_ITATBCTR0",
                                         "MHOST_1_CSATBFUNNEL_ITATBCTR1",
                                         "MHOST_1_CSATBFUNNEL_ITATBCTR2",
                                         "MHOST_1_CSATBFUNNEL_ITATBDATA0",
                                         "MHOST_1_CSATBFUNNEL_ITCTRL",
                                         "MHOST_1_CSATBFUNNEL_LOCKACCESS",
                                         "MHOST_1_CSATBFUNNEL_LOCKSTATUS",
                                         "MHOST_1_CSATBFUNNEL_PERIPHID0",
                                         "MHOST_1_CSATBFUNNEL_PERIPHID1",
                                         "MHOST_1_CSATBFUNNEL_PERIPHID2",
                                         "MHOST_1_CSATBFUNNEL_PERIPHID3",
                                         "MHOST_1_CSATBFUNNEL_PERIPHID4",
                                         "MHOST_1_CSATBFUNNEL_PRIORITY_CTRL_REG",
                                         "MHOST_1_CSCTI_ASICCTL",
                                         "MHOST_1_CSCTI_AUTHSTATUS",
                                         "MHOST_1_CSCTI_CLAIMCLR",
                                         "MHOST_1_CSCTI_CLAIMSET",
                                         "MHOST_1_CSCTI_COMPID0",
                                         "MHOST_1_CSCTI_COMPID1",
                                         "MHOST_1_CSCTI_COMPID2",
                                         "MHOST_1_CSCTI_COMPID3",
                                         "MHOST_1_CSCTI_CTIAPPCLEAR",
                                         "MHOST_1_CSCTI_CTIAPPPULSE",
                                         "MHOST_1_CSCTI_CTIAPPSET",
                                         "MHOST_1_CSCTI_CTICHINSTATUS",
                                         "MHOST_1_CSCTI_CTICHOUTSTATUS",
                                         "MHOST_1_CSCTI_CTICONTROL",
                                         "MHOST_1_CSCTI_CTIGATE",
                                         "MHOST_1_CSCTI_CTIINEN0",
                                         "MHOST_1_CSCTI_CTIINEN1",
                                         "MHOST_1_CSCTI_CTIINEN2",
                                         "MHOST_1_CSCTI_CTIINEN3",
                                         "MHOST_1_CSCTI_CTIINEN4",
                                         "MHOST_1_CSCTI_CTIINEN5",
                                         "MHOST_1_CSCTI_CTIINEN6",
                                         "MHOST_1_CSCTI_CTIINEN7",
                                         "MHOST_1_CSCTI_CTIINTACK",
                                         "MHOST_1_CSCTI_CTIOUTEN0",
                                         "MHOST_1_CSCTI_CTIOUTEN1",
                                         "MHOST_1_CSCTI_CTIOUTEN2",
                                         "MHOST_1_CSCTI_CTIOUTEN3",
                                         "MHOST_1_CSCTI_CTIOUTEN4",
                                         "MHOST_1_CSCTI_CTIOUTEN5",
                                         "MHOST_1_CSCTI_CTIOUTEN6",
                                         "MHOST_1_CSCTI_CTIOUTEN7",
                                         "MHOST_1_CSCTI_CTITRIGINSTATUS",
                                         "MHOST_1_CSCTI_CTITRIGOUTSTATUS",
                                         "MHOST_1_CSCTI_DEVID",
                                         "MHOST_1_CSCTI_DEVTYPE",
                                         "MHOST_1_CSCTI_ITCHIN",
                                         "MHOST_1_CSCTI_ITCHINACK",
                                         "MHOST_1_CSCTI_ITCHOUT",
                                         "MHOST_1_CSCTI_ITCHOUTACK",
                                         "MHOST_1_CSCTI_ITCTRL",
                                         "MHOST_1_CSCTI_ITTRIGIN",
                                         "MHOST_1_CSCTI_ITTRIGINACK",
                                         "MHOST_1_CSCTI_ITTRIGOUT",
                                         "MHOST_1_CSCTI_ITTRIGOUTACK",
                                         "MHOST_1_CSCTI_LAR",
                                         "MHOST_1_CSCTI_LSR",
                                         "MHOST_1_CSCTI_PERIPHID0",
                                         "MHOST_1_CSCTI_PERIPHID1",
                                         "MHOST_1_CSCTI_PERIPHID2",
                                         "MHOST_1_CSCTI_PERIPHID3",
                                         "MHOST_1_CSCTI_PERIPHID4",
                                         "MHOST_1_EVENTBUS_ECC_ERR_INTR_ENABLE",
                                         "MHOST_1_EVENTBUS_ECC_ERR_INTR_STATUS",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN22",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN23",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN24",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN25",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN26",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN27",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN33",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN34",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN37",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN38",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN39",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN40",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN41",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN42",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN43",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN44",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN45",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN46",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN47",
                                         "MHOST_1_EVENTBUS_ECC_ERR_PIN48",
                                         "MHOST_1_GICTR_REGS_GIC_CMD",
                                         "MHOST_1_GICTR_REGS_GIC_CONFIG",
                                         "MHOST_1_GICTR_REGS_GIC_FIQ_LAT0",
                                         "MHOST_1_GICTR_REGS_GIC_FIQ_LAT1",
                                         "MHOST_1_GICTR_REGS_GIC_IRQ_LAT0",
                                         "MHOST_1_GICTR_REGS_GIC_IRQ_LAT1",
                                         "MHOST_1_GICTR_REGS_GIC_OUTIDS",
                                         "MHOST_1_GICTR_REGS_GIC_STATUS",
                                         "MHOST_1_MEM_TM_CTRL_0",
                                         "MHOST_1_MEM_TM_CTRL_1",
                                         "MHOST_1_MEM_TM_CTRL_2",
                                         "MHOST_1_MEM_TM_CTRL_3",
                                         "MHOST_1_MEM_TM_CTRL_4",
                                         "MHOST_1_MEM_TM_CTRL_5",
                                         "MHOST_1_MEM_TM_CTRL_6",
                                         "MHOST_1_MEM_TM_CTRL_7",
                                         "MHOST_1_MEM_TM_CTRL_8",
                                         "MHOST_1_MEM_TM_CTRL_9",
                                         "MHOST_1_MEM_TM_CTRL_10",
                                         "MHOST_1_MEM_TM_CTRL_11",
                                         "MHOST_1_MEM_TM_CTRL_12",
                                         "MHOST_1_MEM_TM_CTRL_13",
                                         "MHOST_1_MHOST_DEBUG_CTRL",
                                         "MHOST_1_MHOST_INTR_MASK_0",
                                         "MHOST_1_MHOST_INTR_MASK_1",
                                         "MHOST_1_MHOST_INTR_MASK_2",
                                         "MHOST_1_MHOST_INTR_MASK_3",
                                         "MHOST_1_MHOST_INTR_MASK_4",
                                         "MHOST_1_MHOST_INTR_MASK_5",
                                         "MHOST_1_MHOST_INTR_MASK_6",
                                         "MHOST_1_MHOST_INTR_MASK_7",
                                         "MHOST_1_MHOST_INTR_STATUS_0",
                                         "MHOST_1_MHOST_INTR_STATUS_1",
                                         "MHOST_1_MHOST_INTR_STATUS_2",
                                         "MHOST_1_MHOST_INTR_STATUS_3",
                                         "MHOST_1_MHOST_INTR_STATUS_4",
                                         "MHOST_1_MHOST_INTR_STATUS_5",
                                         "MHOST_1_MHOST_INTR_STATUS_6",
                                         "MHOST_1_MHOST_INTR_STATUS_7",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_0",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_1",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_2",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_3",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_4",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_5",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_6",
                                         "MHOST_1_MHOST_RAW_INTR_STATUS_7",
                                         "MHOST_1_MHOST_STRAP_STATUS",
                                         "MHOST_1_PCIE64B_ACCESS_MSB_31TO24",
                                         "MHOST_1_PCIE64B_ACCESS_MSB_63TO32",
                                         "MHOST_1_SW_STM_REGS_R_CONFIG",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN00",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN01",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN02",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN03",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN04",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN05",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN06",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN07",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN08",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN09",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN10",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN11",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN12",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN13",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN14",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN15",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN16",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN17",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN18",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN19",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN20",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN21",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN22",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN23",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN24",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN25",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN26",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN27",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN28",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN29",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN30",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN31",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN32",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN33",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN34",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN35",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN36",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN37",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN38",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN39",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN40",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN41",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN42",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN43",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN44",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN45",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN46",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN47",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN48",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN49",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN50",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN51",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN52",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN53",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN54",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN55",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN56",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN57",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN58",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN59",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN60",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN61",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN62",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN63",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN64",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN65",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN66",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN67",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN68",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN69",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN70",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN71",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN72",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN73",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN74",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN75",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN76",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN77",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN78",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN79",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN80",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN81",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN82",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN83",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN84",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN85",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN86",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN87",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN88",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN89",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN90",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN91",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN92",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN93",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN94",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN95",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN96",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN97",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN98",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN99",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANED",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN00",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN01",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN02",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN03",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN04",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN05",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN06",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN07",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN08",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN09",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN10",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN11",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN12",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN13",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN14",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN15",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN16",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN17",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN18",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN19",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN20",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN21",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN22",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN23",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN24",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN25",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN26",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN27",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN28",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN29",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN30",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN31",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN32",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN33",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN34",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN35",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN36",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN37",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN38",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN39",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN40",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN41",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN42",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN43",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN44",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN45",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN46",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN47",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN48",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN49",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN50",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN51",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN52",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN53",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN54",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN55",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN56",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN57",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN58",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN59",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN60",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN61",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN62",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN63",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN64",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN65",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN66",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN67",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN68",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN69",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN70",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN71",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN72",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN73",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN74",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN75",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN76",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN77",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN78",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN79",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN80",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN81",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN82",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN83",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN84",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN85",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN86",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN87",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN88",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN89",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN90",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN91",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN92",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN93",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN94",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN95",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN96",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN97",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN98",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN99",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANED",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN00",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN01",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN02",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN03",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN04",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN05",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN06",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN07",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN08",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN09",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN10",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN11",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN12",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN13",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN14",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN15",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN16",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN17",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN18",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN19",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN20",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN21",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN22",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN23",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN24",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN25",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN26",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN27",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN28",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN29",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN30",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN31",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN32",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN33",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN34",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN35",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN36",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN37",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN38",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN39",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN40",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN41",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN42",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN43",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN44",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN45",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN46",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN47",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN48",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN49",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN50",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN51",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN52",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN53",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN54",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN55",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN56",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN57",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN58",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN59",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN60",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN61",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN62",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN63",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN64",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN65",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN66",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN67",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN68",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN69",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN70",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN71",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN72",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN73",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN74",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN75",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN76",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN77",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN78",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN79",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN80",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN81",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN82",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN83",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN84",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN85",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN86",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN87",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN88",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN89",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN90",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN91",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN92",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN93",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN94",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN95",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN96",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN97",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN98",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN99",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9A",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9B",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9C",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9D",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9E",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9F",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANED",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEF",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF0",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF1",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF2",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF3",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF4",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF5",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF6",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF7",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF8",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF9",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFA",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFB",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFC",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFD",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFE",
                                         "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFF",
                                         "MHOST_1_TRACE_GLB_ACK",
                                         "MHOST_1_TRACE_GLB_REQ_CMD",
                                         "MHOST_TIM_TIMER1BGLOAD",
                                         "MHOST_TIM_TIMER1CONTROL",
                                         "MHOST_TIM_TIMER1INTCLR",
                                         "MHOST_TIM_TIMER1LOAD",
                                         "MHOST_TIM_TIMER1MIS",
                                         "MHOST_TIM_TIMER1RIS",
                                         "MHOST_TIM_TIMER1VALUE",
                                         "MHOST_TIM_TIMER2BGLOAD",
                                         "MHOST_TIM_TIMER2CONTROL",
                                         "MHOST_TIM_TIMER2INTCLR",
                                         "MHOST_TIM_TIMER2LOAD",
                                         "MHOST_TIM_TIMER2MIS",
                                         "MHOST_TIM_TIMER2RIS",
                                         "MHOST_TIM_TIMER2VALUE",
                                         "MHOST_TIM_TIMERITCR",
                                         "MHOST_TIM_TIMERITOP",
                                         "MHOST_TIM_TIMERPCELLID0",
                                         "MHOST_TIM_TIMERPCELLID1",
                                         "MHOST_TIM_TIMERPCELLID2",
                                         "MHOST_TIM_TIMERPCELLID3",
                                         "MHOST_TIM_TIMERPERIPHID0",
                                         "MHOST_TIM_TIMERPERIPHID1",
                                         "MHOST_TIM_TIMERPERIPHID2",
                                         "MHOST_TIM_TIMERPERIPHID3",
                                         "MHOST_UART_CPR",
                                         "MHOST_UART_CTR",
                                         "MHOST_UART_DLH_IER",
                                         "MHOST_UART_DMASA",
                                         "MHOST_UART_FAR",
                                         "MHOST_UART_HTX",
                                         "MHOST_UART_IIR_FCR",
                                         "MHOST_UART_LCR",
                                         "MHOST_UART_LPDLH",
                                         "MHOST_UART_LPDLL",
                                         "MHOST_UART_LSR",
                                         "MHOST_UART_MCR",
                                         "MHOST_UART_MSR",
                                         "MHOST_UART_RBR_THR_DLL",
                                         "MHOST_UART_RFL",
                                         "MHOST_UART_RFW",
                                         "MHOST_UART_SBCR",
                                         "MHOST_UART_SCR",
                                         "MHOST_UART_SDMAM",
                                         "MHOST_UART_SFE",
                                         "MHOST_UART_SRBR_STHR0",
                                         "MHOST_UART_SRBR_STHR1",
                                         "MHOST_UART_SRBR_STHR2",
                                         "MHOST_UART_SRBR_STHR3",
                                         "MHOST_UART_SRBR_STHR4",
                                         "MHOST_UART_SRBR_STHR5",
                                         "MHOST_UART_SRBR_STHR6",
                                         "MHOST_UART_SRBR_STHR7",
                                         "MHOST_UART_SRBR_STHR8",
                                         "MHOST_UART_SRBR_STHR9",
                                         "MHOST_UART_SRBR_STHR10",
                                         "MHOST_UART_SRBR_STHR11",
                                         "MHOST_UART_SRBR_STHR12",
                                         "MHOST_UART_SRBR_STHR13",
                                         "MHOST_UART_SRBR_STHR14",
                                         "MHOST_UART_SRBR_STHR15",
                                         "MHOST_UART_SRR",
                                         "MHOST_UART_SRT",
                                         "MHOST_UART_SRTS",
                                         "MHOST_UART_STET",
                                         "MHOST_UART_TFL",
                                         "MHOST_UART_TFR",
                                         "MHOST_UART_UCV",
                                         "MHOST_UART_USR",
                                         "MHOST_VICADDRESS",
                                         "MHOST_VICFIQSTATUS",
                                         "MHOST_VICINTENABLE",
                                         "MHOST_VICINTENCLEAR",
                                         "MHOST_VICINTSELECT",
                                         "MHOST_VICIRQSTATUS",
                                         "MHOST_VICPCELLID0",
                                         "MHOST_VICPCELLID1",
                                         "MHOST_VICPCELLID2",
                                         "MHOST_VICPCELLID3",
                                         "MHOST_VICPERIPHID0",
                                         "MHOST_VICPERIPHID1",
                                         "MHOST_VICPERIPHID2",
                                         "MHOST_VICPERIPHID3",
                                         "MHOST_VICPRIORITYDAISY",
                                         "MHOST_VICPROTECTION",
                                         "MHOST_VICRAWINTR",
                                         "MHOST_VICSOFTINT",
                                         "MHOST_VICSOFTINTCLEAR",
                                         "MHOST_VICSWPRIORITYMASK",
                                         "MHOST_VICVECTADDR0",
                                         "MHOST_VICVECTADDR1",
                                         "MHOST_VICVECTADDR2",
                                         "MHOST_VICVECTADDR3",
                                         "MHOST_VICVECTADDR4",
                                         "MHOST_VICVECTADDR5",
                                         "MHOST_VICVECTADDR6",
                                         "MHOST_VICVECTADDR7",
                                         "MHOST_VICVECTADDR8",
                                         "MHOST_VICVECTADDR9",
                                         "MHOST_VICVECTADDR10",
                                         "MHOST_VICVECTADDR11",
                                         "MHOST_VICVECTADDR12",
                                         "MHOST_VICVECTADDR13",
                                         "MHOST_VICVECTADDR14",
                                         "MHOST_VICVECTADDR15",
                                         "MHOST_VICVECTADDR16",
                                         "MHOST_VICVECTADDR17",
                                         "MHOST_VICVECTADDR18",
                                         "MHOST_VICVECTADDR19",
                                         "MHOST_VICVECTADDR20",
                                         "MHOST_VICVECTADDR21",
                                         "MHOST_VICVECTADDR22",
                                         "MHOST_VICVECTADDR23",
                                         "MHOST_VICVECTADDR24",
                                         "MHOST_VICVECTADDR25",
                                         "MHOST_VICVECTADDR26",
                                         "MHOST_VICVECTADDR27",
                                         "MHOST_VICVECTADDR28",
                                         "MHOST_VICVECTADDR29",
                                         "MHOST_VICVECTADDR30",
                                         "MHOST_VICVECTADDR31",
                                         "MHOST_VICVECTPRIORITY0",
                                         "MHOST_VICVECTPRIORITY1",
                                         "MHOST_VICVECTPRIORITY2",
                                         "MHOST_VICVECTPRIORITY3",
                                         "MHOST_VICVECTPRIORITY4",
                                         "MHOST_VICVECTPRIORITY5",
                                         "MHOST_VICVECTPRIORITY6",
                                         "MHOST_VICVECTPRIORITY7",
                                         "MHOST_VICVECTPRIORITY8",
                                         "MHOST_VICVECTPRIORITY9",
                                         "MHOST_VICVECTPRIORITY10",
                                         "MHOST_VICVECTPRIORITY11",
                                         "MHOST_VICVECTPRIORITY12",
                                         "MHOST_VICVECTPRIORITY13",
                                         "MHOST_VICVECTPRIORITY14",
                                         "MHOST_VICVECTPRIORITY15",
                                         "MHOST_VICVECTPRIORITY16",
                                         "MHOST_VICVECTPRIORITY17",
                                         "MHOST_VICVECTPRIORITY18",
                                         "MHOST_VICVECTPRIORITY19",
                                         "MHOST_VICVECTPRIORITY20",
                                         "MHOST_VICVECTPRIORITY21",
                                         "MHOST_VICVECTPRIORITY22",
                                         "MHOST_VICVECTPRIORITY23",
                                         "MHOST_VICVECTPRIORITY24",
                                         "MHOST_VICVECTPRIORITY25",
                                         "MHOST_VICVECTPRIORITY26",
                                         "MHOST_VICVECTPRIORITY27",
                                         "MHOST_VICVECTPRIORITY28",
                                         "MHOST_VICVECTPRIORITY29",
                                         "MHOST_VICVECTPRIORITY30",
                                         "MHOST_VICVECTPRIORITY31",
                                         "MHOST_WDT_WDOGCONTROL",
                                         "MHOST_WDT_WDOGINTCLR",
                                         "MHOST_WDT_WDOGITCR",
                                         "MHOST_WDT_WDOGITOP",
                                         "MHOST_WDT_WDOGLOAD",
                                         "MHOST_WDT_WDOGLOCK",
                                         "MHOST_WDT_WDOGMIS",
                                         "MHOST_WDT_WDOGPCELLID0",
                                         "MHOST_WDT_WDOGPCELLID1",
                                         "MHOST_WDT_WDOGPCELLID2",
                                         "MHOST_WDT_WDOGPCELLID3",
                                         "MHOST_WDT_WDOGPERIPHID0",
                                         "MHOST_WDT_WDOGPERIPHID1",
                                         "MHOST_WDT_WDOGPERIPHID2",
                                         "MHOST_WDT_WDOGPERIPHID3",
                                         "MHOST_WDT_WDOGRIS",
                                         "MHOST_WDT_WDOGVALUE",
                                         "MIIM_CH0_ADDRESS",
                                         "MIIM_CH0_CONTROL",
                                         "MIIM_CH0_PARAMS",
                                         "MIIM_CH0_STATUS",
                                         "MIIM_CH1_ADDRESS",
                                         "MIIM_CH1_CONTROL",
                                         "MIIM_CH1_PARAMS",
                                         "MIIM_CH1_STATUS",
                                         "MIIM_CH2_ADDRESS",
                                         "MIIM_CH2_CONTROL",
                                         "MIIM_CH2_PARAMS",
                                         "MIIM_CH2_STATUS",
                                         "MIIM_CH3_ADDRESS",
                                         "MIIM_CH3_CONTROL",
                                         "MIIM_CH3_PARAMS",
                                         "MIIM_CH3_STATUS",
                                         "MIIM_COMMON_CONTROL",
                                         "MIIM_DMA_CH0_CONFIG",
                                         "MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS",
                                         "MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESS",
                                         "MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESS",
                                         "MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMS",
                                         "MIIM_DMA_CH0_DST_HOST_ADDRESS",
                                         "MIIM_DMA_CH0_SRC_HOST_ADDRESS",
                                         "MIIM_DMA_CH0_STATUS",
                                         "MIIM_DMA_CH1_CONFIG",
                                         "MIIM_DMA_CH1_CURR_DST_HOST_ADDRESS",
                                         "MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESS",
                                         "MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESS",
                                         "MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMS",
                                         "MIIM_DMA_CH1_DST_HOST_ADDRESS",
                                         "MIIM_DMA_CH1_SRC_HOST_ADDRESS",
                                         "MIIM_DMA_CH1_STATUS",
                                         "MIIM_INTERRUPT_ENABLE",
                                         "MIIM_INTERRUPT_STATUS",
                                         "MIIM_INT_PHY_LINK_STATUS0",
                                         "MIIM_INT_PHY_LINK_STATUS1",
                                         "MIIM_INT_PHY_LINK_STATUS2",
                                         "MIIM_INT_PHY_LINK_STATUS3",
                                         "MIIM_INT_PHY_LINK_STATUS4",
                                         "MIIM_INT_PHY_LINK_STATUS5",
                                         "MIIM_INT_PHY_LINK_STATUS6",
                                         "MIIM_INT_PHY_LINK_STATUS7",
                                         "MIIM_LINK_SCAN_STATUS0",
                                         "MIIM_LINK_SCAN_STATUS1",
                                         "MIIM_LINK_SCAN_STATUS2",
                                         "MIIM_LINK_SCAN_STATUS3",
                                         "MIIM_LINK_SCAN_STATUS4",
                                         "MIIM_LINK_SCAN_STATUS5",
                                         "MIIM_LINK_SCAN_STATUS6",
                                         "MIIM_LINK_SCAN_STATUS7",
                                         "MIIM_LINK_SCAN_STATUS8",
                                         "MIIM_LINK_SCAN_STATUS9",
                                         "MIIM_RING0_CONTROL",
                                         "MIIM_RING1_CONTROL",
                                         "MIIM_RING2_CONTROL",
                                         "MIIM_RING3_CONTROL",
                                         "MIIM_RING4_CONTROL",
                                         "MIIM_RING5_CONTROL",
                                         "MIIM_RING6_CONTROL",
                                         "MIIM_RING7_CONTROL",
                                         "MRPS_ECC_1B_ERR_CNT",
                                         "MRPS_ECC_2B_ERR_CNT",
                                         "MRPS_ECC_ERR_1B_INITIATE",
                                         "MRPS_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "MRPS_ECC_ERR_2B_INITIATE",
                                         "MRPS_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "MRPS_ECC_INTERRUPT_REGISTER",
                                         "MRPS_ECC_INTERRUPT_REGISTER_MASK",
                                         "MRPS_ECC_INTERRUPT_REGISTER_TEST",
                                         "MRPS_EGR_ENG_ADDR_RANGE",
                                         "MRPS_EGR_ENG_FILTER",
                                         "MRPS_EGR_ENG_GLOBAL_SETTINGS",
                                         "MRPS_EGR_ENG_IN_COLOR_MAP",
                                         "MRPS_EGR_ENG_RND_SETTINGS",
                                         "MRPS_EGR_ENG_STAT_CTR",
                                         "MRPS_EGR_ENG_STAT_SETTINGS",
                                         "MRPS_EGR_ENG_WRAP_INTERRUPT_REGISTER",
                                         "MRPS_EGR_ENG_WRAP_INTERRUPT_REGISTER_MASK",
                                         "MRPS_EGR_ENG_WRAP_INTERRUPT_REGISTER_TEST",
                                         "MRPS_EGR_GENERAL_SETTINGS",
                                         "MRPS_EGR_IN_COLOR_CTR",
                                         "MRPS_EGR_LAST_RX_CMD",
                                         "MRPS_EGR_OUT_COLOR_CTR",
                                         "MRPS_EGR_WRAP_ERR_INDEX",
                                         "MRPS_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "MRPS_ERROR_INITIATION_DATA",
                                         "MRPS_GLOBAL_MEM_OPTIONS",
                                         "MRPS_GTIMER_CONFIGURATION",
                                         "MRPS_GTIMER_CYCLE",
                                         "MRPS_INDIRECT_COMMAND",
                                         "MRPS_INDIRECT_COMMAND_ADDRESS",
                                         "MRPS_INDIRECT_COMMAND_RD_DATA",
                                         "MRPS_INDIRECT_COMMAND_WIDE_MEM",
                                         "MRPS_INDIRECT_COMMAND_WR_DATA",
                                         "MRPS_INDIRECT_FORCE_BUBBLE",
                                         "MRPS_ING_ENG_ADDR_RANGE",
                                         "MRPS_ING_ENG_FILTER",
                                         "MRPS_ING_ENG_GLBL_PTR_EXP_SETTINGS",
                                         "MRPS_ING_ENG_GLOBAL_SETTINGS",
                                         "MRPS_ING_ENG_IN_COLOR_MAP",
                                         "MRPS_ING_ENG_RND_SETTINGS",
                                         "MRPS_ING_ENG_STAT_CTR",
                                         "MRPS_ING_ENG_STAT_SETTINGS",
                                         "MRPS_ING_ENG_WRAP_INTERRUPT_REGISTER",
                                         "MRPS_ING_ENG_WRAP_INTERRUPT_REGISTER_MASK",
                                         "MRPS_ING_ENG_WRAP_INTERRUPT_REGISTER_TEST",
                                         "MRPS_ING_GENERAL_SETTINGS",
                                         "MRPS_ING_GLBL_ENG_FILTER",
                                         "MRPS_ING_GLBL_ENG_GLOBAL_SETTINGS",
                                         "MRPS_ING_GLBL_ENG_IN_BLACK_COLOR_CTR",
                                         "MRPS_ING_GLBL_ENG_IN_COLOR_MAP",
                                         "MRPS_ING_GLBL_ENG_IN_RED_COLOR_CTR",
                                         "MRPS_ING_GLBL_ENG_RND_SETTINGS",
                                         "MRPS_ING_GLBL_PTR_MAP",
                                         "MRPS_ING_IN_COLOR_CTR",
                                         "MRPS_ING_LAST_RX_CMD",
                                         "MRPS_ING_OUT_COLOR_CTR",
                                         "MRPS_ING_WRAP_ERR_INDEX",
                                         "MRPS_INIT_SEQ_ON_STATUS",
                                         "MRPS_INTERRUPT_MASK_REGISTER",
                                         "MRPS_INTERRUPT_REGISTER",
                                         "MRPS_INTERRUPT_REGISTER_TEST",
                                         "MRPS_REG_0282",
                                         "MRPS_RESERVED_MIRROR_ADDR",
                                         "MRPS_RESERVED_MTCD",
                                         "MRPS_RESERVED_MTCP",
                                         "MRPS_RESERVED_SPARE_0",
                                         "MRPS_RESERVED_SPARE_1",
                                         "MRPS_RESERVED_SPARE_2",
                                         "MRPS_RESERVED_SPARE_3",
                                         "MRPS_SBUS_BROADCAST_ID",
                                         "MRPS_SBUS_LAST_IN_CHAIN",
                                         "MTM_DBG_EGR_0_LAST_MCDB_ADDR",
                                         "MTM_DBG_EGR_1_LAST_MCDB_ADDR",
                                         "MTM_DBG_EQP_0_LAST_MCDB_ADDR",
                                         "MTM_DBG_EQP_1_LAST_MCDB_ADDR",
                                         "MTM_DBG_ING_0_LAST_MCDB_ADDR",
                                         "MTM_DBG_ING_1_LAST_MCDB_ADDR",
                                         "MTM_ECC_1B_ERR_CNT",
                                         "MTM_ECC_2B_ERR_CNT",
                                         "MTM_ECC_ERR_1B_INITIATE",
                                         "MTM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "MTM_ECC_ERR_2B_INITIATE",
                                         "MTM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "MTM_ECC_INTERRUPT_REGISTER",
                                         "MTM_ECC_INTERRUPT_REGISTER_MASK",
                                         "MTM_ECC_INTERRUPT_REGISTER_TEST",
                                         "MTM_EGR_0_MCH_MCDB_REQUESTS_CTR",
                                         "MTM_EGR_0_MCH_REPLICATION_DISCARD_CTR",
                                         "MTM_EGR_0_MCL_MCDB_REQUESTS_CTR",
                                         "MTM_EGR_0_MCL_REPLICATION_DISCARD_CTR",
                                         "MTM_EGR_0_TDM_MCDB_REQUESTS_CTR",
                                         "MTM_EGR_0_TDM_REPLICATION_DISCARD_CTR",
                                         "MTM_EGR_0_UC_MCDB_REQUESTS_CTR",
                                         "MTM_EGR_0_UC_REPLICATION_DISCARD_CTR",
                                         "MTM_EGR_1_MCH_MCDB_REQUESTS_CTR",
                                         "MTM_EGR_1_MCH_REPLICATION_DISCARD_CTR",
                                         "MTM_EGR_1_MCL_MCDB_REQUESTS_CTR",
                                         "MTM_EGR_1_MCL_REPLICATION_DISCARD_CTR",
                                         "MTM_EGR_1_TDM_MCDB_REQUESTS_CTR",
                                         "MTM_EGR_1_TDM_REPLICATION_DISCARD_CTR",
                                         "MTM_EGR_1_UC_MCDB_REQUESTS_CTR",
                                         "MTM_EGR_1_UC_REPLICATION_DISCARD_CTR",
                                         "MTM_EGR_ENG_DISABLE",
                                         "MTM_EGR_ERR_MAX_REPLICATION_MCID",
                                         "MTM_EGR_INVALID_CUD",
                                         "MTM_EGR_MAX_REPLICATIONS",
                                         "MTM_EGR_MCDB_BIER_OFFSET",
                                         "MTM_EGR_MCDB_OFFSET",
                                         "MTM_EG_ERR_REPLICATION_EMPTY_MCID",
                                         "MTM_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "MTM_EQP_0_MCDB_REQUESTS_CTR",
                                         "MTM_EQP_1_MCDB_REQUESTS_CTR",
                                         "MTM_EQP_MCDB_BIER_OFFSET",
                                         "MTM_ERROR_INITIATION_DATA",
                                         "MTM_GLOBAL_MEM_OPTIONS",
                                         "MTM_GTIMER_CONFIGURATION",
                                         "MTM_GTIMER_CYCLE",
                                         "MTM_INDIRECT_COMMAND",
                                         "MTM_INDIRECT_COMMAND_ADDRESS",
                                         "MTM_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "MTM_INDIRECT_COMMAND_RD_DATA",
                                         "MTM_INDIRECT_COMMAND_WIDE_MEM",
                                         "MTM_INDIRECT_COMMAND_WR_DATA",
                                         "MTM_INDIRECT_FORCE_BUBBLE",
                                         "MTM_ING_0_MCH_MCDB_REQUESTS_CTR",
                                         "MTM_ING_0_MCH_REPLICATION_DISCARD_CTR",
                                         "MTM_ING_0_MCL_MCDB_REQUESTS_CTR",
                                         "MTM_ING_0_MCL_REPLICATION_DISCARD_CTR",
                                         "MTM_ING_1_MCH_MCDB_REQUESTS_CTR",
                                         "MTM_ING_1_MCH_REPLICATION_DISCARD_CTR",
                                         "MTM_ING_1_MCL_MCDB_REQUESTS_CTR",
                                         "MTM_ING_1_MCL_REPLICATION_DISCARD_CTR",
                                         "MTM_ING_ENG_DISABLE",
                                         "MTM_ING_ERR_MAX_REPLICATION_MCID",
                                         "MTM_ING_ERR_REPLICATION_EMPTY_MCID",
                                         "MTM_ING_INVALID_CUD",
                                         "MTM_ING_MAX_REPLICATIONS",
                                         "MTM_ING_MCDB_BIER_OFFSET",
                                         "MTM_ING_MCDB_OFFSET",
                                         "MTM_INTERRUPT_MASK_REGISTER",
                                         "MTM_INTERRUPT_REGISTER",
                                         "MTM_INTERRUPT_REGISTER_TEST",
                                         "MTM_MCDB_BANK_COLLISION_CTR",
                                         "MTM_PCMI_0",
                                         "MTM_PCMI_1",
                                         "MTM_PCMI_2",
                                         "MTM_PCMI_3",
                                         "MTM_PCMI_4",
                                         "MTM_PCMI_0_S",
                                         "MTM_PCMI_0_T",
                                         "MTM_PCMI_1_S",
                                         "MTM_PCMI_1_T",
                                         "MTM_PCMI_2_S",
                                         "MTM_PCMI_2_T",
                                         "MTM_PCMI_3_S",
                                         "MTM_PCMI_3_T",
                                         "MTM_PCMI_4_S",
                                         "MTM_PCMI_4_T",
                                         "MTM_RESERVED_MIRROR_ADDR",
                                         "MTM_RESERVED_MTCD",
                                         "MTM_RESERVED_MTCP",
                                         "MTM_RESERVED_SPARE_0",
                                         "MTM_RESERVED_SPARE_1",
                                         "MTM_RESERVED_SPARE_2",
                                         "MTM_RESERVED_SPARE_3",
                                         "MTM_SBUS_BROADCAST_ID",
                                         "MTM_SBUS_LAST_IN_CHAIN",
                                         "MTM_X_4_BITMAP_FORMAT",
                                         "NMG_ADDITIONAL_RESETS",
                                         "NMG_AUTO_DOC_NAME_1",
                                         "NMG_AUTO_DOC_NAME_8",
                                         "NMG_AUTO_DOC_NAME_12",
                                         "NMG_AUTO_DOC_NAME_16",
                                         "NMG_AUTO_DOC_NAME_20",
                                         "NMG_AUTO_DOC_NAME_24",
                                         "NMG_AUTO_DOC_NAME_28",
                                         "NMG_AUTO_DOC_NAME_32",
                                         "NMG_AUTO_DOC_NAME_53",
                                         "NMG_AUTO_DOC_NAME_58",
                                         "NMG_AUTO_DOC_NAME_59",
                                         "NMG_BIST_CONTEXTS_MASK",
                                         "NMG_BIST_CONTEXT_TO_NIF_PORT_MAP",
                                         "NMG_BIST_COUNTERS_OVF",
                                         "NMG_BIST_FLOW_FIRST_DESCRIPTOR",
                                         "NMG_BIST_FLOW_SECOND_DESCRIPTOR",
                                         "NMG_BIST_GENERAL_CONFIGURATION",
                                         "NMG_BIST_RX_COUNTERS_1",
                                         "NMG_BIST_RX_COUNTERS_2",
                                         "NMG_BIST_RX_COUNTERS_3",
                                         "NMG_BIST_RX_FLOW_CNT",
                                         "NMG_BIST_RX_OK_PKT_CNT",
                                         "NMG_BIST_RX_SHAPER",
                                         "NMG_BIST_SEED",
                                         "NMG_BIST_STATUS",
                                         "NMG_BIST_TX_ADDITIONAL_COUNTER",
                                         "NMG_BIST_TX_PKT_CNT",
                                         "NMG_BIST_TX_PKT_TH",
                                         "NMG_EGQ_CRDT_BALANCE_CNT_PER_NIF_PORT",
                                         "NMG_EGQ_PORT_FOR_NIF_PORT",
                                         "NMG_EGQ_SEND_BICAST_WITH_NO_VALID",
                                         "NMG_ETH_LINK_STAUS_CHANGE",
                                         "NMG_FAP_GLOBAL_GENERAL_CFG_2",
                                         "NMG_FC_RX_PFC_CAL_LEN",
                                         "NMG_FLUSH_OR_STOP_RX_FIFO",
                                         "NMG_GTIMER_CONFIGURATION",
                                         "NMG_GTIMER_CYCLE",
                                         "NMG_HRF_RX_CONTROLLER_RSTN",
                                         "NMG_INTERRUPT_MASK_REGISTER",
                                         "NMG_INTERRUPT_REGISTER",
                                         "NMG_INTERRUPT_REGISTER_TEST",
                                         "NMG_IRE_TXI_RXI_INDICATION",
                                         "NMG_LAST_RECEIVED_FROM_EGQ_CONTROLS",
                                         "NMG_LAST_RECEIVED_FROM_EGQ_DATA",
                                         "NMG_LAST_RECEIVED_FROM_EGQ_DATA_ON_SOP",
                                         "NMG_LAST_SENT_TO_IRE_CONTROLS",
                                         "NMG_LAST_SENT_TO_IRE_DATA",
                                         "NMG_LAST_SENT_TO_IRE_DATA_ON_SOP",
                                         "NMG_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTER",
                                         "NMG_LINK_STATUS_CHANGE_INTERRUPT_REGISTER",
                                         "NMG_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TEST",
                                         "NMG_RESERVED_MIRROR_ADDR",
                                         "NMG_RESERVED_SPARE_0",
                                         "NMG_RESERVED_SPARE_1",
                                         "NMG_RESERVED_SPARE_2",
                                         "NMG_RESERVED_SPARE_3",
                                         "NMG_RX_CDU_UNIT_CONFIG",
                                         "NMG_RX_ILKN_VIRTUAL_TDM_MODE",
                                         "NMG_RX_PORTS_SRSTN",
                                         "NMG_RX_REQ_HIGH_EN",
                                         "NMG_RX_REQ_LOW_EN",
                                         "NMG_RX_REQ_LOW_RMC_EN",
                                         "NMG_RX_REQ_TDM_EN",
                                         "NMG_RX_SCH_DEBUG_CONF",
                                         "NMG_RX_SCH_DEBUG_RESULT",
                                         "NMG_SBUS_BROADCAST_ID",
                                         "NMG_SBUS_LAST_IN_CHAIN",
                                         "NMG_SIF_CFG",
                                         "NMG_SIF_EGQ_DIS_SIF_FOR_N_CYCLES_COUNTER",
                                         "NMG_SIF_EGQ_DIS_SIF_REQ",
                                         "NMG_SIF_IF_STICKY_VALUES",
                                         "NMG_SIF_IF_TABLE_TO_WIN_MACHINE",
                                         "NMG_SIF_LAST_SENT_CONTROLS",
                                         "NMG_SIF_LAST_SENT_DATA",
                                         "NMG_SIF_LAST_SENT_DATA_ON_SOP",
                                         "NMG_SIF_MAP_TABLE",
                                         "NMG_SIF_MISS_EOP_ERR_COUNTER",
                                         "NMG_SIF_MISS_SOP_ERR_COUNTER",
                                         "NMG_SIF_NO_TMC_CRDT_DIS_SIF_REQ",
                                         "NMG_SIF_TOTAL_PACKETS_COUNTER",
                                         "NMG_SIF_TOTAL_PACKETS_WITH_ERR_COUNTER",
                                         "NMG_STATS_BURSTS_CNT_PORT",
                                         "NMG_STATS_OCTETS_CNT_PORT",
                                         "NMG_SYNC_ETH_CFG",
                                         "NMG_SYNC_ETH_COUNTER",
                                         "NMG_SYNC_ETH_LINK_STATUS_CHANGES",
                                         "NMG_SYNC_ETH_SQUELCH_DIS_TH_REG",
                                         "NMG_SYNC_ETH_SQUELCH_EN_TH_REG",
                                         "NMG_TXI_NOT_READY",
                                         "NMG_TXI_TDM_NOT_READY",
                                         "NMG_UNIT_LOW_RMC_EN_IS_ALL_MASKED",
                                         "OAMP_ARBITER_WEIGHT",
                                         "OAMP_BFD_DIAG_PROFILE",
                                         "OAMP_BFD_EMC_CONST",
                                         "OAMP_BFD_FLAGS_PROFILE",
                                         "OAMP_BFD_IPV4_STATIC_REGISTER",
                                         "OAMP_BFD_IPV4_UDP_SPORT",
                                         "OAMP_BFD_MPLS_UDP_SPORT",
                                         "OAMP_BFD_MY_DISCRIMINATOR_RANGE_START",
                                         "OAMP_BFD_PDU_STATIC_REGISTER",
                                         "OAMP_BFD_PWE_CW_0",
                                         "OAMP_BFD_PWE_CW_1",
                                         "OAMP_BFD_PWE_CW_2",
                                         "OAMP_BFD_PWE_CW_3",
                                         "OAMP_BFD_PWE_ROUTER_ALERT",
                                         "OAMP_BFD_REQ_INTERVAL_POINTER",
                                         "OAMP_BFD_TX_RATE",
                                         "OAMP_BFM_UDP_SRC_PORT",
                                         "OAMP_CCM_MAC_SA",
                                         "OAMP_CCM_TPID_MAP",
                                         "OAMP_CCM_TX_RATE",
                                         "OAMP_CPUPORT",
                                         "OAMP_DMA_ARBITER_WEIGHT",
                                         "OAMP_DMA_COS_MAP",
                                         "OAMP_DMA_TX_CONTROL",
                                         "OAMP_DOWN_PTCH",
                                         "OAMP_DROPPED_EVENTS_COUNT",
                                         "OAMP_ECC_1B_ERR_CNT",
                                         "OAMP_ECC_2B_ERR_CNT",
                                         "OAMP_ECC_ERR_1B_INITIATE",
                                         "OAMP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "OAMP_ECC_ERR_2B_INITIATE",
                                         "OAMP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "OAMP_ECC_INTERRUPT_REGISTER",
                                         "OAMP_ECC_INTERRUPT_REGISTER_MASK",
                                         "OAMP_ECC_INTERRUPT_REGISTER_TEST",
                                         "OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT",
                                         "OAMP_ERROR_INITIATION_DATA",
                                         "OAMP_ETH_MAID_MISS_INFO",
                                         "OAMP_ETH_MDL_MISS_INFO",
                                         "OAMP_ETH_OAM_CONTROL",
                                         "OAMP_ETH_PERIOD_MISS_INFO",
                                         "OAMP_FAP_GLOBAL_SYS_HEADER_CFG",
                                         "OAMP_FLEX_CRC_MISS_INFO",
                                         "OAMP_GACH_CHAN_TYPES",
                                         "OAMP_GLOBAL_MEM_OPTIONS",
                                         "OAMP_GTIMER_CONFIGURATION",
                                         "OAMP_GTIMER_CYCLE",
                                         "OAMP_HEADER_CONFIG",
                                         "OAMP_ICC_MAP_REG_1",
                                         "OAMP_ICC_MAP_REG_2",
                                         "OAMP_INDIRECT_COMMAND",
                                         "OAMP_INDIRECT_COMMAND_ADDRESS",
                                         "OAMP_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "OAMP_INDIRECT_COMMAND_RD_DATA",
                                         "OAMP_INDIRECT_COMMAND_WIDE_MEM",
                                         "OAMP_INDIRECT_COMMAND_WR_DATA",
                                         "OAMP_INDIRECT_FORCE_BUBBLE",
                                         "OAMP_INTERFACE_STAT_TLV",
                                         "OAMP_INTERRUPT_MASK_REGISTER",
                                         "OAMP_INTERRUPT_MESSAGE",
                                         "OAMP_INTERRUPT_REGISTER",
                                         "OAMP_INTERRUPT_REGISTER_TEST",
                                         "OAMP_IPV4_SRC_ADDR_SELECT",
                                         "OAMP_IPV4_TOS_TTL_SELECT",
                                         "OAMP_LMM_DA_OUI",
                                         "OAMP_LOCAL_MEP_ACCESS_PERMISSIONS",
                                         "OAMP_LOCAL_R_MEP_ACCESS_PERMISSIONS",
                                         "OAMP_MAP_OAM_ID",
                                         "OAMP_MDB_APP_DB",
                                         "OAMP_MDB_IF_0_ACCESS_PERMISSIONS",
                                         "OAMP_MDB_IF_1_ACCESS_PERMISSIONS",
                                         "OAMP_MEP_DB_FULL_ENTRY_THRESHOLD",
                                         "OAMP_MIN_NET_PKT_SIZE",
                                         "OAMP_MODE_REGISTER",
                                         "OAMP_MPLS_PWE_PROFILE",
                                         "OAMP_MY_DISC_MISS_INFO",
                                         "OAMP_NUMBER_OF_RMEPS",
                                         "OAMP_OPCODE_CONFIG",
                                         "OAMP_OPCODE_FOR_COUNT",
                                         "OAMP_OPCODE_INFO",
                                         "OAMP_PARITY_ERR_CNT",
                                         "OAMP_PAR_ERR_INITIATE",
                                         "OAMP_PAR_ERR_MEM_MASK",
                                         "OAMP_PER_MEP_PROFILE_RX_COUNTER_CFG",
                                         "OAMP_PER_MEP_PROFILE_TX_COUNTER_CFG",
                                         "OAMP_PE_CONST",
                                         "OAMP_PE_FEM_MAP",
                                         "OAMP_PE_INST",
                                         "OAMP_PE_PROF",
                                         "OAMP_PE_PTR",
                                         "OAMP_PE_STATUS_1",
                                         "OAMP_PE_STATUS_2",
                                         "OAMP_PORT_STAT_TLV",
                                         "OAMP_PROTECTION_PACKET_CONF",
                                         "OAMP_PROTECTION_PACKET_HEADER",
                                         "OAMP_PR_2_FWDDP",
                                         "OAMP_PR_2_FW_DTC",
                                         "OAMP_PUNT_EVENT_HENDLING",
                                         "OAMP_PUNT_PKT_SYS_HDR",
                                         "OAMP_REG_0127",
                                         "OAMP_REG_0129",
                                         "OAMP_REG_0165",
                                         "OAMP_REG_0167",
                                         "OAMP_RESERVED_MIRROR_ADDR",
                                         "OAMP_RESERVED_MTCD",
                                         "OAMP_RESERVED_MTCP",
                                         "OAMP_RESERVED_SPARE_0",
                                         "OAMP_RESERVED_SPARE_1",
                                         "OAMP_RESERVED_SPARE_2",
                                         "OAMP_RESERVED_SPARE_3",
                                         "OAMP_RFC_6374_DM_PDU_HEADER",
                                         "OAMP_RFC_6374_DM_PWE_CW",
                                         "OAMP_RFC_6374_IGNORED",
                                         "OAMP_RFC_6374_LM_PDU_HEADER",
                                         "OAMP_RFC_6374_LM_PWE_CW_0",
                                         "OAMP_RFC_6374_LM_PWE_CW_1",
                                         "OAMP_RMEP_PUNT_GOOD_TIMER_1",
                                         "OAMP_RMEP_PUNT_GOOD_TIMER_2",
                                         "OAMP_RMEP_PUNT_GOOD_TIMER_3",
                                         "OAMP_RMEP_PUNT_GOOD_TIMER_4",
                                         "OAMP_RMEP_PUNT_GOOD_TIMER_5",
                                         "OAMP_RMEP_PUNT_GOOD_TIMER_6",
                                         "OAMP_RMEP_PUNT_GOOD_TIMER_7",
                                         "OAMP_RSP_PKT_COUNTER",
                                         "OAMP_RXB_DEBUG",
                                         "OAMP_RXB_PKT_COUNTER",
                                         "OAMP_RX_PKT_COUNTER",
                                         "OAMP_RX_STATS_DATA_0",
                                         "OAMP_RX_STATS_DATA_1",
                                         "OAMP_RX_STATS_DATA_2",
                                         "OAMP_RX_STATS_DATA_3",
                                         "OAMP_RX_STATS_DATA_4",
                                         "OAMP_R_MEP_DB_FULL_ENTRY_THRESHOLD",
                                         "OAMP_SAT_EVC_RATE_CONTROL",
                                         "OAMP_SAT_GEN_CONFIG",
                                         "OAMP_SAT_RX_CONFIG",
                                         "OAMP_SAT_RX_STAT",
                                         "OAMP_SAT_TX_EVC_CNTR",
                                         "OAMP_SAT_TX_GEN_CNTR",
                                         "OAMP_SAT_TX_GEN_FLOW_RATE_CONTROL",
                                         "OAMP_SBUS_BROADCAST_ID",
                                         "OAMP_SBUS_LAST_IN_CHAIN",
                                         "OAMP_SD_SF_SHARE_CFG",
                                         "OAMP_SLM_CONFIG",
                                         "OAMP_SLM_MEASUREMENT_PERIOD_TIMER",
                                         "OAMP_SRC_IP_MISS_INFO",
                                         "OAMP_SRC_PORT_MISS_INFO",
                                         "OAMP_STATUS_1_REG",
                                         "OAMP_STATUS_2_REG",
                                         "OAMP_STAT_INTERRUPT_MESSAGE",
                                         "OAMP_TIMER_CONFIG",
                                         "OAMP_TRAP_CODE_MISS_INFO",
                                         "OAMP_TXM_BANK_SCAN_CONFIG",
                                         "OAMP_TXM_PKT_COUNTER",
                                         "OAMP_TXM_SLM_MEASUREMENT_PERIOD_TIMER",
                                         "OAMP_TXO_PKT_COUNTER",
                                         "OAMP_TXO_REQ_FIFO_DATA",
                                         "OAMP_TXO_REQ_STATUS",
                                         "OAMP_TX_JR_2_AS_OAM",
                                         "OAMP_UDH",
                                         "OAMP_UP_PTCH",
                                         "OAMP_VALIDITY_CHECK_STICKY",
                                         "OAMP_YOUR_DISC_MISS_INFO",
                                         "OAMP_Y_1731O_MPLSTP_GACH",
                                         "OAMP_Y_1731O_MPLSTP_GAL",
                                         "OAMP_Y_1731O_PWE_GACH",
                                         "OCB_BANKS_FULL_TH_REGISTER",
                                         "OCB_DYNAMIC_CONFIGURATION",
                                         "OCB_ECC_1B_ERR_CNT",
                                         "OCB_ECC_2B_ERR_CNT",
                                         "OCB_ECC_ERR_1B_INITIATE",
                                         "OCB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "OCB_ECC_ERR_2B_INITIATE",
                                         "OCB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "OCB_ECC_INTERRUPT_REGISTER",
                                         "OCB_ECC_INTERRUPT_REGISTER_MASK",
                                         "OCB_ECC_INTERRUPT_REGISTER_TEST",
                                         "OCB_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "OCB_ERROR_INITIATION_DATA",
                                         "OCB_FBC_BANK_INTERRUPT_REGISTER",
                                         "OCB_FBC_BANK_INTERRUPT_REGISTER_MASK",
                                         "OCB_FBC_BANK_INTERRUPT_REGISTER_TEST",
                                         "OCB_FREE_BUFFERS_STATUS_REGISTER",
                                         "OCB_FREE_ERROR",
                                         "OCB_GLOBAL_MEM_OPTIONS",
                                         "OCB_GTIMER_CONFIGURATION",
                                         "OCB_GTIMER_CYCLE",
                                         "OCB_INDIRECT_COMMAND",
                                         "OCB_INDIRECT_COMMAND_ADDRESS",
                                         "OCB_INDIRECT_COMMAND_RD_DATA",
                                         "OCB_INDIRECT_COMMAND_WIDE_MEM",
                                         "OCB_INDIRECT_COMMAND_WR_DATA",
                                         "OCB_INDIRECT_FORCE_BUBBLE",
                                         "OCB_INTERRUPT_MASK_REGISTER",
                                         "OCB_INTERRUPT_REGISTER",
                                         "OCB_INTERRUPT_REGISTER_TEST",
                                         "OCB_PCMI_0",
                                         "OCB_PCMI_1",
                                         "OCB_PCMI_2",
                                         "OCB_PCMI_3",
                                         "OCB_PCMI_4",
                                         "OCB_PCMI_0_S",
                                         "OCB_PCMI_0_T",
                                         "OCB_PCMI_1_S",
                                         "OCB_PCMI_1_T",
                                         "OCB_PCMI_2_S",
                                         "OCB_PCMI_2_T",
                                         "OCB_PCMI_3_S",
                                         "OCB_PCMI_3_T",
                                         "OCB_PCMI_4_S",
                                         "OCB_PCMI_4_T",
                                         "OCB_RESERVED_MIRROR_ADDR",
                                         "OCB_RESERVED_MTCD",
                                         "OCB_RESERVED_MTCP",
                                         "OCB_RESERVED_SPARE_0",
                                         "OCB_RESERVED_SPARE_1",
                                         "OCB_RESERVED_SPARE_2",
                                         "OCB_RESERVED_SPARE_3",
                                         "OCB_RESET_STATUS_REGISTER",
                                         "OCB_SBUS_BROADCAST_ID",
                                         "OCB_SBUS_LAST_IN_CHAIN",
                                         "OCB_STATISTICS_COUNTERS",
                                         "OLP_AUTO_DOC_NAME_0",
                                         "OLP_AUTO_DOC_NAME_1",
                                         "OLP_AUTO_DOC_NAME_2",
                                         "OLP_AUTO_DOC_NAME_3",
                                         "OLP_DSP_ENGINE_CONFIGURATION",
                                         "OLP_DSP_HEADER",
                                         "OLP_ECC_1B_ERR_CNT",
                                         "OLP_ECC_2B_ERR_CNT",
                                         "OLP_ECC_ERR_1B_INITIATE",
                                         "OLP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "OLP_ECC_ERR_2B_INITIATE",
                                         "OLP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "OLP_ECC_INTERRUPT_REGISTER",
                                         "OLP_ECC_INTERRUPT_REGISTER_MASK",
                                         "OLP_ECC_INTERRUPT_REGISTER_TEST",
                                         "OLP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "OLP_EP_TRANSACTION_COUNTER",
                                         "OLP_ERROR_INITIATION_DATA",
                                         "OLP_FAP_GLOBAL_GENERAL_CFG_1",
                                         "OLP_FAP_GLOBAL_PP_1",
                                         "OLP_FIFO_0_EVENT_COUNTER",
                                         "OLP_FIFO_1_EVENT_COUNTER",
                                         "OLP_FIFO_DMA_EVENT_COUNTER",
                                         "OLP_GLOBAL_MEM_OPTIONS",
                                         "OLP_GTIMER_CONFIGURATION",
                                         "OLP_GTIMER_CYCLE",
                                         "OLP_HEAD_OF_CPU_DSPG_CMD_FIFO",
                                         "OLP_INCOMING_BAD_PACKET_COUNTER",
                                         "OLP_INCOMING_EVENT_COUNTER",
                                         "OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER",
                                         "OLP_INCOMING_VALID_PACKET_COUNTER",
                                         "OLP_INDIRECT_COMMAND",
                                         "OLP_INDIRECT_COMMAND_ADDRESS",
                                         "OLP_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "OLP_INDIRECT_COMMAND_RD_DATA",
                                         "OLP_INDIRECT_COMMAND_WIDE_MEM",
                                         "OLP_INDIRECT_COMMAND_WR_DATA",
                                         "OLP_INDIRECT_FORCE_BUBBLE",
                                         "OLP_INTERRUPT_MASK_REGISTER",
                                         "OLP_INTERRUPT_REGISTER",
                                         "OLP_INTERRUPT_REGISTER_TEST",
                                         "OLP_IP_TRANSACTION_COUNTER",
                                         "OLP_LPBK_EVENT_COUNTER",
                                         "OLP_OUTGOING_PACKET_COUNTER",
                                         "OLP_OUTGOING_REQUEST_COUNTER",
                                         "OLP_PARITY_ERR_CNT",
                                         "OLP_PAR_ERR_INITIATE",
                                         "OLP_PAR_ERR_MEM_MASK",
                                         "OLP_PIPE_SELECT",
                                         "OLP_RESERVED_MIRROR_ADDR",
                                         "OLP_RESERVED_MTCD",
                                         "OLP_RESERVED_MTCP",
                                         "OLP_RESERVED_SPARE_0",
                                         "OLP_RESERVED_SPARE_1",
                                         "OLP_RESERVED_SPARE_2",
                                         "OLP_RESERVED_SPARE_3",
                                         "OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE",
                                         "OLP_RX_CONFIGS_DSP_IDENTIFIER",
                                         "OLP_RX_CONFIGS_GENERAL",
                                         "OLP_SBUS_BROADCAST_ID",
                                         "OLP_SBUS_LAST_IN_CHAIN",
                                         "OLP_TX_CONFIGS",
                                         "OLP_TX_CONFIGS_ARAD",
                                         "OTPC_BISR_DEBUG_DATA",
                                         "OTPC_BISR_LOAD_DONE_STATUS",
                                         "OTPC_BISR_LOAD_STATUS",
                                         "OTPC_BISR_POWER_ENABLE_EVERY_0",
                                         "OTPC_BISR_POWER_ENABLE_EVERY_1",
                                         "OTPC_BISR_POWER_ENABLE_ONCE_0",
                                         "OTPC_BISR_POWER_ENABLE_ONCE_1",
                                         "OTPC_CHIP_CONFIG_ECC_STATUS",
                                         "OTPC_MOTP_CHECKSUM_STATUS",
                                         "OTPC_OTPC_CMD_START",
                                         "OTPC_OTPC_COMMAND",
                                         "OTPC_OTPC_CPUADDR_REG",
                                         "OTPC_OTPC_CPU_DATA_0",
                                         "OTPC_OTPC_CPU_DATA_1",
                                         "OTPC_OTPC_CPU_DATA_2",
                                         "OTPC_OTPC_CPU_STATUS",
                                         "OTPC_OTPC_CPU_WRITE_REG_0",
                                         "OTPC_OTPC_CPU_WRITE_REG_1",
                                         "OTPC_OTPC_CPU_WRITE_REG_2",
                                         "OTPC_OTPC_MODE_REG",
                                         "OTPC_OTPC_SOFT_RESET_CNTRL",
                                         "OTPC_PDG_BISR_LOAD_BUSY_STATUS",
                                         "OTPC_PDG_BISR_LOAD_BUSY_STATUS_1",
                                         "OTPC_PDG_BISR_LOAD_DONE_STATUS",
                                         "OTPC_PDG_BISR_LOAD_DONE_STATUS_1",
                                         "OTPC_PDG_BISR_LOAD_GO_STATUS",
                                         "OTPC_PDG_BISR_LOAD_GO_STATUS_1",
                                         "OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS",
                                         "OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS_1",
                                         "OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS",
                                         "OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS_1",
                                         "PAXB_0_APB_ERR_EN_FOR_CFG_RD_CMPL",
                                         "PAXB_0_APB_TIMEOUT_COUNT",
                                         "PAXB_0_CFG_ADDR",
                                         "PAXB_0_CFG_DATA",
                                         "PAXB_0_CLK_CONTROL",
                                         "PAXB_0_CMICD_TO_PCIE_INTR_EN",
                                         "PAXB_0_CONFIG_IND_ADDR",
                                         "PAXB_0_CONFIG_IND_DATA",
                                         "PAXB_0_EP_LTR_CONTROL",
                                         "PAXB_0_EP_LTR_STATUS",
                                         "PAXB_0_EP_OBFF_STATUS",
                                         "PAXB_0_EP_PM_CONTROL",
                                         "PAXB_0_EP_PM_STATUS",
                                         "PAXB_0_FUNC0_IMAP2",
                                         "PAXB_0_FUNC0_IMAP0_0",
                                         "PAXB_0_FUNC0_IMAP0_1",
                                         "PAXB_0_FUNC0_IMAP0_2",
                                         "PAXB_0_FUNC0_IMAP0_3",
                                         "PAXB_0_FUNC0_IMAP0_4",
                                         "PAXB_0_FUNC0_IMAP0_5",
                                         "PAXB_0_FUNC0_IMAP0_6",
                                         "PAXB_0_FUNC0_IMAP0_7",
                                         "PAXB_0_FUNC0_IMAP0_0123_REGS_TYPE",
                                         "PAXB_0_FUNC0_IMAP0_0_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_1_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_2_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_3_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_4_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_5_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_6_UPPER",
                                         "PAXB_0_FUNC0_IMAP0_7_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_0",
                                         "PAXB_0_FUNC0_IMAP1_1",
                                         "PAXB_0_FUNC0_IMAP1_2",
                                         "PAXB_0_FUNC0_IMAP1_3",
                                         "PAXB_0_FUNC0_IMAP1_4",
                                         "PAXB_0_FUNC0_IMAP1_5",
                                         "PAXB_0_FUNC0_IMAP1_6",
                                         "PAXB_0_FUNC0_IMAP1_7",
                                         "PAXB_0_FUNC0_IMAP1_0_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_1_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_2_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_3_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_4_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_5_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_6_UPPER",
                                         "PAXB_0_FUNC0_IMAP1_7_UPPER",
                                         "PAXB_0_FUNC0_IMAP2_UPPER",
                                         "PAXB_0_FUNC0_MSIX_ADDR_RAM_ECC_LOG",
                                         "PAXB_0_FUNC0_MSIX_DATA_RAM_ECC_LOG",
                                         "PAXB_0_FUNC1_IARR_2_SIZE",
                                         "PAXB_0_FUNC1_IMAP2",
                                         "PAXB_0_FUNC1_IMAP0_0",
                                         "PAXB_0_FUNC1_IMAP0_1",
                                         "PAXB_0_FUNC1_IMAP0_2",
                                         "PAXB_0_FUNC1_IMAP0_3",
                                         "PAXB_0_FUNC1_IMAP0_4",
                                         "PAXB_0_FUNC1_IMAP0_5",
                                         "PAXB_0_FUNC1_IMAP0_6",
                                         "PAXB_0_FUNC1_IMAP0_7",
                                         "PAXB_0_FUNC1_IMAP0_0_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_1_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_2_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_3_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_4_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_5_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_6_UPPER",
                                         "PAXB_0_FUNC1_IMAP0_7_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_0",
                                         "PAXB_0_FUNC1_IMAP1_1",
                                         "PAXB_0_FUNC1_IMAP1_2",
                                         "PAXB_0_FUNC1_IMAP1_3",
                                         "PAXB_0_FUNC1_IMAP1_4",
                                         "PAXB_0_FUNC1_IMAP1_5",
                                         "PAXB_0_FUNC1_IMAP1_6",
                                         "PAXB_0_FUNC1_IMAP1_7",
                                         "PAXB_0_FUNC1_IMAP1_0_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_1_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_2_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_3_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_4_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_5_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_6_UPPER",
                                         "PAXB_0_FUNC1_IMAP1_7_UPPER",
                                         "PAXB_0_FUNC1_IMAP2_UPPER",
                                         "PAXB_0_GEN3_UC_LOADER_STATUS",
                                         "PAXB_0_IARR_0_LOWER",
                                         "PAXB_0_IARR_0_UPPER",
                                         "PAXB_0_IARR_1_LOWER",
                                         "PAXB_0_IARR_1_UPPER",
                                         "PAXB_0_IARR_2_LOWER",
                                         "PAXB_0_IARR_2_UPPER",
                                         "PAXB_0_IPROC_INTR_CTRL",
                                         "PAXB_0_MEM_CONTROL",
                                         "PAXB_0_MEM_ECC_ERR_LOG_0",
                                         "PAXB_0_MEM_ECC_ERR_LOG_1",
                                         "PAXB_0_MISC_INTR_EN",
                                         "PAXB_0_MSIX_PBA_VECT_31_0",
                                         "PAXB_0_MSIX_PBA_VECT_63_32",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT0",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT1",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT2",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT3",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT4",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT5",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT6",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT7",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT8",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT9",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT10",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT11",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT12",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT13",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT14",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT15",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT16",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT17",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT18",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT19",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT20",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT21",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT22",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT23",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT24",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT25",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT26",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT27",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT28",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT29",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT30",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT31",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT32",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT33",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT34",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT35",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT36",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT37",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT38",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT39",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT40",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT41",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT42",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT43",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT44",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT45",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT46",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT47",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT48",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT49",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT50",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT51",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT52",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT53",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT54",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT55",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT56",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT57",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT58",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT59",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT60",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT61",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT62",
                                         "PAXB_0_MSIX_TABLE_DATA_VECT63",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT0",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT1",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT2",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT3",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT4",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT5",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT6",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT7",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT8",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT9",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT10",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT11",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT12",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT13",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT14",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT15",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT16",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT17",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT18",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT19",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT20",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT21",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT22",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT23",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT24",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT25",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT26",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT27",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT28",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT29",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT30",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT31",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT32",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT33",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT34",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT35",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT36",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT37",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT38",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT39",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT40",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT41",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT42",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT43",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT44",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT45",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT46",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT47",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT48",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT49",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT50",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT51",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT52",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT53",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT54",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT55",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT56",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT57",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT58",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT59",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT60",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT61",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT62",
                                         "PAXB_0_MSIX_TABLE_LADDR_VECT63",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT0",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT1",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT2",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT3",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT4",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT5",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT6",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT7",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT8",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT9",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT10",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT11",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT12",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT13",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT14",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT15",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT16",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT17",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT18",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT19",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT20",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT21",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT22",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT23",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT24",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT25",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT26",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT27",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT28",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT29",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT30",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT31",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT32",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT33",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT34",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT35",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT36",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT37",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT38",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT39",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT40",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT41",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT42",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT43",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT44",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT45",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT46",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT47",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT48",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT49",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT50",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT51",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT52",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT53",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT54",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT55",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT56",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT57",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT58",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT59",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT60",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT61",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT62",
                                         "PAXB_0_MSIX_TABLE_UADDR_VECT63",
                                         "PAXB_0_MSIX_TABLE_VC_VECT0",
                                         "PAXB_0_MSIX_TABLE_VC_VECT1",
                                         "PAXB_0_MSIX_TABLE_VC_VECT2",
                                         "PAXB_0_MSIX_TABLE_VC_VECT3",
                                         "PAXB_0_MSIX_TABLE_VC_VECT4",
                                         "PAXB_0_MSIX_TABLE_VC_VECT5",
                                         "PAXB_0_MSIX_TABLE_VC_VECT6",
                                         "PAXB_0_MSIX_TABLE_VC_VECT7",
                                         "PAXB_0_MSIX_TABLE_VC_VECT8",
                                         "PAXB_0_MSIX_TABLE_VC_VECT9",
                                         "PAXB_0_MSIX_TABLE_VC_VECT10",
                                         "PAXB_0_MSIX_TABLE_VC_VECT11",
                                         "PAXB_0_MSIX_TABLE_VC_VECT12",
                                         "PAXB_0_MSIX_TABLE_VC_VECT13",
                                         "PAXB_0_MSIX_TABLE_VC_VECT14",
                                         "PAXB_0_MSIX_TABLE_VC_VECT15",
                                         "PAXB_0_MSIX_TABLE_VC_VECT16",
                                         "PAXB_0_MSIX_TABLE_VC_VECT17",
                                         "PAXB_0_MSIX_TABLE_VC_VECT18",
                                         "PAXB_0_MSIX_TABLE_VC_VECT19",
                                         "PAXB_0_MSIX_TABLE_VC_VECT20",
                                         "PAXB_0_MSIX_TABLE_VC_VECT21",
                                         "PAXB_0_MSIX_TABLE_VC_VECT22",
                                         "PAXB_0_MSIX_TABLE_VC_VECT23",
                                         "PAXB_0_MSIX_TABLE_VC_VECT24",
                                         "PAXB_0_MSIX_TABLE_VC_VECT25",
                                         "PAXB_0_MSIX_TABLE_VC_VECT26",
                                         "PAXB_0_MSIX_TABLE_VC_VECT27",
                                         "PAXB_0_MSIX_TABLE_VC_VECT28",
                                         "PAXB_0_MSIX_TABLE_VC_VECT29",
                                         "PAXB_0_MSIX_TABLE_VC_VECT30",
                                         "PAXB_0_MSIX_TABLE_VC_VECT31",
                                         "PAXB_0_MSIX_TABLE_VC_VECT32",
                                         "PAXB_0_MSIX_TABLE_VC_VECT33",
                                         "PAXB_0_MSIX_TABLE_VC_VECT34",
                                         "PAXB_0_MSIX_TABLE_VC_VECT35",
                                         "PAXB_0_MSIX_TABLE_VC_VECT36",
                                         "PAXB_0_MSIX_TABLE_VC_VECT37",
                                         "PAXB_0_MSIX_TABLE_VC_VECT38",
                                         "PAXB_0_MSIX_TABLE_VC_VECT39",
                                         "PAXB_0_MSIX_TABLE_VC_VECT40",
                                         "PAXB_0_MSIX_TABLE_VC_VECT41",
                                         "PAXB_0_MSIX_TABLE_VC_VECT42",
                                         "PAXB_0_MSIX_TABLE_VC_VECT43",
                                         "PAXB_0_MSIX_TABLE_VC_VECT44",
                                         "PAXB_0_MSIX_TABLE_VC_VECT45",
                                         "PAXB_0_MSIX_TABLE_VC_VECT46",
                                         "PAXB_0_MSIX_TABLE_VC_VECT47",
                                         "PAXB_0_MSIX_TABLE_VC_VECT48",
                                         "PAXB_0_MSIX_TABLE_VC_VECT49",
                                         "PAXB_0_MSIX_TABLE_VC_VECT50",
                                         "PAXB_0_MSIX_TABLE_VC_VECT51",
                                         "PAXB_0_MSIX_TABLE_VC_VECT52",
                                         "PAXB_0_MSIX_TABLE_VC_VECT53",
                                         "PAXB_0_MSIX_TABLE_VC_VECT54",
                                         "PAXB_0_MSIX_TABLE_VC_VECT55",
                                         "PAXB_0_MSIX_TABLE_VC_VECT56",
                                         "PAXB_0_MSIX_TABLE_VC_VECT57",
                                         "PAXB_0_MSIX_TABLE_VC_VECT58",
                                         "PAXB_0_MSIX_TABLE_VC_VECT59",
                                         "PAXB_0_MSIX_TABLE_VC_VECT60",
                                         "PAXB_0_MSIX_TABLE_VC_VECT61",
                                         "PAXB_0_MSIX_TABLE_VC_VECT62",
                                         "PAXB_0_MSIX_TABLE_VC_VECT63",
                                         "PAXB_0_OMAP_SINGULAR",
                                         "PAXB_0_PAXB_DUMMYSLAVE_DEBUG_CTRL",
                                         "PAXB_0_PAXB_ECC_ERR_INTR_EN",
                                         "PAXB_0_PAXB_ECC_ERR_INTR_STATUS",
                                         "PAXB_0_PAXB_ENDIANNESS",
                                         "PAXB_0_PAXB_HOTSWAP_CTRL",
                                         "PAXB_0_PAXB_HOTSWAP_DEBUG_CTRL",
                                         "PAXB_0_PAXB_HOTSWAP_DEBUG_STAT",
                                         "PAXB_0_PAXB_HOTSWAP_STAT",
                                         "PAXB_0_PAXB_IC_INTRCLR_0",
                                         "PAXB_0_PAXB_IC_INTRCLR_1",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_0",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_1",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_2",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_3",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_4",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_5",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_6",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_7",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_8",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_9",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_10",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_11",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_12",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_13",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_14",
                                         "PAXB_0_PAXB_IC_INTRCLR_DELAY_15",
                                         "PAXB_0_PAXB_IC_INTRCLR_MODE_0",
                                         "PAXB_0_PAXB_IC_INTRCLR_MODE_1",
                                         "PAXB_0_PAXB_IC_INTR_PACING_CTRL",
                                         "PAXB_0_PAXB_INTRCLR_DELAY_UNIT",
                                         "PAXB_0_PAXB_INTR_EN",
                                         "PAXB_0_PAXB_INTR_STATUS",
                                         "PAXB_0_PAXB_MISC_CONFIG",
                                         "PAXB_0_PAXB_MISC_STATUS",
                                         "PAXB_0_PAXB_RD_CMPL_BUF_INIT_DONE",
                                         "PAXB_0_PAXB_RD_CMPL_BUF_INIT_START",
                                         "PAXB_0_PAXB_TX_ARBITER_PRIORITY",
                                         "PAXB_0_PAXB_TX_DEBUG_CFG",
                                         "PAXB_0_PCIE_DEBUG_BUF0_1_ECC_LOG",
                                         "PAXB_0_PCIE_DEBUG_BUF2_3_ECC_LOG",
                                         "PAXB_0_PCIE_DEBUG_BUF4_ECC_LOG",
                                         "PAXB_0_PCIE_DL_TO_TL_BUF_ECC_LOG",
                                         "PAXB_0_PCIE_EP_AXI_CONFIG",
                                         "PAXB_0_PCIE_ERROR_STATUS",
                                         "PAXB_0_PCIE_LINK_STATUS",
                                         "PAXB_0_PCIE_PAXB_RX_DEBUG_CONTROL_0",
                                         "PAXB_0_PCIE_PAXB_RX_DEBUG_STATUS_0",
                                         "PAXB_0_PCIE_RC_AXI_CONFIG",
                                         "PAXB_0_PCIE_REPLAY_ADDR_BUF_ECC_LOG",
                                         "PAXB_0_PCIE_REPLAY_DATA_BUF_ECC_LOG",
                                         "PAXB_0_PCIE_SYS_EP_INT_EN0",
                                         "PAXB_0_PCIE_SYS_EP_INT_EN1",
                                         "PAXB_0_PCIE_SYS_EQ_0_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_1_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_2_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_3_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_4_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_5_OVERWRITTEN",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_0",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_1",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_2",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_3",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_4",
                                         "PAXB_0_PCIE_SYS_EQ_HEAD_5",
                                         "PAXB_0_PCIE_SYS_EQ_PAGE",
                                         "PAXB_0_PCIE_SYS_EQ_PAGE_UPPER",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_0",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_1",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_2",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_3",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_4",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_5",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_1",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_2",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_3",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_4",
                                         "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_5",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_0",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_1",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_2",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_3",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_CSR",
                                         "PAXB_0_PCIE_SYS_HOST_INTR_EN",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_0",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_1",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_2",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_3",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_4",
                                         "PAXB_0_PCIE_SYS_MSI_CTRL_5",
                                         "PAXB_0_PCIE_SYS_RC_INTX_CSR",
                                         "PAXB_0_PCIE_SYS_RC_INTX_EN",
                                         "PAXB_0_PCIE_TL_TO_DL_BUF_ECC_LOG",
                                         "PAXB_0_RC_PM_CONTROL",
                                         "PAXB_0_RC_PM_STATUS",
                                         "PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWN",
                                         "PAXB_0_RESET_STATUS",
                                         "PAXB_0_RX_RD_CPL_BUF_ECC_LOG",
                                         "PAXB_0_RX_WR_DATA_BUF_ECC_LOG",
                                         "PAXB_0_STRAP_STATUS",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_ID",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_INTERRUPT_STATUS",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_IO_CONTROL_DIRECT",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_IO_STATUS",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_RESET_CONTROL",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_RESET_READ_ID",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_RESET_STATUS",
                                         "PCIE0_GEN3PHY_S0_IDM_IDM_RESET_WRITE_ID",
                                         "PDM_ECC_1B_ERR_CNT",
                                         "PDM_ECC_2B_ERR_CNT",
                                         "PDM_ECC_ERR_1B_INITIATE",
                                         "PDM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "PDM_ECC_ERR_2B_INITIATE",
                                         "PDM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "PDM_ECC_INTERRUPT_REGISTER",
                                         "PDM_ECC_INTERRUPT_REGISTER_MASK",
                                         "PDM_ECC_INTERRUPT_REGISTER_TEST",
                                         "PDM_ERROR_INITIATION_DATA",
                                         "PDM_FPC_CONTROL",
                                         "PDM_FPC_STATUS",
                                         "PDM_GLOBAL_MEM_OPTIONS",
                                         "PDM_GTIMER_CONFIGURATION",
                                         "PDM_GTIMER_CYCLE",
                                         "PDM_INTERRUPT_MASK_REGISTER",
                                         "PDM_INTERRUPT_REGISTER",
                                         "PDM_INTERRUPT_REGISTER_TEST",
                                         "PDM_PDM_CONTROL",
                                         "PDM_PDM_STATUS",
                                         "PDM_RESERVED_MIRROR_ADDR",
                                         "PDM_RESERVED_MTCD",
                                         "PDM_RESERVED_MTCP",
                                         "PDM_RESERVED_SPARE_0",
                                         "PDM_RESERVED_SPARE_1",
                                         "PDM_RESERVED_SPARE_2",
                                         "PDM_RESERVED_SPARE_3",
                                         "PDM_SBUS_BROADCAST_ID",
                                         "PDM_SBUS_LAST_IN_CHAIN",
                                         "PEM_ALU_CONFIG",
                                         "PEM_CAM_CONFIG",
                                         "PEM_ECC_1B_ERR_CNT",
                                         "PEM_ECC_2B_ERR_CNT",
                                         "PEM_ECC_ERR_1B_INITIATE",
                                         "PEM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "PEM_ECC_ERR_2B_INITIATE",
                                         "PEM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "PEM_ECC_INTERRUPT_REGISTER",
                                         "PEM_ECC_INTERRUPT_REGISTER_MASK",
                                         "PEM_ECC_INTERRUPT_REGISTER_TEST",
                                         "PEM_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "PEM_ERROR_INITIATION_DATA",
                                         "PEM_GLOBAL_MEM_OPTIONS",
                                         "PEM_GTIMER_CONFIGURATION",
                                         "PEM_GTIMER_CYCLE",
                                         "PEM_INDIRECT_COMMAND",
                                         "PEM_INDIRECT_COMMAND_ADDRESS",
                                         "PEM_INDIRECT_COMMAND_RD_DATA",
                                         "PEM_INDIRECT_COMMAND_WIDE_MEM",
                                         "PEM_INDIRECT_COMMAND_WR_DATA",
                                         "PEM_INDIRECT_FORCE_BUBBLE",
                                         "PEM_INTERRUPT_MASK_REGISTER",
                                         "PEM_INTERRUPT_REGISTER",
                                         "PEM_INTERRUPT_REGISTER_TEST",
                                         "PEM_MAP_CONFIG",
                                         "PEM_PARITY_ERR_CNT",
                                         "PEM_PAR_ERR_INITIATE",
                                         "PEM_PAR_ERR_MEM_MASK",
                                         "PEM_PCMI_0",
                                         "PEM_PCMI_1",
                                         "PEM_PCMI_2",
                                         "PEM_PCMI_3",
                                         "PEM_PCMI_4",
                                         "PEM_PCMI_0_S",
                                         "PEM_PCMI_0_T",
                                         "PEM_PCMI_1_S",
                                         "PEM_PCMI_1_T",
                                         "PEM_PCMI_2_S",
                                         "PEM_PCMI_2_T",
                                         "PEM_PCMI_3_S",
                                         "PEM_PCMI_3_T",
                                         "PEM_PCMI_4_S",
                                         "PEM_PCMI_4_T",
                                         "PEM_PRIO_CONFIG",
                                         "PEM_RESERVED_MIRROR_ADDR",
                                         "PEM_RESERVED_MTCD",
                                         "PEM_RESERVED_MTCP",
                                         "PEM_RESERVED_SPARE_0",
                                         "PEM_RESERVED_SPARE_1",
                                         "PEM_RESERVED_SPARE_2",
                                         "PEM_RESERVED_SPARE_3",
                                         "PEM_ROUTER_INPUT_SELECT",
                                         "PEM_SBUS_BROADCAST_ID",
                                         "PEM_SBUS_LAST_IN_CHAIN",
                                         "PMON_AXI1_GLOBAL_TRIGGER",
                                         "PMON_AXI1_GLOBAL_TRIGGER_ENABLE",
                                         "PMON_AXI1_PERFORMANCE_MONITOR_MEMORY_CONTROL",
                                         "PMON_AXI1_PERFORMANCE_MONITOR_RESET_CONTROL",
                                         "PMON_AXI1_PMON_DEBUG_CONTROL",
                                         "PMON_AXI1_PMON_DEBUG_STATUS",
                                         "PMON_AXI1_PMON_INTR_EN",
                                         "PMON_AXI1_PMON_INTR_STATUS",
                                         "PMON_AXI1_SET_A_UNIT_0_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_A_UNIT_0_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_0_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_0_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI1_SET_A_UNIT_0_ID0",
                                         "PMON_AXI1_SET_A_UNIT_0_ID1",
                                         "PMON_AXI1_SET_A_UNIT_0_ID0_MASK",
                                         "PMON_AXI1_SET_A_UNIT_0_ID1_MASK",
                                         "PMON_AXI1_SET_A_UNIT_0_IDLE_TIME",
                                         "PMON_AXI1_SET_A_UNIT_0_LOOP_COUNT",
                                         "PMON_AXI1_SET_A_UNIT_0_MEASUREMENT_INTERVAL",
                                         "PMON_AXI1_SET_A_UNIT_0_PMON_FORMAT",
                                         "PMON_AXI1_SET_A_UNIT_0_RDFIFO_ECC_ERR_LOG",
                                         "PMON_AXI1_SET_A_UNIT_0_RD_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_A_UNIT_0_RD_WR_FIFO_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI1_SET_A_UNIT_0_START_ADDRESS",
                                         "PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_MASK",
                                         "PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_MASK_UPPER",
                                         "PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_UPPER",
                                         "PMON_AXI1_SET_A_UNIT_0_STATUS",
                                         "PMON_AXI1_SET_A_UNIT_0_WRFIFO_ECC_ERR_LOG",
                                         "PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI1_SET_A_UNIT_0_WR_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_A_UNIT_1_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_A_UNIT_1_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_1_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_1_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI1_SET_A_UNIT_1_ID0",
                                         "PMON_AXI1_SET_A_UNIT_1_ID1",
                                         "PMON_AXI1_SET_A_UNIT_1_ID0_MASK",
                                         "PMON_AXI1_SET_A_UNIT_1_ID1_MASK",
                                         "PMON_AXI1_SET_A_UNIT_1_IDLE_TIME",
                                         "PMON_AXI1_SET_A_UNIT_1_LOOP_COUNT",
                                         "PMON_AXI1_SET_A_UNIT_1_MEASUREMENT_INTERVAL",
                                         "PMON_AXI1_SET_A_UNIT_1_PMON_FORMAT",
                                         "PMON_AXI1_SET_A_UNIT_1_RDFIFO_ECC_ERR_LOG",
                                         "PMON_AXI1_SET_A_UNIT_1_RD_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_A_UNIT_1_RD_WR_FIFO_CTRL",
                                         "PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI1_SET_A_UNIT_1_START_ADDRESS",
                                         "PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_MASK",
                                         "PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_MASK_UPPER",
                                         "PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_UPPER",
                                         "PMON_AXI1_SET_A_UNIT_1_STATUS",
                                         "PMON_AXI1_SET_A_UNIT_1_WRFIFO_ECC_ERR_LOG",
                                         "PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI1_SET_A_UNIT_1_WR_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_0_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_0_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_0_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_0_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI1_SET_B_UNIT_0_ID0",
                                         "PMON_AXI1_SET_B_UNIT_0_ID1",
                                         "PMON_AXI1_SET_B_UNIT_0_ID0_MASK",
                                         "PMON_AXI1_SET_B_UNIT_0_ID1_MASK",
                                         "PMON_AXI1_SET_B_UNIT_0_IDLE_TIME",
                                         "PMON_AXI1_SET_B_UNIT_0_LOOP_COUNT",
                                         "PMON_AXI1_SET_B_UNIT_0_MEASUREMENT_INTERVAL",
                                         "PMON_AXI1_SET_B_UNIT_0_PMON_FORMAT",
                                         "PMON_AXI1_SET_B_UNIT_0_RDFIFO_ECC_ERR_LOG",
                                         "PMON_AXI1_SET_B_UNIT_0_RD_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_0_RD_WR_FIFO_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI1_SET_B_UNIT_0_START_ADDRESS",
                                         "PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_MASK",
                                         "PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_MASK_UPPER",
                                         "PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_UPPER",
                                         "PMON_AXI1_SET_B_UNIT_0_STATUS",
                                         "PMON_AXI1_SET_B_UNIT_0_WRFIFO_ECC_ERR_LOG",
                                         "PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI1_SET_B_UNIT_0_WR_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_1_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_1_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_1_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_1_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI1_SET_B_UNIT_1_ID0",
                                         "PMON_AXI1_SET_B_UNIT_1_ID1",
                                         "PMON_AXI1_SET_B_UNIT_1_ID0_MASK",
                                         "PMON_AXI1_SET_B_UNIT_1_ID1_MASK",
                                         "PMON_AXI1_SET_B_UNIT_1_IDLE_TIME",
                                         "PMON_AXI1_SET_B_UNIT_1_LOOP_COUNT",
                                         "PMON_AXI1_SET_B_UNIT_1_MEASUREMENT_INTERVAL",
                                         "PMON_AXI1_SET_B_UNIT_1_PMON_FORMAT",
                                         "PMON_AXI1_SET_B_UNIT_1_RDFIFO_ECC_ERR_LOG",
                                         "PMON_AXI1_SET_B_UNIT_1_RD_CHANNEL_PENDING",
                                         "PMON_AXI1_SET_B_UNIT_1_RD_WR_FIFO_CTRL",
                                         "PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI1_SET_B_UNIT_1_START_ADDRESS",
                                         "PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_MASK",
                                         "PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_MASK_UPPER",
                                         "PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_UPPER",
                                         "PMON_AXI1_SET_B_UNIT_1_STATUS",
                                         "PMON_AXI1_SET_B_UNIT_1_WRFIFO_ECC_ERR_LOG",
                                         "PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI1_SET_B_UNIT_1_WR_CHANNEL_PENDING",
                                         "PMON_AXI_GLOBAL_TRIGGER",
                                         "PMON_AXI_GLOBAL_TRIGGER_ENABLE",
                                         "PMON_AXI_PERFORMANCE_MONITOR_MEMORY_CONTROL",
                                         "PMON_AXI_PERFORMANCE_MONITOR_RESET_CONTROL",
                                         "PMON_AXI_PMON_DEBUG_CONTROL",
                                         "PMON_AXI_PMON_DEBUG_STATUS",
                                         "PMON_AXI_PMON_INTR_EN",
                                         "PMON_AXI_PMON_INTR_STATUS",
                                         "PMON_AXI_SET_A_UNIT_0_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI_SET_A_UNIT_0_CTRL",
                                         "PMON_AXI_SET_A_UNIT_0_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI_SET_A_UNIT_0_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI_SET_A_UNIT_0_ID0",
                                         "PMON_AXI_SET_A_UNIT_0_ID1",
                                         "PMON_AXI_SET_A_UNIT_0_ID0_MASK",
                                         "PMON_AXI_SET_A_UNIT_0_ID1_MASK",
                                         "PMON_AXI_SET_A_UNIT_0_IDLE_TIME",
                                         "PMON_AXI_SET_A_UNIT_0_LOOP_COUNT",
                                         "PMON_AXI_SET_A_UNIT_0_MEASUREMENT_INTERVAL",
                                         "PMON_AXI_SET_A_UNIT_0_PMON_FORMAT",
                                         "PMON_AXI_SET_A_UNIT_0_RDFIFO_ECC_ERR_LOG",
                                         "PMON_AXI_SET_A_UNIT_0_RD_CHANNEL_PENDING",
                                         "PMON_AXI_SET_A_UNIT_0_RD_WR_FIFO_CTRL",
                                         "PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI_SET_A_UNIT_0_START_ADDRESS",
                                         "PMON_AXI_SET_A_UNIT_0_START_ADDRESS_MASK",
                                         "PMON_AXI_SET_A_UNIT_0_START_ADDRESS_MASK_UPPER",
                                         "PMON_AXI_SET_A_UNIT_0_START_ADDRESS_UPPER",
                                         "PMON_AXI_SET_A_UNIT_0_STATUS",
                                         "PMON_AXI_SET_A_UNIT_0_WRFIFO_ECC_ERR_LOG",
                                         "PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI_SET_A_UNIT_0_WR_CHANNEL_PENDING",
                                         "PMON_AXI_SET_A_UNIT_1_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI_SET_A_UNIT_1_CTRL",
                                         "PMON_AXI_SET_A_UNIT_1_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI_SET_A_UNIT_1_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI_SET_A_UNIT_1_ID0",
                                         "PMON_AXI_SET_A_UNIT_1_ID1",
                                         "PMON_AXI_SET_A_UNIT_1_ID0_MASK",
                                         "PMON_AXI_SET_A_UNIT_1_ID1_MASK",
                                         "PMON_AXI_SET_A_UNIT_1_IDLE_TIME",
                                         "PMON_AXI_SET_A_UNIT_1_LOOP_COUNT",
                                         "PMON_AXI_SET_A_UNIT_1_MEASUREMENT_INTERVAL",
                                         "PMON_AXI_SET_A_UNIT_1_PMON_FORMAT",
                                         "PMON_AXI_SET_A_UNIT_1_RDFIFO_ECC_ERR_LOG",
                                         "PMON_AXI_SET_A_UNIT_1_RD_CHANNEL_PENDING",
                                         "PMON_AXI_SET_A_UNIT_1_RD_WR_FIFO_CTRL",
                                         "PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI_SET_A_UNIT_1_START_ADDRESS",
                                         "PMON_AXI_SET_A_UNIT_1_START_ADDRESS_MASK",
                                         "PMON_AXI_SET_A_UNIT_1_START_ADDRESS_MASK_UPPER",
                                         "PMON_AXI_SET_A_UNIT_1_START_ADDRESS_UPPER",
                                         "PMON_AXI_SET_A_UNIT_1_STATUS",
                                         "PMON_AXI_SET_A_UNIT_1_WRFIFO_ECC_ERR_LOG",
                                         "PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI_SET_A_UNIT_1_WR_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_0_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_0_CTRL",
                                         "PMON_AXI_SET_B_UNIT_0_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI_SET_B_UNIT_0_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI_SET_B_UNIT_0_ID0",
                                         "PMON_AXI_SET_B_UNIT_0_ID1",
                                         "PMON_AXI_SET_B_UNIT_0_ID0_MASK",
                                         "PMON_AXI_SET_B_UNIT_0_ID1_MASK",
                                         "PMON_AXI_SET_B_UNIT_0_IDLE_TIME",
                                         "PMON_AXI_SET_B_UNIT_0_LOOP_COUNT",
                                         "PMON_AXI_SET_B_UNIT_0_MEASUREMENT_INTERVAL",
                                         "PMON_AXI_SET_B_UNIT_0_PMON_FORMAT",
                                         "PMON_AXI_SET_B_UNIT_0_RDFIFO_ECC_ERR_LOG",
                                         "PMON_AXI_SET_B_UNIT_0_RD_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_0_RD_WR_FIFO_CTRL",
                                         "PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI_SET_B_UNIT_0_START_ADDRESS",
                                         "PMON_AXI_SET_B_UNIT_0_START_ADDRESS_MASK",
                                         "PMON_AXI_SET_B_UNIT_0_START_ADDRESS_MASK_UPPER",
                                         "PMON_AXI_SET_B_UNIT_0_START_ADDRESS_UPPER",
                                         "PMON_AXI_SET_B_UNIT_0_STATUS",
                                         "PMON_AXI_SET_B_UNIT_0_WRFIFO_ECC_ERR_LOG",
                                         "PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI_SET_B_UNIT_0_WR_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_1_BRESP_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_1_CTRL",
                                         "PMON_AXI_SET_B_UNIT_1_EVNT_DEBUG_MODE_CTRL",
                                         "PMON_AXI_SET_B_UNIT_1_EVNT_DEBUG_TIMEOUT",
                                         "PMON_AXI_SET_B_UNIT_1_ID0",
                                         "PMON_AXI_SET_B_UNIT_1_ID1",
                                         "PMON_AXI_SET_B_UNIT_1_ID0_MASK",
                                         "PMON_AXI_SET_B_UNIT_1_ID1_MASK",
                                         "PMON_AXI_SET_B_UNIT_1_IDLE_TIME",
                                         "PMON_AXI_SET_B_UNIT_1_LOOP_COUNT",
                                         "PMON_AXI_SET_B_UNIT_1_MEASUREMENT_INTERVAL",
                                         "PMON_AXI_SET_B_UNIT_1_PMON_FORMAT",
                                         "PMON_AXI_SET_B_UNIT_1_RDFIFO_ECC_ERR_LOG",
                                         "PMON_AXI_SET_B_UNIT_1_RD_CHANNEL_PENDING",
                                         "PMON_AXI_SET_B_UNIT_1_RD_WR_FIFO_CTRL",
                                         "PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI_SET_B_UNIT_1_START_ADDRESS",
                                         "PMON_AXI_SET_B_UNIT_1_START_ADDRESS_MASK",
                                         "PMON_AXI_SET_B_UNIT_1_START_ADDRESS_MASK_UPPER",
                                         "PMON_AXI_SET_B_UNIT_1_START_ADDRESS_UPPER",
                                         "PMON_AXI_SET_B_UNIT_1_STATUS",
                                         "PMON_AXI_SET_B_UNIT_1_WRFIFO_ECC_ERR_LOG",
                                         "PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_HIGH",
                                         "PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW",
                                         "PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER",
                                         "PMON_AXI_SET_B_UNIT_1_WR_CHANNEL_PENDING",
                                         "PQP_AUTO_DOC_NAME_0",
                                         "PQP_CAPTURE_ALL_PACKETS",
                                         "PQP_DELETE_FBC_FIFO_IRDY_STATUS",
                                         "PQP_DELETE_FIFO_CONFIGURATION",
                                         "PQP_DELETE_FIFO_STATUS",
                                         "PQP_DEQ_COUNTERS_CONFIG",
                                         "PQP_EBTR_ILLEGAL_TH",
                                         "PQP_ECC_1B_ERR_CNT",
                                         "PQP_ECC_2B_ERR_CNT",
                                         "PQP_ECC_ERR_1B_INITIATE",
                                         "PQP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "PQP_ECC_ERR_2B_INITIATE",
                                         "PQP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "PQP_ECC_INTERRUPT_REGISTER",
                                         "PQP_ECC_INTERRUPT_REGISTER_MASK",
                                         "PQP_ECC_INTERRUPT_REGISTER_TEST",
                                         "PQP_EGQ_BLOCK_INIT_STATUS",
                                         "PQP_EGRESS_QUEUES_EMPTY",
                                         "PQP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "PQP_ERROR_INITIATION_DATA",
                                         "PQP_FAP_GLOBAL_GENERAL_CFG_3",
                                         "PQP_FDC_LEVEL",
                                         "PQP_GLOBAL_MEM_OPTIONS",
                                         "PQP_GTIMER_CONFIGURATION",
                                         "PQP_GTIMER_CYCLE",
                                         "PQP_INDIRECT_COMMAND",
                                         "PQP_INDIRECT_COMMAND_ADDRESS",
                                         "PQP_INDIRECT_COMMAND_RD_DATA",
                                         "PQP_INDIRECT_COMMAND_WIDE_MEM",
                                         "PQP_INDIRECT_COMMAND_WR_DATA",
                                         "PQP_INDIRECT_FORCE_BUBBLE",
                                         "PQP_INTERRUPT_MASK_REGISTER",
                                         "PQP_INTERRUPT_REGISTER",
                                         "PQP_INTERRUPT_REGISTER_TEST",
                                         "PQP_INVALID_OTM",
                                         "PQP_LCD_FBC_FIFO_IRDY_STATUS",
                                         "PQP_LCD_FIFO_CONFIGURATION",
                                         "PQP_LCD_FIFO_STATUS",
                                         "PQP_PACKET_SIZES_BINS_COUNTER",
                                         "PQP_PACKET_SIZE_BINNING_CONFIGURATION",
                                         "PQP_PACKET_SIZE_BINNING_RANGE",
                                         "PQP_PARITY_ERR_CNT",
                                         "PQP_PAR_ERR_INITIATE",
                                         "PQP_PAR_ERR_MEM_MASK",
                                         "PQP_PD_SP_MAPPING",
                                         "PQP_PER_TXQ_MAX_BURST_FIX_ENABLE",
                                         "PQP_PQP_DISCARD_MULTICAST_PACKET_COUNTER",
                                         "PQP_PQP_DISCARD_UNICAST_PACKET_COUNTER",
                                         "PQP_PQP_LCD_MULTICAST_PACKET_COUNTER",
                                         "PQP_PQP_MULTICAST_BYTES_COUNTER",
                                         "PQP_PQP_MULTICAST_PACKET_COUNTER",
                                         "PQP_PQP_UNICAST_BYTES_COUNTER",
                                         "PQP_PQP_UNICAST_PACKET_COUNTER",
                                         "PQP_QPAIR_ALMOST_EMPTY_FORCE",
                                         "PQP_RESERVED_MIRROR_ADDR",
                                         "PQP_RESERVED_MTCD",
                                         "PQP_RESERVED_MTCP",
                                         "PQP_RESERVED_SPARE_0",
                                         "PQP_RESERVED_SPARE_1",
                                         "PQP_RESERVED_SPARE_2",
                                         "PQP_RESERVED_SPARE_3",
                                         "PQP_SBUS_BROADCAST_ID",
                                         "PQP_SBUS_LAST_IN_CHAIN",
                                         "PQP_TXQ_MAX_BURST_THRESHOLD",
                                         "PQP_VISIBILITY_PACKET_COUNTER",
                                         "PQP_VISIBILITY_PACKET_DEBUG",
                                         "QSPI_BSPI_REGISTERS_B0_CTRL",
                                         "QSPI_BSPI_REGISTERS_B0_STATUS",
                                         "QSPI_BSPI_REGISTERS_B1_CTRL",
                                         "QSPI_BSPI_REGISTERS_B1_STATUS",
                                         "QSPI_BSPI_REGISTERS_BITS_PER_CYCLE",
                                         "QSPI_BSPI_REGISTERS_BITS_PER_PHASE",
                                         "QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE",
                                         "QSPI_BSPI_REGISTERS_BSPI_PIO_DATA",
                                         "QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR",
                                         "QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE",
                                         "QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE",
                                         "QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE",
                                         "QSPI_BSPI_REGISTERS_BUSY_STATUS",
                                         "QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE",
                                         "QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE",
                                         "QSPI_BSPI_REGISTERS_INTR_STATUS",
                                         "QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL",
                                         "QSPI_BSPI_REGISTERS_REVISION_ID",
                                         "QSPI_BSPI_REGISTERS_SCRATCH",
                                         "QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL",
                                         "QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "QSPI_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "QSPI_IDM_IDM_ERROR_LOG_CONTROL",
                                         "QSPI_IDM_IDM_ERROR_LOG_FLAGS",
                                         "QSPI_IDM_IDM_ERROR_LOG_ID",
                                         "QSPI_IDM_IDM_ERROR_LOG_STATUS",
                                         "QSPI_IDM_IDM_INTERRUPT_STATUS",
                                         "QSPI_IDM_IDM_IO_CONTROL_DIRECT",
                                         "QSPI_IDM_IDM_IO_STATUS",
                                         "QSPI_IDM_IDM_RESET_CONTROL",
                                         "QSPI_IDM_IDM_RESET_READ_ID",
                                         "QSPI_IDM_IDM_RESET_STATUS",
                                         "QSPI_IDM_IDM_RESET_WRITE_ID",
                                         "QSPI_MSPI_CDRAM00",
                                         "QSPI_MSPI_CDRAM01",
                                         "QSPI_MSPI_CDRAM02",
                                         "QSPI_MSPI_CDRAM03",
                                         "QSPI_MSPI_CDRAM04",
                                         "QSPI_MSPI_CDRAM05",
                                         "QSPI_MSPI_CDRAM06",
                                         "QSPI_MSPI_CDRAM07",
                                         "QSPI_MSPI_CDRAM08",
                                         "QSPI_MSPI_CDRAM09",
                                         "QSPI_MSPI_CDRAM10",
                                         "QSPI_MSPI_CDRAM11",
                                         "QSPI_MSPI_CDRAM12",
                                         "QSPI_MSPI_CDRAM13",
                                         "QSPI_MSPI_CDRAM14",
                                         "QSPI_MSPI_CDRAM15",
                                         "QSPI_MSPI_CPTQP",
                                         "QSPI_MSPI_DISABLE_FLUSH_GEN",
                                         "QSPI_MSPI_ENDQP",
                                         "QSPI_MSPI_INTERRUPT_MSPI_DONE",
                                         "QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE",
                                         "QSPI_MSPI_MSPI_STATUS",
                                         "QSPI_MSPI_NEWQP",
                                         "QSPI_MSPI_RXRAM00",
                                         "QSPI_MSPI_RXRAM01",
                                         "QSPI_MSPI_RXRAM02",
                                         "QSPI_MSPI_RXRAM03",
                                         "QSPI_MSPI_RXRAM04",
                                         "QSPI_MSPI_RXRAM05",
                                         "QSPI_MSPI_RXRAM06",
                                         "QSPI_MSPI_RXRAM07",
                                         "QSPI_MSPI_RXRAM08",
                                         "QSPI_MSPI_RXRAM09",
                                         "QSPI_MSPI_RXRAM10",
                                         "QSPI_MSPI_RXRAM11",
                                         "QSPI_MSPI_RXRAM12",
                                         "QSPI_MSPI_RXRAM13",
                                         "QSPI_MSPI_RXRAM14",
                                         "QSPI_MSPI_RXRAM15",
                                         "QSPI_MSPI_RXRAM16",
                                         "QSPI_MSPI_RXRAM17",
                                         "QSPI_MSPI_RXRAM18",
                                         "QSPI_MSPI_RXRAM19",
                                         "QSPI_MSPI_RXRAM20",
                                         "QSPI_MSPI_RXRAM21",
                                         "QSPI_MSPI_RXRAM22",
                                         "QSPI_MSPI_RXRAM23",
                                         "QSPI_MSPI_RXRAM24",
                                         "QSPI_MSPI_RXRAM25",
                                         "QSPI_MSPI_RXRAM26",
                                         "QSPI_MSPI_RXRAM27",
                                         "QSPI_MSPI_RXRAM28",
                                         "QSPI_MSPI_RXRAM29",
                                         "QSPI_MSPI_RXRAM30",
                                         "QSPI_MSPI_RXRAM31",
                                         "QSPI_MSPI_SPCR2",
                                         "QSPI_MSPI_SPCR0_LSB",
                                         "QSPI_MSPI_SPCR0_MSB",
                                         "QSPI_MSPI_SPCR1_LSB",
                                         "QSPI_MSPI_SPCR1_MSB",
                                         "QSPI_MSPI_TXRAM00",
                                         "QSPI_MSPI_TXRAM01",
                                         "QSPI_MSPI_TXRAM02",
                                         "QSPI_MSPI_TXRAM03",
                                         "QSPI_MSPI_TXRAM04",
                                         "QSPI_MSPI_TXRAM05",
                                         "QSPI_MSPI_TXRAM06",
                                         "QSPI_MSPI_TXRAM07",
                                         "QSPI_MSPI_TXRAM08",
                                         "QSPI_MSPI_TXRAM09",
                                         "QSPI_MSPI_TXRAM10",
                                         "QSPI_MSPI_TXRAM11",
                                         "QSPI_MSPI_TXRAM12",
                                         "QSPI_MSPI_TXRAM13",
                                         "QSPI_MSPI_TXRAM14",
                                         "QSPI_MSPI_TXRAM15",
                                         "QSPI_MSPI_TXRAM16",
                                         "QSPI_MSPI_TXRAM17",
                                         "QSPI_MSPI_TXRAM18",
                                         "QSPI_MSPI_TXRAM19",
                                         "QSPI_MSPI_TXRAM20",
                                         "QSPI_MSPI_TXRAM21",
                                         "QSPI_MSPI_TXRAM22",
                                         "QSPI_MSPI_TXRAM23",
                                         "QSPI_MSPI_TXRAM24",
                                         "QSPI_MSPI_TXRAM25",
                                         "QSPI_MSPI_TXRAM26",
                                         "QSPI_MSPI_TXRAM27",
                                         "QSPI_MSPI_TXRAM28",
                                         "QSPI_MSPI_TXRAM29",
                                         "QSPI_MSPI_TXRAM30",
                                         "QSPI_MSPI_TXRAM31",
                                         "QSPI_MSPI_WRITE_LOCK",
                                         "QSPI_RAF_CTRL",
                                         "QSPI_RAF_CURR_ADDR",
                                         "QSPI_RAF_ECC_LOG",
                                         "QSPI_RAF_FULLNESS",
                                         "QSPI_RAF_INTERRUPT_ECC_2B_UNCORRECTABLE_ERR_DETECTED",
                                         "QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED",
                                         "QSPI_RAF_INTERRUPT_LR_IMPATIENT",
                                         "QSPI_RAF_INTERRUPT_LR_OVERREAD",
                                         "QSPI_RAF_INTERRUPT_LR_SESSION_DONE",
                                         "QSPI_RAF_INTERRUPT_LR_TRUNCATED",
                                         "QSPI_RAF_NUM_WORDS",
                                         "QSPI_RAF_READ_DATA",
                                         "QSPI_RAF_START_ADDR",
                                         "QSPI_RAF_STATUS",
                                         "QSPI_RAF_WATERMARK",
                                         "QSPI_RAF_WORD_CNT",
                                         "ROM_S0_IDM_ERROR_LOG_ADDR_LSB",
                                         "ROM_S0_IDM_ERROR_LOG_COMPLETE",
                                         "ROM_S0_IDM_ERROR_LOG_CONTROL",
                                         "ROM_S0_IDM_ERROR_LOG_FLAGS",
                                         "ROM_S0_IDM_ERROR_LOG_ID",
                                         "ROM_S0_IDM_ERROR_LOG_STATUS",
                                         "ROM_S0_IDM_INTERRUPT_STATUS",
                                         "ROM_S0_IDM_IO_CONTROL_DIRECT",
                                         "ROM_S0_IDM_IO_STATUS",
                                         "ROM_S0_IDM_RESET_CONTROL",
                                         "ROM_S0_IDM_RESET_READ_ID",
                                         "ROM_S0_IDM_RESET_STATUS",
                                         "ROM_S0_IDM_RESET_WRITE_ID",
                                         "RQP_AGING_STUCK_CONTEXTS",
                                         "RQP_BUBBLE_TRIGGER",
                                         "RQP_CELL_DECODER_DEBUG_COUNTERS",
                                         "RQP_CRC_DEBUG_COUNTERS",
                                         "RQP_CRPS_BUBBLE_REQ_CNTR",
                                         "RQP_CUP_DEBUG_COUNTERS",
                                         "RQP_DBG_CDC_ERR_MASK_DIS_CNT",
                                         "RQP_DBG_CUP_ERR_MASK_DIS_CNT",
                                         "RQP_DBG_PRP_SOP_DISCARD_MASK_DIS_CNT",
                                         "RQP_DBG_SOURCE_MASK_DIS_CNT",
                                         "RQP_ECC_1B_ERR_CNT",
                                         "RQP_ECC_2B_ERR_CNT",
                                         "RQP_ECC_ERR_1B_INITIATE",
                                         "RQP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "RQP_ECC_ERR_2B_INITIATE",
                                         "RQP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "RQP_ECC_INTERRUPT_REGISTER",
                                         "RQP_ECC_INTERRUPT_REGISTER_MASK",
                                         "RQP_ECC_INTERRUPT_REGISTER_TEST",
                                         "RQP_EMR_BUBBLE_CONFIGURATION",
                                         "RQP_EMR_DISCARDS_PACKET_COUNTER",
                                         "RQP_EMR_GENERAL_CONFIGURATION",
                                         "RQP_EMR_MC_HIGH_DISCARDS_COUNTER",
                                         "RQP_EMR_MC_HIGH_PACKET_COUNTER",
                                         "RQP_EMR_MC_LOW_DISCARDS_COUNTER",
                                         "RQP_EMR_MC_LOW_PACKET_COUNTER",
                                         "RQP_EMR_TDM_PACKET_COUNTER",
                                         "RQP_EMR_UNICAST_PACKET_COUNTER",
                                         "RQP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "RQP_ERPP_BUBBLE_REQ_CNTR",
                                         "RQP_ERROR_INITIATION_DATA",
                                         "RQP_FAP_GLOBAL_GENERAL_CFG_1",
                                         "RQP_FAP_GLOBAL_GENERAL_CFG_3",
                                         "RQP_FAP_GLOBAL_SYS_HEADER_CFG",
                                         "RQP_FILETER_DEBUG_COUNTERS",
                                         "RQP_FRF_FIFO_DEBUG",
                                         "RQP_GENERAL_RQP_CONFIG",
                                         "RQP_GENERAL_RQP_DEBUG_CONFIG",
                                         "RQP_GLOBAL_MEM_OPTIONS",
                                         "RQP_GTIMER_CONFIGURATION",
                                         "RQP_GTIMER_CYCLE",
                                         "RQP_INDIRECT_COMMAND",
                                         "RQP_INDIRECT_COMMAND_ADDRESS",
                                         "RQP_INDIRECT_COMMAND_RD_DATA",
                                         "RQP_INDIRECT_COMMAND_WIDE_MEM",
                                         "RQP_INDIRECT_COMMAND_WR_DATA",
                                         "RQP_INDIRECT_FORCE_BUBBLE",
                                         "RQP_INTERRUPT_MASK_REGISTER",
                                         "RQP_INTERRUPT_REGISTER",
                                         "RQP_INTERRUPT_REGISTER_TEST",
                                         "RQP_LAST_CDC_1_HEADER",
                                         "RQP_LAST_CDC_HEADER",
                                         "RQP_LAST_PRP_SOP_HEADER",
                                         "RQP_LAST_PRP_TDM_HEADER",
                                         "RQP_LAST_REASSEMBLY_ERROR_MCID",
                                         "RQP_MAXIMUM_AND_MINIMUM_PACKET_SIZE",
                                         "RQP_MC_PRIORITY_LOOKUP_TABLE",
                                         "RQP_MULTICAST_FIFOS_ALMOST_FULL_CONFIG",
                                         "RQP_MULTICAST_FIFOS_CURR_LEVEL",
                                         "RQP_MULTICAST_FIFOS_DEPTH",
                                         "RQP_MULTICAST_FIFOS_FULL_CONFIG",
                                         "RQP_MULTICAST_FIFOS_MAX_LEVEL",
                                         "RQP_PACKET_REASSEMBLY_INTERRUPT_REGISTER",
                                         "RQP_PARITY_ERR_CNT",
                                         "RQP_PAR_ERR_INITIATE",
                                         "RQP_PAR_ERR_MEM_MASK",
                                         "RQP_PCMI_0",
                                         "RQP_PCMI_1",
                                         "RQP_PCMI_2",
                                         "RQP_PCMI_3",
                                         "RQP_PCMI_4",
                                         "RQP_PCMI_0_S",
                                         "RQP_PCMI_0_T",
                                         "RQP_PCMI_1_S",
                                         "RQP_PCMI_1_T",
                                         "RQP_PCMI_2_S",
                                         "RQP_PCMI_2_T",
                                         "RQP_PCMI_3_S",
                                         "RQP_PCMI_3_T",
                                         "RQP_PCMI_4_S",
                                         "RQP_PCMI_4_T",
                                         "RQP_PKT_REAS_INT_REG_MASK",
                                         "RQP_PKT_REAS_INT_REG_TEST",
                                         "RQP_PRP_DEBUG_COUNTERS",
                                         "RQP_PRS_CELL_COUNTERS",
                                         "RQP_PRS_CONFIGURATION",
                                         "RQP_PRS_DEBUG_CONFIGURATION",
                                         "RQP_PRS_DROP_CELL_CNT",
                                         "RQP_PRS_EGQ_COUNTERS",
                                         "RQP_PRS_FAB_EMPTY_COUNTERS",
                                         "RQP_PRS_FDA_COUNTERS",
                                         "RQP_PRS_FIFO_DEBUG",
                                         "RQP_PRS_INTERRUPT_REGISTER",
                                         "RQP_PRS_INTERRUPT_REGISTER_MASK",
                                         "RQP_PRS_INTERRUPT_REGISTER_TEST",
                                         "RQP_PRS_RQP_NOT_READY",
                                         "RQP_PRS_RQP_NOT_READY_AND_AF",
                                         "RQP_PRS_SRC_CHANGE_CNT",
                                         "RQP_RCM_DEBUG",
                                         "RQP_RCM_STATIC_CONFIG",
                                         "RQP_RELEASE_STUCK_CONTEXT",
                                         "RQP_RESERVED_MIRROR_ADDR",
                                         "RQP_RESERVED_MTCD",
                                         "RQP_RESERVED_MTCP",
                                         "RQP_RESERVED_SPARE_0",
                                         "RQP_RESERVED_SPARE_1",
                                         "RQP_RESERVED_SPARE_2",
                                         "RQP_RESERVED_SPARE_3",
                                         "RQP_RQP_AGING_CONFIG",
                                         "RQP_RQP_BLOCK_INIT_STATUS",
                                         "RQP_SBUS_BROADCAST_ID",
                                         "RQP_SBUS_LAST_IN_CHAIN",
                                         "RQP_SOURCE_IS_JR_2_BITMAP_1023_512",
                                         "RQP_SOURCE_IS_JR_2_BITMAP_1535_1024",
                                         "RQP_SOURCE_IS_JR_2_BITMAP_2047_1536",
                                         "RQP_SOURCE_IS_JR_2_BITMAP_511_0",
                                         "RQP_TDM_GENERAL_CONFIGURATION",
                                         "RTP_ACL_RECEIVED",
                                         "RTP_ALLOWED_LINKS",
                                         "RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES",
                                         "RTP_DISCONNECT_FROM_ECI",
                                         "RTP_ECC_1B_ERR_CNT",
                                         "RTP_ECC_2B_ERR_CNT",
                                         "RTP_ECC_ERR_1B_INITIATE",
                                         "RTP_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "RTP_ECC_ERR_2B_INITIATE",
                                         "RTP_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "RTP_ECC_INTERRUPT_REGISTER",
                                         "RTP_ECC_INTERRUPT_REGISTER_MASK",
                                         "RTP_ECC_INTERRUPT_REGISTER_TEST",
                                         "RTP_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "RTP_ERROR_INITIATION_DATA",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14",
                                         "RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15",
                                         "RTP_FAP_GLOBAL_GENERAL_CFG_2",
                                         "RTP_GLOBAL_MEM_OPTIONS",
                                         "RTP_GTIMER_CONFIGURATION",
                                         "RTP_GTIMER_CYCLE",
                                         "RTP_INDIRECT_COMMAND",
                                         "RTP_INDIRECT_COMMAND_ADDRESS",
                                         "RTP_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "RTP_INDIRECT_COMMAND_RD_DATA",
                                         "RTP_INDIRECT_COMMAND_WIDE_MEM",
                                         "RTP_INDIRECT_COMMAND_WR_DATA",
                                         "RTP_INDIRECT_FORCE_BUBBLE",
                                         "RTP_INTERRUPT_MASK_REGISTER",
                                         "RTP_INTERRUPT_REGISTER",
                                         "RTP_INTERRUPT_REGISTER_TEST",
                                         "RTP_LINK_ACTIVE_MASK",
                                         "RTP_LINK_STATE_FOR_SC_HAND_FDT",
                                         "RTP_LOCALLY_GENERATED_ACL",
                                         "RTP_MAXIMUM_BASE_INDEX",
                                         "RTP_MC_DISTRIBUTION_MAP",
                                         "RTP_MC_TRAVERSE_RATE",
                                         "RTP_MULTICAST_DISTRIBUTION_CONFIGURATION",
                                         "RTP_MULTICAST_LINK_UP",
                                         "RTP_PARITY_ERR_CNT",
                                         "RTP_PAR_ERR_INITIATE",
                                         "RTP_PAR_ERR_MEM_MASK",
                                         "RTP_PIPE_ID_A_FOR_RM",
                                         "RTP_PIPE_ID_B_FOR_RM",
                                         "RTP_RESERVED_MIRROR_ADDR",
                                         "RTP_RESERVED_MTCD",
                                         "RTP_RESERVED_MTCP",
                                         "RTP_RESERVED_SPARE_0",
                                         "RTP_RESERVED_SPARE_1",
                                         "RTP_RESERVED_SPARE_2",
                                         "RTP_RESERVED_SPARE_3",
                                         "RTP_RTP_BY_PASS",
                                         "RTP_RTP_ENABLE",
                                         "RTP_SBUS_BROADCAST_ID",
                                         "RTP_SBUS_LAST_IN_CHAIN",
                                         "RTS_DMAC_PL330_CC_0",
                                         "RTS_DMAC_PL330_CC_1",
                                         "RTS_DMAC_PL330_CC_2",
                                         "RTS_DMAC_PL330_CC_3",
                                         "RTS_DMAC_PL330_CC_4",
                                         "RTS_DMAC_PL330_CC_5",
                                         "RTS_DMAC_PL330_CC_6",
                                         "RTS_DMAC_PL330_CC_7",
                                         "RTS_DMAC_PL330_CPC0",
                                         "RTS_DMAC_PL330_CPC1",
                                         "RTS_DMAC_PL330_CPC2",
                                         "RTS_DMAC_PL330_CPC3",
                                         "RTS_DMAC_PL330_CPC4",
                                         "RTS_DMAC_PL330_CPC5",
                                         "RTS_DMAC_PL330_CPC6",
                                         "RTS_DMAC_PL330_CPC7",
                                         "RTS_DMAC_PL330_CR0",
                                         "RTS_DMAC_PL330_CR1",
                                         "RTS_DMAC_PL330_CR2",
                                         "RTS_DMAC_PL330_CR3",
                                         "RTS_DMAC_PL330_CR4",
                                         "RTS_DMAC_PL330_CRDN",
                                         "RTS_DMAC_PL330_CS0",
                                         "RTS_DMAC_PL330_CS1",
                                         "RTS_DMAC_PL330_CS2",
                                         "RTS_DMAC_PL330_CS3",
                                         "RTS_DMAC_PL330_CS4",
                                         "RTS_DMAC_PL330_CS5",
                                         "RTS_DMAC_PL330_CS6",
                                         "RTS_DMAC_PL330_CS7",
                                         "RTS_DMAC_PL330_DA_0",
                                         "RTS_DMAC_PL330_DA_1",
                                         "RTS_DMAC_PL330_DA_2",
                                         "RTS_DMAC_PL330_DA_3",
                                         "RTS_DMAC_PL330_DA_4",
                                         "RTS_DMAC_PL330_DA_5",
                                         "RTS_DMAC_PL330_DA_6",
                                         "RTS_DMAC_PL330_DA_7",
                                         "RTS_DMAC_PL330_DBGCMD",
                                         "RTS_DMAC_PL330_DBGINST0",
                                         "RTS_DMAC_PL330_DBGINST1",
                                         "RTS_DMAC_PL330_DBGSTATUS",
                                         "RTS_DMAC_PL330_DPC",
                                         "RTS_DMAC_PL330_DS",
                                         "RTS_DMAC_PL330_FSC",
                                         "RTS_DMAC_PL330_FSM",
                                         "RTS_DMAC_PL330_FTC0",
                                         "RTS_DMAC_PL330_FTC1",
                                         "RTS_DMAC_PL330_FTC2",
                                         "RTS_DMAC_PL330_FTC3",
                                         "RTS_DMAC_PL330_FTC4",
                                         "RTS_DMAC_PL330_FTC5",
                                         "RTS_DMAC_PL330_FTC6",
                                         "RTS_DMAC_PL330_FTC7",
                                         "RTS_DMAC_PL330_FTM",
                                         "RTS_DMAC_PL330_INTCLR",
                                         "RTS_DMAC_PL330_INTEN",
                                         "RTS_DMAC_PL330_INTSTATUS",
                                         "RTS_DMAC_PL330_INT_EVENT_RIS",
                                         "RTS_DMAC_PL330_LC0_0",
                                         "RTS_DMAC_PL330_LC0_1",
                                         "RTS_DMAC_PL330_LC0_2",
                                         "RTS_DMAC_PL330_LC0_3",
                                         "RTS_DMAC_PL330_LC0_4",
                                         "RTS_DMAC_PL330_LC0_5",
                                         "RTS_DMAC_PL330_LC0_6",
                                         "RTS_DMAC_PL330_LC0_7",
                                         "RTS_DMAC_PL330_LC1_0",
                                         "RTS_DMAC_PL330_LC1_1",
                                         "RTS_DMAC_PL330_LC1_2",
                                         "RTS_DMAC_PL330_LC1_3",
                                         "RTS_DMAC_PL330_LC1_4",
                                         "RTS_DMAC_PL330_LC1_5",
                                         "RTS_DMAC_PL330_LC1_6",
                                         "RTS_DMAC_PL330_LC1_7",
                                         "RTS_DMAC_PL330_SA_0",
                                         "RTS_DMAC_PL330_SA_1",
                                         "RTS_DMAC_PL330_SA_2",
                                         "RTS_DMAC_PL330_SA_3",
                                         "RTS_DMAC_PL330_SA_4",
                                         "RTS_DMAC_PL330_SA_5",
                                         "RTS_DMAC_PL330_SA_6",
                                         "RTS_DMAC_PL330_SA_7",
                                         "RTS_DMAC_PL330_WD",
                                         "RTS_ICFG_CONFIG_0",
                                         "RTS_ICFG_DMAC_CONFIG_0",
                                         "RTS_ICFG_DMAC_CONFIG_1",
                                         "RTS_ICFG_DMAC_ECC_INTR_CLR",
                                         "RTS_ICFG_DMAC_ECC_INTR_EN",
                                         "RTS_ICFG_DMAC_ECC_INTR_STATUS",
                                         "RTS_ICFG_DMAC_ECC_LOG_1",
                                         "RTS_ICFG_DMAC_ECC_LOG_2",
                                         "RTS_ICFG_DMAC_IO_CONTROL_DIRECT",
                                         "RTS_ICFG_DMAC_IO_STATUS",
                                         "RTS_ICFG_IP_DISABLE_STRAP_STATUS_0",
                                         "RTS_ICFG_IP_REVID_0",
                                         "RTS_ICFG_MEM_ECC_CTRL",
                                         "RTS_ICFG_MHOST0_IO_CONTROL_DIRECT",
                                         "RTS_ICFG_MHOST1_IO_CONTROL_DIRECT",
                                         "RTS_ICFG_PCIE64B_ACCESS_MSB_31TO24",
                                         "RTS_ICFG_PCIE64B_ACCESS_MSB_63TO32",
                                         "RTS_ICFG_SRAM0_CONTROL",
                                         "RTS_ICFG_SRAM1_CONTROL",
                                         "RTS_ICFG_SRAM2_CONTROL",
                                         "RTS_ICFG_SRAM3_CONTROL",
                                         "RTS_ICFG_SRAM4_CONTROL",
                                         "RTS_ICFG_SRAM5_CONTROL",
                                         "RTS_ICFG_SRAM6_CONTROL",
                                         "RTS_ICFG_SRAM7_CONTROL",
                                         "RTS_M0_IDM_IDM_INTERRUPT_STATUS",
                                         "RTS_M0_IDM_IDM_RESET_STATUS",
                                         "RTS_M0_IDM_IO_CONTROL_DIRECT",
                                         "RTS_M0_IDM_M_IDM_RESET_CONTROL",
                                         "RTS_S0_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "RTS_S0_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "RTS_S0_IDM_IDM_ERROR_LOG_CONTROL",
                                         "RTS_S0_IDM_IDM_ERROR_LOG_FLAGS",
                                         "RTS_S0_IDM_IDM_ERROR_LOG_ID",
                                         "RTS_S0_IDM_IDM_ERROR_LOG_STATUS",
                                         "RTS_S0_IDM_IDM_INTERRUPT_STATUS",
                                         "RTS_S0_IDM_IDM_RESET_READ_ID",
                                         "RTS_S0_IDM_IDM_RESET_STATUS",
                                         "RTS_S0_IDM_IDM_RESET_WRITE_ID",
                                         "RTS_S0_IDM_S_IDM_RESET_CONTROL",
                                         "RTS_SRAM_LL_128K_0_CONTROL1",
                                         "RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1",
                                         "RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2",
                                         "RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE",
                                         "RTS_SRAM_LL_128K_0_INTERRUPT_STATUS",
                                         "RTS_SRAM_LL_128K_0_MEMORY_CONTROL",
                                         "RTS_SRAM_LL_128K_0_MEMORY_PDA",
                                         "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE",
                                         "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS",
                                         "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0",
                                         "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1",
                                         "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0",
                                         "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1",
                                         "RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL",
                                         "RTS_SRAM_LL_128K_0_STATUS1",
                                         "RTS_SRAM_LL_128K_0_STATUS2",
                                         "RTS_SRAM_LL_128K_0_STATUS3",
                                         "RTS_SRAM_LL_128K_0_STATUS4",
                                         "RTS_SRAM_LL_128K_0_STATUS5",
                                         "RTS_SRAM_LL_128K_0_STATUS6",
                                         "RTS_SRAM_LL_128K_0_STATUS7",
                                         "RTS_SRAM_LL_128K_0_STATUS8",
                                         "RTS_SRAM_LL_128K_0_STATUS9",
                                         "RTS_SRAM_LL_128K_0_STATUS10",
                                         "RTS_SRAM_LL_128K_1_CONTROL1",
                                         "RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1",
                                         "RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2",
                                         "RTS_SRAM_LL_128K_1_INTERRUPT_ENABLE",
                                         "RTS_SRAM_LL_128K_1_INTERRUPT_STATUS",
                                         "RTS_SRAM_LL_128K_1_MEMORY_CONTROL",
                                         "RTS_SRAM_LL_128K_1_MEMORY_PDA",
                                         "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLE",
                                         "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUS",
                                         "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0",
                                         "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1",
                                         "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0",
                                         "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1",
                                         "RTS_SRAM_LL_128K_1_MEM_PWR_CONTROL",
                                         "RTS_SRAM_LL_128K_1_STATUS1",
                                         "RTS_SRAM_LL_128K_1_STATUS2",
                                         "RTS_SRAM_LL_128K_1_STATUS3",
                                         "RTS_SRAM_LL_128K_1_STATUS4",
                                         "RTS_SRAM_LL_128K_1_STATUS5",
                                         "RTS_SRAM_LL_128K_1_STATUS6",
                                         "RTS_SRAM_LL_128K_1_STATUS7",
                                         "RTS_SRAM_LL_128K_1_STATUS8",
                                         "RTS_SRAM_LL_128K_1_STATUS9",
                                         "RTS_SRAM_LL_128K_1_STATUS10",
                                         "RTS_SRAM_LL_128K_2_CONTROL1",
                                         "RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1",
                                         "RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2",
                                         "RTS_SRAM_LL_128K_2_INTERRUPT_ENABLE",
                                         "RTS_SRAM_LL_128K_2_INTERRUPT_STATUS",
                                         "RTS_SRAM_LL_128K_2_MEMORY_CONTROL",
                                         "RTS_SRAM_LL_128K_2_MEMORY_PDA",
                                         "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLE",
                                         "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUS",
                                         "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0",
                                         "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1",
                                         "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0",
                                         "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1",
                                         "RTS_SRAM_LL_128K_2_MEM_PWR_CONTROL",
                                         "RTS_SRAM_LL_128K_2_STATUS1",
                                         "RTS_SRAM_LL_128K_2_STATUS2",
                                         "RTS_SRAM_LL_128K_2_STATUS3",
                                         "RTS_SRAM_LL_128K_2_STATUS4",
                                         "RTS_SRAM_LL_128K_2_STATUS5",
                                         "RTS_SRAM_LL_128K_2_STATUS6",
                                         "RTS_SRAM_LL_128K_2_STATUS7",
                                         "RTS_SRAM_LL_128K_2_STATUS8",
                                         "RTS_SRAM_LL_128K_2_STATUS9",
                                         "RTS_SRAM_LL_128K_2_STATUS10",
                                         "RTS_SRAM_LL_128K_3_CONTROL1",
                                         "RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1",
                                         "RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2",
                                         "RTS_SRAM_LL_128K_3_INTERRUPT_ENABLE",
                                         "RTS_SRAM_LL_128K_3_INTERRUPT_STATUS",
                                         "RTS_SRAM_LL_128K_3_MEMORY_CONTROL",
                                         "RTS_SRAM_LL_128K_3_MEMORY_PDA",
                                         "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLE",
                                         "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUS",
                                         "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0",
                                         "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1",
                                         "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0",
                                         "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1",
                                         "RTS_SRAM_LL_128K_3_MEM_PWR_CONTROL",
                                         "RTS_SRAM_LL_128K_3_STATUS1",
                                         "RTS_SRAM_LL_128K_3_STATUS2",
                                         "RTS_SRAM_LL_128K_3_STATUS3",
                                         "RTS_SRAM_LL_128K_3_STATUS4",
                                         "RTS_SRAM_LL_128K_3_STATUS5",
                                         "RTS_SRAM_LL_128K_3_STATUS6",
                                         "RTS_SRAM_LL_128K_3_STATUS7",
                                         "RTS_SRAM_LL_128K_3_STATUS8",
                                         "RTS_SRAM_LL_128K_3_STATUS9",
                                         "RTS_SRAM_LL_128K_3_STATUS10",
                                         "RTS_SRAM_LL_128K_4_CONTROL1",
                                         "RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1",
                                         "RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2",
                                         "RTS_SRAM_LL_128K_4_INTERRUPT_ENABLE",
                                         "RTS_SRAM_LL_128K_4_INTERRUPT_STATUS",
                                         "RTS_SRAM_LL_128K_4_MEMORY_CONTROL",
                                         "RTS_SRAM_LL_128K_4_MEMORY_PDA",
                                         "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLE",
                                         "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUS",
                                         "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0",
                                         "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1",
                                         "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0",
                                         "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1",
                                         "RTS_SRAM_LL_128K_4_MEM_PWR_CONTROL",
                                         "RTS_SRAM_LL_128K_4_STATUS1",
                                         "RTS_SRAM_LL_128K_4_STATUS2",
                                         "RTS_SRAM_LL_128K_4_STATUS3",
                                         "RTS_SRAM_LL_128K_4_STATUS4",
                                         "RTS_SRAM_LL_128K_4_STATUS5",
                                         "RTS_SRAM_LL_128K_4_STATUS6",
                                         "RTS_SRAM_LL_128K_4_STATUS7",
                                         "RTS_SRAM_LL_128K_4_STATUS8",
                                         "RTS_SRAM_LL_128K_4_STATUS9",
                                         "RTS_SRAM_LL_128K_4_STATUS10",
                                         "RTS_SRAM_LL_128K_5_CONTROL1",
                                         "RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1",
                                         "RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2",
                                         "RTS_SRAM_LL_128K_5_INTERRUPT_ENABLE",
                                         "RTS_SRAM_LL_128K_5_INTERRUPT_STATUS",
                                         "RTS_SRAM_LL_128K_5_MEMORY_CONTROL",
                                         "RTS_SRAM_LL_128K_5_MEMORY_PDA",
                                         "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLE",
                                         "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUS",
                                         "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0",
                                         "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1",
                                         "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0",
                                         "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1",
                                         "RTS_SRAM_LL_128K_5_MEM_PWR_CONTROL",
                                         "RTS_SRAM_LL_128K_5_STATUS1",
                                         "RTS_SRAM_LL_128K_5_STATUS2",
                                         "RTS_SRAM_LL_128K_5_STATUS3",
                                         "RTS_SRAM_LL_128K_5_STATUS4",
                                         "RTS_SRAM_LL_128K_5_STATUS5",
                                         "RTS_SRAM_LL_128K_5_STATUS6",
                                         "RTS_SRAM_LL_128K_5_STATUS7",
                                         "RTS_SRAM_LL_128K_5_STATUS8",
                                         "RTS_SRAM_LL_128K_5_STATUS9",
                                         "RTS_SRAM_LL_128K_5_STATUS10",
                                         "RTS_SRAM_LL_128K_6_CONTROL1",
                                         "RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1",
                                         "RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2",
                                         "RTS_SRAM_LL_128K_6_INTERRUPT_ENABLE",
                                         "RTS_SRAM_LL_128K_6_INTERRUPT_STATUS",
                                         "RTS_SRAM_LL_128K_6_MEMORY_CONTROL",
                                         "RTS_SRAM_LL_128K_6_MEMORY_PDA",
                                         "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLE",
                                         "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUS",
                                         "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0",
                                         "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1",
                                         "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0",
                                         "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1",
                                         "RTS_SRAM_LL_128K_6_MEM_PWR_CONTROL",
                                         "RTS_SRAM_LL_128K_6_STATUS1",
                                         "RTS_SRAM_LL_128K_6_STATUS2",
                                         "RTS_SRAM_LL_128K_6_STATUS3",
                                         "RTS_SRAM_LL_128K_6_STATUS4",
                                         "RTS_SRAM_LL_128K_6_STATUS5",
                                         "RTS_SRAM_LL_128K_6_STATUS6",
                                         "RTS_SRAM_LL_128K_6_STATUS7",
                                         "RTS_SRAM_LL_128K_6_STATUS8",
                                         "RTS_SRAM_LL_128K_6_STATUS9",
                                         "RTS_SRAM_LL_128K_6_STATUS10",
                                         "RTS_SRAM_LL_128K_7_CONTROL1",
                                         "RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1",
                                         "RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2",
                                         "RTS_SRAM_LL_128K_7_INTERRUPT_ENABLE",
                                         "RTS_SRAM_LL_128K_7_INTERRUPT_STATUS",
                                         "RTS_SRAM_LL_128K_7_MEMORY_CONTROL",
                                         "RTS_SRAM_LL_128K_7_MEMORY_PDA",
                                         "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLE",
                                         "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUS",
                                         "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0",
                                         "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1",
                                         "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0",
                                         "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1",
                                         "RTS_SRAM_LL_128K_7_MEM_PWR_CONTROL",
                                         "RTS_SRAM_LL_128K_7_STATUS1",
                                         "RTS_SRAM_LL_128K_7_STATUS2",
                                         "RTS_SRAM_LL_128K_7_STATUS3",
                                         "RTS_SRAM_LL_128K_7_STATUS4",
                                         "RTS_SRAM_LL_128K_7_STATUS5",
                                         "RTS_SRAM_LL_128K_7_STATUS6",
                                         "RTS_SRAM_LL_128K_7_STATUS7",
                                         "RTS_SRAM_LL_128K_7_STATUS8",
                                         "RTS_SRAM_LL_128K_7_STATUS9",
                                         "RTS_SRAM_LL_128K_7_STATUS10",
                                         "SCH_ASSIGNED_CREDIT_CONFIGURATION",
                                         "SCH_ASSIGNED_CREDIT_CONFIGURATION_1",
                                         "SCH_ATTEMPTTO_ACTIVATE_ASHAPERWITH_BAD_PARAMETERS",
                                         "SCH_ATTEMPT_TO_ACTIVATE_BAD_FLOW_PARAMS",
                                         "SCH_BFC_PARAMS",
                                         "SCH_CIR_SHAPERS_CONFIGURATION",
                                         "SCH_CIR_SHAPERS_CONFIGURATION_1",
                                         "SCH_CREDIT_COUNTER_CONFIGURATION_REG_1",
                                         "SCH_CREDIT_COUNTER_CONFIGURATION_REG_2",
                                         "SCH_DBG_CML_CREDIT_SCHEDULER_COUNTER_CONFIGURRATION",
                                         "SCH_DBG_CML_SCHEDULER_COUNTER",
                                         "SCH_DBG_CREDIT_COUNTER",
                                         "SCH_DBG_DVS_CREDIT_COUNTER_CONFIGURATION",
                                         "SCH_DBG_DVS_FC_COUNTERS_CONFIGURATION",
                                         "SCH_DBG_DVS_FLOW_CONTROL_COUNTER",
                                         "SCH_DBG_DVS_LINK_STATUS",
                                         "SCH_DBG_DVS_RCI_COUNTER",
                                         "SCH_DBG_DVS_RCI_COUNTERS_CONFIGURATION",
                                         "SCH_DBG_SMP_MESSAGE_COUNTER",
                                         "SCH_DBG_SMP_MESSAGE_COUNTER_CONFIGURATION",
                                         "SCH_DELETE_MECHANISM_CONFIGURATION_REGISTER",
                                         "SCH_DUMMY_REGISTER",
                                         "SCH_DVS_CONFIG",
                                         "SCH_DVS_CONFIG_2",
                                         "SCH_DVS_CREDIT_COUNTER",
                                         "SCH_DVS_CREDIT_SHARE_CONFIGURATION",
                                         "SCH_DVS_NIF_CONFIG",
                                         "SCH_DVS_WEIGHT_CONFIG",
                                         "SCH_DVS_WEIGHT_ENABLE",
                                         "SCH_ECC_1B_ERR_CNT",
                                         "SCH_ECC_2B_ERR_CNT",
                                         "SCH_ECC_ERR_1B_INITIATE",
                                         "SCH_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "SCH_ECC_ERR_2B_INITIATE",
                                         "SCH_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "SCH_ECC_INTERRUPT_REGISTER",
                                         "SCH_ECC_INTERRUPT_REGISTER_MASK",
                                         "SCH_ECC_INTERRUPT_REGISTER_TEST",
                                         "SCH_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "SCH_ERROR_INITIATION_DATA",
                                         "SCH_FC_ENABLERS",
                                         "SCH_FORCE_PORT_FC_REGISTER",
                                         "SCH_FSF_COMPOSITE_CONFIGURATION",
                                         "SCH_GLOBAL_MEM_OPTIONS",
                                         "SCH_GTIMER_CONFIGURATION",
                                         "SCH_GTIMER_CYCLE",
                                         "SCH_HR_PRIORITY_MASK",
                                         "SCH_INCORRECT_STATUS_MESSAGE",
                                         "SCH_INDIRECT_COMMAND",
                                         "SCH_INDIRECT_COMMAND_ADDRESS",
                                         "SCH_INDIRECT_COMMAND_RD_DATA",
                                         "SCH_INDIRECT_COMMAND_WIDE_MEM",
                                         "SCH_INDIRECT_COMMAND_WR_DATA",
                                         "SCH_INDIRECT_FORCE_BUBBLE",
                                         "SCH_INDIRECT_WR_MASK",
                                         "SCH_INGRESS_SHAPING_PORT_CONFIGURATION",
                                         "SCH_INTERFACE_FC_MASK",
                                         "SCH_INTERRUPT_MASK_REGISTER",
                                         "SCH_INTERRUPT_REGISTER",
                                         "SCH_INTERRUPT_REGISTER_TEST",
                                         "SCH_LAST_FLOW_RESTART_EVENT",
                                         "SCH_LINKS_MASK",
                                         "SCH_LOW_RATE_FLOW_CONFIG_RANGE",
                                         "SCH_LOW_RATE_FLOW_EN_MASK",
                                         "SCH_MAX_PORT_QUEUE_SIZECOUNTER",
                                         "SCH_NIF_1P_PRIORITY_MODE_REGISTER",
                                         "SCH_NIF_2P_PRIORITY_MODE_REGISTER",
                                         "SCH_NIF_4P_PRIORITY_MODE_REGISTER",
                                         "SCH_OOB_FC_CONFIGURATION_REGISTER",
                                         "SCH_OOB_FC_STATUS_REGISTER",
                                         "SCH_PARITY_ERR_CNT",
                                         "SCH_PAR_ERR_INITIATE",
                                         "SCH_PAR_ERR_MEM_MASK",
                                         "SCH_PCMI_0",
                                         "SCH_PCMI_1",
                                         "SCH_PCMI_2",
                                         "SCH_PCMI_3",
                                         "SCH_PCMI_4",
                                         "SCH_PCMI_0_S",
                                         "SCH_PCMI_0_T",
                                         "SCH_PCMI_1_S",
                                         "SCH_PCMI_1_T",
                                         "SCH_PCMI_2_S",
                                         "SCH_PCMI_2_T",
                                         "SCH_PCMI_3_S",
                                         "SCH_PCMI_3_T",
                                         "SCH_PCMI_4_S",
                                         "SCH_PCMI_4_T",
                                         "SCH_PIR_SHAPERS_CONFIGURATION",
                                         "SCH_PIR_SHAPERS_CONFIGURATION_1",
                                         "SCH_PS_1P_PRIORITY_MODE_REGISTER",
                                         "SCH_PS_2P_PRIORITY_MODE_REGISTER",
                                         "SCH_PS_4P_PRIORITY_MODE_REGISTER",
                                         "SCH_PS_CALENDAR_SELECT",
                                         "SCH_PS_PRIORITY_PROPAGATION_ENABLE",
                                         "SCH_RCI_BFC_PARAMS",
                                         "SCH_RCI_CREDIT_JITTER",
                                         "SCH_RCI_PARAMS",
                                         "SCH_REBOUNDED_CREDIT_CONFIGURATION",
                                         "SCH_REBOUNDED_CREDIT_CONFIGURATION_1",
                                         "SCH_REG_0103",
                                         "SCH_REG_0104",
                                         "SCH_REG_0110",
                                         "SCH_REG_0111",
                                         "SCH_REG_0116",
                                         "SCH_REG_0125",
                                         "SCH_REG_0140",
                                         "SCH_REG_0142",
                                         "SCH_REG_0189",
                                         "SCH_REG_0190",
                                         "SCH_REG_0191",
                                         "SCH_REG_0197",
                                         "SCH_REG_0198",
                                         "SCH_REG_0199",
                                         "SCH_REG_010A",
                                         "SCH_REG_012D",
                                         "SCH_REG_013F",
                                         "SCH_REG_018D",
                                         "SCH_REG_018F",
                                         "SCH_REG_019A",
                                         "SCH_REG_019B",
                                         "SCH_REG_019C",
                                         "SCH_REG_019D",
                                         "SCH_REG_01A0",
                                         "SCH_REG_01A1",
                                         "SCH_RESERVED_MIRROR_ADDR",
                                         "SCH_RESERVED_MTCD",
                                         "SCH_RESERVED_MTCP",
                                         "SCH_RESERVED_SPARE_0",
                                         "SCH_RESERVED_SPARE_1",
                                         "SCH_RESERVED_SPARE_2",
                                         "SCH_RESERVED_SPARE_3",
                                         "SCH_RETURNED_CREDITS_CFG_REGISTER",
                                         "SCH_SBUS_BROADCAST_ID",
                                         "SCH_SBUS_LAST_IN_CHAIN",
                                         "SCH_SCHEDULER_CONFIGURATION_REGISTER",
                                         "SCH_SCHEDULER_NOT_VALID",
                                         "SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_0",
                                         "SCH_SCH_FABRIC_MULTICAST_PORT_CONFIGURATION_REGISTER_1",
                                         "SCH_SCL_SMP_MESSAGES",
                                         "SCH_SELECT_FLOW_TO_QUEUE_MAPPING",
                                         "SCH_SHAPER_CONFIGURATION_REGISTER_1",
                                         "SCH_SHARED_BUCKET_2_ACT_BITMAP",
                                         "SCH_SHARED_BUCKET_2_ACT_BITMAP_SWITCHED",
                                         "SCH_SHARED_BUCKET_2_INC_BITMAP",
                                         "SCH_SHARED_BUCKET_2_INC_BITMAP_SWITCHED",
                                         "SCH_SHARED_BUCKET_4_ACT_BITMAP",
                                         "SCH_SHARED_BUCKET_4_ACT_BITMAP_SWITCHED",
                                         "SCH_SHARED_BUCKET_4_INC_BITMAP",
                                         "SCH_SHARED_BUCKET_4_INC_BITMAP_SWITCHED",
                                         "SCH_SHARED_BUCKET_8_ACT_BITMAP",
                                         "SCH_SHARED_BUCKET_8_ACT_BITMAP_SWITCHED",
                                         "SCH_SHARED_BUCKET_8_INC_BITMAP",
                                         "SCH_SHARED_BUCKET_8_INC_BITMAP_SWITCHED",
                                         "SCH_SMP_BACK_UP_MESSAGES",
                                         "SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS",
                                         "SCH_SYSTEM_RED_CONFIGURATION",
                                         "SIF_AUTO_DOC_NAME_0",
                                         "SIF_AUTO_DOC_NAME_1",
                                         "SIF_AUTO_DOC_NAME_2",
                                         "SIF_AUTO_DOC_NAME_3",
                                         "SIF_AUTO_DOC_NAME_4",
                                         "SIF_AUTO_DOC_NAME_5",
                                         "SIF_AUTO_DOC_NAME_7",
                                         "SIF_AUTO_DOC_NAME_8",
                                         "SIF_BILLING_INPUT_FC_CTR",
                                         "SIF_BILLING_OUTPUT_FC_CTR",
                                         "SIF_ECC_1B_ERR_CNT",
                                         "SIF_ECC_2B_ERR_CNT",
                                         "SIF_ECC_ERR_1B_INITIATE",
                                         "SIF_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "SIF_ECC_ERR_2B_INITIATE",
                                         "SIF_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "SIF_ECC_INTERRUPT_REGISTER",
                                         "SIF_ECC_INTERRUPT_REGISTER_MASK",
                                         "SIF_ECC_INTERRUPT_REGISTER_TEST",
                                         "SIF_ENABLERS",
                                         "SIF_ERROR_INITIATION_DATA",
                                         "SIF_GLOBAL_MEM_OPTIONS",
                                         "SIF_GTIMER_CONFIGURATION",
                                         "SIF_GTIMER_CYCLE",
                                         "SIF_INIT",
                                         "SIF_INTERRUPT_MASK_REGISTER",
                                         "SIF_INTERRUPT_REGISTER",
                                         "SIF_INTERRUPT_REGISTER_TEST",
                                         "SIF_QSIZE_INPUT_FC_CTR",
                                         "SIF_QSIZE_OUTPUT_FC_CTR",
                                         "SIF_RESERVED_MIRROR_ADDR",
                                         "SIF_RESERVED_MTCD",
                                         "SIF_RESERVED_MTCP",
                                         "SIF_RESERVED_SPARE_0",
                                         "SIF_RESERVED_SPARE_1",
                                         "SIF_RESERVED_SPARE_2",
                                         "SIF_RESERVED_SPARE_3",
                                         "SIF_SBUS_BROADCAST_ID",
                                         "SIF_SBUS_LAST_IN_CHAIN",
                                         "SIF_ST_BILL_INPUT_PORT_SETTINGS",
                                         "SIF_ST_BILL_OPCODE_ERR_INTERRUPT_REGISTER",
                                         "SIF_ST_BILL_OPCODE_ERR_INTERRUPT_REGISTER_MASK",
                                         "SIF_ST_BILL_OPCODE_ERR_INTERRUPT_REGISTER_TEST",
                                         "SIF_ST_BILL_RPRT_CTR",
                                         "SIF_ST_BILL_RPRT_DROP_CTR",
                                         "SIF_ST_BILL_RPRT_DROP_ECC_CTR",
                                         "SIF_ST_PORT_FC_SETTINGS",
                                         "SIF_ST_PORT_SETTINGS",
                                         "SIF_ST_QSIZE_RPRT_CTR",
                                         "SIF_ST_QSIZE_RPRT_DROP_CTR",
                                         "SIF_ST_QSIZE_RPRT_DROP_ECC_CTR",
                                         "SIF_ST_QSIZE_SETTINGS",
                                         "SIF_ST_Q_SIZE_INPUT_PORT_FC_SETTINGS",
                                         "SIF_ST_RPRT_BILLING_RX_FIFO_ERR_INTERRUPT_REGISTER",
                                         "SIF_ST_RPRT_BILLING_RX_FIFO_ERR_INTERRUPT_REGISTER_MASK",
                                         "SIF_ST_RPRT_BILLING_RX_FIFO_ERR_INTERRUPT_REGISTER_TEST",
                                         "SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_INTERRUPT_REGISTER",
                                         "SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_INTERRUPT_REGISTER_MASK",
                                         "SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_INTERRUPT_REGISTER_TEST",
                                         "SPB_ALMOST_FULL_0_SRAM_REJECT_COUNTER",
                                         "SPB_ALMOST_FULL_1_SRAM_REJECT_COUNTER",
                                         "SPB_ALMOST_FULL_2_SRAM_REJECT_COUNTER",
                                         "SPB_ALMOST_FULL_SRAM_REJECT_COUNTER",
                                         "SPB_BRC_STATUS",
                                         "SPB_COUNTERS_REASSEMBLYCONTEXTS",
                                         "SPB_CPU_REQUEST_REGISTER",
                                         "SPB_DEBUG_COUNTERS",
                                         "SPB_DISCARDED_BYTES_CNT",
                                         "SPB_DISCARDED_PACKETS_CNT",
                                         "SPB_DROP_DESTINATION_CONFIGURATION",
                                         "SPB_DYNAMIC_CONFIGURATION",
                                         "SPB_ECC_1B_ERR_CNT",
                                         "SPB_ECC_2B_ERR_CNT",
                                         "SPB_ECC_ERR_1B_INITIATE",
                                         "SPB_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "SPB_ECC_ERR_2B_INITIATE",
                                         "SPB_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "SPB_ECC_INTERRUPT_REGISTER",
                                         "SPB_ECC_INTERRUPT_REGISTER_MASK",
                                         "SPB_ECC_INTERRUPT_REGISTER_TEST",
                                         "SPB_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "SPB_ERROR_INITIATION_DATA",
                                         "SPB_FAP_GLOBAL_GENERAL_CFG_3",
                                         "SPB_FIFO_INTERRUPT_REGISTER",
                                         "SPB_FIFO_INTERRUPT_REGISTER_MASK",
                                         "SPB_FIFO_INTERRUPT_REGISTER_TEST",
                                         "SPB_FORCE_CRC_ERROR",
                                         "SPB_FULL_SRAM_REJECT_COUNTER",
                                         "SPB_GLOBAL_MEM_OPTIONS",
                                         "SPB_GTIMER_CONFIGURATION",
                                         "SPB_GTIMER_CYCLE",
                                         "SPB_INDIRECT_COMMAND",
                                         "SPB_INDIRECT_COMMAND_ADDRESS",
                                         "SPB_INDIRECT_COMMAND_RD_DATA",
                                         "SPB_INDIRECT_COMMAND_WIDE_MEM",
                                         "SPB_INDIRECT_COMMAND_WR_DATA",
                                         "SPB_INDIRECT_FORCE_BUBBLE",
                                         "SPB_INTERRUPT_MASK_REGISTER",
                                         "SPB_INTERRUPT_REGISTER",
                                         "SPB_INTERRUPT_REGISTER_TEST",
                                         "SPB_LAST_BUFF_RELEASE_CMD",
                                         "SPB_LAST_DEQ_CMD",
                                         "SPB_LAST_LEARN_INFO_RPRT",
                                         "SPB_LAST_OCB_ACCESS",
                                         "SPB_LAST_REAS_REPORT",
                                         "SPB_LAST_REAS_REPORT_2",
                                         "SPB_LAST_REL_RPRT",
                                         "SPB_LEARN_INFO_COUNTER",
                                         "SPB_OCB_STATUS",
                                         "SPB_OW_PP_PORT_WITH_RSM_CONTEXT",
                                         "SPB_PACKET_REJECT_TH",
                                         "SPB_PARITY_ERR_CNT",
                                         "SPB_PAR_ERR_INITIATE",
                                         "SPB_PAR_ERR_MEM_MASK",
                                         "SPB_PEC_STATUS",
                                         "SPB_REASSEMBLY_ERRORS",
                                         "SPB_REASSEMBLY_INTERRUPT_REGISTER",
                                         "SPB_REASSEMBLY_INTERRUPT_REGISTER_MASK",
                                         "SPB_REASSEMBLY_INTERRUPT_REGISTER_TEST",
                                         "SPB_REASSEMBLY_TIMEOUT",
                                         "SPB_RECEIVED_BYTES_CNT",
                                         "SPB_RECEIVED_PACKETS_CNT",
                                         "SPB_REG_010A",
                                         "SPB_RESERVED_MIRROR_ADDR",
                                         "SPB_RESERVED_MTCD",
                                         "SPB_RESERVED_MTCP",
                                         "SPB_RESERVED_SPARE_0",
                                         "SPB_RESERVED_SPARE_1",
                                         "SPB_RESERVED_SPARE_2",
                                         "SPB_RESERVED_SPARE_3",
                                         "SPB_RESET_STATUS_REGISTER",
                                         "SPB_RXI_COUNTER",
                                         "SPB_SBUS_BROADCAST_ID",
                                         "SPB_SBUS_LAST_IN_CHAIN",
                                         "SPB_STATIC_CONFIGURATION",
                                         "SPB_S_2D_RPC_CFG",
                                         "SPB_S_2F_RPC_CFG",
                                         "SPB_TIMEOUT_REG",
                                         "SPB_TXI_COUNTER",
                                         "SQM_BUNDLE_DEQ_CTR",
                                         "SQM_DEQ_DRAM_BUNDLE_SETTINGS",
                                         "SQM_DEQ_FAB_BUNDLE_SETTINGS",
                                         "SQM_ECC_1B_ERR_CNT",
                                         "SQM_ECC_2B_ERR_CNT",
                                         "SQM_ECC_ERR_1B_INITIATE",
                                         "SQM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "SQM_ECC_ERR_2B_INITIATE",
                                         "SQM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "SQM_ECC_INTERRUPT_REGISTER",
                                         "SQM_ECC_INTERRUPT_REGISTER_MASK",
                                         "SQM_ECC_INTERRUPT_REGISTER_TEST",
                                         "SQM_ENABLERS",
                                         "SQM_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "SQM_ERROR_INITIATION_DATA",
                                         "SQM_FAP_GLOBAL_GENERAL_IDB",
                                         "SQM_GLOBAL_MEM_OPTIONS",
                                         "SQM_GTIMER_CONFIGURATION",
                                         "SQM_GTIMER_CYCLE",
                                         "SQM_INDIRECT_COMMAND",
                                         "SQM_INDIRECT_COMMAND_ADDRESS",
                                         "SQM_INDIRECT_COMMAND_DATA_INCREMENT",
                                         "SQM_INDIRECT_COMMAND_RD_DATA",
                                         "SQM_INDIRECT_COMMAND_WIDE_MEM",
                                         "SQM_INDIRECT_COMMAND_WR_DATA",
                                         "SQM_INDIRECT_FORCE_BUBBLE",
                                         "SQM_INIT_ON",
                                         "SQM_INTERNAL_SETTINGS",
                                         "SQM_INTERRUPT_MASK_REGISTER",
                                         "SQM_INTERRUPT_REGISTER",
                                         "SQM_INTERRUPT_REGISTER_TEST",
                                         "SQM_LAST_DEQ_CMD",
                                         "SQM_LAST_ENQ_CMD",
                                         "SQM_PDM_RD_ACCESS_DROP_CTR",
                                         "SQM_PDM_RD_ACCESS_VALID_CTR",
                                         "SQM_PDM_WR_ACCESS_VALID_CTR",
                                         "SQM_PKT_DEQ_CTR",
                                         "SQM_PKT_ENQ_CTR",
                                         "SQM_REG_0106",
                                         "SQM_REG_0107",
                                         "SQM_REG_0121",
                                         "SQM_REG_0125",
                                         "SQM_REG_0127",
                                         "SQM_REG_0128",
                                         "SQM_REG_011C",
                                         "SQM_REG_011D",
                                         "SQM_REG_011E",
                                         "SQM_REG_011F",
                                         "SQM_REG_012A",
                                         "SQM_RESERVED_MIRROR_ADDR",
                                         "SQM_RESERVED_MTCD",
                                         "SQM_RESERVED_MTCP",
                                         "SQM_RESERVED_SPARE_0",
                                         "SQM_RESERVED_SPARE_1",
                                         "SQM_RESERVED_SPARE_2",
                                         "SQM_RESERVED_SPARE_3",
                                         "SQM_SBUS_BROADCAST_ID",
                                         "SQM_SBUS_LAST_IN_CHAIN",
                                         "SQM_TX_FIFO_ERR_INTERRUPT_REGISTER",
                                         "SQM_TX_FIFO_ERR_INTERRUPT_REGISTER_MASK",
                                         "SQM_TX_FIFO_ERR_INTERRUPT_REGISTER_TEST",
                                         "SRAM_IDM_IDM_ERROR_LOG_ADDR_LSB",
                                         "SRAM_IDM_IDM_ERROR_LOG_COMPLETE",
                                         "SRAM_IDM_IDM_ERROR_LOG_CONTROL",
                                         "SRAM_IDM_IDM_ERROR_LOG_FLAGS",
                                         "SRAM_IDM_IDM_ERROR_LOG_ID",
                                         "SRAM_IDM_IDM_ERROR_LOG_STATUS",
                                         "SRAM_IDM_IDM_INTERRUPT_STATUS",
                                         "SRAM_IDM_IDM_IO_CONTROL_DIRECT",
                                         "SRAM_IDM_IDM_IO_STATUS",
                                         "SRAM_IDM_IDM_RESET_CONTROL",
                                         "SRAM_IDM_IDM_RESET_READ_ID",
                                         "SRAM_IDM_IDM_RESET_STATUS",
                                         "SRAM_IDM_IDM_RESET_WRITE_ID",
                                         "SRAM_LL_1024K_0_CONTROL1",
                                         "SRAM_LL_1024K_0_DYNAMIC_STANDBY_CONTROL1",
                                         "SRAM_LL_1024K_0_DYNAMIC_STANDBY_CONTROL2",
                                         "SRAM_LL_1024K_0_INTERRUPT_ENABLE",
                                         "SRAM_LL_1024K_0_INTERRUPT_STATUS",
                                         "SRAM_LL_1024K_0_MEMORY_CONTROL",
                                         "SRAM_LL_1024K_0_MEMORY_PDA",
                                         "SRAM_LL_1024K_0_MEM_PWR_CONTROL",
                                         "SRAM_LL_1024K_0_STATUS1",
                                         "SRAM_LL_1024K_0_STATUS2",
                                         "SRAM_LL_1024K_0_STATUS3",
                                         "SRAM_LL_1024K_0_STATUS4",
                                         "SRAM_LL_1024K_0_STATUS5",
                                         "SRAM_LL_1024K_0_STATUS6",
                                         "SRAM_LL_1024K_0_STATUS7",
                                         "SRAM_LL_1024K_0_STATUS8",
                                         "SRAM_LL_1024K_0_STATUS9",
                                         "SRAM_LL_1024K_0_STATUS10",
                                         "TCAM_ECC_1B_ERR_CNT",
                                         "TCAM_ECC_2B_ERR_CNT",
                                         "TCAM_ECC_ERR_1B_INITIATE",
                                         "TCAM_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "TCAM_ECC_ERR_2B_INITIATE",
                                         "TCAM_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "TCAM_ECC_INTERRUPT_REGISTER",
                                         "TCAM_ECC_INTERRUPT_REGISTER_MASK",
                                         "TCAM_ECC_INTERRUPT_REGISTER_TEST",
                                         "TCAM_ENABLE_DYNAMIC_MEMORY_ACCESS",
                                         "TCAM_ERROR_INITIATION_DATA",
                                         "TCAM_GLOBAL_MEM_OPTIONS",
                                         "TCAM_GTIMER_CONFIGURATION",
                                         "TCAM_GTIMER_CYCLE",
                                         "TCAM_INDIRECT_COMMAND",
                                         "TCAM_INDIRECT_COMMAND_ADDRESS",
                                         "TCAM_INDIRECT_COMMAND_RD_DATA",
                                         "TCAM_INDIRECT_COMMAND_WIDE_MEM",
                                         "TCAM_INDIRECT_COMMAND_WR_DATA",
                                         "TCAM_INDIRECT_FORCE_BUBBLE",
                                         "TCAM_INDIRECT_WR_MASK",
                                         "TCAM_INTERRUPT_MASK_REGISTER",
                                         "TCAM_INTERRUPT_REGISTER",
                                         "TCAM_INTERRUPT_REGISTER_TEST",
                                         "TCAM_LARGE_TCAM_BIST_WR",
                                         "TCAM_PCMI_0",
                                         "TCAM_PCMI_1",
                                         "TCAM_PCMI_2",
                                         "TCAM_PCMI_3",
                                         "TCAM_PCMI_4",
                                         "TCAM_PCMI_0_S",
                                         "TCAM_PCMI_0_T",
                                         "TCAM_PCMI_1_S",
                                         "TCAM_PCMI_1_T",
                                         "TCAM_PCMI_2_S",
                                         "TCAM_PCMI_2_T",
                                         "TCAM_PCMI_3_S",
                                         "TCAM_PCMI_3_T",
                                         "TCAM_PCMI_4_S",
                                         "TCAM_PCMI_4_T",
                                         "TCAM_RESERVED_MIRROR_ADDR",
                                         "TCAM_RESERVED_MTCD",
                                         "TCAM_RESERVED_MTCP",
                                         "TCAM_RESERVED_SPARE_0",
                                         "TCAM_RESERVED_SPARE_1",
                                         "TCAM_RESERVED_SPARE_2",
                                         "TCAM_RESERVED_SPARE_3",
                                         "TCAM_SBUS_BROADCAST_ID",
                                         "TCAM_SBUS_LAST_IN_CHAIN",
                                         "TCAM_SMALL_TCAM_BIST_WR",
                                         "TCAM_TCAM_ACCESS_COUNTER",
                                         "TCAM_TCAM_ACCESS_COUNTER_SELECTOR",
                                         "TCAM_TCAM_BANK_BLOCK_OWNER",
                                         "TCAM_TCAM_ECC_FIX_EN",
                                         "TCAM_TCAM_INTERFACE_ACCESS_BITMAP",
                                         "TCAM_TCAM_LARGE_BIST_RE",
                                         "TCAM_TCAM_MANAGER_0",
                                         "TCAM_TCAM_MANAGER_1",
                                         "TCAM_TCAM_MATCH_BITMAP",
                                         "TCAM_TCAM_MBIST_TEST_PORTS",
                                         "TCAM_TCAM_PROTECTION_ERROR",
                                         "TCAM_TCAM_PROTECTION_MACHINE_CONFIGURATION",
                                         "TCAM_TCAM_PROTECTION_TRIGGER",
                                         "TCAM_TCAM_QUERY_FAILURE",
                                         "TCAM_TCAM_RESET_BLOCK_BITMAP",
                                         "TCAM_TCAM_SMALL_BIST_RE",
                                         "TDU_ADDRESS_TRANSLATION_CONFIG",
                                         "TDU_ECC_1B_ERR_CNT",
                                         "TDU_ECC_2B_ERR_CNT",
                                         "TDU_ECC_ERR_1B_INITIATE",
                                         "TDU_ECC_ERR_1B_MONITOR_MEM_MASK",
                                         "TDU_ECC_ERR_2B_INITIATE",
                                         "TDU_ECC_ERR_2B_MONITOR_MEM_MASK",
                                         "TDU_ECC_INTERRUPT_REGISTER",
                                         "TDU_ECC_INTERRUPT_REGISTER_MASK",
                                         "TDU_ECC_INTERRUPT_REGISTER_TEST",
                                         "TDU_ERROR_INITIATION_DATA",
                                         "TDU_GLOBAL_MEM_OPTIONS",
                                         "TDU_GTIMER_CONFIGURATION",
                                         "TDU_GTIMER_CYCLE",
                                         "TDU_INTERRUPT_MASK_REGISTER",
                                         "TDU_INTERRUPT_REGISTER",
                                         "TDU_INTERRUPT_REGISTER_TEST",
                                         "TDU_PCMI_0",
                                         "TDU_PCMI_1",
                                         "TDU_PCMI_2",
                                         "TDU_PCMI_3",
                                         "TDU_PCMI_0_S",
                                         "TDU_PCMI_0_T",
                                         "TDU_PCMI_1_S",
                                         "TDU_PCMI_1_T",
                                         "TDU_PCMI_2_S",
                                         "TDU_PCMI_2_T",
                                         "TDU_PCMI_3_S",
                                         "TDU_PCMI_3_T",
                                         "TDU_RESERVED_MIRROR_ADDR",
                                         "TDU_RESERVED_MTCD",
                                         "TDU_RESERVED_MTCP",
                                         "TDU_RESERVED_SPARE_0",
                                         "TDU_RESERVED_SPARE_1",
                                         "TDU_RESERVED_SPARE_2",
                                         "TDU_RESERVED_SPARE_3",
                                         "TDU_SBUS_BROADCAST_ID",
                                         "TDU_SBUS_LAST_IN_CHAIN",
                                         "U0_LED_ACCU_CTRL",
                                         "U0_LED_ACCU_STATUS",
                                         "U0_LED_CLK_DIV_CTRL",
                                         "U0_LED_INTR_ENABLE",
                                         "U0_LED_REFRESH_CTRL",
                                         "U0_LED_SEND_CTRL",
                                         "U0_LED_SEND_CTRL_0",
                                         "U0_LED_SEND_CTRL_1",
                                         "U0_LED_SEND_CTRL_2",
                                         "U0_LED_SEND_CTRL_3",
                                         "U0_LED_SEND_CTRL_4",
                                         "U0_LED_SEND_STATUS",
                                         "U0_LED_SRAM_CTRL",
                                         "U0_LED_SRAM_ECC_CTRL",
                                         "U0_LED_SRAM_ECC_STATUS",
                                         "U0_LED_SW_CNFG_LINK_1023_992",
                                         "U0_LED_SW_CNFG_LINK_127_96",
                                         "U0_LED_SW_CNFG_LINK_159_128",
                                         "U0_LED_SW_CNFG_LINK_191_160",
                                         "U0_LED_SW_CNFG_LINK_223_192",
                                         "U0_LED_SW_CNFG_LINK_255_224",
                                         "U0_LED_SW_CNFG_LINK_287_256",
                                         "U0_LED_SW_CNFG_LINK_319_288",
                                         "U0_LED_SW_CNFG_LINK_31_0",
                                         "U0_LED_SW_CNFG_LINK_351_320",
                                         "U0_LED_SW_CNFG_LINK_383_352",
                                         "U0_LED_SW_CNFG_LINK_415_384",
                                         "U0_LED_SW_CNFG_LINK_447_416",
                                         "U0_LED_SW_CNFG_LINK_479_448",
                                         "U0_LED_SW_CNFG_LINK_511_480",
                                         "U0_LED_SW_CNFG_LINK_543_512",
                                         "U0_LED_SW_CNFG_LINK_575_544",
                                         "U0_LED_SW_CNFG_LINK_607_576",
                                         "U0_LED_SW_CNFG_LINK_639_608",
                                         "U0_LED_SW_CNFG_LINK_63_32",
                                         "U0_LED_SW_CNFG_LINK_671_640",
                                         "U0_LED_SW_CNFG_LINK_703_672",
                                         "U0_LED_SW_CNFG_LINK_735_704",
                                         "U0_LED_SW_CNFG_LINK_767_736",
                                         "U0_LED_SW_CNFG_LINK_799_768",
                                         "U0_LED_SW_CNFG_LINK_831_800",
                                         "U0_LED_SW_CNFG_LINK_863_832",
                                         "U0_LED_SW_CNFG_LINK_895_864",
                                         "U0_LED_SW_CNFG_LINK_927_896",
                                         "U0_LED_SW_CNFG_LINK_959_928",
                                         "U0_LED_SW_CNFG_LINK_95_64",
                                         "U0_LED_SW_CNFG_LINK_991_960",
                                         "U0_M0SSQ_CTRL",
                                         "U0_M0SSQ_ECC_CTRL",
                                         "U0_M0SSQ_ECC_STATUS",
                                         "U0_M0SSQ_INTR_ENABLE",
                                         "U0_M0SS_CONTROL",
                                         "U0_M0SS_DEBUG_CONTROL",
                                         "U0_M0SS_ECC_CTRL",
                                         "U0_M0SS_ECC_STATUS",
                                         "U0_M0SS_ECO",
                                         "U0_M0SS_INTR_127_96",
                                         "U0_M0SS_INTR_159_128",
                                         "U0_M0SS_INTR_191_160",
                                         "U0_M0SS_INTR_223_192",
                                         "U0_M0SS_INTR_255_224",
                                         "U0_M0SS_INTR_31_0",
                                         "U0_M0SS_INTR_63_32",
                                         "U0_M0SS_INTR_95_64",
                                         "U0_M0SS_INTR_CONTROL",
                                         "U0_M0SS_INTR_ENABLE",
                                         "U0_M0SS_INTR_MASK_127_96",
                                         "U0_M0SS_INTR_MASK_159_128",
                                         "U0_M0SS_INTR_MASK_191_160",
                                         "U0_M0SS_INTR_MASK_223_192",
                                         "U0_M0SS_INTR_MASK_255_224",
                                         "U0_M0SS_INTR_MASK_31_0",
                                         "U0_M0SS_INTR_MASK_63_32",
                                         "U0_M0SS_INTR_MASK_95_64",
                                         "U0_M0SS_RAW_INTR_127_96",
                                         "U0_M0SS_RAW_INTR_159_128",
                                         "U0_M0SS_RAW_INTR_191_160",
                                         "U0_M0SS_RAW_INTR_223_192",
                                         "U0_M0SS_RAW_INTR_255_224",
                                         "U0_M0SS_RAW_INTR_31_0",
                                         "U0_M0SS_RAW_INTR_63_32",
                                         "U0_M0SS_RAW_INTR_95_64",
                                         "U0_M0SS_STATUS",
                                         "U0_M0SS_TCM_CTRL",
                                         "U1_M0SS_CONTROL",
                                         "U1_M0SS_DEBUG_CONTROL",
                                         "U1_M0SS_ECC_CTRL",
                                         "U1_M0SS_ECC_STATUS",
                                         "U1_M0SS_ECO",
                                         "U1_M0SS_INTR_127_96",
                                         "U1_M0SS_INTR_159_128",
                                         "U1_M0SS_INTR_191_160",
                                         "U1_M0SS_INTR_223_192",
                                         "U1_M0SS_INTR_255_224",
                                         "U1_M0SS_INTR_31_0",
                                         "U1_M0SS_INTR_63_32",
                                         "U1_M0SS_INTR_95_64",
                                         "U1_M0SS_INTR_CONTROL",
                                         "U1_M0SS_INTR_ENABLE",
                                         "U1_M0SS_INTR_MASK_127_96",
                                         "U1_M0SS_INTR_MASK_159_128",
                                         "U1_M0SS_INTR_MASK_191_160",
                                         "U1_M0SS_INTR_MASK_223_192",
                                         "U1_M0SS_INTR_MASK_255_224",
                                         "U1_M0SS_INTR_MASK_31_0",
                                         "U1_M0SS_INTR_MASK_63_32",
                                         "U1_M0SS_INTR_MASK_95_64",
                                         "U1_M0SS_RAW_INTR_127_96",
                                         "U1_M0SS_RAW_INTR_159_128",
                                         "U1_M0SS_RAW_INTR_191_160",
                                         "U1_M0SS_RAW_INTR_223_192",
                                         "U1_M0SS_RAW_INTR_255_224",
                                         "U1_M0SS_RAW_INTR_31_0",
                                         "U1_M0SS_RAW_INTR_63_32",
                                         "U1_M0SS_RAW_INTR_95_64",
                                         "U1_M0SS_STATUS",
                                         "U1_M0SS_TCM_CTRL",
                                         "U2_M0SS_CONTROL",
                                         "U2_M0SS_DEBUG_CONTROL",
                                         "U2_M0SS_ECC_CTRL",
                                         "U2_M0SS_ECC_STATUS",
                                         "U2_M0SS_ECO",
                                         "U2_M0SS_INTR_127_96",
                                         "U2_M0SS_INTR_159_128",
                                         "U2_M0SS_INTR_191_160",
                                         "U2_M0SS_INTR_223_192",
                                         "U2_M0SS_INTR_255_224",
                                         "U2_M0SS_INTR_31_0",
                                         "U2_M0SS_INTR_63_32",
                                         "U2_M0SS_INTR_95_64",
                                         "U2_M0SS_INTR_CONTROL",
                                         "U2_M0SS_INTR_ENABLE",
                                         "U2_M0SS_INTR_MASK_127_96",
                                         "U2_M0SS_INTR_MASK_159_128",
                                         "U2_M0SS_INTR_MASK_191_160",
                                         "U2_M0SS_INTR_MASK_223_192",
                                         "U2_M0SS_INTR_MASK_255_224",
                                         "U2_M0SS_INTR_MASK_31_0",
                                         "U2_M0SS_INTR_MASK_63_32",
                                         "U2_M0SS_INTR_MASK_95_64",
                                         "U2_M0SS_RAW_INTR_127_96",
                                         "U2_M0SS_RAW_INTR_159_128",
                                         "U2_M0SS_RAW_INTR_191_160",
                                         "U2_M0SS_RAW_INTR_223_192",
                                         "U2_M0SS_RAW_INTR_255_224",
                                         "U2_M0SS_RAW_INTR_31_0",
                                         "U2_M0SS_RAW_INTR_63_32",
                                         "U2_M0SS_RAW_INTR_95_64",
                                         "U2_M0SS_STATUS",
                                         "U2_M0SS_TCM_CTRL",
                                         "U3_M0SS_CONTROL",
                                         "U3_M0SS_DEBUG_CONTROL",
                                         "U3_M0SS_ECC_CTRL",
                                         "U3_M0SS_ECC_STATUS",
                                         "U3_M0SS_ECO",
                                         "U3_M0SS_INTR_127_96",
                                         "U3_M0SS_INTR_159_128",
                                         "U3_M0SS_INTR_191_160",
                                         "U3_M0SS_INTR_223_192",
                                         "U3_M0SS_INTR_255_224",
                                         "U3_M0SS_INTR_31_0",
                                         "U3_M0SS_INTR_63_32",
                                         "U3_M0SS_INTR_95_64",
                                         "U3_M0SS_INTR_CONTROL",
                                         "U3_M0SS_INTR_ENABLE",
                                         "U3_M0SS_INTR_MASK_127_96",
                                         "U3_M0SS_INTR_MASK_159_128",
                                         "U3_M0SS_INTR_MASK_191_160",
                                         "U3_M0SS_INTR_MASK_223_192",
                                         "U3_M0SS_INTR_MASK_255_224",
                                         "U3_M0SS_INTR_MASK_31_0",
                                         "U3_M0SS_INTR_MASK_63_32",
                                         "U3_M0SS_INTR_MASK_95_64",
                                         "U3_M0SS_RAW_INTR_127_96",
                                         "U3_M0SS_RAW_INTR_159_128",
                                         "U3_M0SS_RAW_INTR_191_160",
                                         "U3_M0SS_RAW_INTR_223_192",
                                         "U3_M0SS_RAW_INTR_255_224",
                                         "U3_M0SS_RAW_INTR_31_0",
                                         "U3_M0SS_RAW_INTR_63_32",
                                         "U3_M0SS_RAW_INTR_95_64",
                                         "U3_M0SS_STATUS",
                                         "U3_M0SS_TCM_CTRL"};

#endif /* BCM_WARM_BOOT_API_TEST */
