GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f1e6d500000,65536
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2454
gpu_sim_insn = 311296
gpu_ipc =     126.8525
gpu_tot_sim_cycle = 2454
gpu_tot_sim_insn = 311296
gpu_tot_ipc =     126.8525
gpu_tot_issued_cta = 64
gpu_occupancy = 34.3595% 
gpu_tot_occupancy = 34.3595% 
max_total_param_size = 0
gpu_stall_dramfull = 2457
gpu_stall_icnt2sh    = 4811
partiton_level_parallism =       0.8509
partiton_level_parallism_total  =       0.8509
partiton_level_parallism_util =       4.2182
partiton_level_parallism_util_total  =       4.2182
L2_BW  =      43.7544 GB/Sec
L2_BW_total  =      43.7544 GB/Sec
gpu_total_sim_rate=311296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5120
	L1I_total_cache_misses = 1024
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 984
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5120

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 311296
gpgpu_n_tot_w_icount = 9728
gpgpu_n_stall_shd_mem = 5712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1414	W0_Idle:55594	W0_Scoreboard:21926	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9728
single_issue_nums: WS0:4352	WS1:4352	
dual_issue_nums: WS0:256	WS1:256	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73728 {72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 951 
max_icnt2mem_latency = 257 
maxmrqlatency = 624 
max_icnt2sh_latency = 80 
averagemflatency = 450 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 27 
mrq_lat_table:133 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1 	1318 	729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	465 	459 	769 	265 	129 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	980 	458 	569 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/66 = 31.030304
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4104
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:        171       201       249       305       128       190       137       151    none      none      none      none      none      none      none      none  
dram[1]:        170       172       230       240       160       119       127       138    none      none      none      none      none      none      none      none  
dram[2]:        170       205       231       300        96       168       138       137    none      none      none      none      none      none      none      none  
dram[3]:        153       173       203       254       129       135       118       148    none      none      none      none      none      none      none      none  
dram[4]:        164       191       202       259       110       143       143       152    none      none      none      none      none      none      none      none  
dram[5]:        174       171       228       253       141       127       147       129    none      none      none      none      none      none      none      none  
dram[6]:        170       184       229       240       142       118       153       144    none      none      none      none      none      none      none      none  
dram[7]:        159       175       220       263       122       142       127       141    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       520       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       526       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        348       446       450       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        383       467       444       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        412       440       500       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       510       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        382       456       496       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3031 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.4056
n_activity=2187 dram_eff=0.7078
bk0: 68a 3668i bk1: 68a 3539i bk2: 64a 3533i bk3: 64a 3442i bk4: 64a 2938i bk5: 64a 2721i bk6: 64a 2731i bk7: 64a 2858i bk8: 0a 3814i bk9: 0a 3815i bk10: 0a 3815i bk11: 0a 3815i bk12: 0a 3816i bk13: 0a 3817i bk14: 0a 3819i bk15: 0a 3820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.405554 
total_CMD = 3817 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 1689 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 3817 
n_nop = 3031 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.003144 
CoL_Bus_Util = 0.202777 
Either_Row_CoL_Bus_Util = 0.205921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 18.732512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7325
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3041 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4024
n_activity=2033 dram_eff=0.7555
bk0: 64a 3697i bk1: 64a 3596i bk2: 64a 3547i bk3: 64a 3440i bk4: 64a 2625i bk5: 64a 2783i bk6: 64a 2719i bk7: 64a 2743i bk8: 0a 3813i bk9: 0a 3814i bk10: 0a 3815i bk11: 0a 3816i bk12: 0a 3816i bk13: 0a 3816i bk14: 0a 3816i bk15: 0a 3818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.801690
Bank_Level_Parallism_Col = 2.797116
Bank_Level_Parallism_Ready = 2.063802
write_to_read_ratio_blp_rw_average = 0.413020
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.402410 
total_CMD = 3817 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 1803 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 3817 
n_nop = 3041 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002096 
CoL_Bus_Util = 0.201205 
Either_Row_CoL_Bus_Util = 0.203301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.174221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1742
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3043 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.4014
n_activity=2164 dram_eff=0.7079
bk0: 64a 3699i bk1: 64a 3570i bk2: 64a 3554i bk3: 64a 3453i bk4: 64a 3065i bk5: 64a 2838i bk6: 64a 2791i bk7: 64a 2901i bk8: 0a 3813i bk9: 0a 3814i bk10: 0a 3816i bk11: 0a 3817i bk12: 0a 3817i bk13: 0a 3817i bk14: 0a 3817i bk15: 0a 3817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.401362 
total_CMD = 3817 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 1672 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 3817 
n_nop = 3043 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.002096 
CoL_Bus_Util = 0.200681 
Either_Row_CoL_Bus_Util = 0.202777 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.526854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.5269
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3041 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4024
n_activity=2033 dram_eff=0.7555
bk0: 64a 3697i bk1: 64a 3595i bk2: 64a 3538i bk3: 64a 3438i bk4: 64a 2641i bk5: 64a 2699i bk6: 64a 2717i bk7: 64a 2819i bk8: 0a 3814i bk9: 0a 3815i bk10: 0a 3815i bk11: 0a 3815i bk12: 0a 3816i bk13: 0a 3816i bk14: 0a 3818i bk15: 0a 3819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.402410 
total_CMD = 3817 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 1803 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 3817 
n_nop = 3041 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002096 
CoL_Bus_Util = 0.201205 
Either_Row_CoL_Bus_Util = 0.203301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.493582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4936
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3041 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4024
n_activity=2118 dram_eff=0.7252
bk0: 64a 3699i bk1: 64a 3603i bk2: 64a 3571i bk3: 64a 3468i bk4: 64a 2895i bk5: 64a 2811i bk6: 64a 2830i bk7: 64a 2899i bk8: 0a 3814i bk9: 0a 3814i bk10: 0a 3815i bk11: 0a 3816i bk12: 0a 3816i bk13: 0a 3816i bk14: 0a 3816i bk15: 0a 3816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.402410 
total_CMD = 3817 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 1708 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 3817 
n_nop = 3041 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002096 
CoL_Bus_Util = 0.201205 
Either_Row_CoL_Bus_Util = 0.203301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.115274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1153
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3041 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4024
n_activity=2086 dram_eff=0.7363
bk0: 64a 3692i bk1: 64a 3616i bk2: 64a 3581i bk3: 64a 3473i bk4: 64a 2705i bk5: 64a 2758i bk6: 64a 2783i bk7: 64a 2777i bk8: 0a 3814i bk9: 0a 3815i bk10: 0a 3816i bk11: 0a 3816i bk12: 0a 3816i bk13: 0a 3816i bk14: 0a 3816i bk15: 0a 3818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.402410 
total_CMD = 3817 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 1762 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 3817 
n_nop = 3041 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002096 
CoL_Bus_Util = 0.201205 
Either_Row_CoL_Bus_Util = 0.203301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.806917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8069
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3041 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4024
n_activity=2099 dram_eff=0.7318
bk0: 64a 3701i bk1: 64a 3602i bk2: 64a 3572i bk3: 64a 3469i bk4: 64a 2741i bk5: 64a 2845i bk6: 64a 2777i bk7: 64a 2807i bk8: 0a 3814i bk9: 0a 3814i bk10: 0a 3814i bk11: 0a 3815i bk12: 0a 3816i bk13: 0a 3816i bk14: 0a 3816i bk15: 0a 3816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.402410 
total_CMD = 3817 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 1733 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 3817 
n_nop = 3041 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002096 
CoL_Bus_Util = 0.201205 
Either_Row_CoL_Bus_Util = 0.203301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.902542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9025
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3817 n_nop=3041 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.4024
n_activity=2086 dram_eff=0.7363
bk0: 64a 3690i bk1: 64a 3614i bk2: 64a 3578i bk3: 64a 3474i bk4: 64a 2720i bk5: 64a 2662i bk6: 64a 2809i bk7: 64a 2824i bk8: 0a 3815i bk9: 0a 3816i bk10: 0a 3816i bk11: 0a 3816i bk12: 0a 3816i bk13: 0a 3817i bk14: 0a 3817i bk15: 0a 3817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.402410 
total_CMD = 3817 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 1762 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 3817 
n_nop = 3041 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.002096 
CoL_Bus_Util = 0.201205 
Either_Row_CoL_Bus_Util = 0.203301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.403721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4037

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 65, Miss_rate = 0.439, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 148, Miss = 65, Miss_rate = 0.439, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 16
L2_cache_bank[3]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 2088
L2_total_cache_misses = 1026
L2_total_cache_miss_rate = 0.4914
L2_total_cache_pending_hits = 1060
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.105

icnt_total_pkts_mem_to_simt=4296
icnt_total_pkts_simt_to_mem=4136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.9193
	minimum = 6
	maximum = 225
Network latency average = 18.8341
	minimum = 6
	maximum = 223
Slowest packet = 2443
Flit latency average = 17.9357
	minimum = 6
	maximum = 221
Slowest flit = 5282
Fragmentation average = 0.26317
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0340342
	minimum = 0 (at node 36)
	maximum = 0.0603097 (at node 20)
Accepted packet rate average = 0.0340342
	minimum = 0 (at node 36)
	maximum = 0.0603097 (at node 20)
Injected flit rate average = 0.0687205
	minimum = 0 (at node 36)
	maximum = 0.145069 (at node 20)
Accepted flit rate average= 0.0687205
	minimum = 0 (at node 36)
	maximum = 0.112469 (at node 20)
Injected packet length average = 2.01916
Accepted packet length average = 2.01916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.9193 (1 samples)
	minimum = 6 (1 samples)
	maximum = 225 (1 samples)
Network latency average = 18.8341 (1 samples)
	minimum = 6 (1 samples)
	maximum = 223 (1 samples)
Flit latency average = 17.9357 (1 samples)
	minimum = 6 (1 samples)
	maximum = 221 (1 samples)
Fragmentation average = 0.26317 (1 samples)
	minimum = 0 (1 samples)
	maximum = 206 (1 samples)
Injected packet rate average = 0.0340342 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0603097 (1 samples)
Accepted packet rate average = 0.0340342 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0603097 (1 samples)
Injected flit rate average = 0.0687205 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.145069 (1 samples)
Accepted flit rate average = 0.0687205 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.112469 (1 samples)
Injected packet size average = 2.01916 (1 samples)
Accepted packet size average = 2.01916 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 311296 (inst/sec)
gpgpu_simulation_rate = 2454 (cycle/sec)
gpgpu_silicon_slowdown = 654849x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 1123
gpu_sim_insn = 311296
gpu_ipc =     277.2003
gpu_tot_sim_cycle = 3577
gpu_tot_sim_insn = 622592
gpu_tot_ipc =     174.0542
gpu_tot_issued_cta = 128
gpu_occupancy = 34.7340% 
gpu_tot_occupancy = 34.4706% 
max_total_param_size = 0
gpu_stall_dramfull = 5330
gpu_stall_icnt2sh    = 8190
partiton_level_parallism =       1.8237
partiton_level_parallism_total  =       1.1563
partiton_level_parallism_util =       4.7963
partiton_level_parallism_util_total  =       4.4859
L2_BW  =      93.7813 GB/Sec
L2_BW_total  =      59.4603 GB/Sec
gpu_total_sim_rate=311296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10240
	L1I_total_cache_misses = 1024
	L1I_total_cache_miss_rate = 0.1000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9216
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 984
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 622592
gpgpu_n_tot_w_icount = 19456
gpgpu_n_stall_shd_mem = 14115
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3446	W0_Idle:67536	W0_Scoreboard:35932	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19456
single_issue_nums: WS0:8704	WS1:8704	
dual_issue_nums: WS0:512	WS1:512	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 147456 {72:2048,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147456 {72:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 951 
max_icnt2mem_latency = 283 
maxmrqlatency = 624 
max_icnt2sh_latency = 80 
averagemflatency = 366 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 22 
mrq_lat_table:133 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1249 	2118 	729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	674 	1091 	1543 	442 	333 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1766 	1240 	1045 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/66 = 31.030304
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4104
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:        267       304       396       472       188       254       184       196    none      none      none      none      none      none      none      none  
dram[1]:        284       280       396       389       222       178       174       185    none      none      none      none      none      none      none      none  
dram[2]:        268       306       375       456       155       231       185       183    none      none      none      none      none      none      none      none  
dram[3]:        253       275       348       394       183       191       165       194    none      none      none      none      none      none      none      none  
dram[4]:        274       310       359       415       173       195       184       198    none      none      none      none      none      none      none      none  
dram[5]:        291       293       383       405       199       187       189       174    none      none      none      none      none      none      none      none  
dram[6]:        276       296       381       387       208       169       194       189    none      none      none      none      none      none      none      none  
dram[7]:        268       297       367       417       179       204       171       187    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       520       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       526       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        348       446       450       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        383       467       444       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        412       440       500       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       510       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        382       456       496       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5564 n_nop=4778 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.2782
n_activity=2187 dram_eff=0.7078
bk0: 68a 5415i bk1: 68a 5286i bk2: 64a 5280i bk3: 64a 5189i bk4: 64a 4685i bk5: 64a 4468i bk6: 64a 4478i bk7: 64a 4605i bk8: 0a 5561i bk9: 0a 5562i bk10: 0a 5562i bk11: 0a 5562i bk12: 0a 5563i bk13: 0a 5564i bk14: 0a 5566i bk15: 0a 5567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.278217 
total_CMD = 5564 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 3436 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 5564 
n_nop = 4778 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.002157 
CoL_Bus_Util = 0.139109 
Either_Row_CoL_Bus_Util = 0.141265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 12.850827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8508
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5564 n_nop=4788 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2761
n_activity=2033 dram_eff=0.7555
bk0: 64a 5444i bk1: 64a 5343i bk2: 64a 5294i bk3: 64a 5187i bk4: 64a 4372i bk5: 64a 4530i bk6: 64a 4466i bk7: 64a 4490i bk8: 0a 5560i bk9: 0a 5561i bk10: 0a 5562i bk11: 0a 5563i bk12: 0a 5563i bk13: 0a 5563i bk14: 0a 5563i bk15: 0a 5565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.801690
Bank_Level_Parallism_Col = 2.797116
Bank_Level_Parallism_Ready = 2.063802
write_to_read_ratio_blp_rw_average = 0.413020
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.276060 
total_CMD = 5564 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 3550 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 5564 
n_nop = 4788 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001438 
CoL_Bus_Util = 0.138030 
Either_Row_CoL_Bus_Util = 0.139468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.781812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7818
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5564 n_nop=4790 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.2753
n_activity=2164 dram_eff=0.7079
bk0: 64a 5446i bk1: 64a 5317i bk2: 64a 5301i bk3: 64a 5200i bk4: 64a 4812i bk5: 64a 4585i bk6: 64a 4538i bk7: 64a 4648i bk8: 0a 5560i bk9: 0a 5561i bk10: 0a 5563i bk11: 0a 5564i bk12: 0a 5564i bk13: 0a 5564i bk14: 0a 5564i bk15: 0a 5564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.275341 
total_CMD = 5564 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 3419 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 5564 
n_nop = 4790 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.001438 
CoL_Bus_Util = 0.137671 
Either_Row_CoL_Bus_Util = 0.139109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.337707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5564 n_nop=4788 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2761
n_activity=2033 dram_eff=0.7555
bk0: 64a 5444i bk1: 64a 5342i bk2: 64a 5285i bk3: 64a 5185i bk4: 64a 4388i bk5: 64a 4446i bk6: 64a 4464i bk7: 64a 4566i bk8: 0a 5561i bk9: 0a 5562i bk10: 0a 5562i bk11: 0a 5562i bk12: 0a 5563i bk13: 0a 5563i bk14: 0a 5565i bk15: 0a 5566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.276060 
total_CMD = 5564 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 3550 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 5564 
n_nop = 4788 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001438 
CoL_Bus_Util = 0.138030 
Either_Row_CoL_Bus_Util = 0.139468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 12.000898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0009
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5564 n_nop=4788 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2761
n_activity=2118 dram_eff=0.7252
bk0: 64a 5446i bk1: 64a 5350i bk2: 64a 5318i bk3: 64a 5215i bk4: 64a 4642i bk5: 64a 4558i bk6: 64a 4577i bk7: 64a 4646i bk8: 0a 5561i bk9: 0a 5561i bk10: 0a 5562i bk11: 0a 5563i bk12: 0a 5563i bk13: 0a 5563i bk14: 0a 5563i bk15: 0a 5563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.276060 
total_CMD = 5564 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 3455 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 5564 
n_nop = 4788 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001438 
CoL_Bus_Util = 0.138030 
Either_Row_CoL_Bus_Util = 0.139468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.741373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7414
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5564 n_nop=4788 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2761
n_activity=2086 dram_eff=0.7363
bk0: 64a 5439i bk1: 64a 5363i bk2: 64a 5328i bk3: 64a 5220i bk4: 64a 4452i bk5: 64a 4505i bk6: 64a 4530i bk7: 64a 4524i bk8: 0a 5561i bk9: 0a 5562i bk10: 0a 5563i bk11: 0a 5563i bk12: 0a 5563i bk13: 0a 5563i bk14: 0a 5563i bk15: 0a 5565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.276060 
total_CMD = 5564 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 3509 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 5564 
n_nop = 4788 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001438 
CoL_Bus_Util = 0.138030 
Either_Row_CoL_Bus_Util = 0.139468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.529835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5298
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5564 n_nop=4788 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2761
n_activity=2099 dram_eff=0.7318
bk0: 64a 5448i bk1: 64a 5349i bk2: 64a 5319i bk3: 64a 5216i bk4: 64a 4488i bk5: 64a 4592i bk6: 64a 4524i bk7: 64a 4554i bk8: 0a 5561i bk9: 0a 5561i bk10: 0a 5561i bk11: 0a 5562i bk12: 0a 5563i bk13: 0a 5563i bk14: 0a 5563i bk15: 0a 5563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.276060 
total_CMD = 5564 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 3480 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 5564 
n_nop = 4788 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001438 
CoL_Bus_Util = 0.138030 
Either_Row_CoL_Bus_Util = 0.139468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.595435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5954
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5564 n_nop=4788 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2761
n_activity=2086 dram_eff=0.7363
bk0: 64a 5437i bk1: 64a 5361i bk2: 64a 5325i bk3: 64a 5221i bk4: 64a 4467i bk5: 64a 4409i bk6: 64a 4556i bk7: 64a 4571i bk8: 0a 5562i bk9: 0a 5563i bk10: 0a 5563i bk11: 0a 5563i bk12: 0a 5563i bk13: 0a 5564i bk14: 0a 5564i bk15: 0a 5564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.276060 
total_CMD = 5564 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 3509 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 5564 
n_nop = 4788 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001438 
CoL_Bus_Util = 0.138030 
Either_Row_CoL_Bus_Util = 0.139468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 11.253235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 276, Miss = 65, Miss_rate = 0.236, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 276, Miss = 65, Miss_rate = 0.236, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 16
L2_cache_bank[3]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 4136
L2_total_cache_misses = 1026
L2_total_cache_miss_rate = 0.2481
L2_total_cache_pending_hits = 1060
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1026
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.072

icnt_total_pkts_mem_to_simt=8392
icnt_total_pkts_simt_to_mem=8232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 31.58
	minimum = 6
	maximum = 281
Network latency average = 20.3623
	minimum = 6
	maximum = 241
Slowest packet = 2443
Flit latency average = 18.8597
	minimum = 6
	maximum = 241
Slowest flit = 10632
Fragmentation average = 0.280343
	minimum = 0
	maximum = 206
Injected packet rate average = 0.046251
	minimum = 0 (at node 36)
	maximum = 0.0771596 (at node 20)
Accepted packet rate average = 0.046251
	minimum = 0 (at node 36)
	maximum = 0.0771596 (at node 20)
Injected flit rate average = 0.0929494
	minimum = 0 (at node 36)
	maximum = 0.171093 (at node 20)
Accepted flit rate average= 0.0929494
	minimum = 0 (at node 36)
	maximum = 0.148728 (at node 20)
Injected packet length average = 2.00967
Accepted packet length average = 2.00967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.2497 (2 samples)
	minimum = 6 (2 samples)
	maximum = 253 (2 samples)
Network latency average = 19.5982 (2 samples)
	minimum = 6 (2 samples)
	maximum = 232 (2 samples)
Flit latency average = 18.3977 (2 samples)
	minimum = 6 (2 samples)
	maximum = 231 (2 samples)
Fragmentation average = 0.271757 (2 samples)
	minimum = 0 (2 samples)
	maximum = 206 (2 samples)
Injected packet rate average = 0.0401426 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0687347 (2 samples)
Accepted packet rate average = 0.0401426 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0687347 (2 samples)
Injected flit rate average = 0.0808349 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.158081 (2 samples)
Accepted flit rate average = 0.0808349 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.130599 (2 samples)
Injected packet size average = 2.01369 (2 samples)
Accepted packet size average = 2.01369 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 311296 (inst/sec)
gpgpu_simulation_rate = 1788 (cycle/sec)
gpgpu_silicon_slowdown = 898769x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1449
gpu_sim_insn = 573440
gpu_ipc =     395.7488
gpu_tot_sim_cycle = 5026
gpu_tot_sim_insn = 1196032
gpu_tot_ipc =     237.9690
gpu_tot_issued_cta = 192
gpu_occupancy = 36.1518% 
gpu_tot_occupancy = 34.9694% 
max_total_param_size = 0
gpu_stall_dramfull = 7732
gpu_stall_icnt2sh    = 12409
partiton_level_parallism =       1.4272
partiton_level_parallism_total  =       1.2344
partiton_level_parallism_util =       5.4136
partiton_level_parallism_util_total  =       4.7577
L2_BW  =      73.3919 GB/Sec
L2_BW_total  =      63.4768 GB/Sec
gpu_total_sim_rate=598016

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19456
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0789
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19456

Total_core_cache_fail_stats:
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
79, 79, 79, 79, 79, 79, 79, 80, 79, 79, 79, 79, 79, 79, 79, 80, 79, 79, 79, 79, 79, 79, 79, 80, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 1212416
gpgpu_n_tot_w_icount = 37888
gpgpu_n_stall_shd_mem = 19672
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7767	W0_Idle:86650	W0_Scoreboard:49072	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37376
single_issue_nums: WS0:16378	WS1:16264	
dual_issue_nums: WS0:1283	WS1:1340	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 221184 {72:3072,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 221184 {72:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 283 
maxmrqlatency = 624 
max_icnt2sh_latency = 112 
averagemflatency = 338 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 25 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2804 	2611 	729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	828 	1861 	2618 	494 	350 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2821 	1775 	1426 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:        362       402       543       612       228       294       225       237    none      none      none      none      none      none      none      none  
dram[1]:        365       386       536       528       261       217       213       225    none      none      none      none      none      none      none      none  
dram[2]:        364       410       513       606       195       272       226       224    none      none      none      none      none      none      none      none  
dram[3]:        353       381       486       538       223       230       205       235    none      none      none      none      none      none      none      none  
dram[4]:        384       428       512       574       213       235       223       237    none      none      none      none      none      none      none      none  
dram[5]:        402       412       535       563       238       226       227       213    none      none      none      none      none      none      none      none  
dram[6]:        379       404       517       531       248       211       234       229    none      none      none      none      none      none      none      none  
dram[7]:        372       405       506       561       218       244       209       227    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       520       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       526       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        348       446       450       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        383       467       444       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        412       440       500       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       510       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        382       456       496       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7818 n_nop=7032 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.198
n_activity=2187 dram_eff=0.7078
bk0: 68a 7669i bk1: 68a 7540i bk2: 64a 7534i bk3: 64a 7443i bk4: 64a 6939i bk5: 64a 6722i bk6: 64a 6732i bk7: 64a 6859i bk8: 0a 7815i bk9: 0a 7816i bk10: 0a 7816i bk11: 0a 7816i bk12: 0a 7817i bk13: 0a 7818i bk14: 0a 7820i bk15: 0a 7821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.198005 
total_CMD = 7818 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 5690 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 7818 
n_nop = 7032 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.001535 
CoL_Bus_Util = 0.099002 
Either_Row_CoL_Bus_Util = 0.100537 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.145818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.14582
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7818 n_nop=7036 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1975
n_activity=2085 dram_eff=0.7405
bk0: 68a 7668i bk1: 64a 7596i bk2: 64a 7547i bk3: 64a 7440i bk4: 64a 6626i bk5: 64a 6784i bk6: 64a 6720i bk7: 64a 6744i bk8: 0a 7814i bk9: 0a 7815i bk10: 0a 7816i bk11: 0a 7817i bk12: 0a 7817i bk13: 0a 7817i bk14: 0a 7818i bk15: 0a 7820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.197493 
total_CMD = 7818 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 5772 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 7818 
n_nop = 7036 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.001279 
CoL_Bus_Util = 0.098746 
Either_Row_CoL_Bus_Util = 0.100026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.385009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.38501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7818 n_nop=7044 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.196
n_activity=2164 dram_eff=0.7079
bk0: 64a 7700i bk1: 64a 7571i bk2: 64a 7555i bk3: 64a 7454i bk4: 64a 7066i bk5: 64a 6839i bk6: 64a 6792i bk7: 64a 6902i bk8: 0a 7814i bk9: 0a 7815i bk10: 0a 7817i bk11: 0a 7818i bk12: 0a 7818i bk13: 0a 7818i bk14: 0a 7818i bk15: 0a 7818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.195958 
total_CMD = 7818 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 5673 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 7818 
n_nop = 7044 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.001023 
CoL_Bus_Util = 0.097979 
Either_Row_CoL_Bus_Util = 0.099002 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.068943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.06894
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7818 n_nop=7042 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1965
n_activity=2033 dram_eff=0.7555
bk0: 64a 7698i bk1: 64a 7596i bk2: 64a 7539i bk3: 64a 7439i bk4: 64a 6642i bk5: 64a 6700i bk6: 64a 6718i bk7: 64a 6820i bk8: 0a 7815i bk9: 0a 7816i bk10: 0a 7816i bk11: 0a 7816i bk12: 0a 7817i bk13: 0a 7817i bk14: 0a 7819i bk15: 0a 7820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.196470 
total_CMD = 7818 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 5804 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 7818 
n_nop = 7042 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001023 
CoL_Bus_Util = 0.098235 
Either_Row_CoL_Bus_Util = 0.099258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.540931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.54093
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7818 n_nop=7042 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1965
n_activity=2118 dram_eff=0.7252
bk0: 64a 7700i bk1: 64a 7604i bk2: 64a 7572i bk3: 64a 7469i bk4: 64a 6896i bk5: 64a 6812i bk6: 64a 6831i bk7: 64a 6900i bk8: 0a 7815i bk9: 0a 7815i bk10: 0a 7816i bk11: 0a 7817i bk12: 0a 7817i bk13: 0a 7817i bk14: 0a 7817i bk15: 0a 7817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.196470 
total_CMD = 7818 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 5709 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 7818 
n_nop = 7042 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001023 
CoL_Bus_Util = 0.098235 
Either_Row_CoL_Bus_Util = 0.099258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.356229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.35623
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7818 n_nop=7042 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1965
n_activity=2086 dram_eff=0.7363
bk0: 64a 7693i bk1: 64a 7617i bk2: 64a 7582i bk3: 64a 7474i bk4: 64a 6706i bk5: 64a 6759i bk6: 64a 6784i bk7: 64a 6778i bk8: 0a 7815i bk9: 0a 7816i bk10: 0a 7817i bk11: 0a 7817i bk12: 0a 7817i bk13: 0a 7817i bk14: 0a 7817i bk15: 0a 7819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.196470 
total_CMD = 7818 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 5763 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 7818 
n_nop = 7042 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001023 
CoL_Bus_Util = 0.098235 
Either_Row_CoL_Bus_Util = 0.099258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.205679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.20568
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7818 n_nop=7042 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1965
n_activity=2099 dram_eff=0.7318
bk0: 64a 7702i bk1: 64a 7603i bk2: 64a 7573i bk3: 64a 7470i bk4: 64a 6742i bk5: 64a 6846i bk6: 64a 6778i bk7: 64a 6808i bk8: 0a 7815i bk9: 0a 7815i bk10: 0a 7815i bk11: 0a 7816i bk12: 0a 7817i bk13: 0a 7817i bk14: 0a 7817i bk15: 0a 7817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.196470 
total_CMD = 7818 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 5734 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 7818 
n_nop = 7042 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001023 
CoL_Bus_Util = 0.098235 
Either_Row_CoL_Bus_Util = 0.099258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.252366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.25237
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7818 n_nop=7042 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1965
n_activity=2086 dram_eff=0.7363
bk0: 64a 7691i bk1: 64a 7615i bk2: 64a 7579i bk3: 64a 7475i bk4: 64a 6721i bk5: 64a 6663i bk6: 64a 6810i bk7: 64a 6825i bk8: 0a 7816i bk9: 0a 7817i bk10: 0a 7817i bk11: 0a 7817i bk12: 0a 7817i bk13: 0a 7818i bk14: 0a 7818i bk15: 0a 7818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.196470 
total_CMD = 7818 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 5763 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 7818 
n_nop = 7042 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.001023 
CoL_Bus_Util = 0.098235 
Either_Row_CoL_Bus_Util = 0.099258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.008826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.00883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 404, Miss = 65, Miss_rate = 0.161, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 404, Miss = 65, Miss_rate = 0.161, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 404, Miss = 65, Miss_rate = 0.161, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 6204
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.1655
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2050
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=12588
icnt_total_pkts_simt_to_mem=12348
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.4627
	minimum = 6
	maximum = 281
Network latency average = 19.0884
	minimum = 6
	maximum = 241
Slowest packet = 2443
Flit latency average = 17.7662
	minimum = 6
	maximum = 241
Slowest flit = 10632
Fragmentation average = 0.186896
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0493752
	minimum = 0 (at node 36)
	maximum = 0.080382 (at node 20)
Accepted packet rate average = 0.0493752
	minimum = 0 (at node 36)
	maximum = 0.080382 (at node 20)
Injected flit rate average = 0.099228
	minimum = 0 (at node 36)
	maximum = 0.172702 (at node 20)
Accepted flit rate average= 0.099228
	minimum = 0 (at node 36)
	maximum = 0.156785 (at node 20)
Injected packet length average = 2.00967
Accepted packet length average = 2.00967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.9873 (3 samples)
	minimum = 6 (3 samples)
	maximum = 262.333 (3 samples)
Network latency average = 19.4283 (3 samples)
	minimum = 6 (3 samples)
	maximum = 235 (3 samples)
Flit latency average = 18.1872 (3 samples)
	minimum = 6 (3 samples)
	maximum = 234.333 (3 samples)
Fragmentation average = 0.24347 (3 samples)
	minimum = 0 (3 samples)
	maximum = 206 (3 samples)
Injected packet rate average = 0.0432202 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0726171 (3 samples)
Accepted packet rate average = 0.0432202 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0726171 (3 samples)
Injected flit rate average = 0.086966 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.162955 (3 samples)
Accepted flit rate average = 0.086966 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.139327 (3 samples)
Injected packet size average = 2.01216 (3 samples)
Accepted packet size average = 2.01216 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 598016 (inst/sec)
gpgpu_simulation_rate = 2513 (cycle/sec)
gpgpu_silicon_slowdown = 639474x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 1126
gpu_sim_insn = 573440
gpu_ipc =     509.2718
gpu_tot_sim_cycle = 6152
gpu_tot_sim_insn = 1769472
gpu_tot_ipc =     287.6255
gpu_tot_issued_cta = 256
gpu_occupancy = 35.9277% 
gpu_tot_occupancy = 35.1403% 
max_total_param_size = 0
gpu_stall_dramfull = 10445
gpu_stall_icnt2sh    = 17505
partiton_level_parallism =       1.8188
partiton_level_parallism_total  =       1.3414
partiton_level_parallism_util =       3.6835
partiton_level_parallism_util_total  =       4.4366
L2_BW  =      93.5314 GB/Sec
L2_BW_total  =      68.9777 GB/Sec
gpu_total_sim_rate=589824

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 28672
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0536
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27136
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28672

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
118, 118, 118, 118, 118, 118, 118, 120, 118, 118, 118, 118, 118, 118, 118, 120, 118, 118, 118, 118, 118, 118, 119, 119, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 1802240
gpgpu_n_tot_w_icount = 56320
gpgpu_n_stall_shd_mem = 24737
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10891	W0_Idle:95264	W0_Scoreboard:59682	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:55296
single_issue_nums: WS0:24036	WS1:23854	
dual_issue_nums: WS0:2062	WS1:2153	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294912 {72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294912 {72:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 283 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 289 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 23 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4198 	3265 	729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	984 	2724 	3444 	652 	395 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3471 	2354 	2076 	291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:        459       500       677       753       274       342       264       276    none      none      none      none      none      none      none      none  
dram[1]:        467       496       679       668       315       282       254       275    none      none      none      none      none      none      none      none  
dram[2]:        461       509       641       740       241       321       266       264    none      none      none      none      none      none      none      none  
dram[3]:        460       491       630       680       279       296       247       286    none      none      none      none      none      none      none      none  
dram[4]:        510       544       683       733       266       293       263       279    none      none      none      none      none      none      none      none  
dram[5]:        516       536       682       714       295       292       268       264    none      none      none      none      none      none      none      none  
dram[6]:        494       513       671       684       298       265       274       270    none      none      none      none      none      none      none      none  
dram[7]:        482       522       650       705       279       300       252       267    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       520       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       526       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       450       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        406       467       444       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        412       440       500       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       510       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        382       456       496       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9570 n_nop=8784 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1618
n_activity=2187 dram_eff=0.7078
bk0: 68a 9421i bk1: 68a 9292i bk2: 64a 9286i bk3: 64a 9195i bk4: 64a 8691i bk5: 64a 8474i bk6: 64a 8484i bk7: 64a 8611i bk8: 0a 9567i bk9: 0a 9568i bk10: 0a 9568i bk11: 0a 9568i bk12: 0a 9569i bk13: 0a 9570i bk14: 0a 9572i bk15: 0a 9573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.161755 
total_CMD = 9570 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 7442 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 9570 
n_nop = 8784 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.001254 
CoL_Bus_Util = 0.080878 
Either_Row_CoL_Bus_Util = 0.082132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.471473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.47147
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9570 n_nop=8788 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1613
n_activity=2085 dram_eff=0.7405
bk0: 68a 9420i bk1: 64a 9348i bk2: 64a 9299i bk3: 64a 9192i bk4: 64a 8378i bk5: 64a 8536i bk6: 64a 8472i bk7: 64a 8496i bk8: 0a 9566i bk9: 0a 9567i bk10: 0a 9568i bk11: 0a 9569i bk12: 0a 9569i bk13: 0a 9569i bk14: 0a 9570i bk15: 0a 9572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.161338 
total_CMD = 9570 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 7524 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 9570 
n_nop = 8788 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.001045 
CoL_Bus_Util = 0.080669 
Either_Row_CoL_Bus_Util = 0.081714 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.849948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.84995
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9570 n_nop=8796 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1601
n_activity=2164 dram_eff=0.7079
bk0: 64a 9452i bk1: 64a 9323i bk2: 64a 9307i bk3: 64a 9206i bk4: 64a 8818i bk5: 64a 8591i bk6: 64a 8544i bk7: 64a 8654i bk8: 0a 9566i bk9: 0a 9567i bk10: 0a 9569i bk11: 0a 9570i bk12: 0a 9570i bk13: 0a 9570i bk14: 0a 9570i bk15: 0a 9570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.160084 
total_CMD = 9570 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 7425 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 9570 
n_nop = 8796 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.000836 
CoL_Bus_Util = 0.080042 
Either_Row_CoL_Bus_Util = 0.080878 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.591745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.59174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9570 n_nop=8794 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1605
n_activity=2033 dram_eff=0.7555
bk0: 64a 9450i bk1: 64a 9348i bk2: 64a 9291i bk3: 64a 9191i bk4: 64a 8394i bk5: 64a 8452i bk6: 64a 8470i bk7: 64a 8572i bk8: 0a 9567i bk9: 0a 9568i bk10: 0a 9568i bk11: 0a 9568i bk12: 0a 9569i bk13: 0a 9569i bk14: 0a 9571i bk15: 0a 9572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.160502 
total_CMD = 9570 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 7556 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 9570 
n_nop = 8794 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000836 
CoL_Bus_Util = 0.080251 
Either_Row_CoL_Bus_Util = 0.081087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.977325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.97732
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9570 n_nop=8794 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1605
n_activity=2118 dram_eff=0.7252
bk0: 64a 9452i bk1: 64a 9356i bk2: 64a 9324i bk3: 64a 9221i bk4: 64a 8648i bk5: 64a 8564i bk6: 64a 8583i bk7: 64a 8652i bk8: 0a 9567i bk9: 0a 9567i bk10: 0a 9568i bk11: 0a 9569i bk12: 0a 9569i bk13: 0a 9569i bk14: 0a 9569i bk15: 0a 9569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.160502 
total_CMD = 9570 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 7461 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 9570 
n_nop = 8794 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000836 
CoL_Bus_Util = 0.080251 
Either_Row_CoL_Bus_Util = 0.081087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.826437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.82644
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9570 n_nop=8794 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1605
n_activity=2086 dram_eff=0.7363
bk0: 64a 9445i bk1: 64a 9369i bk2: 64a 9334i bk3: 64a 9226i bk4: 64a 8458i bk5: 64a 8511i bk6: 64a 8536i bk7: 64a 8530i bk8: 0a 9567i bk9: 0a 9568i bk10: 0a 9569i bk11: 0a 9569i bk12: 0a 9569i bk13: 0a 9569i bk14: 0a 9569i bk15: 0a 9571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.160502 
total_CMD = 9570 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 7515 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 9570 
n_nop = 8794 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000836 
CoL_Bus_Util = 0.080251 
Either_Row_CoL_Bus_Util = 0.081087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.703448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.70345
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9570 n_nop=8794 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1605
n_activity=2099 dram_eff=0.7318
bk0: 64a 9454i bk1: 64a 9355i bk2: 64a 9325i bk3: 64a 9222i bk4: 64a 8494i bk5: 64a 8598i bk6: 64a 8530i bk7: 64a 8560i bk8: 0a 9567i bk9: 0a 9567i bk10: 0a 9567i bk11: 0a 9568i bk12: 0a 9569i bk13: 0a 9569i bk14: 0a 9569i bk15: 0a 9569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.160502 
total_CMD = 9570 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 7486 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 9570 
n_nop = 8794 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000836 
CoL_Bus_Util = 0.080251 
Either_Row_CoL_Bus_Util = 0.081087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.741588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.74159
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9570 n_nop=8794 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1605
n_activity=2086 dram_eff=0.7363
bk0: 64a 9443i bk1: 64a 9367i bk2: 64a 9331i bk3: 64a 9227i bk4: 64a 8473i bk5: 64a 8415i bk6: 64a 8562i bk7: 64a 8577i bk8: 0a 9568i bk9: 0a 9569i bk10: 0a 9569i bk11: 0a 9569i bk12: 0a 9569i bk13: 0a 9570i bk14: 0a 9570i bk15: 0a 9570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.160502 
total_CMD = 9570 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 7515 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 9570 
n_nop = 8794 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000836 
CoL_Bus_Util = 0.080251 
Either_Row_CoL_Bus_Util = 0.081087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 6.542633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.54263

========= L2 cache stats =========
L2_cache_bank[0]: Access = 532, Miss = 65, Miss_rate = 0.122, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 532, Miss = 65, Miss_rate = 0.122, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 532, Miss = 65, Miss_rate = 0.122, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 512, Miss = 64, Miss_rate = 0.125, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 8252
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.1245
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.125
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=16684
icnt_total_pkts_simt_to_mem=16444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.5131
	minimum = 6
	maximum = 281
Network latency average = 19.1801
	minimum = 6
	maximum = 241
Slowest packet = 2443
Flit latency average = 17.9132
	minimum = 6
	maximum = 241
Slowest flit = 10632
Fragmentation average = 0.201769
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0536541
	minimum = 0 (at node 36)
	maximum = 0.0864759 (at node 20)
Accepted packet rate average = 0.0536541
	minimum = 0 (at node 36)
	maximum = 0.0864759 (at node 20)
Injected flit rate average = 0.107698
	minimum = 0 (at node 36)
	maximum = 0.182705 (at node 20)
Accepted flit rate average= 0.107698
	minimum = 0 (at node 36)
	maximum = 0.169701 (at node 20)
Injected packet length average = 2.00727
Accepted packet length average = 2.00727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.8688 (4 samples)
	minimum = 6 (4 samples)
	maximum = 267 (4 samples)
Network latency average = 19.3662 (4 samples)
	minimum = 6 (4 samples)
	maximum = 236.5 (4 samples)
Flit latency average = 18.1187 (4 samples)
	minimum = 6 (4 samples)
	maximum = 236 (4 samples)
Fragmentation average = 0.233045 (4 samples)
	minimum = 0 (4 samples)
	maximum = 206 (4 samples)
Injected packet rate average = 0.0458287 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0760818 (4 samples)
Accepted packet rate average = 0.0458287 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0760818 (4 samples)
Injected flit rate average = 0.092149 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.167892 (4 samples)
Accepted flit rate average = 0.092149 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.146921 (4 samples)
Injected packet size average = 2.01073 (4 samples)
Accepted packet size average = 2.01073 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 589824 (inst/sec)
gpgpu_simulation_rate = 2050 (cycle/sec)
gpgpu_silicon_slowdown = 783902x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 3632
gpu_sim_insn = 360448
gpu_ipc =      99.2423
gpu_tot_sim_cycle = 9784
gpu_tot_sim_insn = 2129920
gpu_tot_ipc =     217.6942
gpu_tot_issued_cta = 320
gpu_occupancy = 28.4703% 
gpu_tot_occupancy = 32.8345% 
max_total_param_size = 0
gpu_stall_dramfull = 12499
gpu_stall_icnt2sh    = 20754
partiton_level_parallism =       2.5374
partiton_level_parallism_total  =       1.7854
partiton_level_parallism_util =       4.5221
partiton_level_parallism_util_total  =       4.4813
L2_BW  =     130.4856 GB/Sec
L2_BW_total  =      91.8106 GB/Sec
gpu_total_sim_rate=425984

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34304
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0448
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 32768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34304

Total_core_cache_fail_stats:
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
142, 142, 142, 142, 142, 142, 142, 144, 142, 142, 142, 142, 142, 142, 142, 144, 142, 142, 142, 142, 142, 142, 143, 143, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 2162688
gpgpu_n_tot_w_icount = 67584
gpgpu_n_stall_shd_mem = 73816
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5120
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12288
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:63297	W0_Idle:139349	W0_Scoreboard:67464	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:66560
single_issue_nums: WS0:28672	WS1:28524	
dual_issue_nums: WS0:2560	WS1:2634	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40960 {8:5120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 622592 {40:8192,72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 368640 {72:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 237 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 17 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12582 	4076 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1110 	6259 	6904 	2455 	637 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11230 	3300 	2582 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:        556       599       843       901       721       709       733       619    none      none      none      none      none      none      none      none  
dram[1]:        564       598       833       811       638       607       578       603    none      none      none      none      none      none      none      none  
dram[2]:        559       608       802       880       689       697       744       606    none      none      none      none      none      none      none      none  
dram[3]:        558       589       785       819       601       622       573       615    none      none      none      none      none      none      none      none  
dram[4]:        619       652       852       885       708       679       737       623    none      none      none      none      none      none      none      none  
dram[5]:        627       650       835       862       618       618       592       592    none      none      none      none      none      none      none      none  
dram[6]:        597       615       826       831       732       644       741       620    none      none      none      none      none      none      none      none  
dram[7]:        587       632       807       850       604       625       579       595    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       557       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        406       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        412       440       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        382       456       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15220 n_nop=14434 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1017
n_activity=2187 dram_eff=0.7078
bk0: 68a 15071i bk1: 68a 14942i bk2: 64a 14936i bk3: 64a 14845i bk4: 64a 14341i bk5: 64a 14124i bk6: 64a 14134i bk7: 64a 14261i bk8: 0a 15217i bk9: 0a 15218i bk10: 0a 15218i bk11: 0a 15218i bk12: 0a 15219i bk13: 0a 15220i bk14: 0a 15222i bk15: 0a 15223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.101708 
total_CMD = 15220 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 13092 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 15220 
n_nop = 14434 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000788 
CoL_Bus_Util = 0.050854 
Either_Row_CoL_Bus_Util = 0.051643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.697897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.6979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15220 n_nop=14438 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1014
n_activity=2085 dram_eff=0.7405
bk0: 68a 15070i bk1: 64a 14998i bk2: 64a 14949i bk3: 64a 14842i bk4: 64a 14028i bk5: 64a 14186i bk6: 64a 14122i bk7: 64a 14146i bk8: 0a 15216i bk9: 0a 15217i bk10: 0a 15218i bk11: 0a 15219i bk12: 0a 15219i bk13: 0a 15219i bk14: 0a 15220i bk15: 0a 15222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.101445 
total_CMD = 15220 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 13174 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 15220 
n_nop = 14438 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000657 
CoL_Bus_Util = 0.050723 
Either_Row_CoL_Bus_Util = 0.051380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.307096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15220 n_nop=14446 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1007
n_activity=2164 dram_eff=0.7079
bk0: 64a 15102i bk1: 64a 14973i bk2: 64a 14957i bk3: 64a 14856i bk4: 64a 14468i bk5: 64a 14241i bk6: 64a 14194i bk7: 64a 14304i bk8: 0a 15216i bk9: 0a 15217i bk10: 0a 15219i bk11: 0a 15220i bk12: 0a 15220i bk13: 0a 15220i bk14: 0a 15220i bk15: 0a 15220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.100657 
total_CMD = 15220 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 13075 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 15220 
n_nop = 14446 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.000526 
CoL_Bus_Util = 0.050329 
Either_Row_CoL_Bus_Util = 0.050854 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.144744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14474
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15220 n_nop=14444 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1009
n_activity=2033 dram_eff=0.7555
bk0: 64a 15100i bk1: 64a 14998i bk2: 64a 14941i bk3: 64a 14841i bk4: 64a 14044i bk5: 64a 14102i bk6: 64a 14120i bk7: 64a 14222i bk8: 0a 15217i bk9: 0a 15218i bk10: 0a 15218i bk11: 0a 15218i bk12: 0a 15219i bk13: 0a 15219i bk14: 0a 15221i bk15: 0a 15222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.100920 
total_CMD = 15220 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 13206 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 15220 
n_nop = 14444 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000526 
CoL_Bus_Util = 0.050460 
Either_Row_CoL_Bus_Util = 0.050986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.387188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38719
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15220 n_nop=14444 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1009
n_activity=2118 dram_eff=0.7252
bk0: 64a 15102i bk1: 64a 15006i bk2: 64a 14974i bk3: 64a 14871i bk4: 64a 14298i bk5: 64a 14214i bk6: 64a 14233i bk7: 64a 14302i bk8: 0a 15217i bk9: 0a 15217i bk10: 0a 15218i bk11: 0a 15219i bk12: 0a 15219i bk13: 0a 15219i bk14: 0a 15219i bk15: 0a 15219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.100920 
total_CMD = 15220 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 13111 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 15220 
n_nop = 14444 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000526 
CoL_Bus_Util = 0.050460 
Either_Row_CoL_Bus_Util = 0.050986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.292313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.29231
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15220 n_nop=14444 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1009
n_activity=2086 dram_eff=0.7363
bk0: 64a 15095i bk1: 64a 15019i bk2: 64a 14984i bk3: 64a 14876i bk4: 64a 14108i bk5: 64a 14161i bk6: 64a 14186i bk7: 64a 14180i bk8: 0a 15217i bk9: 0a 15218i bk10: 0a 15219i bk11: 0a 15219i bk12: 0a 15219i bk13: 0a 15219i bk14: 0a 15219i bk15: 0a 15221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.100920 
total_CMD = 15220 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 13165 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 15220 
n_nop = 14444 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000526 
CoL_Bus_Util = 0.050460 
Either_Row_CoL_Bus_Util = 0.050986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.214980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21498
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15220 n_nop=14444 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1009
n_activity=2099 dram_eff=0.7318
bk0: 64a 15104i bk1: 64a 15005i bk2: 64a 14975i bk3: 64a 14872i bk4: 64a 14144i bk5: 64a 14248i bk6: 64a 14180i bk7: 64a 14210i bk8: 0a 15217i bk9: 0a 15217i bk10: 0a 15217i bk11: 0a 15218i bk12: 0a 15219i bk13: 0a 15219i bk14: 0a 15219i bk15: 0a 15219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.100920 
total_CMD = 15220 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 13136 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 15220 
n_nop = 14444 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000526 
CoL_Bus_Util = 0.050460 
Either_Row_CoL_Bus_Util = 0.050986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.238962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23896
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15220 n_nop=14444 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1009
n_activity=2086 dram_eff=0.7363
bk0: 64a 15093i bk1: 64a 15017i bk2: 64a 14981i bk3: 64a 14877i bk4: 64a 14123i bk5: 64a 14065i bk6: 64a 14212i bk7: 64a 14227i bk8: 0a 15218i bk9: 0a 15219i bk10: 0a 15219i bk11: 0a 15219i bk12: 0a 15219i bk13: 0a 15220i bk14: 0a 15220i bk15: 0a 15220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.100920 
total_CMD = 15220 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 13165 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 15220 
n_nop = 14444 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000526 
CoL_Bus_Util = 0.050460 
Either_Row_CoL_Bus_Util = 0.050986 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.113863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1108, Miss = 65, Miss_rate = 0.059, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 1108, Miss = 65, Miss_rate = 0.059, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 1108, Miss = 65, Miss_rate = 0.059, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 1088, Miss = 64, Miss_rate = 0.059, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 17468
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.144
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=27948
icnt_total_pkts_simt_to_mem=33852
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.4223
	minimum = 6
	maximum = 433
Network latency average = 18.1518
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.2453
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.0953172
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0714146
	minimum = 0 (at node 36)
	maximum = 0.113246 (at node 20)
Accepted packet rate average = 0.0714146
	minimum = 0 (at node 36)
	maximum = 0.113246 (at node 20)
Injected flit rate average = 0.126329
	minimum = 0 (at node 36)
	maximum = 0.190004 (at node 16)
Accepted flit rate average= 0.126329
	minimum = 0 (at node 36)
	maximum = 0.217907 (at node 20)
Injected packet length average = 1.76895
Accepted packet length average = 1.76895
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.7795 (5 samples)
	minimum = 6 (5 samples)
	maximum = 300.2 (5 samples)
Network latency average = 19.1233 (5 samples)
	minimum = 6 (5 samples)
	maximum = 249.6 (5 samples)
Flit latency average = 18.144 (5 samples)
	minimum = 6 (5 samples)
	maximum = 249.2 (5 samples)
Fragmentation average = 0.205499 (5 samples)
	minimum = 0 (5 samples)
	maximum = 206 (5 samples)
Injected packet rate average = 0.0509458 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0835147 (5 samples)
Accepted packet rate average = 0.0509458 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0835147 (5 samples)
Injected flit rate average = 0.098985 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.172315 (5 samples)
Accepted flit rate average = 0.098985 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.161118 (5 samples)
Injected packet size average = 1.94295 (5 samples)
Accepted packet size average = 1.94295 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 425984 (inst/sec)
gpgpu_simulation_rate = 1956 (cycle/sec)
gpgpu_silicon_slowdown = 821574x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 3586
gpu_sim_insn = 360448
gpu_ipc =     100.5153
gpu_tot_sim_cycle = 13370
gpu_tot_sim_insn = 2490368
gpu_tot_ipc =     186.2654
gpu_tot_issued_cta = 384
gpu_occupancy = 28.2090% 
gpu_tot_occupancy = 31.6223% 
max_total_param_size = 0
gpu_stall_dramfull = 14742
gpu_stall_icnt2sh    = 24086
partiton_level_parallism =       2.5700
partiton_level_parallism_total  =       1.9958
partiton_level_parallism_util =       6.0157
partiton_level_parallism_util_total  =       4.9142
L2_BW  =     132.1594 GB/Sec
L2_BW_total  =     102.6326 GB/Sec
gpu_total_sim_rate=415061

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 39936
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0385
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 38400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39936

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
166, 166, 166, 166, 166, 166, 166, 168, 166, 166, 166, 166, 166, 166, 166, 168, 166, 165, 165, 165, 165, 165, 167, 167, 44, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 2523136
gpgpu_n_tot_w_icount = 78848
gpgpu_n_stall_shd_mem = 124550
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 20480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 98304
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20480
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:117377	W0_Idle:184915	W0_Scoreboard:75226	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:33312	WS1:33188	
dual_issue_nums: WS0:3056	WS1:3118	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 950272 {40:16384,72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 442368 {72:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 163840 {8:20480,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 221 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 15 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20985 	4889 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1217 	9583 	10477 	4390 	776 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18641 	4597 	3084 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:        654       699      1002      1065      1174      1108      1208       960    none      none      none      none      none      none      none      none  
dram[1]:        662       700       989       958       969       936       901       937    none      none      none      none      none      none      none      none  
dram[2]:        655       709       948      1032      1134      1071      1216       948    none      none      none      none      none      none      none      none  
dram[3]:        654       689       934       967       932       950       896       949    none      none      none      none      none      none      none      none  
dram[4]:        728       756      1019      1038      1174      1057      1236       964    none      none      none      none      none      none      none      none  
dram[5]:        737       764       993      1005       950       946       916       926    none      none      none      none      none      none      none      none  
dram[6]:        700       714       982       973      1173      1002      1218       971    none      none      none      none      none      none      none      none  
dram[7]:        693       742       960       992       938       954       902       929    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       557       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        406       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        412       440       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        382       456       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20799 n_nop=20013 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.07443
n_activity=2187 dram_eff=0.7078
bk0: 68a 20650i bk1: 68a 20521i bk2: 64a 20515i bk3: 64a 20424i bk4: 64a 19920i bk5: 64a 19703i bk6: 64a 19713i bk7: 64a 19840i bk8: 0a 20796i bk9: 0a 20797i bk10: 0a 20797i bk11: 0a 20797i bk12: 0a 20798i bk13: 0a 20799i bk14: 0a 20801i bk15: 0a 20802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.074427 
total_CMD = 20799 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 18671 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 20799 
n_nop = 20013 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000577 
CoL_Bus_Util = 0.037213 
Either_Row_CoL_Bus_Util = 0.037790 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.437762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43776
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20799 n_nop=20017 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07423
n_activity=2085 dram_eff=0.7405
bk0: 68a 20649i bk1: 64a 20577i bk2: 64a 20528i bk3: 64a 20421i bk4: 64a 19607i bk5: 64a 19765i bk6: 64a 19701i bk7: 64a 19725i bk8: 0a 20795i bk9: 0a 20796i bk10: 0a 20797i bk11: 0a 20798i bk12: 0a 20798i bk13: 0a 20798i bk14: 0a 20799i bk15: 0a 20801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.074234 
total_CMD = 20799 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 18753 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 20799 
n_nop = 20017 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000481 
CoL_Bus_Util = 0.037117 
Either_Row_CoL_Bus_Util = 0.037598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.151786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15179
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20799 n_nop=20025 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.07366
n_activity=2164 dram_eff=0.7079
bk0: 64a 20681i bk1: 64a 20552i bk2: 64a 20536i bk3: 64a 20435i bk4: 64a 20047i bk5: 64a 19820i bk6: 64a 19773i bk7: 64a 19883i bk8: 0a 20795i bk9: 0a 20796i bk10: 0a 20798i bk11: 0a 20799i bk12: 0a 20799i bk13: 0a 20799i bk14: 0a 20799i bk15: 0a 20799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073657 
total_CMD = 20799 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 18654 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 20799 
n_nop = 20025 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.000385 
CoL_Bus_Util = 0.036829 
Either_Row_CoL_Bus_Util = 0.037213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.032982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20799 n_nop=20023 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07385
n_activity=2033 dram_eff=0.7555
bk0: 64a 20679i bk1: 64a 20577i bk2: 64a 20520i bk3: 64a 20420i bk4: 64a 19623i bk5: 64a 19681i bk6: 64a 19699i bk7: 64a 19801i bk8: 0a 20796i bk9: 0a 20797i bk10: 0a 20797i bk11: 0a 20797i bk12: 0a 20798i bk13: 0a 20798i bk14: 0a 20800i bk15: 0a 20801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073850 
total_CMD = 20799 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 18785 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 20799 
n_nop = 20023 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000385 
CoL_Bus_Util = 0.036925 
Either_Row_CoL_Bus_Util = 0.037309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.210395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21039
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20799 n_nop=20023 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07385
n_activity=2118 dram_eff=0.7252
bk0: 64a 20681i bk1: 64a 20585i bk2: 64a 20553i bk3: 64a 20450i bk4: 64a 19877i bk5: 64a 19793i bk6: 64a 19812i bk7: 64a 19881i bk8: 0a 20796i bk9: 0a 20796i bk10: 0a 20797i bk11: 0a 20798i bk12: 0a 20798i bk13: 0a 20798i bk14: 0a 20798i bk15: 0a 20798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073850 
total_CMD = 20799 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 18690 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 20799 
n_nop = 20023 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000385 
CoL_Bus_Util = 0.036925 
Either_Row_CoL_Bus_Util = 0.037309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.140968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14097
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20799 n_nop=20023 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07385
n_activity=2086 dram_eff=0.7363
bk0: 64a 20674i bk1: 64a 20598i bk2: 64a 20563i bk3: 64a 20455i bk4: 64a 19687i bk5: 64a 19740i bk6: 64a 19765i bk7: 64a 19759i bk8: 0a 20796i bk9: 0a 20797i bk10: 0a 20798i bk11: 0a 20798i bk12: 0a 20798i bk13: 0a 20798i bk14: 0a 20798i bk15: 0a 20800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073850 
total_CMD = 20799 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 18744 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 20799 
n_nop = 20023 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000385 
CoL_Bus_Util = 0.036925 
Either_Row_CoL_Bus_Util = 0.037309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.084379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08438
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20799 n_nop=20023 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07385
n_activity=2099 dram_eff=0.7318
bk0: 64a 20683i bk1: 64a 20584i bk2: 64a 20554i bk3: 64a 20451i bk4: 64a 19723i bk5: 64a 19827i bk6: 64a 19759i bk7: 64a 19789i bk8: 0a 20796i bk9: 0a 20796i bk10: 0a 20796i bk11: 0a 20797i bk12: 0a 20798i bk13: 0a 20798i bk14: 0a 20798i bk15: 0a 20798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073850 
total_CMD = 20799 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 18715 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 20799 
n_nop = 20023 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000385 
CoL_Bus_Util = 0.036925 
Either_Row_CoL_Bus_Util = 0.037309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.101928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10193
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20799 n_nop=20023 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.07385
n_activity=2086 dram_eff=0.7363
bk0: 64a 20672i bk1: 64a 20596i bk2: 64a 20560i bk3: 64a 20456i bk4: 64a 19702i bk5: 64a 19644i bk6: 64a 19791i bk7: 64a 19806i bk8: 0a 20797i bk9: 0a 20798i bk10: 0a 20798i bk11: 0a 20798i bk12: 0a 20798i bk13: 0a 20799i bk14: 0a 20799i bk15: 0a 20799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073850 
total_CMD = 20799 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 18744 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 20799 
n_nop = 20023 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000385 
CoL_Bus_Util = 0.036925 
Either_Row_CoL_Bus_Util = 0.037309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.010385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01039

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1684, Miss = 65, Miss_rate = 0.039, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 1684, Miss = 65, Miss_rate = 0.039, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 1684, Miss = 65, Miss_rate = 0.039, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 1664, Miss = 64, Miss_rate = 0.038, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 26684
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0385
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.153
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=39212
icnt_total_pkts_simt_to_mem=51260
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.6058
	minimum = 6
	maximum = 433
Network latency average = 17.9502
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.5224
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.0685992
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0798325
	minimum = 0 (at node 36)
	maximum = 0.125954 (at node 20)
Accepted packet rate average = 0.0798325
	minimum = 0 (at node 36)
	maximum = 0.125954 (at node 20)
Injected flit rate average = 0.135336
	minimum = 0 (at node 36)
	maximum = 0.204862 (at node 0)
Accepted flit rate average= 0.135336
	minimum = 0 (at node 36)
	maximum = 0.240838 (at node 20)
Injected packet length average = 1.69525
Accepted packet length average = 1.69525
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.7505 (6 samples)
	minimum = 6 (6 samples)
	maximum = 322.333 (6 samples)
Network latency average = 18.9278 (6 samples)
	minimum = 6 (6 samples)
	maximum = 258.333 (6 samples)
Flit latency average = 18.2071 (6 samples)
	minimum = 6 (6 samples)
	maximum = 258 (6 samples)
Fragmentation average = 0.182682 (6 samples)
	minimum = 0 (6 samples)
	maximum = 206 (6 samples)
Injected packet rate average = 0.0557603 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0905878 (6 samples)
Accepted packet rate average = 0.0557603 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0905878 (6 samples)
Injected flit rate average = 0.105043 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.177739 (6 samples)
Accepted flit rate average = 0.105043 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.174405 (6 samples)
Injected packet size average = 1.88384 (6 samples)
Accepted packet size average = 1.88384 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 415061 (inst/sec)
gpgpu_simulation_rate = 2228 (cycle/sec)
gpgpu_silicon_slowdown = 721274x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1239
gpu_sim_insn = 557056
gpu_ipc =     449.6013
gpu_tot_sim_cycle = 14609
gpu_tot_sim_insn = 3047424
gpu_tot_ipc =     208.5991
gpu_tot_issued_cta = 448
gpu_occupancy = 33.6859% 
gpu_tot_occupancy = 31.8014% 
max_total_param_size = 0
gpu_stall_dramfull = 17530
gpu_stall_icnt2sh    = 28326
partiton_level_parallism =       1.6529
partiton_level_parallism_total  =       1.9667
partiton_level_parallism_util =       3.5494
partiton_level_parallism_util_total  =       4.7831
L2_BW  =      85.0011 GB/Sec
L2_BW_total  =     101.1373 GB/Sec
gpu_total_sim_rate=435346

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48640
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0316
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47104
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48640

Total_core_cache_fail_stats:
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
203, 203, 203, 203, 203, 203, 203, 205, 203, 203, 203, 203, 203, 203, 203, 205, 203, 202, 202, 202, 202, 202, 204, 204, 44, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 3080192
gpgpu_n_tot_w_icount = 96256
gpgpu_n_stall_shd_mem = 133243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7168
gpgpu_n_mem_write_global = 21504
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 114688
gpgpu_n_store_insn = 114688
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21504
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:126918	W0_Idle:194441	W0_Scoreboard:82905	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:95232
single_issue_nums: WS0:40544	WS1:40464	
dual_issue_nums: WS0:3792	WS1:3832	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57344 {8:7168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1024000 {40:16384,72:5120,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 516096 {72:7168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172032 {8:21504,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 221 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 16 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22459 	5463 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1533 	10273 	11294 	4596 	795 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19561 	5117 	3639 	355 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:        754       801      1157      1228      1223      1158      1258       999    none      none      none      none      none      none      none      none  
dram[1]:        767       808      1143      1092      1007       975       940       976    none      none      none      none      none      none      none      none  
dram[2]:        754       806      1089      1176      1182      1114      1266       986    none      none      none      none      none      none      none      none  
dram[3]:        759       795      1081      1103       970       990       934       988    none      none      none      none      none      none      none      none  
dram[4]:        841       872      1169      1197      1220      1106      1288      1003    none      none      none      none      none      none      none      none  
dram[5]:        860       891      1150      1173       987       986       955       967    none      none      none      none      none      none      none      none  
dram[6]:        807       822      1128      1123      1221      1048      1273      1009    none      none      none      none      none      none      none      none  
dram[7]:        807       860      1106      1151       975       994       941       969    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       557       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        406       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        412       440       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        382       456       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22726 n_nop=21940 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.06812
n_activity=2187 dram_eff=0.7078
bk0: 68a 22577i bk1: 68a 22448i bk2: 64a 22442i bk3: 64a 22351i bk4: 64a 21847i bk5: 64a 21630i bk6: 64a 21640i bk7: 64a 21767i bk8: 0a 22723i bk9: 0a 22724i bk10: 0a 22724i bk11: 0a 22724i bk12: 0a 22725i bk13: 0a 22726i bk14: 0a 22728i bk15: 0a 22729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.068116 
total_CMD = 22726 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 20598 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 22726 
n_nop = 21940 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000528 
CoL_Bus_Util = 0.034058 
Either_Row_CoL_Bus_Util = 0.034586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.146264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14626
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22726 n_nop=21944 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06794
n_activity=2085 dram_eff=0.7405
bk0: 68a 22576i bk1: 64a 22504i bk2: 64a 22455i bk3: 64a 22348i bk4: 64a 21534i bk5: 64a 21692i bk6: 64a 21628i bk7: 64a 21652i bk8: 0a 22722i bk9: 0a 22723i bk10: 0a 22724i bk11: 0a 22725i bk12: 0a 22725i bk13: 0a 22725i bk14: 0a 22726i bk15: 0a 22728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067940 
total_CMD = 22726 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 20680 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 22726 
n_nop = 21944 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000440 
CoL_Bus_Util = 0.033970 
Either_Row_CoL_Bus_Util = 0.034410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.884537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.88454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22726 n_nop=21952 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.06741
n_activity=2164 dram_eff=0.7079
bk0: 64a 22608i bk1: 64a 22479i bk2: 64a 22463i bk3: 64a 22362i bk4: 64a 21974i bk5: 64a 21747i bk6: 64a 21700i bk7: 64a 21810i bk8: 0a 22722i bk9: 0a 22723i bk10: 0a 22725i bk11: 0a 22726i bk12: 0a 22726i bk13: 0a 22726i bk14: 0a 22726i bk15: 0a 22726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067412 
total_CMD = 22726 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 20581 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 22726 
n_nop = 21952 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.033706 
Either_Row_CoL_Bus_Util = 0.034058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.775807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77581
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22726 n_nop=21950 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06759
n_activity=2033 dram_eff=0.7555
bk0: 64a 22606i bk1: 64a 22504i bk2: 64a 22447i bk3: 64a 22347i bk4: 64a 21550i bk5: 64a 21608i bk6: 64a 21626i bk7: 64a 21728i bk8: 0a 22723i bk9: 0a 22724i bk10: 0a 22724i bk11: 0a 22724i bk12: 0a 22725i bk13: 0a 22725i bk14: 0a 22727i bk15: 0a 22728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067588 
total_CMD = 22726 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 20712 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 22726 
n_nop = 21950 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.033794 
Either_Row_CoL_Bus_Util = 0.034146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.938177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93818
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22726 n_nop=21950 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06759
n_activity=2118 dram_eff=0.7252
bk0: 64a 22608i bk1: 64a 22512i bk2: 64a 22480i bk3: 64a 22377i bk4: 64a 21804i bk5: 64a 21720i bk6: 64a 21739i bk7: 64a 21808i bk8: 0a 22723i bk9: 0a 22723i bk10: 0a 22724i bk11: 0a 22725i bk12: 0a 22725i bk13: 0a 22725i bk14: 0a 22725i bk15: 0a 22725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067588 
total_CMD = 22726 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 20617 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 22726 
n_nop = 21950 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.033794 
Either_Row_CoL_Bus_Util = 0.034146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.874637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87464
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22726 n_nop=21950 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06759
n_activity=2086 dram_eff=0.7363
bk0: 64a 22601i bk1: 64a 22525i bk2: 64a 22490i bk3: 64a 22382i bk4: 64a 21614i bk5: 64a 21667i bk6: 64a 21692i bk7: 64a 21686i bk8: 0a 22723i bk9: 0a 22724i bk10: 0a 22725i bk11: 0a 22725i bk12: 0a 22725i bk13: 0a 22725i bk14: 0a 22725i bk15: 0a 22727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067588 
total_CMD = 22726 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 20671 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 22726 
n_nop = 21950 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.033794 
Either_Row_CoL_Bus_Util = 0.034146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.822846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82285
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22726 n_nop=21950 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06759
n_activity=2099 dram_eff=0.7318
bk0: 64a 22610i bk1: 64a 22511i bk2: 64a 22481i bk3: 64a 22378i bk4: 64a 21650i bk5: 64a 21754i bk6: 64a 21686i bk7: 64a 21716i bk8: 0a 22723i bk9: 0a 22723i bk10: 0a 22723i bk11: 0a 22724i bk12: 0a 22725i bk13: 0a 22725i bk14: 0a 22725i bk15: 0a 22725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067588 
total_CMD = 22726 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 20642 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 22726 
n_nop = 21950 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.033794 
Either_Row_CoL_Bus_Util = 0.034146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.838907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83891
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22726 n_nop=21950 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06759
n_activity=2086 dram_eff=0.7363
bk0: 64a 22599i bk1: 64a 22523i bk2: 64a 22487i bk3: 64a 22383i bk4: 64a 21629i bk5: 64a 21571i bk6: 64a 21718i bk7: 64a 21733i bk8: 0a 22724i bk9: 0a 22725i bk10: 0a 22725i bk11: 0a 22725i bk12: 0a 22725i bk13: 0a 22726i bk14: 0a 22726i bk15: 0a 22726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067588 
total_CMD = 22726 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 20671 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 22726 
n_nop = 21950 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.033794 
Either_Row_CoL_Bus_Util = 0.034146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.755126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75513

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1812, Miss = 65, Miss_rate = 0.036, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 1812, Miss = 65, Miss_rate = 0.036, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 1812, Miss = 65, Miss_rate = 0.036, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 1792, Miss = 64, Miss_rate = 0.036, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 28732
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0357
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21504
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.158
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=43308
icnt_total_pkts_simt_to_mem=55356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.3932
	minimum = 6
	maximum = 433
Network latency average = 17.9286
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.3945
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.0668418
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0786693
	minimum = 0 (at node 36)
	maximum = 0.124033 (at node 20)
Accepted packet rate average = 0.0786693
	minimum = 0 (at node 36)
	maximum = 0.124033 (at node 20)
Injected flit rate average = 0.135073
	minimum = 0 (at node 36)
	maximum = 0.20063 (at node 0)
Accepted flit rate average= 0.135073
	minimum = 0 (at node 36)
	maximum = 0.237936 (at node 20)
Injected packet length average = 1.71697
Accepted packet length average = 1.71697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6995 (7 samples)
	minimum = 6 (7 samples)
	maximum = 338.143 (7 samples)
Network latency average = 18.7851 (7 samples)
	minimum = 6 (7 samples)
	maximum = 264.571 (7 samples)
Flit latency average = 18.2339 (7 samples)
	minimum = 6 (7 samples)
	maximum = 264.286 (7 samples)
Fragmentation average = 0.166134 (7 samples)
	minimum = 0 (7 samples)
	maximum = 206 (7 samples)
Injected packet rate average = 0.059033 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0953657 (7 samples)
Accepted packet rate average = 0.059033 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0953657 (7 samples)
Injected flit rate average = 0.109333 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.181009 (7 samples)
Accepted flit rate average = 0.109333 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.18348 (7 samples)
Injected packet size average = 1.85207 (7 samples)
Accepted packet size average = 1.85207 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 435346 (inst/sec)
gpgpu_simulation_rate = 2087 (cycle/sec)
gpgpu_silicon_slowdown = 770004x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 1273
gpu_sim_insn = 557056
gpu_ipc =     437.5931
gpu_tot_sim_cycle = 15882
gpu_tot_sim_insn = 3604480
gpu_tot_ipc =     226.9538
gpu_tot_issued_cta = 512
gpu_occupancy = 33.6858% 
gpu_tot_occupancy = 31.9535% 
max_total_param_size = 0
gpu_stall_dramfull = 20293
gpu_stall_icnt2sh    = 32688
partiton_level_parallism =       1.6088
partiton_level_parallism_total  =       1.9380
partiton_level_parallism_util =       3.6312
partiton_level_parallism_util_total  =       4.6842
L2_BW  =      82.7308 GB/Sec
L2_BW_total  =      99.6619 GB/Sec
gpu_total_sim_rate=514925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57344
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 55808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 57344

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
240, 240, 240, 240, 240, 240, 240, 242, 240, 240, 240, 240, 240, 240, 240, 242, 240, 239, 239, 239, 239, 239, 241, 241, 44, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 3637248
gpgpu_n_tot_w_icount = 113664
gpgpu_n_stall_shd_mem = 142429
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 22528
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131072
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 131072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7168
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:136901	W0_Idle:204079	W0_Scoreboard:90529	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:112640
single_issue_nums: WS0:47802	WS1:47724	
dual_issue_nums: WS0:4515	WS1:4554	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1097728 {40:16384,72:6144,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 589824 {72:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180224 {8:22528,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 221 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 16 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23884 	6086 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1809 	10895 	12089 	4931 	815 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20485 	5653 	4176 	406 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:        857       902      1316      1381      1273      1203      1311      1037    none      none      none      none      none      none      none      none  
dram[1]:        875       924      1306      1255      1045      1014       979      1015    none      none      none      none      none      none      none      none  
dram[2]:        864       908      1252      1322      1236      1157      1325      1024    none      none      none      none      none      none      none      none  
dram[3]:        865       903      1231      1261      1007      1030       972      1027    none      none      none      none      none      none      none      none  
dram[4]:        950       991      1318      1359      1267      1151      1337      1042    none      none      none      none      none      none      none      none  
dram[5]:        973      1007      1308      1326      1025      1028       993      1007    none      none      none      none      none      none      none      none  
dram[6]:        917       936      1282      1278      1272      1092      1326      1048    none      none      none      none      none      none      none      none  
dram[7]:        912       972      1262      1298      1013      1036       979      1011    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       557       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        406       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        412       440       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        382       456       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24706 n_nop=23920 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.06266
n_activity=2187 dram_eff=0.7078
bk0: 68a 24557i bk1: 68a 24428i bk2: 64a 24422i bk3: 64a 24331i bk4: 64a 23827i bk5: 64a 23610i bk6: 64a 23620i bk7: 64a 23747i bk8: 0a 24703i bk9: 0a 24704i bk10: 0a 24704i bk11: 0a 24704i bk12: 0a 24705i bk13: 0a 24706i bk14: 0a 24708i bk15: 0a 24709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.062657 
total_CMD = 24706 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 22578 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 24706 
n_nop = 23920 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000486 
CoL_Bus_Util = 0.031328 
Either_Row_CoL_Bus_Util = 0.031814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.894115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.89411
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24706 n_nop=23924 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06249
n_activity=2085 dram_eff=0.7405
bk0: 68a 24556i bk1: 64a 24484i bk2: 64a 24435i bk3: 64a 24328i bk4: 64a 23514i bk5: 64a 23672i bk6: 64a 23608i bk7: 64a 23632i bk8: 0a 24702i bk9: 0a 24703i bk10: 0a 24704i bk11: 0a 24705i bk12: 0a 24705i bk13: 0a 24705i bk14: 0a 24706i bk15: 0a 24708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.062495 
total_CMD = 24706 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 22660 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 24706 
n_nop = 23924 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000405 
CoL_Bus_Util = 0.031247 
Either_Row_CoL_Bus_Util = 0.031652 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.653363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65336
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24706 n_nop=23932 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.06201
n_activity=2164 dram_eff=0.7079
bk0: 64a 24588i bk1: 64a 24459i bk2: 64a 24443i bk3: 64a 24342i bk4: 64a 23954i bk5: 64a 23727i bk6: 64a 23680i bk7: 64a 23790i bk8: 0a 24702i bk9: 0a 24703i bk10: 0a 24705i bk11: 0a 24706i bk12: 0a 24706i bk13: 0a 24706i bk14: 0a 24706i bk15: 0a 24706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.062009 
total_CMD = 24706 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 22561 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 24706 
n_nop = 23932 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.031005 
Either_Row_CoL_Bus_Util = 0.031328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.553347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24706 n_nop=23930 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06217
n_activity=2033 dram_eff=0.7555
bk0: 64a 24586i bk1: 64a 24484i bk2: 64a 24427i bk3: 64a 24327i bk4: 64a 23530i bk5: 64a 23588i bk6: 64a 23606i bk7: 64a 23708i bk8: 0a 24703i bk9: 0a 24704i bk10: 0a 24704i bk11: 0a 24704i bk12: 0a 24705i bk13: 0a 24705i bk14: 0a 24707i bk15: 0a 24708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.062171 
total_CMD = 24706 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 22692 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 24706 
n_nop = 23930 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.031086 
Either_Row_CoL_Bus_Util = 0.031409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.702704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24706 n_nop=23930 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06217
n_activity=2118 dram_eff=0.7252
bk0: 64a 24588i bk1: 64a 24492i bk2: 64a 24460i bk3: 64a 24357i bk4: 64a 23784i bk5: 64a 23700i bk6: 64a 23719i bk7: 64a 23788i bk8: 0a 24703i bk9: 0a 24703i bk10: 0a 24704i bk11: 0a 24705i bk12: 0a 24705i bk13: 0a 24705i bk14: 0a 24705i bk15: 0a 24705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.062171 
total_CMD = 24706 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 22597 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 24706 
n_nop = 23930 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.031086 
Either_Row_CoL_Bus_Util = 0.031409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.644256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64426
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24706 n_nop=23930 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06217
n_activity=2086 dram_eff=0.7363
bk0: 64a 24581i bk1: 64a 24505i bk2: 64a 24470i bk3: 64a 24362i bk4: 64a 23594i bk5: 64a 23647i bk6: 64a 23672i bk7: 64a 23666i bk8: 0a 24703i bk9: 0a 24704i bk10: 0a 24705i bk11: 0a 24705i bk12: 0a 24705i bk13: 0a 24705i bk14: 0a 24705i bk15: 0a 24707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.062171 
total_CMD = 24706 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 22651 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 24706 
n_nop = 23930 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.031086 
Either_Row_CoL_Bus_Util = 0.031409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.596616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59662
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24706 n_nop=23930 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06217
n_activity=2099 dram_eff=0.7318
bk0: 64a 24590i bk1: 64a 24491i bk2: 64a 24461i bk3: 64a 24358i bk4: 64a 23630i bk5: 64a 23734i bk6: 64a 23666i bk7: 64a 23696i bk8: 0a 24703i bk9: 0a 24703i bk10: 0a 24703i bk11: 0a 24704i bk12: 0a 24705i bk13: 0a 24705i bk14: 0a 24705i bk15: 0a 24705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.062171 
total_CMD = 24706 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 22622 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 24706 
n_nop = 23930 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.031086 
Either_Row_CoL_Bus_Util = 0.031409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.611390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61139
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24706 n_nop=23930 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06217
n_activity=2086 dram_eff=0.7363
bk0: 64a 24579i bk1: 64a 24503i bk2: 64a 24467i bk3: 64a 24363i bk4: 64a 23609i bk5: 64a 23551i bk6: 64a 23698i bk7: 64a 23713i bk8: 0a 24704i bk9: 0a 24705i bk10: 0a 24705i bk11: 0a 24705i bk12: 0a 24705i bk13: 0a 24706i bk14: 0a 24706i bk15: 0a 24706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.062171 
total_CMD = 24706 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 22651 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 24706 
n_nop = 23930 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.031086 
Either_Row_CoL_Bus_Util = 0.031409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.534324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53432

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1940, Miss = 65, Miss_rate = 0.034, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 1940, Miss = 65, Miss_rate = 0.034, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 1940, Miss = 65, Miss_rate = 0.034, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 1920, Miss = 64, Miss_rate = 0.033, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 30780
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0334
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.161
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=47404
icnt_total_pkts_simt_to_mem=59452
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.343
	minimum = 6
	maximum = 433
Network latency average = 17.9759
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.3487
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.0680474
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0775217
	minimum = 0 (at node 36)
	maximum = 0.122151 (at node 20)
Accepted packet rate average = 0.0775217
	minimum = 0 (at node 36)
	maximum = 0.122151 (at node 20)
Injected flit rate average = 0.134562
	minimum = 0 (at node 36)
	maximum = 0.196638 (at node 0)
Accepted flit rate average= 0.134562
	minimum = 0 (at node 36)
	maximum = 0.234983 (at node 20)
Injected packet length average = 1.7358
Accepted packet length average = 1.7358
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6549 (8 samples)
	minimum = 6 (8 samples)
	maximum = 350 (8 samples)
Network latency average = 18.6839 (8 samples)
	minimum = 6 (8 samples)
	maximum = 269.25 (8 samples)
Flit latency average = 18.2482 (8 samples)
	minimum = 6 (8 samples)
	maximum = 269 (8 samples)
Fragmentation average = 0.153873 (8 samples)
	minimum = 0 (8 samples)
	maximum = 206 (8 samples)
Injected packet rate average = 0.0613441 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0987139 (8 samples)
Accepted packet rate average = 0.0613441 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0987139 (8 samples)
Injected flit rate average = 0.112487 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.182963 (8 samples)
Accepted flit rate average = 0.112487 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.189918 (8 samples)
Injected packet size average = 1.83371 (8 samples)
Accepted packet size average = 1.83371 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 514925 (inst/sec)
gpgpu_simulation_rate = 2268 (cycle/sec)
gpgpu_silicon_slowdown = 708553x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 1184
gpu_sim_insn = 589824
gpu_ipc =     498.1622
gpu_tot_sim_cycle = 17066
gpu_tot_sim_insn = 4194304
gpu_tot_ipc =     245.7696
gpu_tot_issued_cta = 576
gpu_occupancy = 34.4212% 
gpu_tot_occupancy = 32.1263% 
max_total_param_size = 0
gpu_stall_dramfull = 22368
gpu_stall_icnt2sh    = 36230
partiton_level_parallism =       1.7297
partiton_level_parallism_total  =       1.9236
partiton_level_parallism_util =       5.0073
partiton_level_parallism_util_total  =       4.7032
L2_BW  =      88.9496 GB/Sec
L2_BW_total  =      98.9187 GB/Sec
gpu_total_sim_rate=524288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66560
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0231
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66560

Total_core_cache_fail_stats:
ctas_completed 576, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
279, 279, 279, 279, 279, 279, 279, 281, 279, 279, 279, 279, 279, 279, 279, 281, 279, 278, 278, 278, 278, 278, 280, 280, 44, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 4227072
gpgpu_n_tot_w_icount = 132096
gpgpu_n_stall_shd_mem = 150781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9216
gpgpu_n_mem_write_global = 23552
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 163840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8192
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144458	W0_Idle:213598	W0_Scoreboard:96786	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:131072
single_issue_nums: WS0:55554	WS1:55466	
dual_issue_nums: WS0:5247	WS1:5291	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73728 {8:9216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1171456 {40:16384,72:7168,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 663552 {72:9216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188416 {8:23552,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 221 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 16 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25391 	6627 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1944 	11460 	13055 	5291 	837 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21424 	6399 	4485 	460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:        956      1001      1467      1538      1327      1258      1368      1081    none      none      none      none      none      none      none      none  
dram[1]:        970      1032      1440      1390      1084      1054      1018      1055    none      none      none      none      none      none      none      none  
dram[2]:        959      1006      1388      1465      1287      1208      1380      1069    none      none      none      none      none      none      none      none  
dram[3]:        963      1005      1369      1382      1047      1071      1011      1067    none      none      none      none      none      none      none      none  
dram[4]:       1059      1099      1464      1510      1317      1200      1392      1082    none      none      none      none      none      none      none      none  
dram[5]:       1095      1123      1449      1468      1064      1067      1032      1047    none      none      none      none      none      none      none      none  
dram[6]:       1021      1034      1424      1419      1323      1141      1381      1089    none      none      none      none      none      none      none      none  
dram[7]:       1023      1083      1392      1434      1052      1076      1018      1051    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       557       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        406       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        412       440       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        382       456       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26548 n_nop=25762 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.05831
n_activity=2187 dram_eff=0.7078
bk0: 68a 26399i bk1: 68a 26270i bk2: 64a 26264i bk3: 64a 26173i bk4: 64a 25669i bk5: 64a 25452i bk6: 64a 25462i bk7: 64a 25589i bk8: 0a 26545i bk9: 0a 26546i bk10: 0a 26546i bk11: 0a 26546i bk12: 0a 26547i bk13: 0a 26548i bk14: 0a 26550i bk15: 0a 26551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058309 
total_CMD = 26548 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 24420 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 26548 
n_nop = 25762 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000452 
CoL_Bus_Util = 0.029155 
Either_Row_CoL_Bus_Util = 0.029607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.693310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69331
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26548 n_nop=25766 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05816
n_activity=2085 dram_eff=0.7405
bk0: 68a 26398i bk1: 64a 26326i bk2: 64a 26277i bk3: 64a 26170i bk4: 64a 25356i bk5: 64a 25514i bk6: 64a 25450i bk7: 64a 25474i bk8: 0a 26544i bk9: 0a 26545i bk10: 0a 26546i bk11: 0a 26547i bk12: 0a 26547i bk13: 0a 26547i bk14: 0a 26548i bk15: 0a 26550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058159 
total_CMD = 26548 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 24502 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 26548 
n_nop = 25766 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000377 
CoL_Bus_Util = 0.029079 
Either_Row_CoL_Bus_Util = 0.029456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.469263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46926
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26548 n_nop=25774 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.05771
n_activity=2164 dram_eff=0.7079
bk0: 64a 26430i bk1: 64a 26301i bk2: 64a 26285i bk3: 64a 26184i bk4: 64a 25796i bk5: 64a 25569i bk6: 64a 25522i bk7: 64a 25632i bk8: 0a 26544i bk9: 0a 26545i bk10: 0a 26547i bk11: 0a 26548i bk12: 0a 26548i bk13: 0a 26548i bk14: 0a 26548i bk15: 0a 26548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.057707 
total_CMD = 26548 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 24403 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 26548 
n_nop = 25774 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.028853 
Either_Row_CoL_Bus_Util = 0.029155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.376187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26548 n_nop=25772 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05786
n_activity=2033 dram_eff=0.7555
bk0: 64a 26428i bk1: 64a 26326i bk2: 64a 26269i bk3: 64a 26169i bk4: 64a 25372i bk5: 64a 25430i bk6: 64a 25448i bk7: 64a 25550i bk8: 0a 26545i bk9: 0a 26546i bk10: 0a 26546i bk11: 0a 26546i bk12: 0a 26547i bk13: 0a 26547i bk14: 0a 26549i bk15: 0a 26550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.057857 
total_CMD = 26548 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 24534 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 26548 
n_nop = 25772 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.028929 
Either_Row_CoL_Bus_Util = 0.029230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.515180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51518
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26548 n_nop=25772 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05786
n_activity=2118 dram_eff=0.7252
bk0: 64a 26430i bk1: 64a 26334i bk2: 64a 26302i bk3: 64a 26199i bk4: 64a 25626i bk5: 64a 25542i bk6: 64a 25561i bk7: 64a 25630i bk8: 0a 26545i bk9: 0a 26545i bk10: 0a 26546i bk11: 0a 26547i bk12: 0a 26547i bk13: 0a 26547i bk14: 0a 26547i bk15: 0a 26547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.057857 
total_CMD = 26548 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 24439 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 26548 
n_nop = 25772 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.028929 
Either_Row_CoL_Bus_Util = 0.029230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.460788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46079
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26548 n_nop=25772 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05786
n_activity=2086 dram_eff=0.7363
bk0: 64a 26423i bk1: 64a 26347i bk2: 64a 26312i bk3: 64a 26204i bk4: 64a 25436i bk5: 64a 25489i bk6: 64a 25514i bk7: 64a 25508i bk8: 0a 26545i bk9: 0a 26546i bk10: 0a 26547i bk11: 0a 26547i bk12: 0a 26547i bk13: 0a 26547i bk14: 0a 26547i bk15: 0a 26549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.057857 
total_CMD = 26548 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 24493 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 26548 
n_nop = 25772 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.028929 
Either_Row_CoL_Bus_Util = 0.029230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.416453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41645
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26548 n_nop=25772 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05786
n_activity=2099 dram_eff=0.7318
bk0: 64a 26432i bk1: 64a 26333i bk2: 64a 26303i bk3: 64a 26200i bk4: 64a 25472i bk5: 64a 25576i bk6: 64a 25508i bk7: 64a 25538i bk8: 0a 26545i bk9: 0a 26545i bk10: 0a 26545i bk11: 0a 26546i bk12: 0a 26547i bk13: 0a 26547i bk14: 0a 26547i bk15: 0a 26547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.057857 
total_CMD = 26548 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 24464 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 26548 
n_nop = 25772 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.028929 
Either_Row_CoL_Bus_Util = 0.029230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.430202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4302
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26548 n_nop=25772 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05786
n_activity=2086 dram_eff=0.7363
bk0: 64a 26421i bk1: 64a 26345i bk2: 64a 26309i bk3: 64a 26205i bk4: 64a 25451i bk5: 64a 25393i bk6: 64a 25540i bk7: 64a 25555i bk8: 0a 26546i bk9: 0a 26547i bk10: 0a 26547i bk11: 0a 26547i bk12: 0a 26547i bk13: 0a 26548i bk14: 0a 26548i bk15: 0a 26548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.057857 
total_CMD = 26548 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 24493 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 26548 
n_nop = 25772 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.028929 
Either_Row_CoL_Bus_Util = 0.029230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.358483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35848

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2068, Miss = 65, Miss_rate = 0.031, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 2068, Miss = 65, Miss_rate = 0.031, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 2068, Miss = 65, Miss_rate = 0.031, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 2048, Miss = 64, Miss_rate = 0.031, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 32828
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0313
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23552
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.165
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=51500
icnt_total_pkts_simt_to_mem=63548
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.3652
	minimum = 6
	maximum = 433
Network latency average = 18.0511
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.3727
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.0717528
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0769436
	minimum = 0 (at node 36)
	maximum = 0.121177 (at node 20)
Accepted packet rate average = 0.0769436
	minimum = 0 (at node 36)
	maximum = 0.121177 (at node 20)
Injected flit rate average = 0.134827
	minimum = 0 (at node 36)
	maximum = 0.194246 (at node 0)
Accepted flit rate average= 0.134827
	minimum = 0 (at node 36)
	maximum = 0.233681 (at node 20)
Injected packet length average = 1.75228
Accepted packet length average = 1.75228
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6227 (9 samples)
	minimum = 6 (9 samples)
	maximum = 359.222 (9 samples)
Network latency average = 18.6136 (9 samples)
	minimum = 6 (9 samples)
	maximum = 272.889 (9 samples)
Flit latency average = 18.262 (9 samples)
	minimum = 6 (9 samples)
	maximum = 272.667 (9 samples)
Fragmentation average = 0.144749 (9 samples)
	minimum = 0 (9 samples)
	maximum = 206 (9 samples)
Injected packet rate average = 0.0630774 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.10121 (9 samples)
Accepted packet rate average = 0.0630774 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.10121 (9 samples)
Injected flit rate average = 0.114969 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.184216 (9 samples)
Accepted flit rate average = 0.114969 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.194781 (9 samples)
Injected packet size average = 1.82267 (9 samples)
Accepted packet size average = 1.82267 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 524288 (inst/sec)
gpgpu_simulation_rate = 2133 (cycle/sec)
gpgpu_silicon_slowdown = 753398x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 1182
gpu_sim_insn = 589824
gpu_ipc =     499.0051
gpu_tot_sim_cycle = 18248
gpu_tot_sim_insn = 4784128
gpu_tot_ipc =     262.1727
gpu_tot_issued_cta = 640
gpu_occupancy = 34.5541% 
gpu_tot_occupancy = 32.2872% 
max_total_param_size = 0
gpu_stall_dramfull = 24736
gpu_stall_icnt2sh    = 40192
partiton_level_parallism =       1.7327
partiton_level_parallism_total  =       1.9112
partiton_level_parallism_util =       5.7528
partiton_level_parallism_util_total  =       4.7541
L2_BW  =      89.1001 GB/Sec
L2_BW_total  =      98.2827 GB/Sec
gpu_total_sim_rate=598016

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 75776
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75776

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
318, 318, 318, 318, 318, 318, 318, 320, 318, 318, 318, 318, 318, 318, 318, 320, 318, 317, 317, 317, 317, 317, 319, 319, 44, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 4816896
gpgpu_n_tot_w_icount = 150528
gpgpu_n_stall_shd_mem = 159438
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10240
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 163840
gpgpu_n_store_insn = 163840
gpgpu_n_shmem_insn = 196608
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 9216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:152196	W0_Idle:223151	W0_Scoreboard:103393	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:149504
single_issue_nums: WS0:63300	WS1:63220	
dual_issue_nums: WS0:5982	WS1:6022	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81920 {8:10240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1245184 {40:16384,72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 737280 {72:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 221 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 17 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26808 	7258 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2068 	12014 	14003 	5678 	872 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22333 	7055 	4909 	519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:       1058      1096      1628      1686      1379      1305      1429      1122    none      none      none      none      none      none      none      none  
dram[1]:       1070      1147      1580      1540      1124      1094      1057      1095    none      none      none      none      none      none      none      none  
dram[2]:       1063      1104      1545      1608      1341      1254      1446      1111    none      none      none      none      none      none      none      none  
dram[3]:       1062      1112      1510      1524      1088      1111      1051      1108    none      none      none      none      none      none      none      none  
dram[4]:       1172      1207      1620      1659      1370      1246      1456      1124    none      none      none      none      none      none      none      none  
dram[5]:       1227      1237      1615      1613      1104      1107      1073      1087    none      none      none      none      none      none      none      none  
dram[6]:       1128      1137      1569      1561      1374      1185      1442      1132    none      none      none      none      none      none      none      none  
dram[7]:       1145      1194      1547      1574      1092      1117      1059      1092    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       557       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        406       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        424       440       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        384       456       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28387 n_nop=27601 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.05453
n_activity=2187 dram_eff=0.7078
bk0: 68a 28238i bk1: 68a 28109i bk2: 64a 28103i bk3: 64a 28012i bk4: 64a 27508i bk5: 64a 27291i bk6: 64a 27301i bk7: 64a 27428i bk8: 0a 28384i bk9: 0a 28385i bk10: 0a 28385i bk11: 0a 28385i bk12: 0a 28386i bk13: 0a 28387i bk14: 0a 28389i bk15: 0a 28390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054532 
total_CMD = 28387 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 26259 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 28387 
n_nop = 27601 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000423 
CoL_Bus_Util = 0.027266 
Either_Row_CoL_Bus_Util = 0.027689 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.518829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51883
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28387 n_nop=27605 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05439
n_activity=2085 dram_eff=0.7405
bk0: 68a 28237i bk1: 64a 28165i bk2: 64a 28116i bk3: 64a 28009i bk4: 64a 27195i bk5: 64a 27353i bk6: 64a 27289i bk7: 64a 27313i bk8: 0a 28383i bk9: 0a 28384i bk10: 0a 28385i bk11: 0a 28386i bk12: 0a 28386i bk13: 0a 28386i bk14: 0a 28387i bk15: 0a 28389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054391 
total_CMD = 28387 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 26341 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 28387 
n_nop = 27605 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.027196 
Either_Row_CoL_Bus_Util = 0.027548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.309297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3093
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28387 n_nop=27613 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.05397
n_activity=2164 dram_eff=0.7079
bk0: 64a 28269i bk1: 64a 28140i bk2: 64a 28124i bk3: 64a 28023i bk4: 64a 27635i bk5: 64a 27408i bk6: 64a 27361i bk7: 64a 27471i bk8: 0a 28383i bk9: 0a 28384i bk10: 0a 28386i bk11: 0a 28387i bk12: 0a 28387i bk13: 0a 28387i bk14: 0a 28387i bk15: 0a 28387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053968 
total_CMD = 28387 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 26242 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 28387 
n_nop = 27613 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.026984 
Either_Row_CoL_Bus_Util = 0.027266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.222250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22225
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28387 n_nop=27611 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05411
n_activity=2033 dram_eff=0.7555
bk0: 64a 28267i bk1: 64a 28165i bk2: 64a 28108i bk3: 64a 28008i bk4: 64a 27211i bk5: 64a 27269i bk6: 64a 27287i bk7: 64a 27389i bk8: 0a 28384i bk9: 0a 28385i bk10: 0a 28385i bk11: 0a 28385i bk12: 0a 28386i bk13: 0a 28386i bk14: 0a 28388i bk15: 0a 28389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054109 
total_CMD = 28387 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 26373 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 28387 
n_nop = 27611 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027055 
Either_Row_CoL_Bus_Util = 0.027336 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.352239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35224
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28387 n_nop=27611 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05411
n_activity=2118 dram_eff=0.7252
bk0: 64a 28269i bk1: 64a 28173i bk2: 64a 28141i bk3: 64a 28038i bk4: 64a 27465i bk5: 64a 27381i bk6: 64a 27400i bk7: 64a 27469i bk8: 0a 28384i bk9: 0a 28384i bk10: 0a 28385i bk11: 0a 28386i bk12: 0a 28386i bk13: 0a 28386i bk14: 0a 28386i bk15: 0a 28386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054109 
total_CMD = 28387 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 26278 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 28387 
n_nop = 27611 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027055 
Either_Row_CoL_Bus_Util = 0.027336 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.301370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28387 n_nop=27611 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05411
n_activity=2086 dram_eff=0.7363
bk0: 64a 28262i bk1: 64a 28186i bk2: 64a 28151i bk3: 64a 28043i bk4: 64a 27275i bk5: 64a 27328i bk6: 64a 27353i bk7: 64a 27347i bk8: 0a 28384i bk9: 0a 28385i bk10: 0a 28386i bk11: 0a 28386i bk12: 0a 28386i bk13: 0a 28386i bk14: 0a 28386i bk15: 0a 28388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054109 
total_CMD = 28387 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 26332 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 28387 
n_nop = 27611 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027055 
Either_Row_CoL_Bus_Util = 0.027336 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.259908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25991
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28387 n_nop=27611 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05411
n_activity=2099 dram_eff=0.7318
bk0: 64a 28271i bk1: 64a 28172i bk2: 64a 28142i bk3: 64a 28039i bk4: 64a 27311i bk5: 64a 27415i bk6: 64a 27347i bk7: 64a 27377i bk8: 0a 28384i bk9: 0a 28384i bk10: 0a 28384i bk11: 0a 28385i bk12: 0a 28386i bk13: 0a 28386i bk14: 0a 28386i bk15: 0a 28386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054109 
total_CMD = 28387 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 26303 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 28387 
n_nop = 27611 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027055 
Either_Row_CoL_Bus_Util = 0.027336 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.272766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27277
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28387 n_nop=27611 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05411
n_activity=2086 dram_eff=0.7363
bk0: 64a 28260i bk1: 64a 28184i bk2: 64a 28148i bk3: 64a 28044i bk4: 64a 27290i bk5: 64a 27232i bk6: 64a 27379i bk7: 64a 27394i bk8: 0a 28385i bk9: 0a 28386i bk10: 0a 28386i bk11: 0a 28386i bk12: 0a 28386i bk13: 0a 28387i bk14: 0a 28387i bk15: 0a 28387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.054109 
total_CMD = 28387 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 26332 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 28387 
n_nop = 27611 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.027055 
Either_Row_CoL_Bus_Util = 0.027336 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.205693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2196, Miss = 65, Miss_rate = 0.030, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 2196, Miss = 65, Miss_rate = 0.030, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 2196, Miss = 65, Miss_rate = 0.030, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 2176, Miss = 64, Miss_rate = 0.029, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 34876
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0294
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23554
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.168
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=55596
icnt_total_pkts_simt_to_mem=67644
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.4579
	minimum = 6
	maximum = 433
Network latency average = 18.1508
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.4296
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.0749943
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0764489
	minimum = 0 (at node 36)
	maximum = 0.120342 (at node 20)
Accepted packet rate average = 0.0764489
	minimum = 0 (at node 36)
	maximum = 0.120342 (at node 20)
Injected flit rate average = 0.135072
	minimum = 0 (at node 36)
	maximum = 0.194871 (at node 20)
Accepted flit rate average= 0.135072
	minimum = 0 (at node 36)
	maximum = 0.232573 (at node 20)
Injected packet length average = 1.76683
Accepted packet length average = 1.76683
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6062 (10 samples)
	minimum = 6 (10 samples)
	maximum = 366.6 (10 samples)
Network latency average = 18.5673 (10 samples)
	minimum = 6 (10 samples)
	maximum = 275.8 (10 samples)
Flit latency average = 18.2788 (10 samples)
	minimum = 6 (10 samples)
	maximum = 275.6 (10 samples)
Fragmentation average = 0.137773 (10 samples)
	minimum = 0 (10 samples)
	maximum = 206 (10 samples)
Injected packet rate average = 0.0644145 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.103123 (10 samples)
Accepted packet rate average = 0.0644145 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.103123 (10 samples)
Injected flit rate average = 0.11698 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.185282 (10 samples)
Accepted flit rate average = 0.11698 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.19856 (10 samples)
Injected packet size average = 1.81604 (10 samples)
Accepted packet size average = 1.81604 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 598016 (inst/sec)
gpgpu_simulation_rate = 2281 (cycle/sec)
gpgpu_silicon_slowdown = 704515x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 1230
gpu_sim_insn = 540672
gpu_ipc =     439.5707
gpu_tot_sim_cycle = 19478
gpu_tot_sim_insn = 5324800
gpu_tot_ipc =     273.3751
gpu_tot_issued_cta = 704
gpu_occupancy = 34.4459% 
gpu_tot_occupancy = 32.4229% 
max_total_param_size = 0
gpu_stall_dramfull = 26708
gpu_stall_icnt2sh    = 44233
partiton_level_parallism =       1.6650
partiton_level_parallism_total  =       1.8957
partiton_level_parallism_util =       5.1980
partiton_level_parallism_util_total  =       4.7767
L2_BW  =      85.6231 GB/Sec
L2_BW_total  =      97.4833 GB/Sec
gpu_total_sim_rate=591644

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 84480
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 82944
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84480

Total_core_cache_fail_stats:
ctas_completed 704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
353, 353, 352, 352, 352, 352, 352, 355, 352, 353, 352, 353, 353, 352, 352, 355, 353, 350, 350, 350, 350, 350, 353, 353, 79, 77, 76, 76, 76, 76, 77, 76, 
gpgpu_n_tot_thrd_icount = 5357568
gpgpu_n_tot_w_icount = 167424
gpgpu_n_stall_shd_mem = 168780
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11264
gpgpu_n_mem_write_global = 25600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 180224
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 229376
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10240
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:160600	W0_Idle:232448	W0_Scoreboard:110681	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:166400
single_issue_nums: WS0:71206	WS1:71108	
dual_issue_nums: WS0:6253	WS1:6302	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 90112 {8:11264,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1318912 {40:16384,72:9216,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 811008 {72:11264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 204800 {8:25600,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 220 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 17 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28250 	7864 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2187 	12550 	14854 	6198 	894 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23164 	7754 	5320 	626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:       1160      1191      1779      1830      1431      1354      1487      1164    none      none      none      none      none      none      none      none  
dram[1]:       1168      1249      1724      1681      1166      1133      1100      1135    none      none      none      none      none      none      none      none  
dram[2]:       1165      1200      1695      1737      1399      1299      1513      1156    none      none      none      none      none      none      none      none  
dram[3]:       1162      1209      1652      1655      1130      1151      1096      1148    none      none      none      none      none      none      none      none  
dram[4]:       1275      1312      1761      1816      1424      1301      1517      1169    none      none      none      none      none      none      none      none  
dram[5]:       1341      1355      1759      1762      1143      1146      1116      1126    none      none      none      none      none      none      none      none  
dram[6]:       1232      1237      1714      1705      1435      1237      1510      1178    none      none      none      none      none      none      none      none  
dram[7]:       1261      1306      1697      1717      1131      1155      1104      1132    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       557       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        406       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        424       440       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        384       456       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30301 n_nop=29515 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.05109
n_activity=2187 dram_eff=0.7078
bk0: 68a 30152i bk1: 68a 30023i bk2: 64a 30017i bk3: 64a 29926i bk4: 64a 29422i bk5: 64a 29205i bk6: 64a 29215i bk7: 64a 29342i bk8: 0a 30298i bk9: 0a 30299i bk10: 0a 30299i bk11: 0a 30299i bk12: 0a 30300i bk13: 0a 30301i bk14: 0a 30303i bk15: 0a 30304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051087 
total_CMD = 30301 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 28173 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 30301 
n_nop = 29515 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000396 
CoL_Bus_Util = 0.025544 
Either_Row_CoL_Bus_Util = 0.025940 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.359724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35972
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30301 n_nop=29519 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05096
n_activity=2085 dram_eff=0.7405
bk0: 68a 30151i bk1: 64a 30079i bk2: 64a 30030i bk3: 64a 29923i bk4: 64a 29109i bk5: 64a 29267i bk6: 64a 29203i bk7: 64a 29227i bk8: 0a 30297i bk9: 0a 30298i bk10: 0a 30299i bk11: 0a 30300i bk12: 0a 30300i bk13: 0a 30300i bk14: 0a 30301i bk15: 0a 30303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050955 
total_CMD = 30301 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 28255 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 30301 
n_nop = 29519 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000330 
CoL_Bus_Util = 0.025478 
Either_Row_CoL_Bus_Util = 0.025808 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.163427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16343
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30301 n_nop=29527 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.05056
n_activity=2164 dram_eff=0.7079
bk0: 64a 30183i bk1: 64a 30054i bk2: 64a 30038i bk3: 64a 29937i bk4: 64a 29549i bk5: 64a 29322i bk6: 64a 29275i bk7: 64a 29385i bk8: 0a 30297i bk9: 0a 30298i bk10: 0a 30300i bk11: 0a 30301i bk12: 0a 30301i bk13: 0a 30301i bk14: 0a 30301i bk15: 0a 30301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050559 
total_CMD = 30301 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 28156 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 30301 
n_nop = 29527 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.025280 
Either_Row_CoL_Bus_Util = 0.025544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.081878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30301 n_nop=29525 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05069
n_activity=2033 dram_eff=0.7555
bk0: 64a 30181i bk1: 64a 30079i bk2: 64a 30022i bk3: 64a 29922i bk4: 64a 29125i bk5: 64a 29183i bk6: 64a 29201i bk7: 64a 29303i bk8: 0a 30298i bk9: 0a 30299i bk10: 0a 30299i bk11: 0a 30299i bk12: 0a 30300i bk13: 0a 30300i bk14: 0a 30302i bk15: 0a 30303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050691 
total_CMD = 30301 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 28287 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 30301 
n_nop = 29525 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.025346 
Either_Row_CoL_Bus_Util = 0.025610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.203657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20366
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30301 n_nop=29525 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05069
n_activity=2118 dram_eff=0.7252
bk0: 64a 30183i bk1: 64a 30087i bk2: 64a 30055i bk3: 64a 29952i bk4: 64a 29379i bk5: 64a 29295i bk6: 64a 29314i bk7: 64a 29383i bk8: 0a 30298i bk9: 0a 30298i bk10: 0a 30299i bk11: 0a 30300i bk12: 0a 30300i bk13: 0a 30300i bk14: 0a 30300i bk15: 0a 30300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050691 
total_CMD = 30301 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 28192 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 30301 
n_nop = 29525 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.025346 
Either_Row_CoL_Bus_Util = 0.025610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.156002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.156
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30301 n_nop=29525 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05069
n_activity=2086 dram_eff=0.7363
bk0: 64a 30176i bk1: 64a 30100i bk2: 64a 30065i bk3: 64a 29957i bk4: 64a 29189i bk5: 64a 29242i bk6: 64a 29267i bk7: 64a 29261i bk8: 0a 30298i bk9: 0a 30299i bk10: 0a 30300i bk11: 0a 30300i bk12: 0a 30300i bk13: 0a 30300i bk14: 0a 30300i bk15: 0a 30302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050691 
total_CMD = 30301 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 28246 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 30301 
n_nop = 29525 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.025346 
Either_Row_CoL_Bus_Util = 0.025610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.117158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11716
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30301 n_nop=29525 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05069
n_activity=2099 dram_eff=0.7318
bk0: 64a 30185i bk1: 64a 30086i bk2: 64a 30056i bk3: 64a 29953i bk4: 64a 29225i bk5: 64a 29329i bk6: 64a 29261i bk7: 64a 29291i bk8: 0a 30298i bk9: 0a 30298i bk10: 0a 30298i bk11: 0a 30299i bk12: 0a 30300i bk13: 0a 30300i bk14: 0a 30300i bk15: 0a 30300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050691 
total_CMD = 30301 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 28217 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 30301 
n_nop = 29525 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.025346 
Either_Row_CoL_Bus_Util = 0.025610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.129204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1292
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30301 n_nop=29525 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05069
n_activity=2086 dram_eff=0.7363
bk0: 64a 30174i bk1: 64a 30098i bk2: 64a 30062i bk3: 64a 29958i bk4: 64a 29204i bk5: 64a 29146i bk6: 64a 29293i bk7: 64a 29308i bk8: 0a 30299i bk9: 0a 30300i bk10: 0a 30300i bk11: 0a 30300i bk12: 0a 30300i bk13: 0a 30301i bk14: 0a 30301i bk15: 0a 30301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050691 
total_CMD = 30301 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 28246 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 30301 
n_nop = 29525 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.025346 
Either_Row_CoL_Bus_Util = 0.025610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.066367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2324, Miss = 65, Miss_rate = 0.028, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 2324, Miss = 65, Miss_rate = 0.028, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 2324, Miss = 65, Miss_rate = 0.028, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 2304, Miss = 64, Miss_rate = 0.028, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 36924
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0278
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.171
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=59692
icnt_total_pkts_simt_to_mem=71740
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.6572
	minimum = 6
	maximum = 433
Network latency average = 18.2953
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.5224
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.0776054
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0758271
	minimum = 0 (at node 36)
	maximum = 0.119314 (at node 20)
Accepted packet rate average = 0.0758271
	minimum = 0 (at node 36)
	maximum = 0.119314 (at node 20)
Injected flit rate average = 0.134954
	minimum = 0 (at node 36)
	maximum = 0.195708 (at node 20)
Accepted flit rate average= 0.134954
	minimum = 0 (at node 36)
	maximum = 0.23103 (at node 20)
Injected packet length average = 1.77976
Accepted packet length average = 1.77976
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6109 (11 samples)
	minimum = 6 (11 samples)
	maximum = 372.636 (11 samples)
Network latency average = 18.5426 (11 samples)
	minimum = 6 (11 samples)
	maximum = 278.182 (11 samples)
Flit latency average = 18.301 (11 samples)
	minimum = 6 (11 samples)
	maximum = 278 (11 samples)
Fragmentation average = 0.132303 (11 samples)
	minimum = 0 (11 samples)
	maximum = 206 (11 samples)
Injected packet rate average = 0.065452 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.104595 (11 samples)
Accepted packet rate average = 0.065452 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.104595 (11 samples)
Injected flit rate average = 0.118614 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.18623 (11 samples)
Accepted flit rate average = 0.118614 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.201512 (11 samples)
Injected packet size average = 1.81222 (11 samples)
Accepted packet size average = 1.81222 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 591644 (inst/sec)
gpgpu_simulation_rate = 2164 (cycle/sec)
gpgpu_silicon_slowdown = 742606x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 1226
gpu_sim_insn = 540672
gpu_ipc =     441.0049
gpu_tot_sim_cycle = 20704
gpu_tot_sim_insn = 5865472
gpu_tot_ipc =     283.3014
gpu_tot_issued_cta = 768
gpu_occupancy = 34.4755% 
gpu_tot_occupancy = 32.5449% 
max_total_param_size = 0
gpu_stall_dramfull = 29213
gpu_stall_icnt2sh    = 48213
partiton_level_parallism =       1.6705
partiton_level_parallism_total  =       1.8823
partiton_level_parallism_util =       5.5804
partiton_level_parallism_util_total  =       4.8131
L2_BW  =      85.9024 GB/Sec
L2_BW_total  =      96.7975 GB/Sec
gpu_total_sim_rate=586547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 93184
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 91648
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 93184

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
387, 388, 386, 386, 386, 386, 386, 390, 385, 386, 385, 386, 386, 386, 386, 389, 386, 384, 383, 384, 383, 384, 388, 388, 79, 77, 76, 76, 76, 76, 77, 76, 
gpgpu_n_tot_thrd_icount = 5898240
gpgpu_n_tot_w_icount = 184320
gpgpu_n_stall_shd_mem = 177488
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12288
gpgpu_n_mem_write_global = 26624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196608
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 262144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11264
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 26624
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:168973	W0_Idle:241647	W0_Scoreboard:118322	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:183296
single_issue_nums: WS0:79154	WS1:79006	
dual_issue_nums: WS0:6503	WS1:6577	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98304 {8:12288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1392640 {40:16384,72:10240,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 884736 {72:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 212992 {8:26624,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 220 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 17 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29671 	8491 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2336 	13096 	15814 	6551 	934 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	24104 	8371 	5758 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:       1260      1287      1932      1980      1481      1404      1545      1208    none      none      none      none      none      none      none      none  
dram[1]:       1269      1352      1871      1823      1207      1173      1140      1174    none      none      none      none      none      none      none      none  
dram[2]:       1262      1295      1832      1878      1450      1348      1567      1201    none      none      none      none      none      none      none      none  
dram[3]:       1265      1305      1793      1791      1171      1191      1138      1188    none      none      none      none      none      none      none      none  
dram[4]:       1384      1426      1917      1978      1477      1353      1577      1214    none      none      none      none      none      none      none      none  
dram[5]:       1466      1477      1911      1908      1183      1185      1156      1166    none      none      none      none      none      none      none      none  
dram[6]:       1334      1344      1863      1856      1490      1287      1571      1225    none      none      none      none      none      none      none      none  
dram[7]:       1380      1423      1842      1859      1173      1195      1144      1172    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       557       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        406       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        424       440       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        384       456       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32208 n_nop=31422 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04806
n_activity=2187 dram_eff=0.7078
bk0: 68a 32059i bk1: 68a 31930i bk2: 64a 31924i bk3: 64a 31833i bk4: 64a 31329i bk5: 64a 31112i bk6: 64a 31122i bk7: 64a 31249i bk8: 0a 32205i bk9: 0a 32206i bk10: 0a 32206i bk11: 0a 32206i bk12: 0a 32207i bk13: 0a 32208i bk14: 0a 32210i bk15: 0a 32211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.048063 
total_CMD = 32208 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 30080 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 32208 
n_nop = 31422 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000373 
CoL_Bus_Util = 0.024031 
Either_Row_CoL_Bus_Util = 0.024404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.220007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22001
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32208 n_nop=31426 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04794
n_activity=2085 dram_eff=0.7405
bk0: 68a 32058i bk1: 64a 31986i bk2: 64a 31937i bk3: 64a 31830i bk4: 64a 31016i bk5: 64a 31174i bk6: 64a 31110i bk7: 64a 31134i bk8: 0a 32204i bk9: 0a 32205i bk10: 0a 32206i bk11: 0a 32207i bk12: 0a 32207i bk13: 0a 32207i bk14: 0a 32208i bk15: 0a 32210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047938 
total_CMD = 32208 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 30162 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 32208 
n_nop = 31426 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000310 
CoL_Bus_Util = 0.023969 
Either_Row_CoL_Bus_Util = 0.024280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.035333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32208 n_nop=31434 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04757
n_activity=2164 dram_eff=0.7079
bk0: 64a 32090i bk1: 64a 31961i bk2: 64a 31945i bk3: 64a 31844i bk4: 64a 31456i bk5: 64a 31229i bk6: 64a 31182i bk7: 64a 31292i bk8: 0a 32204i bk9: 0a 32205i bk10: 0a 32207i bk11: 0a 32208i bk12: 0a 32208i bk13: 0a 32208i bk14: 0a 32208i bk15: 0a 32208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047566 
total_CMD = 32208 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 30063 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 32208 
n_nop = 31434 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.023783 
Either_Row_CoL_Bus_Util = 0.024031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.958613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95861
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32208 n_nop=31432 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04769
n_activity=2033 dram_eff=0.7555
bk0: 64a 32088i bk1: 64a 31986i bk2: 64a 31929i bk3: 64a 31829i bk4: 64a 31032i bk5: 64a 31090i bk6: 64a 31108i bk7: 64a 31210i bk8: 0a 32205i bk9: 0a 32206i bk10: 0a 32206i bk11: 0a 32206i bk12: 0a 32207i bk13: 0a 32207i bk14: 0a 32209i bk15: 0a 32210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047690 
total_CMD = 32208 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 30194 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 32208 
n_nop = 31432 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.023845 
Either_Row_CoL_Bus_Util = 0.024093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.073181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07318
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32208 n_nop=31432 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04769
n_activity=2118 dram_eff=0.7252
bk0: 64a 32090i bk1: 64a 31994i bk2: 64a 31962i bk3: 64a 31859i bk4: 64a 31286i bk5: 64a 31202i bk6: 64a 31221i bk7: 64a 31290i bk8: 0a 32205i bk9: 0a 32205i bk10: 0a 32206i bk11: 0a 32207i bk12: 0a 32207i bk13: 0a 32207i bk14: 0a 32207i bk15: 0a 32207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047690 
total_CMD = 32208 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 30099 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 32208 
n_nop = 31432 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.023845 
Either_Row_CoL_Bus_Util = 0.024093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.028347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02835
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32208 n_nop=31432 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04769
n_activity=2086 dram_eff=0.7363
bk0: 64a 32083i bk1: 64a 32007i bk2: 64a 31972i bk3: 64a 31864i bk4: 64a 31096i bk5: 64a 31149i bk6: 64a 31174i bk7: 64a 31168i bk8: 0a 32205i bk9: 0a 32206i bk10: 0a 32207i bk11: 0a 32207i bk12: 0a 32207i bk13: 0a 32207i bk14: 0a 32207i bk15: 0a 32209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047690 
total_CMD = 32208 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 30153 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 32208 
n_nop = 31432 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.023845 
Either_Row_CoL_Bus_Util = 0.024093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.991803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9918
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32208 n_nop=31432 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04769
n_activity=2099 dram_eff=0.7318
bk0: 64a 32092i bk1: 64a 31993i bk2: 64a 31963i bk3: 64a 31860i bk4: 64a 31132i bk5: 64a 31236i bk6: 64a 31168i bk7: 64a 31198i bk8: 0a 32205i bk9: 0a 32205i bk10: 0a 32205i bk11: 0a 32206i bk12: 0a 32207i bk13: 0a 32207i bk14: 0a 32207i bk15: 0a 32207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047690 
total_CMD = 32208 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 30124 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 32208 
n_nop = 31432 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.023845 
Either_Row_CoL_Bus_Util = 0.024093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.003136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00314
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32208 n_nop=31432 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04769
n_activity=2086 dram_eff=0.7363
bk0: 64a 32081i bk1: 64a 32005i bk2: 64a 31969i bk3: 64a 31865i bk4: 64a 31111i bk5: 64a 31053i bk6: 64a 31200i bk7: 64a 31215i bk8: 0a 32206i bk9: 0a 32207i bk10: 0a 32207i bk11: 0a 32207i bk12: 0a 32207i bk13: 0a 32208i bk14: 0a 32208i bk15: 0a 32208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047690 
total_CMD = 32208 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 30153 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 32208 
n_nop = 31432 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.023845 
Either_Row_CoL_Bus_Util = 0.024093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.944020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2452, Miss = 65, Miss_rate = 0.027, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 2452, Miss = 65, Miss_rate = 0.027, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 2452, Miss = 65, Miss_rate = 0.027, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 2432, Miss = 64, Miss_rate = 0.026, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 38972
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0264
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.173
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=63788
icnt_total_pkts_simt_to_mem=75836
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.6988
	minimum = 6
	maximum = 433
Network latency average = 18.3651
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.5714
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.0803654
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0752937
	minimum = 0 (at node 36)
	maximum = 0.118431 (at node 20)
Accepted packet rate average = 0.0752937
	minimum = 0 (at node 36)
	maximum = 0.118431 (at node 20)
Injected flit rate average = 0.134876
	minimum = 0 (at node 36)
	maximum = 0.196484 (at node 20)
Accepted flit rate average= 0.134876
	minimum = 0 (at node 36)
	maximum = 0.229714 (at node 20)
Injected packet length average = 1.79134
Accepted packet length average = 1.79134
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6182 (12 samples)
	minimum = 6 (12 samples)
	maximum = 377.667 (12 samples)
Network latency average = 18.5278 (12 samples)
	minimum = 6 (12 samples)
	maximum = 280.167 (12 samples)
Flit latency average = 18.3235 (12 samples)
	minimum = 6 (12 samples)
	maximum = 280 (12 samples)
Fragmentation average = 0.127975 (12 samples)
	minimum = 0 (12 samples)
	maximum = 206 (12 samples)
Injected packet rate average = 0.0662722 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.105748 (12 samples)
Accepted packet rate average = 0.0662722 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.105748 (12 samples)
Injected flit rate average = 0.119969 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.187084 (12 samples)
Accepted flit rate average = 0.119969 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.203862 (12 samples)
Injected packet size average = 1.81024 (12 samples)
Accepted packet size average = 1.81024 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 586547 (inst/sec)
gpgpu_simulation_rate = 2070 (cycle/sec)
gpgpu_silicon_slowdown = 776328x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 1075
gpu_sim_insn = 507904
gpu_ipc =     472.4688
gpu_tot_sim_cycle = 21779
gpu_tot_sim_insn = 6373376
gpu_tot_ipc =     292.6386
gpu_tot_issued_cta = 832
gpu_occupancy = 35.1597% 
gpu_tot_occupancy = 32.6784% 
max_total_param_size = 0
gpu_stall_dramfull = 31712
gpu_stall_icnt2sh    = 52475
partiton_level_parallism =       1.9051
partiton_level_parallism_total  =       1.8835
partiton_level_parallism_util =       3.9613
partiton_level_parallism_util_total  =       4.7620
L2_BW  =      97.9687 GB/Sec
L2_BW_total  =      96.8553 GB/Sec
gpu_total_sim_rate=637337

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101376
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 101376

Total_core_cache_fail_stats:
ctas_completed 832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
419, 420, 418, 418, 418, 418, 418, 423, 417, 418, 417, 418, 418, 418, 419, 421, 418, 416, 415, 416, 415, 416, 420, 421, 79, 77, 76, 76, 76, 76, 77, 76, 
gpgpu_n_tot_thrd_icount = 6406144
gpgpu_n_tot_w_icount = 200192
gpgpu_n_stall_shd_mem = 183724
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13312
gpgpu_n_mem_write_global = 27648
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 212992
gpgpu_n_store_insn = 212992
gpgpu_n_shmem_insn = 294912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:173699	W0_Idle:250882	W0_Scoreboard:126673	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:199168
single_issue_nums: WS0:86532	WS1:86364	
dual_issue_nums: WS0:6782	WS1:6866	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106496 {8:13312,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1466368 {40:16384,72:11264,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 958464 {72:13312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 221184 {8:27648,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 220 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 17 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31080 	9130 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2533 	13799 	16699 	6751 	997 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	24823 	9048 	6289 	800 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:       1356      1386      2084      2136      1532      1463      1585      1250    none      none      none      none      none      none      none      none  
dram[1]:       1370      1460      2022      1976      1264      1231      1181      1219    none      none      none      none      none      none      none      none  
dram[2]:       1359      1401      1974      2037      1499      1414      1606      1247    none      none      none      none      none      none      none      none  
dram[3]:       1366      1407      1938      1930      1226      1239      1177      1227    none      none      none      none      none      none      none      none  
dram[4]:       1485      1537      2056      2130      1523      1410      1616      1255    none      none      none      none      none      none      none      none  
dram[5]:       1578      1590      2051      2050      1237      1239      1195      1207    none      none      none      none      none      none      none      none  
dram[6]:       1436      1449      2007      1993      1539      1334      1610      1264    none      none      none      none      none      none      none      none  
dram[7]:       1490      1538      1984      2005      1229      1253      1184      1215    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       557       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        406       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        424       440       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        384       456       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33880 n_nop=33094 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04569
n_activity=2187 dram_eff=0.7078
bk0: 68a 33731i bk1: 68a 33602i bk2: 64a 33596i bk3: 64a 33505i bk4: 64a 33001i bk5: 64a 32784i bk6: 64a 32794i bk7: 64a 32921i bk8: 0a 33877i bk9: 0a 33878i bk10: 0a 33878i bk11: 0a 33878i bk12: 0a 33879i bk13: 0a 33880i bk14: 0a 33882i bk15: 0a 33883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045691 
total_CMD = 33880 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 31752 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 33880 
n_nop = 33094 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000354 
CoL_Bus_Util = 0.022845 
Either_Row_CoL_Bus_Util = 0.023200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.110449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33880 n_nop=33098 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04557
n_activity=2085 dram_eff=0.7405
bk0: 68a 33730i bk1: 64a 33658i bk2: 64a 33609i bk3: 64a 33502i bk4: 64a 32688i bk5: 64a 32846i bk6: 64a 32782i bk7: 64a 32806i bk8: 0a 33876i bk9: 0a 33877i bk10: 0a 33878i bk11: 0a 33879i bk12: 0a 33879i bk13: 0a 33879i bk14: 0a 33880i bk15: 0a 33882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045573 
total_CMD = 33880 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 31834 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 33880 
n_nop = 33098 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.022786 
Either_Row_CoL_Bus_Util = 0.023081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.934888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93489
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33880 n_nop=33106 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04522
n_activity=2164 dram_eff=0.7079
bk0: 64a 33762i bk1: 64a 33633i bk2: 64a 33617i bk3: 64a 33516i bk4: 64a 33128i bk5: 64a 32901i bk6: 64a 32854i bk7: 64a 32964i bk8: 0a 33876i bk9: 0a 33877i bk10: 0a 33879i bk11: 0a 33880i bk12: 0a 33880i bk13: 0a 33880i bk14: 0a 33880i bk15: 0a 33880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045218 
total_CMD = 33880 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 31735 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 33880 
n_nop = 33106 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.022609 
Either_Row_CoL_Bus_Util = 0.022845 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.861954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86195
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33880 n_nop=33104 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04534
n_activity=2033 dram_eff=0.7555
bk0: 64a 33760i bk1: 64a 33658i bk2: 64a 33601i bk3: 64a 33501i bk4: 64a 32704i bk5: 64a 32762i bk6: 64a 32780i bk7: 64a 32882i bk8: 0a 33877i bk9: 0a 33878i bk10: 0a 33878i bk11: 0a 33878i bk12: 0a 33879i bk13: 0a 33879i bk14: 0a 33881i bk15: 0a 33882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045336 
total_CMD = 33880 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 31866 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 33880 
n_nop = 33104 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.022668 
Either_Row_CoL_Bus_Util = 0.022904 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.970868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97087
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33880 n_nop=33104 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04534
n_activity=2118 dram_eff=0.7252
bk0: 64a 33762i bk1: 64a 33666i bk2: 64a 33634i bk3: 64a 33531i bk4: 64a 32958i bk5: 64a 32874i bk6: 64a 32893i bk7: 64a 32962i bk8: 0a 33877i bk9: 0a 33877i bk10: 0a 33878i bk11: 0a 33879i bk12: 0a 33879i bk13: 0a 33879i bk14: 0a 33879i bk15: 0a 33879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045336 
total_CMD = 33880 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 31771 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 33880 
n_nop = 33104 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.022668 
Either_Row_CoL_Bus_Util = 0.022904 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.928247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92825
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33880 n_nop=33104 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04534
n_activity=2086 dram_eff=0.7363
bk0: 64a 33755i bk1: 64a 33679i bk2: 64a 33644i bk3: 64a 33536i bk4: 64a 32768i bk5: 64a 32821i bk6: 64a 32846i bk7: 64a 32840i bk8: 0a 33877i bk9: 0a 33878i bk10: 0a 33879i bk11: 0a 33879i bk12: 0a 33879i bk13: 0a 33879i bk14: 0a 33879i bk15: 0a 33881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045336 
total_CMD = 33880 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 31825 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 33880 
n_nop = 33104 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.022668 
Either_Row_CoL_Bus_Util = 0.022904 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.893507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89351
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33880 n_nop=33104 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04534
n_activity=2099 dram_eff=0.7318
bk0: 64a 33764i bk1: 64a 33665i bk2: 64a 33635i bk3: 64a 33532i bk4: 64a 32804i bk5: 64a 32908i bk6: 64a 32840i bk7: 64a 32870i bk8: 0a 33877i bk9: 0a 33877i bk10: 0a 33877i bk11: 0a 33878i bk12: 0a 33879i bk13: 0a 33879i bk14: 0a 33879i bk15: 0a 33879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045336 
total_CMD = 33880 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 31796 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 33880 
n_nop = 33104 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.022668 
Either_Row_CoL_Bus_Util = 0.022904 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.904280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90428
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33880 n_nop=33104 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04534
n_activity=2086 dram_eff=0.7363
bk0: 64a 33753i bk1: 64a 33677i bk2: 64a 33641i bk3: 64a 33537i bk4: 64a 32783i bk5: 64a 32725i bk6: 64a 32872i bk7: 64a 32887i bk8: 0a 33878i bk9: 0a 33879i bk10: 0a 33879i bk11: 0a 33879i bk12: 0a 33879i bk13: 0a 33880i bk14: 0a 33880i bk15: 0a 33880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045336 
total_CMD = 33880 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 31825 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 33880 
n_nop = 33104 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.022668 
Either_Row_CoL_Bus_Util = 0.022904 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.848081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84808

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2580, Miss = 65, Miss_rate = 0.025, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 2580, Miss = 65, Miss_rate = 0.025, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 2580, Miss = 65, Miss_rate = 0.025, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 2560, Miss = 64, Miss_rate = 0.025, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 41020
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0250
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.176
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=67884
icnt_total_pkts_simt_to_mem=79932
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.7091
	minimum = 6
	maximum = 433
Network latency average = 18.4312
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.5745
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.0884203
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0753386
	minimum = 0 (at node 36)
	maximum = 0.118463 (at node 20)
Accepted packet rate average = 0.0753386
	minimum = 0 (at node 36)
	maximum = 0.118463 (at node 20)
Injected flit rate average = 0.135742
	minimum = 0 (at node 36)
	maximum = 0.19854 (at node 20)
Accepted flit rate average= 0.135742
	minimum = 0 (at node 36)
	maximum = 0.23013 (at node 20)
Injected packet length average = 1.80176
Accepted packet length average = 1.80176
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6252 (13 samples)
	minimum = 6 (13 samples)
	maximum = 381.923 (13 samples)
Network latency average = 18.5204 (13 samples)
	minimum = 6 (13 samples)
	maximum = 281.846 (13 samples)
Flit latency average = 18.3428 (13 samples)
	minimum = 6 (13 samples)
	maximum = 281.692 (13 samples)
Fragmentation average = 0.124932 (13 samples)
	minimum = 0 (13 samples)
	maximum = 206 (13 samples)
Injected packet rate average = 0.0669696 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.106726 (13 samples)
Accepted packet rate average = 0.0669696 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.106726 (13 samples)
Injected flit rate average = 0.121182 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.187965 (13 samples)
Accepted flit rate average = 0.121182 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.205883 (13 samples)
Injected packet size average = 1.80951 (13 samples)
Accepted packet size average = 1.80951 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 637337 (inst/sec)
gpgpu_simulation_rate = 2177 (cycle/sec)
gpgpu_silicon_slowdown = 738171x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 1057
gpu_sim_insn = 507904
gpu_ipc =     480.5147
gpu_tot_sim_cycle = 22836
gpu_tot_sim_insn = 6881280
gpu_tot_ipc =     301.3347
gpu_tot_issued_cta = 896
gpu_occupancy = 35.1069% 
gpu_tot_occupancy = 32.7959% 
max_total_param_size = 0
gpu_stall_dramfull = 34059
gpu_stall_icnt2sh    = 56496
partiton_level_parallism =       1.9376
partiton_level_parallism_total  =       1.8860
partiton_level_parallism_util =       5.0693
partiton_level_parallism_util_total  =       4.7758
L2_BW  =      99.6370 GB/Sec
L2_BW_total  =      96.9841 GB/Sec
gpu_total_sim_rate=625570

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 109568
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0140
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108032
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 109568

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
451, 452, 450, 450, 450, 450, 450, 456, 449, 450, 449, 450, 450, 450, 452, 453, 450, 448, 447, 448, 447, 448, 452, 454, 79, 77, 76, 76, 76, 76, 77, 76, 
gpgpu_n_tot_thrd_icount = 6914048
gpgpu_n_tot_w_icount = 216064
gpgpu_n_stall_shd_mem = 189899
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14336
gpgpu_n_mem_write_global = 28672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229376
gpgpu_n_store_insn = 229376
gpgpu_n_shmem_insn = 327680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 13312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28672
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:178412	W0_Idle:259985	W0_Scoreboard:135042	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:215040
single_issue_nums: WS0:93924	WS1:93714	
dual_issue_nums: WS0:7054	WS1:7159	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114688 {8:14336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1540096 {40:16384,72:12288,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1032192 {72:14336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 229376 {8:28672,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 220 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 18 
mrq_lat_table:134 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32532 	9726 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2722 	14531 	17576 	6964 	1034 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	25579 	9760 	6765 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:       985      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2049/67 = 30.582090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4108
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:       1455      1487      2239      2277      1590      1510      1624      1291    none      none      none      none      none      none      none      none  
dram[1]:       1472      1569      2172      2114      1320      1280      1222      1258    none      none      none      none      none      none      none      none  
dram[2]:       1459      1501      2128      2168      1560      1460      1646      1289    none      none      none      none      none      none      none      none  
dram[3]:       1466      1506      2067      2058      1271      1289      1217      1267    none      none      none      none      none      none      none      none  
dram[4]:       1589      1648      2197      2279      1571      1461      1655      1295    none      none      none      none      none      none      none      none  
dram[5]:       1691      1709      2182      2195      1288      1290      1235      1248    none      none      none      none      none      none      none      none  
dram[6]:       1539      1553      2159      2132      1602      1382      1651      1305    none      none      none      none      none      none      none      none  
dram[7]:       1607      1647      2124      2138      1286      1304      1227      1256    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        427       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       437       557       534       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        406       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        424       440       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        412       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        384       456       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=34739 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04357
n_activity=2187 dram_eff=0.7078
bk0: 68a 35376i bk1: 68a 35247i bk2: 64a 35241i bk3: 64a 35150i bk4: 64a 34646i bk5: 64a 34429i bk6: 64a 34439i bk7: 64a 34566i bk8: 0a 35522i bk9: 0a 35523i bk10: 0a 35523i bk11: 0a 35523i bk12: 0a 35524i bk13: 0a 35525i bk14: 0a 35527i bk15: 0a 35528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043575 
total_CMD = 35525 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 33397 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 35525 
n_nop = 34739 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000338 
CoL_Bus_Util = 0.021787 
Either_Row_CoL_Bus_Util = 0.022125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.012723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=34743 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04346
n_activity=2085 dram_eff=0.7405
bk0: 68a 35375i bk1: 64a 35303i bk2: 64a 35254i bk3: 64a 35147i bk4: 64a 34333i bk5: 64a 34491i bk6: 64a 34427i bk7: 64a 34451i bk8: 0a 35521i bk9: 0a 35522i bk10: 0a 35523i bk11: 0a 35524i bk12: 0a 35524i bk13: 0a 35524i bk14: 0a 35525i bk15: 0a 35527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.774351
Bank_Level_Parallism_Col = 2.781173
Bank_Level_Parallism_Ready = 2.058290
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043462 
total_CMD = 35525 
util_bw = 1544 
Wasted_Col = 490 
Wasted_Row = 12 
Idle = 33479 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 35525 
n_nop = 34743 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.021731 
Either_Row_CoL_Bus_Util = 0.022013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.845292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84529
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=34751 n_act=8 n_pre=0 n_ref_event=0 n_req=255 n_rd=256 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04312
n_activity=2164 dram_eff=0.7079
bk0: 64a 35407i bk1: 64a 35278i bk2: 64a 35262i bk3: 64a 35161i bk4: 64a 34773i bk5: 64a 34546i bk6: 64a 34499i bk7: 64a 34609i bk8: 0a 35521i bk9: 0a 35522i bk10: 0a 35524i bk11: 0a 35525i bk12: 0a 35525i bk13: 0a 35525i bk14: 0a 35525i bk15: 0a 35525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968627
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.292581
Bank_Level_Parallism_Col = 2.289117
Bank_Level_Parallism_Ready = 1.844648
write_to_read_ratio_blp_rw_average = 0.404834
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043125 
total_CMD = 35525 
util_bw = 1532 
Wasted_Col = 613 
Wasted_Row = 0 
Idle = 33380 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 35525 
n_nop = 34751 
Read = 256 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 255 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 766 
Row_Bus_Util =  0.000225 
CoL_Bus_Util = 0.021562 
Either_Row_CoL_Bus_Util = 0.021787 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.775735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=34749 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04324
n_activity=2033 dram_eff=0.7555
bk0: 64a 35405i bk1: 64a 35303i bk2: 64a 35246i bk3: 64a 35146i bk4: 64a 34349i bk5: 64a 34407i bk6: 64a 34425i bk7: 64a 34527i bk8: 0a 35522i bk9: 0a 35523i bk10: 0a 35523i bk11: 0a 35523i bk12: 0a 35524i bk13: 0a 35524i bk14: 0a 35526i bk15: 0a 35527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.803181
Bank_Level_Parallism_Col = 2.799105
Bank_Level_Parallism_Ready = 2.075521
write_to_read_ratio_blp_rw_average = 0.417371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043237 
total_CMD = 35525 
util_bw = 1536 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 33511 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 35525 
n_nop = 34749 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000225 
CoL_Bus_Util = 0.021619 
Either_Row_CoL_Bus_Util = 0.021844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.879606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=34749 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04324
n_activity=2118 dram_eff=0.7252
bk0: 64a 35407i bk1: 64a 35311i bk2: 64a 35279i bk3: 64a 35176i bk4: 64a 34603i bk5: 64a 34519i bk6: 64a 34538i bk7: 64a 34607i bk8: 0a 35522i bk9: 0a 35522i bk10: 0a 35523i bk11: 0a 35524i bk12: 0a 35524i bk13: 0a 35524i bk14: 0a 35524i bk15: 0a 35524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.378558
Bank_Level_Parallism_Col = 2.376068
Bank_Level_Parallism_Ready = 1.854167
write_to_read_ratio_blp_rw_average = 0.415875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043237 
total_CMD = 35525 
util_bw = 1536 
Wasted_Col = 573 
Wasted_Row = 0 
Idle = 33416 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 35525 
n_nop = 34749 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000225 
CoL_Bus_Util = 0.021619 
Either_Row_CoL_Bus_Util = 0.021844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.838959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83896
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=34749 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04324
n_activity=2086 dram_eff=0.7363
bk0: 64a 35400i bk1: 64a 35324i bk2: 64a 35289i bk3: 64a 35181i bk4: 64a 34413i bk5: 64a 34466i bk6: 64a 34491i bk7: 64a 34485i bk8: 0a 35522i bk9: 0a 35523i bk10: 0a 35524i bk11: 0a 35524i bk12: 0a 35524i bk13: 0a 35524i bk14: 0a 35524i bk15: 0a 35526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043237 
total_CMD = 35525 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 33470 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 35525 
n_nop = 34749 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000225 
CoL_Bus_Util = 0.021619 
Either_Row_CoL_Bus_Util = 0.021844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.805827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80583
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=34749 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04324
n_activity=2099 dram_eff=0.7318
bk0: 64a 35409i bk1: 64a 35310i bk2: 64a 35280i bk3: 64a 35177i bk4: 64a 34449i bk5: 64a 34553i bk6: 64a 34485i bk7: 64a 34515i bk8: 0a 35522i bk9: 0a 35522i bk10: 0a 35522i bk11: 0a 35523i bk12: 0a 35524i bk13: 0a 35524i bk14: 0a 35524i bk15: 0a 35524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043237 
total_CMD = 35525 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 33441 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 35525 
n_nop = 34749 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000225 
CoL_Bus_Util = 0.021619 
Either_Row_CoL_Bus_Util = 0.021844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.816101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8161
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=34749 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04324
n_activity=2086 dram_eff=0.7363
bk0: 64a 35398i bk1: 64a 35322i bk2: 64a 35286i bk3: 64a 35182i bk4: 64a 34428i bk5: 64a 34370i bk6: 64a 34517i bk7: 64a 34532i bk8: 0a 35523i bk9: 0a 35524i bk10: 0a 35524i bk11: 0a 35524i bk12: 0a 35524i bk13: 0a 35525i bk14: 0a 35525i bk15: 0a 35525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043237 
total_CMD = 35525 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 33470 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 35525 
n_nop = 34749 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000225 
CoL_Bus_Util = 0.021619 
Either_Row_CoL_Bus_Util = 0.021844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.762505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76251

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2708, Miss = 65, Miss_rate = 0.024, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 2708, Miss = 65, Miss_rate = 0.024, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 2708, Miss = 65, Miss_rate = 0.024, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[4]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 6
L2_cache_bank[5]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 63, Reservation_fails = 11
L2_cache_bank[6]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[7]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 13
L2_cache_bank[8]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 4
L2_cache_bank[9]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 2688, Miss = 64, Miss_rate = 0.024, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 43068
L2_total_cache_misses = 1027
L2_total_cache_miss_rate = 0.0238
L2_total_cache_pending_hits = 1070
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.179
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=71980
icnt_total_pkts_simt_to_mem=84028
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.6707
	minimum = 6
	maximum = 433
Network latency average = 18.4628
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.5368
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.093155
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0754388
	minimum = 0 (at node 36)
	maximum = 0.118585 (at node 20)
Accepted packet rate average = 0.0754388
	minimum = 0 (at node 36)
	maximum = 0.118585 (at node 20)
Injected flit rate average = 0.136633
	minimum = 0 (at node 36)
	maximum = 0.200561 (at node 20)
Accepted flit rate average= 0.136633
	minimum = 0 (at node 36)
	maximum = 0.230688 (at node 20)
Injected packet length average = 1.81118
Accepted packet length average = 1.81118
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6285 (14 samples)
	minimum = 6 (14 samples)
	maximum = 385.571 (14 samples)
Network latency average = 18.5163 (14 samples)
	minimum = 6 (14 samples)
	maximum = 283.286 (14 samples)
Flit latency average = 18.3567 (14 samples)
	minimum = 6 (14 samples)
	maximum = 283.143 (14 samples)
Fragmentation average = 0.122663 (14 samples)
	minimum = 0 (14 samples)
	maximum = 206 (14 samples)
Injected packet rate average = 0.0675745 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.107573 (14 samples)
Accepted packet rate average = 0.0675745 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.107573 (14 samples)
Injected flit rate average = 0.122286 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.188865 (14 samples)
Accepted flit rate average = 0.122286 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.207654 (14 samples)
Injected packet size average = 1.80964 (14 samples)
Accepted packet size average = 1.80964 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 625570 (inst/sec)
gpgpu_simulation_rate = 2076 (cycle/sec)
gpgpu_silicon_slowdown = 774084x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 3154
gpu_sim_insn = 1083136
gpu_ipc =     343.4166
gpu_tot_sim_cycle = 25990
gpu_tot_sim_insn = 7964416
gpu_tot_ipc =     306.4416
gpu_tot_issued_cta = 960
gpu_occupancy = 38.4177% 
gpu_tot_occupancy = 33.5423% 
max_total_param_size = 0
gpu_stall_dramfull = 37582
gpu_stall_icnt2sh    = 62259
partiton_level_parallism =       0.6874
partiton_level_parallism_total  =       1.7405
partiton_level_parallism_util =       4.0983
partiton_level_parallism_util_total  =       4.7382
L2_BW  =      35.3479 GB/Sec
L2_BW_total  =      89.5043 GB/Sec
gpu_total_sim_rate=663701

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 127488
	L1I_total_cache_misses = 4608
	L1I_total_cache_miss_rate = 0.0361
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4608
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4428
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 127488

Total_core_cache_fail_stats:
ctas_completed 960, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
522, 522, 521, 520, 521, 520, 521, 526, 520, 520, 520, 520, 521, 520, 523, 523, 521, 518, 518, 518, 518, 518, 523, 524, 79, 77, 76, 76, 76, 76, 77, 76, 
gpgpu_n_tot_thrd_icount = 8044544
gpgpu_n_tot_w_icount = 251392
gpgpu_n_stall_shd_mem = 195591
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15360
gpgpu_n_mem_write_global = 29696
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 245760
gpgpu_n_store_insn = 245760
gpgpu_n_shmem_insn = 360448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14336
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29696
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184398	W0_Idle:334190	W0_Scoreboard:140168	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:248888
single_issue_nums: WS0:110850	WS1:110746	
dual_issue_nums: WS0:7423	WS1:7475	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 122880 {8:15360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1613824 {40:16384,72:13312,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1105920 {72:15360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 237568 {8:29696,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 116 
averagemflatency = 221 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 18 
mrq_lat_table:140 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33850 	10438 	768 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3006 	15452 	18363 	7050 	1085 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	26632 	10142 	7261 	1021 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:      1267      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.500000  8.500000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2055/73 = 28.150684
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4132
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:       1623      1631      2407      2452      1630      1550      1663      1331    none      none      none      none      none      none      none      none  
dram[1]:       1592      1685      2327      2299      1359      1319      1261      1298    none      none      none      none      none      none      none      none  
dram[2]:       1514      1532      2265      2317      1599      1501      1686      1329    none      none      none      none      none      none      none      none  
dram[3]:       1490      1567      2210      2198      1310      1328      1255      1308    none      none      none      none      none      none      none      none  
dram[4]:       1659      1789      2362      2437      1610      1499      1694      1334    none      none      none      none      none      none      none      none  
dram[5]:       1829      1881      2338      2340      1326      1329      1274      1287    none      none      none      none      none      none      none      none  
dram[6]:       1710      1703      2318      2301      1642      1421      1690      1343    none      none      none      none      none      none      none      none  
dram[7]:       1739      1832      2272      2291      1325      1343      1266      1296    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        489       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       569       557       535       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        489       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        434       443       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        431       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        416       485       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40431 n_nop=39645 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03829
n_activity=2187 dram_eff=0.7078
bk0: 68a 40282i bk1: 68a 40153i bk2: 64a 40147i bk3: 64a 40056i bk4: 64a 39552i bk5: 64a 39335i bk6: 64a 39345i bk7: 64a 39472i bk8: 0a 40428i bk9: 0a 40429i bk10: 0a 40429i bk11: 0a 40429i bk12: 0a 40430i bk13: 0a 40431i bk14: 0a 40433i bk15: 0a 40434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038287 
total_CMD = 40431 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 38303 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 40431 
n_nop = 39645 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.019144 
Either_Row_CoL_Bus_Util = 0.019441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.768494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76849
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40431 n_nop=39643 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03839
n_activity=2137 dram_eff=0.7263
bk0: 68a 40281i bk1: 68a 40179i bk2: 64a 40160i bk3: 64a 40053i bk4: 64a 39239i bk5: 64a 39397i bk6: 64a 39333i bk7: 64a 39357i bk8: 0a 40427i bk9: 0a 40428i bk10: 0a 40429i bk11: 0a 40430i bk12: 0a 40430i bk13: 0a 40430i bk14: 0a 40431i bk15: 0a 40433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.747830
Bank_Level_Parallism_Col = 2.765511
Bank_Level_Parallism_Ready = 2.052835
write_to_read_ratio_blp_rw_average = 0.405756
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038386 
total_CMD = 40431 
util_bw = 1552 
Wasted_Col = 502 
Wasted_Row = 24 
Idle = 38353 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 40431 
n_nop = 39643 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.019193 
Either_Row_CoL_Bus_Util = 0.019490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.621380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62138
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40431 n_nop=39645 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03829
n_activity=2268 dram_eff=0.6825
bk0: 68a 40283i bk1: 68a 40153i bk2: 64a 40168i bk3: 64a 40067i bk4: 64a 39679i bk5: 64a 39452i bk6: 64a 39405i bk7: 64a 39515i bk8: 0a 40427i bk9: 0a 40428i bk10: 0a 40430i bk11: 0a 40431i bk12: 0a 40431i bk13: 0a 40431i bk14: 0a 40431i bk15: 0a 40431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.256236
Bank_Level_Parallism_Col = 2.267800
Bank_Level_Parallism_Ready = 1.835917
write_to_read_ratio_blp_rw_average = 0.398140
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038287 
total_CMD = 40431 
util_bw = 1548 
Wasted_Col = 637 
Wasted_Row = 24 
Idle = 38222 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 40431 
n_nop = 39645 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.019144 
Either_Row_CoL_Bus_Util = 0.019441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.560263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56026
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40431 n_nop=39643 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03839
n_activity=2137 dram_eff=0.7263
bk0: 68a 40281i bk1: 68a 40178i bk2: 64a 40151i bk3: 64a 40052i bk4: 64a 39255i bk5: 64a 39313i bk6: 64a 39331i bk7: 64a 39433i bk8: 0a 40428i bk9: 0a 40429i bk10: 0a 40429i bk11: 0a 40429i bk12: 0a 40430i bk13: 0a 40430i bk14: 0a 40432i bk15: 0a 40434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.749277
Bank_Level_Parallism_Col = 2.767465
Bank_Level_Parallism_Ready = 2.064433
write_to_read_ratio_blp_rw_average = 0.410031
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038386 
total_CMD = 40431 
util_bw = 1552 
Wasted_Col = 502 
Wasted_Row = 24 
Idle = 38353 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 40431 
n_nop = 39643 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.019193 
Either_Row_CoL_Bus_Util = 0.019490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.651530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65153
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40431 n_nop=39649 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03819
n_activity=2170 dram_eff=0.7115
bk0: 68a 40283i bk1: 64a 40216i bk2: 64a 40185i bk3: 64a 40082i bk4: 64a 39509i bk5: 64a 39425i bk6: 64a 39444i bk7: 64a 39513i bk8: 0a 40428i bk9: 0a 40428i bk10: 0a 40429i bk11: 0a 40430i bk12: 0a 40430i bk13: 0a 40430i bk14: 0a 40430i bk15: 0a 40430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.358579
Bank_Level_Parallism_Col = 2.364407
Bank_Level_Parallism_Ready = 1.849741
write_to_read_ratio_blp_rw_average = 0.412351
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038189 
total_CMD = 40431 
util_bw = 1544 
Wasted_Col = 585 
Wasted_Row = 12 
Idle = 38290 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 40431 
n_nop = 39649 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000247 
CoL_Bus_Util = 0.019094 
Either_Row_CoL_Bus_Util = 0.019342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.615815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61581
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40431 n_nop=39655 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03799
n_activity=2086 dram_eff=0.7363
bk0: 64a 40306i bk1: 64a 40230i bk2: 64a 40195i bk3: 64a 40087i bk4: 64a 39319i bk5: 64a 39372i bk6: 64a 39397i bk7: 64a 39391i bk8: 0a 40428i bk9: 0a 40429i bk10: 0a 40430i bk11: 0a 40430i bk12: 0a 40430i bk13: 0a 40430i bk14: 0a 40430i bk15: 0a 40432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037991 
total_CMD = 40431 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 38376 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 40431 
n_nop = 39655 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.018995 
Either_Row_CoL_Bus_Util = 0.019193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.586703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5867
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40431 n_nop=39655 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03799
n_activity=2099 dram_eff=0.7318
bk0: 64a 40315i bk1: 64a 40216i bk2: 64a 40186i bk3: 64a 40083i bk4: 64a 39355i bk5: 64a 39459i bk6: 64a 39391i bk7: 64a 39421i bk8: 0a 40428i bk9: 0a 40428i bk10: 0a 40428i bk11: 0a 40429i bk12: 0a 40430i bk13: 0a 40430i bk14: 0a 40430i bk15: 0a 40430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037991 
total_CMD = 40431 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 38347 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 40431 
n_nop = 39655 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.018995 
Either_Row_CoL_Bus_Util = 0.019193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.595731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59573
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40431 n_nop=39655 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03799
n_activity=2086 dram_eff=0.7363
bk0: 64a 40304i bk1: 64a 40228i bk2: 64a 40192i bk3: 64a 40088i bk4: 64a 39334i bk5: 64a 39276i bk6: 64a 39423i bk7: 64a 39438i bk8: 0a 40429i bk9: 0a 40430i bk10: 0a 40430i bk11: 0a 40430i bk12: 0a 40430i bk13: 0a 40431i bk14: 0a 40431i bk15: 0a 40431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037991 
total_CMD = 40431 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 38376 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 40431 
n_nop = 39655 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.018995 
Either_Row_CoL_Bus_Util = 0.019193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.548638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54864

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 83, Reservation_fails = 13
L2_cache_bank[4]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 83, Reservation_fails = 6
L2_cache_bank[5]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 78, Reservation_fails = 11
L2_cache_bank[6]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 4
L2_cache_bank[7]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 13
L2_cache_bank[8]: Access = 2836, Miss = 65, Miss_rate = 0.023, Pending_hits = 71, Reservation_fails = 4
L2_cache_bank[9]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 2816, Miss = 64, Miss_rate = 0.023, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 45236
L2_total_cache_misses = 1033
L2_total_cache_miss_rate = 0.0228
L2_total_cache_pending_hits = 1160
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28674
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 138
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 138
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 29696
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.168
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=76676
icnt_total_pkts_simt_to_mem=88244
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.4679
	minimum = 6
	maximum = 433
Network latency average = 18.3777
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.3928
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.0886904
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0696206
	minimum = 0 (at node 36)
	maximum = 0.109119 (at node 20)
Accepted packet rate average = 0.0696206
	minimum = 0 (at node 36)
	maximum = 0.109119 (at node 20)
Injected flit rate average = 0.12691
	minimum = 0 (at node 36)
	maximum = 0.186072 (at node 20)
Accepted flit rate average= 0.12691
	minimum = 0 (at node 36)
	maximum = 0.212543 (at node 20)
Injected packet length average = 1.82288
Accepted packet length average = 1.82288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6178 (15 samples)
	minimum = 6 (15 samples)
	maximum = 388.733 (15 samples)
Network latency average = 18.507 (15 samples)
	minimum = 6 (15 samples)
	maximum = 284.533 (15 samples)
Flit latency average = 18.3591 (15 samples)
	minimum = 6 (15 samples)
	maximum = 284.4 (15 samples)
Fragmentation average = 0.120398 (15 samples)
	minimum = 0 (15 samples)
	maximum = 206 (15 samples)
Injected packet rate average = 0.0677109 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.107676 (15 samples)
Accepted packet rate average = 0.0677109 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.107676 (15 samples)
Injected flit rate average = 0.122594 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.188679 (15 samples)
Accepted flit rate average = 0.122594 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.20798 (15 samples)
Injected packet size average = 1.81055 (15 samples)
Accepted packet size average = 1.81055 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 663701 (inst/sec)
gpgpu_simulation_rate = 2165 (cycle/sec)
gpgpu_silicon_slowdown = 742263x
Processing kernel /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f1e9a000000
-local mem base_addr = 0x00007f1e98000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
thread block = 4,2,0
thread block = 5,2,0
thread block = 6,2,0
thread block = 7,2,0
thread block = 0,3,0
thread block = 1,3,0
thread block = 2,3,0
thread block = 3,3,0
thread block = 4,3,0
thread block = 5,3,0
thread block = 6,3,0
thread block = 7,3,0
thread block = 0,4,0
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1624
gpu_sim_insn = 1083136
gpu_ipc =     666.9557
gpu_tot_sim_cycle = 27614
gpu_tot_sim_insn = 9047552
gpu_tot_ipc =     327.6436
gpu_tot_issued_cta = 1024
gpu_occupancy = 34.0714% 
gpu_tot_occupancy = 33.5734% 
max_total_param_size = 0
gpu_stall_dramfull = 38805
gpu_stall_icnt2sh    = 66666
partiton_level_parallism =       1.2611
partiton_level_parallism_total  =       1.7123
partiton_level_parallism_util =       2.7788
partiton_level_parallism_util_total  =       4.5978
L2_BW  =      64.8500 GB/Sec
L2_BW_total  =      88.0543 GB/Sec
gpu_total_sim_rate=695965

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 145408
	L1I_total_cache_misses = 4608
	L1I_total_cache_miss_rate = 0.0317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 140800
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4608
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4428
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 145408

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
592, 593, 592, 591, 591, 590, 592, 596, 590, 590, 590, 590, 591, 590, 594, 593, 591, 588, 588, 588, 588, 588, 593, 594, 149, 147, 146, 146, 147, 146, 147, 146, 
gpgpu_n_tot_thrd_icount = 9175040
gpgpu_n_tot_w_icount = 286720
gpgpu_n_stall_shd_mem = 200731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 30720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 393216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:187264	W0_Idle:343095	W0_Scoreboard:150899	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:282736
single_issue_nums: WS0:127956	WS1:127804	
dual_issue_nums: WS0:7702	WS1:7778	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1687552 {40:16384,72:14336,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1179648 {72:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 245760 {8:30720,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
maxmflatency = 951 
max_icnt2mem_latency = 435 
maxmrqlatency = 624 
max_icnt2sh_latency = 120 
averagemflatency = 220 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 18 
mrq_lat_table:140 	21 	36 	38 	77 	194 	540 	451 	548 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35559 	10777 	768 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3530 	16364 	18852 	7129 	1129 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27394 	10563 	8051 	1096 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       746       656      1059      1071      1284      1613      1622      1796         0         0         0         0         0         0         0         0 
dram[1]:       956       967      1039      1048      1251      1266      1496      1539         0         0         0         0         0         0         0         0 
dram[2]:       978       990      1057      1069      1271      1347      1618      1759         0         0         0         0         0         0         0         0 
dram[3]:       954       965      1037      1046      1235      1275      1451      1586         0         0         0         0         0         0         0         0 
dram[4]:      1267      1008      1075      1087      1264      1316      1606      1721         0         0         0         0         0         0         0         0 
dram[5]:       960       972      1082      1091      1264      1255      1606      1608         0         0         0         0         0         0         0         0 
dram[6]:       983      1005      1073      1086      1260      1311      1602      1647         0         0         0         0         0         0         0         0 
dram[7]:       958       969      1080      1089      1242      1251      1555      1635         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 47.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.500000  8.500000 16.000000 16.000000 48.000000 47.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.500000  8.500000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.500000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2055/73 = 28.150684
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        68        68        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        68        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 4132
min_bank_accesses = 0!
chip skew: 520/512 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        62        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        62        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram writes = 2044
min_bank_accesses = 0!
chip skew: 256/254 = 1.01
average mf latency per bank:
dram[0]:       1730      1717      2514      2543      1684      1589      1708      1373    none      none      none      none      none      none      none      none  
dram[1]:       1699      1803      2424      2403      1400      1380      1304      1349    none      none      none      none      none      none      none      none  
dram[2]:       1626      1610      2376      2402      1655      1541      1732      1369    none      none      none      none      none      none      none      none  
dram[3]:       1589      1684      2303      2301      1353      1387      1300      1358    none      none      none      none      none      none      none      none  
dram[4]:       1761      1895      2470      2544      1663      1539      1738      1376    none      none      none      none      none      none      none      none  
dram[5]:       1936      1999      2434      2444      1369      1383      1321      1334    none      none      none      none      none      none      none      none  
dram[6]:       1824      1820      2428      2425      1697      1462      1735      1397    none      none      none      none      none      none      none      none  
dram[7]:       1849      1938      2370      2387      1368      1393      1315      1340    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        489       523       557       672       670       951       798       800         0         0         0         0         0         0         0         0
dram[1]:        407       569       557       535       930       712       705       783         0         0         0         0         0         0         0         0
dram[2]:        392       508       560       662       490       847       769       743         0         0         0         0         0         0         0         0
dram[3]:        362       446       576       592       819       777       664       806         0         0         0         0         0         0         0         0
dram[4]:        489       467       559       558       614       791       760       759         0         0         0         0         0         0         0         0
dram[5]:        434       443       535       558       847       703       781       689         0         0         0         0         0         0         0         0
dram[6]:        431       454       540       502       840       717       803       757         0         0         0         0         0         0         0         0
dram[7]:        416       485       566       580       758       783       719       691         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42958 n_nop=42172 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03604
n_activity=2187 dram_eff=0.7078
bk0: 68a 42809i bk1: 68a 42680i bk2: 64a 42674i bk3: 64a 42583i bk4: 64a 42079i bk5: 64a 41862i bk6: 64a 41872i bk7: 64a 41999i bk8: 0a 42955i bk9: 0a 42956i bk10: 0a 42956i bk11: 0a 42956i bk12: 0a 42957i bk13: 0a 42958i bk14: 0a 42960i bk15: 0a 42961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.519774
Bank_Level_Parallism_Col = 2.519678
Bank_Level_Parallism_Ready = 1.980620
write_to_read_ratio_blp_rw_average = 0.395764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036035 
total_CMD = 42958 
util_bw = 1548 
Wasted_Col = 568 
Wasted_Row = 12 
Idle = 40830 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 650 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 42958 
n_nop = 42172 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.018018 
Either_Row_CoL_Bus_Util = 0.018297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.664463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66446
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42958 n_nop=42170 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03613
n_activity=2137 dram_eff=0.7263
bk0: 68a 42808i bk1: 68a 42706i bk2: 64a 42687i bk3: 64a 42580i bk4: 64a 41766i bk5: 64a 41924i bk6: 64a 41860i bk7: 64a 41884i bk8: 0a 42954i bk9: 0a 42955i bk10: 0a 42956i bk11: 0a 42957i bk12: 0a 42957i bk13: 0a 42957i bk14: 0a 42958i bk15: 0a 42960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.747830
Bank_Level_Parallism_Col = 2.765511
Bank_Level_Parallism_Ready = 2.052835
write_to_read_ratio_blp_rw_average = 0.405756
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036128 
total_CMD = 42958 
util_bw = 1552 
Wasted_Col = 502 
Wasted_Row = 24 
Idle = 40880 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 576 
RTWc_limit = 667 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 667 

Commands details: 
total_CMD = 42958 
n_nop = 42170 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.018064 
Either_Row_CoL_Bus_Util = 0.018343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.526002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.526
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42958 n_nop=42172 n_act=10 n_pre=2 n_ref_event=0 n_req=257 n_rd=264 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03604
n_activity=2268 dram_eff=0.6825
bk0: 68a 42810i bk1: 68a 42680i bk2: 64a 42695i bk3: 64a 42594i bk4: 64a 42206i bk5: 64a 41979i bk6: 64a 41932i bk7: 64a 42042i bk8: 0a 42954i bk9: 0a 42955i bk10: 0a 42957i bk11: 0a 42958i bk12: 0a 42958i bk13: 0a 42958i bk14: 0a 42958i bk15: 0a 42958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961089
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 2.256236
Bank_Level_Parallism_Col = 2.267800
Bank_Level_Parallism_Ready = 1.835917
write_to_read_ratio_blp_rw_average = 0.398140
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036035 
total_CMD = 42958 
util_bw = 1548 
Wasted_Col = 637 
Wasted_Row = 24 
Idle = 40749 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 13 
WTRc_limit = 588 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 42958 
n_nop = 42172 
Read = 264 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 257 
total_req = 774 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 774 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.018018 
Either_Row_CoL_Bus_Util = 0.018297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.468481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42958 n_nop=42170 n_act=10 n_pre=2 n_ref_event=0 n_req=258 n_rd=264 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03613
n_activity=2137 dram_eff=0.7263
bk0: 68a 42808i bk1: 68a 42705i bk2: 64a 42678i bk3: 64a 42579i bk4: 64a 41782i bk5: 64a 41840i bk6: 64a 41858i bk7: 64a 41960i bk8: 0a 42955i bk9: 0a 42956i bk10: 0a 42956i bk11: 0a 42956i bk12: 0a 42957i bk13: 0a 42957i bk14: 0a 42959i bk15: 0a 42961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961240
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.749277
Bank_Level_Parallism_Col = 2.767465
Bank_Level_Parallism_Ready = 2.064433
write_to_read_ratio_blp_rw_average = 0.410031
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036128 
total_CMD = 42958 
util_bw = 1552 
Wasted_Col = 502 
Wasted_Row = 24 
Idle = 40880 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 42958 
n_nop = 42170 
Read = 264 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 776 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.018064 
Either_Row_CoL_Bus_Util = 0.018343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.554379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42958 n_nop=42176 n_act=9 n_pre=1 n_ref_event=0 n_req=257 n_rd=260 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03594
n_activity=2170 dram_eff=0.7115
bk0: 68a 42810i bk1: 64a 42743i bk2: 64a 42712i bk3: 64a 42609i bk4: 64a 42036i bk5: 64a 41952i bk6: 64a 41971i bk7: 64a 42040i bk8: 0a 42955i bk9: 0a 42955i bk10: 0a 42956i bk11: 0a 42957i bk12: 0a 42957i bk13: 0a 42957i bk14: 0a 42957i bk15: 0a 42957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964981
Row_Buffer_Locality_read = 0.961240
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.358579
Bank_Level_Parallism_Col = 2.364407
Bank_Level_Parallism_Ready = 1.849741
write_to_read_ratio_blp_rw_average = 0.412351
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035942 
total_CMD = 42958 
util_bw = 1544 
Wasted_Col = 585 
Wasted_Row = 12 
Idle = 40817 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 7 
WTRc_limit = 576 
RTWc_limit = 669 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 42958 
n_nop = 42176 
Read = 260 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 257 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 772 
Row_Bus_Util =  0.000233 
CoL_Bus_Util = 0.017971 
Either_Row_CoL_Bus_Util = 0.018204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.520764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52076
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42958 n_nop=42182 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03576
n_activity=2086 dram_eff=0.7363
bk0: 64a 42833i bk1: 64a 42757i bk2: 64a 42722i bk3: 64a 42614i bk4: 64a 41846i bk5: 64a 41899i bk6: 64a 41924i bk7: 64a 41918i bk8: 0a 42955i bk9: 0a 42956i bk10: 0a 42957i bk11: 0a 42957i bk12: 0a 42957i bk13: 0a 42957i bk14: 0a 42957i bk15: 0a 42959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.636763
Bank_Level_Parallism_Col = 2.632992
Bank_Level_Parallism_Ready = 1.945312
write_to_read_ratio_blp_rw_average = 0.424028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035756 
total_CMD = 42958 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 40903 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 10 
WTRc_limit = 576 
RTWc_limit = 686 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 42958 
n_nop = 42182 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000186 
CoL_Bus_Util = 0.017878 
Either_Row_CoL_Bus_Util = 0.018064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.493366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49337
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42958 n_nop=42182 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03576
n_activity=2099 dram_eff=0.7318
bk0: 64a 42842i bk1: 64a 42743i bk2: 64a 42713i bk3: 64a 42610i bk4: 64a 41882i bk5: 64a 41986i bk6: 64a 41918i bk7: 64a 41948i bk8: 0a 42955i bk9: 0a 42955i bk10: 0a 42955i bk11: 0a 42956i bk12: 0a 42957i bk13: 0a 42957i bk14: 0a 42957i bk15: 0a 42957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.535063
Bank_Level_Parallism_Col = 2.531250
Bank_Level_Parallism_Ready = 1.942708
write_to_read_ratio_blp_rw_average = 0.414183
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035756 
total_CMD = 42958 
util_bw = 1536 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 40874 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 679 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 42958 
n_nop = 42182 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000186 
CoL_Bus_Util = 0.017878 
Either_Row_CoL_Bus_Util = 0.018064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.501862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50186
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42958 n_nop=42182 n_act=8 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03576
n_activity=2086 dram_eff=0.7363
bk0: 64a 42831i bk1: 64a 42755i bk2: 64a 42719i bk3: 64a 42615i bk4: 64a 41861i bk5: 64a 41803i bk6: 64a 41950i bk7: 64a 41965i bk8: 0a 42956i bk9: 0a 42957i bk10: 0a 42957i bk11: 0a 42957i bk12: 0a 42957i bk13: 0a 42958i bk14: 0a 42958i bk15: 0a 42958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 2.641638
Bank_Level_Parallism_Col = 2.637561
Bank_Level_Parallism_Ready = 1.933594
write_to_read_ratio_blp_rw_average = 0.432764
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035756 
total_CMD = 42958 
util_bw = 1536 
Wasted_Col = 519 
Wasted_Row = 0 
Idle = 40903 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 2 
WTRc_limit = 576 
RTWc_limit = 680 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 42958 
n_nop = 42182 
Read = 256 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000186 
CoL_Bus_Util = 0.017878 
Either_Row_CoL_Bus_Util = 0.018064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.457540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 82, Reservation_fails = 11
L2_cache_bank[1]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 83, Reservation_fails = 12
L2_cache_bank[2]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 74, Reservation_fails = 16
L2_cache_bank[3]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 83, Reservation_fails = 13
L2_cache_bank[4]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 83, Reservation_fails = 6
L2_cache_bank[5]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 78, Reservation_fails = 11
L2_cache_bank[6]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 79, Reservation_fails = 4
L2_cache_bank[7]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 79, Reservation_fails = 13
L2_cache_bank[8]: Access = 2964, Miss = 65, Miss_rate = 0.022, Pending_hits = 71, Reservation_fails = 4
L2_cache_bank[9]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[10]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[11]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[12]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 11
L2_cache_bank[13]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 10
L2_cache_bank[14]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 9
L2_cache_bank[15]: Access = 2944, Miss = 64, Miss_rate = 0.022, Pending_hits = 64, Reservation_fails = 13
L2_total_cache_accesses = 47284
L2_total_cache_misses = 1033
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 1160
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 138
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 138
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 164
L2_cache_data_port_util = 0.167
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=80772
icnt_total_pkts_simt_to_mem=92340
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.2958
	minimum = 6
	maximum = 433
Network latency average = 18.3483
	minimum = 6
	maximum = 302
Slowest packet = 2443
Flit latency average = 18.3313
	minimum = 6
	maximum = 302
Slowest flit = 34366
Fragmentation average = 0.0902842
	minimum = 0
	maximum = 206
Injected packet rate average = 0.0684928
	minimum = 0 (at node 36)
	maximum = 0.107337 (at node 20)
Accepted packet rate average = 0.0684928
	minimum = 0 (at node 36)
	maximum = 0.107337 (at node 20)
Injected flit rate average = 0.12538
	minimum = 0 (at node 36)
	maximum = 0.184399 (at node 20)
Accepted flit rate average= 0.12538
	minimum = 0 (at node 36)
	maximum = 0.209314 (at node 20)
Injected packet length average = 1.83056
Accepted packet length average = 1.83056
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.5976 (16 samples)
	minimum = 6 (16 samples)
	maximum = 391.5 (16 samples)
Network latency average = 18.4971 (16 samples)
	minimum = 6 (16 samples)
	maximum = 285.625 (16 samples)
Flit latency average = 18.3573 (16 samples)
	minimum = 6 (16 samples)
	maximum = 285.5 (16 samples)
Fragmentation average = 0.118516 (16 samples)
	minimum = 0 (16 samples)
	maximum = 206 (16 samples)
Injected packet rate average = 0.0677598 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.107655 (16 samples)
Accepted packet rate average = 0.0677598 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.107655 (16 samples)
Injected flit rate average = 0.122768 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.188411 (16 samples)
Accepted flit rate average = 0.122768 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.208064 (16 samples)
Injected packet size average = 1.81181 (16 samples)
Accepted packet size average = 1.81181 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 695965 (inst/sec)
gpgpu_simulation_rate = 2124 (cycle/sec)
gpgpu_silicon_slowdown = 756591x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
