
---------- Begin Simulation Statistics ----------
final_tick                               5749795421500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 512243                       # Simulator instruction rate (inst/s)
host_mem_usage                               18738572                       # Number of bytes of host memory used
host_op_rate                                   557110                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3904.40                       # Real time elapsed on the host
host_tick_rate                              123152752                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000021                       # Number of instructions simulated
sim_ops                                    2175179208                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.480838                       # Number of seconds simulated
sim_ticks                                480837581500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses            309                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     8                       # Number of integer alu accesses
system.cpu.num_int_insts                            8                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                    16                       # Number of vector alu accesses
system.cpu.num_vec_insts                           16                       # number of vector instructions
system.cpu.num_vec_register_reads                  16                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 15                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     20.00%     20.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     20.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     20.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       3     15.00%     35.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     35.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       2     10.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      3     15.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   1      5.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      4     20.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::MemRead                        3     15.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7545041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15221183                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         470643396                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        470656443                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2175179188                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.480838                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.480838                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   16173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        66675                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        277092264                       # Number of branches executed
system.switch_cpus.iew.exec_nop                172613                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.324541                       # Inst execution rate
system.switch_cpus.iew.exec_refs            391866377                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          108328433                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         9873571                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     223436964                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        23979                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    108352593                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2175696040                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     283537944                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        32012                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2235453418                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         255309                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      22260258                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          67777                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      22739401                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         1193                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          446                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        66229                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2600540118                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2175311106                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.613239                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1594753198                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.262002                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2175311891                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1370546008                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       985426387                       # number of integer regfile writes
system.switch_cpus.ipc                       2.079704                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.079704                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           44      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1061778974     47.50%     47.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          443      0.00%     47.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    123430364      5.52%     53.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     53.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     45726770      2.05%     55.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    136222329      6.09%     61.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc    194779974      8.71%     69.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     34786810      1.56%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc    240507750     10.76%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        43014      0.00%     82.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     82.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     82.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift      6333548      0.28%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     82.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    283538451     12.68%     95.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    108336970      4.85%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2235485441                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           223250466                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.099867                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12709109      5.69%      5.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              6      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     53734485     24.07%     29.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc     47199028     21.14%     50.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       1985143      0.89%     51.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc    105579198     47.29%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         967025      0.43%     99.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1076472      0.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1289622730                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3526752164                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1215323035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1215707261                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2175523427                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2235485441                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       344099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4404                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       455871                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    961658970                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.324614                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.223529                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    240908374     25.05%     25.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    203257401     21.14%     46.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    150468921     15.65%     61.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    111394392     11.58%     73.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     87074745      9.05%     82.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     62551602      6.50%     88.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     40970091      4.26%     93.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     30038066      3.12%     96.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     34995378      3.64%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    961658970                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.324574                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses     1169113133                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   2129132547                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    959988071                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    960161458                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads          357                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    223436964                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    108352593                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6850705053                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      555873986                       # number of misc regfile writes
system.switch_cpus.numCycles                961675143                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads       1390117748                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       908821339                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7181763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       110147                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14363961                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         110147                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    311443632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        311443634                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    311443632                       # number of overall hits
system.cpu.dcache.overall_hits::total       311443634                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8768784                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8768785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8768784                       # number of overall misses
system.cpu.dcache.overall_misses::total       8768785                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 324501362977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 324501362977                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 324501362977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 324501362977                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    320212416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    320212419                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    320212416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    320212419                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027384                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027384                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027384                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027384                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37006.426772                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37006.422552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37006.426772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37006.422552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     51963276                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2744209                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.935612                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses           18                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits               1473172                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                   35                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks      8651820                       # number of writebacks
system.cpu.dcache.writebacks::total           8651820                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1586661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1586661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1586661                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1586661                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7182123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7182123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7182123                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7182123                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 197629514676                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 197629514676                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 197629514676                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 197629514676                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022429                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022429                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022429                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022429                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27516.865790                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27516.865790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27516.865790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27516.865790                       # average overall mshr miss latency
system.cpu.dcache.replacements                7178648                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    210412450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       210412452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1480725                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1480726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  29366004500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  29366004500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    211893175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    211893178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.333333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19832.179844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19832.166451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1476009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1476009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  27737658500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27737658500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.006966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18792.336971                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18792.336971                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    101031182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      101031182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      4695803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4695803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 202759109633                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 202759109633                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    105726985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    105726985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.044414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43178.793836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43178.793836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      1581945                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1581945                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      3113858                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3113858                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  80107863332                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  80107863332                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 25726.241637                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25726.241637                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data      2592256                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      2592256                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data  92376248844                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total  92376248844                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data      2592256                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      2592256                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 35635.465341                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 35635.465341                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data      2592256                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      2592256                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data  89783992844                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total  89783992844                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 34635.465341                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 34635.465341                       # average WriteLineReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -3592575.161604                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle 5268957997500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.switch_cpus.data 734266.530352                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.switch_cpus.data 22945.829073                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 22945.829073                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses     19990193                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses     19990193                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -733746.313979                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           320099070                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8655151                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.983649                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5268957841000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.092890                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data -733746.406869                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000181                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data -1433.098451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -1433.098269                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2568878512                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2568878512                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    260884677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        260884694                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    260884677                       # number of overall hits
system.cpu.icache.overall_hits::total       260884694                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          237                       # number of overall misses
system.cpu.icache.overall_misses::total           240                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     21987500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21987500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     21987500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21987500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    260884914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    260884934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    260884914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    260884934                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 92774.261603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91614.583333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 92774.261603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91614.583333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                    64                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks           64                       # number of writebacks
system.cpu.icache.writebacks::total                64                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           21                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          216                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          216                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          216                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          216                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     20388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     20388000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20388000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 94388.888889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94388.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 94388.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94388.888889                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    260884677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       260884694                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           240                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     21987500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21987500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    260884914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    260884934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 92774.261603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91614.583333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     20388000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20388000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 94388.888889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94388.888889                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse        0.000061                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle 5268958066500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.switch_cpus.inst   194.286886                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.switch_cpus.inst     6.071465                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total     6.071465                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses          715                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses          715                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          -130.682046                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           260884977                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               283                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          921855.042403                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5268957840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst  -133.682046                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst    -0.261098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total    -0.255238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.132812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2087079540                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2087079540                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5268957850000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 480837571500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data      4148433                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4148433                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      4148433                       # number of overall hits
system.l2.overall_hits::total                 4148433                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          216                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       434075                       # number of demand (read+write) misses
system.l2.demand_misses::total                 434295                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          216                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       434075                       # number of overall misses
system.l2.overall_misses::total                434295                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     20036500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  46667796500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46687833000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     20036500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  46667796500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46687833000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      4582508                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4582728                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      4582508                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4582728                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.094724                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094768                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.094724                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094768                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92761.574074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 107510.905949                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107502.580044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92761.574074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 107510.905949                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107502.580044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    483936                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks             5626127                       # number of writebacks
system.l2.writebacks::total                   5626127                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  27                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 27                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       434048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            434264                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4642397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       434048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5076661                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     17872508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  42322732019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42340604527                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 316223252402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     17872508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  42322732019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 358563856929                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.094718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094761                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.094718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.107781                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82743.092593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 97507.031524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97499.688040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68116.374451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82743.092593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 97507.031524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70629.860243                       # average overall mshr miss latency
system.l2.replacements                        7562611                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5705777                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5705777                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5705777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5705777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1472871                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1472871                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1472871                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1472871                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          820                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           820                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4642397                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4642397                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 316223252402                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 316223252402                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68116.374451                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68116.374451                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data           71                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   71                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data       960000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       960000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.440945                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.440945                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data 17142.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17142.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      1211500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1211500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.440945                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.440945                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 21633.928571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21633.928571                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      2763897                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2763897                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       342602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              342602                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  38452039500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38452039500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      3106499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3106499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.110286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.110286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 112235.303647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112235.303647                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           27                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               27                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       342575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         342575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  35021706017                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35021706017                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.110277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.110277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 102230.769954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102230.769954                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.data      1384536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1384536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.data        91473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91692                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     20036500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.data   8215757000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8235793500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.data      1476009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1476228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.data     0.061973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.062112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92761.574074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.data 89816.197129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89820.196964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.data        91473                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        91689                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     17872508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.data   7301026002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7318898510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.data     0.061973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82743.092593                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.data 79816.186219                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79823.081395                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_misses::.switch_cpus.data      2599488                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         2599488                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data      2599488                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       2599488                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data      2599488                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      2599488                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data  56589455000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  56589455000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 21769.461909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21769.461909                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                31777002                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            31777010                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3531166                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 129278.862991                       # Cycle average of tags in use
system.l2.tags.total_refs                    16314299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7693683                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.120480                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5268957840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   31181.016544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.202263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.058198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 92713.811048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.060747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5383.714190                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.135938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.404200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.023471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.563611                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022        121477                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          9595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        11094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        66044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        43043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4706                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.529598                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.041831                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 409884591                       # Number of tag accesses
system.l2.tags.data_accesses                409884591                       # Number of data accesses
system.l2.tags.repl_invalid                    131072                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                7562611                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5626127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4642387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    434046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000079099652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       268722                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       268722                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14328112                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5390573                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5076650                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5626127                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5076650                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5626127                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.10                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5076650                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5626127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2732080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1200723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  231259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  171997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  130689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  124404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  122117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  115958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   70375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   64461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  27689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  26194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  19662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   9635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 215586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 275643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 312941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 319466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 319189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 326420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 343153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 362398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 344502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 340253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 331589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 333931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 391138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 277525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 273506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 272354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 271480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 271139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   5289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   4182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   3553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   3120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   2710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   1868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   1521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       268722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.891780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    253.559597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       268721    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        268722                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       268722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.936403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.470276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.776259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            48716     18.13%     18.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              972      0.36%     18.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            66571     24.77%     43.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            36216     13.48%     56.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            11000      4.09%     60.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             7774      2.89%     63.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             8982      3.34%     67.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             9526      3.54%     70.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            10646      3.96%     74.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25            13129      4.89%     79.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26            16029      5.96%     85.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27            13101      4.88%     90.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28            10321      3.84%     94.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29             6248      2.33%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30             3371      1.25%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31             2200      0.82%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             1343      0.50%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33              704      0.26%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34              303      0.11%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35              178      0.07%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36              118      0.04%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37              113      0.04%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38               63      0.02%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39               59      0.02%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40               44      0.02%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41               36      0.01%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42               36      0.01%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43               45      0.02%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44               58      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45               54      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46               47      0.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47               54      0.02%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48               45      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49               37      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50               35      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51               27      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52               34      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53               36      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54               56      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55               47      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56               43      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57               41      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58               37      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59               21      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60               23      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61               27      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62               28      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63               24      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64               20      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::65               24      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66               14      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::67                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::69                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::71                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::73                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::75                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::79                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        268722                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               324905600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            360072128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    675.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    748.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  480837411500                       # Total gap between requests
system.mem_ctrls.avgGap                      44926.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher    297112768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        13824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     27778944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    360068608                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 617906709.939643144608                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 28749.832650092056                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 57771990.103897482157                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 748836242.950781106949                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      4642387                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          216                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       434047                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5626127                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher 168209807847                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      8459438                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  23234545690                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 26160092025775                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     36233.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     39164.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     53530.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4649751.42                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher    297112768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     27779008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     324905856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        14016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    360072128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    360072128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher      4642387                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          216                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       434047                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5076654                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5626127                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5626127                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    617906710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        28750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     57772123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        675708115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        28750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        29149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    748843564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       748843564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    748843564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    617906710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        28750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     57772123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1424551679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5076649                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5626072                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       159319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       156038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       161055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       158338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       160286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       156931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       160252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       157047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       159608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       156596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       160323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       157534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       160101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       157183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       160360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       157123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       159398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       156643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       160163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       157790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       160174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       157660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       160316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       156857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       160907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       155897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       160288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       158199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       160346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       157144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       160082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       156691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       175382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       174160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       176091                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       176512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       176067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       174841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       176685                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       176505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       176069                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       176000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       177319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       175787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       175351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       175213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       175025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       175326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       176471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       175506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       175740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       175838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       175148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       175435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       175986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       176838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       177391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       174108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       175758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       176428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       176146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       175402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       175894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       175650                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            102652068667                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           16915394468                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       191452812975                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20220.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37712.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4239777                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              90801                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            1.61                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      6372129                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   107.495004                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    77.387587                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   158.427803                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      5654341     88.74%     88.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       249304      3.91%     92.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        77946      1.22%     93.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        78372      1.23%     95.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        76818      1.21%     96.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767       104803      1.64%     97.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        37294      0.59%     98.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        22548      0.35%     98.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        70703      1.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      6372129                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             324905536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          360068608                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              675.707450                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              748.836243                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               40.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    4968187529.759792                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    8770745313.993176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   6961744124.025189                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6634451037.646980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 41738811176.605362                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 222187293900.196899                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3557178127.369791                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  294818411209.695251                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   613.135126                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8777143466                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  21614950000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 450445478034                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    4968379333.007856                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    8771078414.699654                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   6963008602.031605                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  6637767870.382991                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 41738811176.605362                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 222248246525.389862                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 3515098342.019305                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  294842390264.232971                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   613.184996                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8613948959                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  21614950000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 450608672541                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4734080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5626127                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1918857                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               57                       # Transaction distribution
system.membus.trans_dist::ReadExReq            342574                       # Transaction distribution
system.membus.trans_dist::ReadExResp           342574                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          91688                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4642392                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2599488                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     20297837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               20297837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    684977984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               684977984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7676199                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7676199    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7676199                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         40028407587                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        26786102824                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       277712361                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    174872994                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        66621                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    133359531                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       133359434                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.999927                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        34833178                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        43254                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        43180                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           74                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           11                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       403311                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        66644                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    961565519                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.262301                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.271325                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    543576810     56.53%     56.53% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     88379990      9.19%     65.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     48419914      5.04%     70.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     26885257      2.80%     73.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     14035118      1.46%     75.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     17000275      1.77%     76.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      7990838      0.83%     77.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      1830818      0.19%     77.80% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    213446499     22.20%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    961565519                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2000170995                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2175350182                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           331698883                       # Number of memory references committed
system.switch_cpus.commit.loads             223379642                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          277076611                       # Number of branches committed
system.switch_cpus.commit.vector            959977832                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1316915835                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      34823255                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1061828101     48.81%     48.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult          432      0.00%     48.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     48.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd    123430267      5.67%     54.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     54.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt     45726747      2.10%     56.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult    136222257      6.26%     62.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc    194779963      8.95%     71.80% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv     34780751      1.60%     73.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc    240506737     11.06%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        42496      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift      6333548      0.29%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    223379642     10.27%     95.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    108319241      4.98%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2175350182                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    213446499                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        113095559                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     532660599                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         213315132                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles     102519895                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          67777                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    132925315                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            19                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2176572502                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts            62                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    260913211                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2003188958                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           277712361                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    168235792                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             700677607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          135592                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           39                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          317                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines         260884914                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          6500                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    961658970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.265370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.097684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        561803367     58.42%     58.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         23347900      2.43%     60.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         29352009      3.05%     63.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         49241276      5.12%     69.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         59753416      6.21%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         46118017      4.80%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         18669523      1.94%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         19870594      2.07%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        153502868     15.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    961658970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.288780                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.083020                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            11523079                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           57307                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         1193                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          33343                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads     59416431                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache        2584895                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 480837581500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          67777                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        153089768                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       273302004                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1527                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         260947438                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     274250448                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2175932115                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents     126831033                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       78234111                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           4132                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       38356871                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2921340061                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          5620285345                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       1310724375                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups       1390292514                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps    2920635582                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           704267                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               7                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         598820052                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               2923872513                       # The number of ROB reads
system.switch_cpus.rob.writes              4351600627                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000001                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2175179188                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           1476229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11331904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1472871                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2031142                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6978792                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             127                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3106499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3106499                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1476228                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      2599488                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      2599488                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          589                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     21545715                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              21546304                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    752714048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              752728064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        14633091                       # Total snoops (count)
system.tol2bus.snoopTraffic                 360072128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21815434                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005049                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070877                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21705287     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 110147      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21815434                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5749795421500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        15096285234                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            324998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8173569500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
