

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>FIFOX &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="FIFOX Multi" href="../fifox_multi/readme.html" />
    <link rel="prev" title="ASFIFOX" href="../asfifox/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../../../../base.html">Basic Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../../async.html">Asynchronous modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../memory.html">Memory modules</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../../../fifo.html">FIFO components</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../../../fifo.html#dual-clock-asynchronous-fifos">Dual clock (asynchronous) FIFOs</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../../../fifo.html#single-clock-fifos">Single clock FIFOs</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">FIFOX</a></li>
<li class="toctree-l4"><a class="reference internal" href="../fifox_multi/readme.html">FIFOX Multi</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../../fifo.html#references">References</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../../dsp.html">DSP components</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../shift.html">Shift registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../logic.html">Basic logic elements</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../misc.html">Miscellaneous</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../base.html">Basic Tools</a></li>
          <li class="breadcrumb-item"><a href="../../../../fifo.html">FIFO components</a></li>
      <li class="breadcrumb-item active">FIFOX</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/comp/base/fifo/fifox/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="fifox">
<span id="id1"></span><h1>FIFOX<a class="headerlink" href="#fifox" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-fifox">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">FIFOX</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-fifox" title="Link to this definition"></a></dt>
<dd><p>A universal <code class="docutils literal notranslate"><span class="pre">FIFO</span></code>, capable of implementation in multiple types of memories.
Both <code class="docutils literal notranslate"><span class="pre">DATA_WIDTH</span></code> and <code class="docutils literal notranslate"><span class="pre">ITEMS</span></code> may be set to any value; however <code class="docutils literal notranslate"><span class="pre">ITEMS</span></code>
has an implicit lower limit of <code class="docutils literal notranslate"><span class="pre">2</span></code> that will be automatically used if required.</p>
<p>This component is capable of automatic choice of implementation based on the
required size and capabilities of selected <code class="docutils literal notranslate"><span class="pre">DEVICE</span></code>.</p>
<p>Delay: None of <code class="docutils literal notranslate"><span class="pre">WR</span></code>, <code class="docutils literal notranslate"><span class="pre">DI</span></code>, <code class="docutils literal notranslate"><span class="pre">FULL</span></code>, <code class="docutils literal notranslate"><span class="pre">DO</span></code>, <code class="docutils literal notranslate"><span class="pre">EMPTY</span></code>, <code class="docutils literal notranslate"><span class="pre">STATUS</span></code>,
<code class="docutils literal notranslate"><span class="pre">AFULL</span></code>, or <code class="docutils literal notranslate"><span class="pre">AEMPTY</span></code> has any delay; however, written data takes at least
two clock cycles before it can be read.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-fifox-data_width"><td><p>DATA_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>16</p></td>
<td><p>Data word width in bits.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-fifox-items"><td><p>ITEMS</p></td>
<td><p>natural</p></td>
<td><p>16</p></td>
<td><p>FIFO depth in number of data words</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-fifox-ram_type"><td><p>RAM_TYPE</p></td>
<td><p>string</p></td>
<td><p>“AUTO”</p></td>
<td><p>See <a class="reference internal" href="#vhdl-enum-fifox_ram_type"><code class="xref vhdl vhdl-type docutils literal notranslate"><span class="pre">FIFOX_RAM_TYPE</span></code></a></p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-fifox-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td><p>Defines what architecture the FIFO is implemented on</p>
<p>Options:</p>
<ul class="simple">
<li><p>“ULTRASCALE” (Xilinx)</p></li>
<li><p>“7SERIES”    (Xilinx)</p></li>
<li><p>“ARRIA10”    (Intel)</p></li>
<li><p>“STRATIX10”  (Intel)</p></li>
<li><p>“AGILEX”     (Intel)</p></li>
</ul>
</td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-fifox-almost_full_offset"><td><p>ALMOST_FULL_OFFSET</p></td>
<td><p>natural</p></td>
<td><p>0</p></td>
<td><p>Determines how few data words must be left free for
<a class="reference internal" href="#vhdl-portsignal-fifox-afull"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">AFULL</span></code></a> to be triggered.</p>
<p>(<code class="docutils literal notranslate"><span class="pre">currently_stored</span> <span class="pre">&gt;=</span> <span class="pre">(</span></code> <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">ITEMS</span></code> <code class="docutils literal notranslate"><span class="pre">-</span> <span class="pre">ALMOST_FULL_OFFSET)</span></code></p>
</td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-fifox-almost_empty_offset"><td><p>ALMOST_EMPTY_OFFSET</p></td>
<td><p>natural</p></td>
<td><p>0</p></td>
<td><p>Determines how few data words must be stored for
<a class="reference internal" href="#vhdl-portsignal-fifox-aempty"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">AEMPTY</span></code></a> to be triggered.</p>
<p>( <code class="docutils literal notranslate"><span class="pre">currently_stored</span> <span class="pre">&lt;=</span> <span class="pre">ALMOST_EMPTY_OFFSET</span></code> )</p>
</td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-fifox-fake_fifo"><td><p>FAKE_FIFO</p></td>
<td><p>boolean</p></td>
<td><p>false</p></td>
<td><p>Disables the FIFO implementation and replaces it with straight wires.</p></td>
</tr>
</tbody>
</table>
<dl class="vhdl enum">
<dt class="sig sig-object vhdl" id="vhdl-enum-fifox_ram_type">
<span class="k"><span class="pre">TYPE</span> </span><span class="sig-name descname"><span class="pre">FIFOX_RAM_TYPE</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-enum-fifox_ram_type" title="Link to this definition"></a></dt>
<dd><p>Represents the type of memory implementation used by <code class="docutils literal notranslate"><span class="pre">FIFOX</span></code>. Should be
chosen based on the target FPGA and required size of the <code class="docutils literal notranslate"><span class="pre">FIFOX</span></code></p>
<p>Note: this type is for documentation only; string representations of the
values of this type are actually used instead.</p>
<dl class="vhdl enumval">
<dt class="sig sig-object vhdl">
<span class="sig-name descname"><span class="pre">LUT</span></span></dt>
<dd><p>Recommended when <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">ITEMS</span></code> ≤ 64 (
respectively ≤ 32 on Intel FPGAs)</p>
</dd></dl>

<dl class="vhdl enumval">
<dt class="sig sig-object vhdl">
<span class="sig-name descname"><span class="pre">BRAM</span></span></dt>
<dd><p>Recommended when <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">ITEMS</span></code> &gt; 64 (
respectively &gt; 32 on Intel FPGAs). Check out <code class="xref vhdl vhdl-entity docutils literal notranslate"><span class="pre">example1</span></code></p>
</dd></dl>

<dl class="vhdl enumval">
<dt class="sig sig-object vhdl">
<span class="sig-name descname"><span class="pre">URAM</span></span></dt>
<dd><div class="admonition important">
<p class="admonition-title">Important</p>
<p>Xilinx Ultrascale(+) only!</p>
</div>
<p>Recommended when <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">DATA_WIDTH</span></code> ≥ 72
and <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">ITEMS</span></code> *
<code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">DATA_WIDTH</span></code> ≥ <code class="docutils literal notranslate"><span class="pre">288</span> <span class="pre">000</span></code></p>
</dd></dl>

<dl class="vhdl enumval">
<dt class="sig sig-object vhdl">
<span class="sig-name descname"><span class="pre">SHIFT</span></span></dt>
<dd><p>Recommended when <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">ITEMS</span></code> ≤ 16.</p>
</dd></dl>

<dl class="vhdl enumval">
<dt class="sig sig-object vhdl">
<span class="sig-name descname"><span class="pre">AUTO</span></span></dt>
<dd><p>Choose an implementation automatically based on
<code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">ITEMS</span></code> and
<code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">DEVICE</span></code>.</p>
</dd></dl>

</dd></dl>

<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-fifox-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-fifox-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>WRITE INTERFACE</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-fifox-di"><td><p>DI</p></td>
<td><p>std_logic_vector(DATA_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Data input</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-fifox-wr"><td><p>WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Write enable</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-fifox-full"><td><p>FULL</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Full flag</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-fifox-afull"><td><p>AFULL</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Almost full flag</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-fifox-status"><td><p>STATUS</p></td>
<td><p>std_logic_vector(MAX(log2(ITEMS),1) downto 0)</p></td>
<td><p>out</p></td>
<td><p>Items in memory</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>READ INTERFACE</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-fifox-do"><td><p>DO</p></td>
<td><p>std_logic_vector(DATA_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Data output</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-fifox-rd"><td><p>RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Data on DO were read</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-fifox-empty"><td><p>EMPTY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Empty flag</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-fifox-aempty"><td><p>AEMPTY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Almost empty flag</p></td>
</tr>
</tbody>
</table>
</dd></dl>

<section id="block-diagram">
<h2>Block diagram<a class="headerlink" href="#block-diagram" title="Link to this heading"></a></h2>
<p>TODO- Přidat blokový diagram komponenty FIFOX</p>
</section>
<section id="verification">
<h2>Verification<a class="headerlink" href="#verification" title="Link to this heading"></a></h2>
<p>Verification is coverage oriented. There is code coverage turned on. The code coverage report can be generated by uncommenting one line in top_level.fdo. Both input and output interfaces of component are connected by MVB interfaces to the verification environment. The scoreboard checks that the data that are written into component are readed in  correct order at output interface.</p>
</section>
<section id="verification-block-diagram">
<h2>Verification block diagram<a class="headerlink" href="#verification-block-diagram" title="Link to this heading"></a></h2>
<a class="reference internal image-reference" href="../../../../_images/fifox_ver.svg"><img alt="../../../../_images/fifox_ver.svg" src="../../../../_images/fifox_ver.svg" style="width: 100%;" />
</a>
<p>There are 3 tests. The first 2 are most random and are designed to verify correct functionality in classic use. The 3th one is designed to check functionality when data are more often written and less often readed.</p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../asfifox/readme.html" class="btn btn-neutral float-left" title="ASFIFOX" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../fifox_multi/readme.html" class="btn btn-neutral float-right" title="FIFOX Multi" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>