{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 16:44:40 2012 " "Info: Processing started: Sun Apr 15 16:44:40 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off selecionador_menor -c selecionador_menor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off selecionador_menor -c selecionador_menor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[1\] AigualB 12.283 ns Longest " "Info: Longest tpd from source pin \"A\[1\]\" to destination pin \"AigualB\" is 12.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns A\[1\] 1 PIN PIN_3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_3; Fanout = 3; PIN Node = 'A\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { -480 -16 152 -464 "A\[0..4\]" "" } { -472 280 296 -263 "A\[1\]" "" } { -472 296 312 -263 "A\[2\]" "" } { -472 312 328 -263 "A\[3\]" "" } { -472 328 344 -263 "A\[4\]" "" } { -464 1448 1464 -239 "A\[1\]" "" } { -464 1480 1496 -239 "A\[2\]" "" } { -464 1512 1528 -239 "A\[3\]" "" } { -464 1544 1560 -239 "A\[4\]" "" } { -472 1144 1160 -255 "A\[1\]" "" } { -472 1176 1192 -255 "A\[2\]" "" } { -472 1208 1224 -255 "A\[3\]" "" } { -472 1240 1256 -247 "A\[4\]" "" } { -472 1656 1672 376 "A\[0\]" "" } { -472 1344 1360 392 "A\[0\]" "" } { -472 936 952 -247 "A\[1\]" "" } { -472 968 984 -247 "A\[2\]" "" } { -472 1000 1016 -247 "A\[3\]" "" } { -472 1032 1048 -247 "A\[3\]" "" } { -472 760 776 48 "A\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.540 ns) + CELL(0.438 ns) 6.850 ns tipo1:inst\|projeto:inst\|inst5 2 COMB LCCOMB_X14_Y7_N16 1 " "Info: 2: + IC(5.540 ns) + CELL(0.438 ns) = 6.850 ns; Loc. = LCCOMB_X14_Y7_N16; Fanout = 1; COMB Node = 'tipo1:inst\|projeto:inst\|inst5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.978 ns" { A[1] tipo1:inst|projeto:inst|inst5 } "NODE_NAME" } } { "projeto.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/projeto.bdf" { { 72 160 224 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.398 ns) 8.011 ns inst20~106 3 COMB LCCOMB_X15_Y6_N22 1 " "Info: 3: + IC(0.763 ns) + CELL(0.398 ns) = 8.011 ns; Loc. = LCCOMB_X15_Y6_N22; Fanout = 1; COMB Node = 'inst20~106'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { tipo1:inst|projeto:inst|inst5 inst20~106 } "NODE_NAME" } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 608 992 1040 672 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(2.798 ns) 12.283 ns AigualB 4 PIN PIN_48 0 " "Info: 4: + IC(1.474 ns) + CELL(2.798 ns) = 12.283 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'AigualB'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.272 ns" { inst20~106 AigualB } "NODE_NAME" } } { "Projeto_Total.bdf" "" { Schematic "C:/Users/jrla/Desktop/New folder/Projeto_Total.bdf" { { 848 1008 1024 1024 "AigualB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.506 ns ( 36.68 % ) " "Info: Total cell delay = 4.506 ns ( 36.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.777 ns ( 63.32 % ) " "Info: Total interconnect delay = 7.777 ns ( 63.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.283 ns" { A[1] tipo1:inst|projeto:inst|inst5 inst20~106 AigualB } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.283 ns" { A[1] {} A[1]~combout {} tipo1:inst|projeto:inst|inst5 {} inst20~106 {} AigualB {} } { 0.000ns 0.000ns 5.540ns 0.763ns 1.474ns } { 0.000ns 0.872ns 0.438ns 0.398ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Peak virtual memory: 146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 16:44:41 2012 " "Info: Processing ended: Sun Apr 15 16:44:41 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
