MC_SEQ_MISC0_GDDR5_SHIFT	,	V_27
GRBM_STATUS_SE1	,	V_334
GRBM_STATUS_SE0	,	V_333
PIPE_INTERLEAVE_SIZE	,	F_25
cayman_resume	,	F_106
radeon_card_posted	,	F_118
INACTIVE_QD_PIPES_SHIFT	,	V_132
upper_32_bits	,	F_83
INVALIDATE_ALL_L1_TLBS	,	V_238
ROW_SIZE_MASK	,	V_162
dev	,	V_57
radeon_gart_table_vram_free	,	F_66
SOFT_RESET_DB	,	V_340
backend_map	,	V_66
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_242
GC_USER_SYS_RB_BACKEND_DISABLE	,	V_174
"radeon: failed initializing IB pool (%d).\n"	,	L_39
ring_obj	,	V_353
cayman_get_disable_mask_per_asic	,	F_19
CAYMAN_RLC_UCODE_SIZE	,	V_55
gc_user_shader_pipe_config	,	V_100
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_255
size	,	V_59
CGTS_SYS_TCC_DISABLE	,	V_173
SQ_GSTMP_RING_BASE	,	V_188
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_202
r600_vram_scratch_init	,	F_97
EFFECTIVE_L2_QUEUE_SIZE	,	F_59
PA_SC_LINE_STIPPLE_STATE	,	V_209
"cayman startup failed on resume\n"	,	L_33
backend_per_se	,	V_83
r600_ih_ring_init	,	F_127
CB_PERF_CTR2_SEL_0	,	V_214
CB_PERF_CTR2_SEL_1	,	V_215
bios	,	V_351
GC_USER_SHADER_PIPE_CONFIG	,	V_129
MC_SEQ_SUP_CNTL	,	V_28
"failed blitter (%d) falling back to memcpy\n"	,	L_31
sx_max_export_size	,	V_115
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_276
ASIC_IS_AVIVO	,	F_116
RADEON_WB_SCRATCH_OFFSET	,	V_303
"disabling GPU acceleration\n"	,	L_38
RREG32	,	F_2
backend_disable_mask_per_asic	,	V_64
FORCE_EOV_MAX_REZ_CNT	,	F_50
num_tile_pipes	,	V_62
"radeon/%s_mc.bin"	,	L_15
cayman_io_mc_regs	,	V_23
CACHE_INVALIDATION	,	F_51
"CAICOS"	,	L_7
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_231
ucode_size	,	V_9
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_232
MULTI_GPU_TILE_SIZE	,	F_29
PAGE_TABLE_DEPTH	,	F_62
ROW_SIZE	,	F_30
CP_RB0_CNTL	,	V_293
i	,	V_8
j	,	V_106
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_60
cp	,	V_289
CP_RB0_RPTR_ADDR_HI	,	V_301
r	,	V_225
CP_RB2_RPTR_ADDR_HI	,	V_322
CAYMAN_MC_UCODE_SIZE	,	V_24
"TURKS"	,	L_6
ENABLE_NEW_SMX_ADDRESS	,	V_180
VC_AND_TC	,	V_206
platform_device	,	V_39
config	,	V_75
CHIP_BARTS	,	V_14
max_simds_per_se	,	V_108
cgts_tcc_disable	,	V_97
SOFT_RESET_IA	,	V_345
GRBM_SOFT_RESET	,	V_279
ni_mc_load_microcode	,	F_1
max_texture_channel_caches	,	V_109
MEQ2_START	,	F_32
SCRATCH_UMSK	,	V_265
"Card not posted and no BIOS - ignoring\n"	,	L_36
CAYMAN_MAX_BACKENDS_PER_SE_MASK	,	V_139
cc_gc_shader_pipe_config	,	V_92
RADEON_WB_CP2_RPTR_OFFSET	,	V_321
"ni_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_11
grbm_reset	,	V_338
MC_VM_MX_L1_TLB_CNTL	,	V_228
CAYMAN_PM4_UCODE_SIZE	,	V_54
SQ_PSTMP_RING_BASE	,	V_190
CP_RB2_WPTR	,	V_319
radeon_gart_table_vram_pin	,	F_57
cayman_startup	,	F_95
radeon_gart_fini	,	F_67
gart	,	V_226
r100_gpu_lockup	,	V_329
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_25
"radeon_cp: Failed to register firmware\n"	,	L_3
cayman_get_tile_pipe_to_backend_map	,	F_16
platform_device_unregister	,	F_14
max_pipes_per_simd	,	V_107
r600_count_pipe_bits	,	F_20
DRM_ERROR	,	F_18
PA_SC_FIFO_SIZE	,	V_194
NUM_GPUS_SHIFT	,	V_159
MC_SEQ_IO_DEBUG_INDEX	,	V_32
CGTS_TCC_DISABLE	,	V_172
SQ_MS_FIFO_SIZES	,	V_197
CP_PFP_HALT	,	V_264
EVERGREEN_PFP_UCODE_SIZE	,	V_50
cayman_pcie_gart_enable	,	F_55
VM_CONTEXT1_CNTL2	,	V_256
HDP_ADDR_CONFIG	,	V_170
CC_SYS_RB_BACKEND_DISABLE	,	V_171
cayman_asic_reset	,	F_94
is_atom_bios	,	V_350
"Wait for MC idle timedout !\n"	,	L_27
NUM_PIPES	,	F_24
GUI_ACTIVE	,	V_335
INACTIVE_SIMDS_MASK	,	V_134
atom_asic_init	,	F_107
CP_RB2_BASE	,	V_323
radeon_ttm_set_active_vram_size	,	F_69
gtt_end	,	V_246
CP_RB1_RPTR	,	V_316
asic	,	V_346
MC_ARB_RAMCFG	,	V_125
radeon_gem_fini	,	F_135
AUTO_INVLD_EN	,	F_52
DONE_FIFO_HIWATER	,	F_43
cayman_pcie_gart_tlb_flush	,	F_54
sx_debug_1	,	V_98
CHIP_CAICOS	,	V_20
SQ_CONFIG	,	V_199
atom_context	,	V_349
sx_num_of_sets	,	V_114
"radeon_cp"	,	L_2
VGT_CACHE_INVALIDATION	,	V_205
DRM_DEBUG	,	F_7
family	,	V_13
"Loading %s Microcode\n"	,	L_9
cayman_cp_load_microcode	,	F_70
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_249
mc_req_size	,	V_46
NOOFBANK_MASK	,	V_165
"Expecting atombios for cayman GPU\n"	,	L_35
fw_name	,	V_47
VM_L2_CNTL	,	V_233
num_gpus	,	V_150
pfp_fw	,	V_56
cur_pipe	,	V_70
rptr	,	V_307
MULTI_GPU_TILE_SIZE_SHIFT	,	V_161
MC_SEQ_IO_DEBUG_DATA	,	V_33
CB_PERF_CTR0_SEL_1	,	V_211
CB_PERF_CTR0_SEL_0	,	V_210
max_hw_contexts	,	V_118
cayman_gpu_init	,	F_21
CP_MEQ_THRESHOLDS	,	V_178
tmp	,	V_105
DMIF_ADDR_CONFIG	,	V_169
evergreen_mc_save	,	V_336
ENABLE_L1_FRAGMENT_PROCESSING	,	V_230
CP_ME_CNTL	,	V_261
CP_RB2_RPTR_ADDR	,	V_320
ENABLE_L2_CACHE	,	V_234
ddev	,	V_352
ih	,	V_354
radeon_gart_table_vram_unpin	,	F_64
MC_SEQ_SUP_PGM	,	V_35
disable_field_width_per_se	,	V_89
radeon_ib_pool_fini	,	F_133
CGTS_USER_TCC_DISABLE	,	V_130
CP_ME_HALT	,	V_263
enabled_backends_mask	,	V_67
INACTIVE_SIMDS_SHIFT	,	V_135
hdp_host_path_cntl	,	V_104
radeon_ring_test	,	F_84
DRM_INFO	,	F_12
turks_io_mc_regs	,	V_19
max_gs_threads	,	V_112
ring_size	,	V_290
CP_RB1_BASE	,	V_315
max_stack_entries	,	V_113
save	,	V_337
RUN_MASK	,	V_29
GB_BACKEND_MAP	,	V_167
NUM_GPUS	,	F_28
SQ_ESTMP_RING_BASE	,	V_187
evergreen_irq_suspend	,	F_110
ALIGN	,	F_17
cgts_user_tcc_disable	,	V_102
PA_SC_FORCE_EOV_MAX_CNTS	,	V_204
CP_RB0_RPTR	,	V_308
barts_io_mc_regs	,	V_15
evergreen_fix_pci_max_read_req_size	,	F_23
CP_PFP_UCODE_DATA	,	V_267
ROW_SIZE_SHIFT	,	V_163
multi_gpu_tile_size	,	V_151
ENABLE_L1_TLB	,	V_229
last_backend_enabled	,	V_86
err	,	V_48
cp2	,	V_317
radeon_fence_driver_init	,	F_122
caicos_io_mc_regs	,	V_21
cp1	,	V_309
gc_user_rb_backend_disable	,	V_101
"odd number of pipes!\n"	,	L_18
SOFT_RESET_PA	,	V_281
DYN_GPR_ENABLE	,	V_203
cayman_gpu_soft_reset	,	F_88
CB_PERF_CTR1_SEL_0	,	V_212
GRBM_CNTL	,	V_123
CB_PERF_CTR1_SEL_1	,	V_213
CP_ME_RAM_DATA	,	V_269
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_20
"ni_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_14
regs_size	,	V_10
MEM_FALL_OUT_CMD	,	V_38
RADEON_WB_CP1_RPTR_OFFSET	,	V_313
CAYMAN_MAX_BACKENDS_MASK	,	V_84
cayman_fini	,	F_132
evergreen_mc_init	,	F_123
CP_RB2_CNTL	,	V_318
CC_RB_BACKEND_DISABLE	,	V_126
size_t	,	T_3
io_mc_regs	,	V_7
pdev	,	V_40
u32	,	T_2
SQ_HSTMP_RING_BASE	,	V_186
mc	,	V_243
MC_SEQ_MISC0	,	V_25
TCC_DISABLE_MASK	,	V_140
SOFT_RESET_SPI	,	V_284
CP_PFP_UCODE_ADDR	,	V_266
shader_engine_tile_size	,	V_149
VGT_OFFCHIP_LDS_BASE	,	V_184
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_155
cayman_cp_fini	,	F_77
gb_backend_map	,	V_96
num_texture_channel_caches	,	V_142
SC_EARLYZ_TILE_FIFO_SIZE	,	F_40
smx_dc_ctl0	,	V_99
"BARTS"	,	L_4
SC_PRIM_FIFO_SIZE	,	F_38
BUF_SWAP_32BIT	,	V_292
gtt_start	,	V_244
r600_blit_suspend	,	F_112
SOFT_RESET_SH	,	V_282
accel_working	,	V_355
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_75
evergreen_blit_init	,	F_99
MC_SEQ_MISC0_GDDR5_VALUE	,	V_30
NUM_SHADER_ENGINES	,	F_26
SOFT_RESET_SC	,	V_342
running	,	V_5
cc_rb_backend_disable	,	V_91
VC_ENABLE	,	V_200
cayman_pcie_gart_disable	,	F_63
SMX_BUFFER_SIZE	,	F_37
max_threads	,	V_111
visible_vram_size	,	V_262
"radeon/%s_pfp.bin"	,	L_10
request_firmware	,	F_13
GC_USER_RB_BACKEND_DISABLE	,	V_128
mem_row_size_in_kb	,	V_148
pfp_req_size	,	V_43
mc_shared_chmap	,	V_94
radeon_fence_driver_fini	,	F_136
HDP_HOST_PATH_CNTL	,	V_220
cayman	,	V_76
"radeon/%s_rlc.bin"	,	L_13
CHIP_TURKS	,	V_18
PACKET3_ME_INITIALIZE	,	V_271
EVERGREEN_RLC_UCODE_SIZE	,	V_52
GRBM_READ_TIMEOUT	,	F_22
BACKEND_DISABLE_SHIFT	,	V_138
dev_warn	,	F_92
SOFT_RESET_TA	,	V_344
CP_PERFMON_CNTL	,	V_196
SOFT_RESET_TC	,	V_343
sc_earlyz_tile_fifo_size	,	V_122
r600_irq_fini	,	F_129
OVERRIDE	,	V_177
SOFT_RESET_SX	,	V_285
VM_INVALIDATE_REQUEST	,	V_224
CAYMAN_MAX_PIPES	,	V_72
CS1_PRIO	,	F_47
CP_RB1_RPTR_ADDR_HI	,	V_314
radeon_ib_pool_init	,	F_131
force_no_swizzle	,	V_74
CP_ME_RAM_WADDR	,	V_268
"  GRBM_STATUS=0x%08X\n"	,	L_23
IS_ERR	,	F_9
"radeon: cp failed to lock ring (%d).\n"	,	L_21
SQ_VSTMP_RING_BASE	,	V_189
MC_SEQ_MISC0_GDDR5_MASK	,	V_26
ALU_UPDATE_FIFO_HIWATER	,	F_44
PIPE_INTERLEAVE_SIZE_MASK	,	V_154
CGTS_SM_CTRL_REG	,	V_176
POSITION_BUFFER_SIZE	,	F_36
radeon_ring_fini	,	F_78
SQ_LSTMP_RING_BASE	,	V_185
disable_mask_per_se	,	V_87
SX_EXPORT_BUFFER_SIZES	,	V_193
PACKET3	,	F_74
disable_mask_per_asic	,	V_90
"CAYMAN"	,	L_8
r600_ib_test	,	F_108
CB_PERF_CTR3_SEL_0	,	V_216
CB_PERF_CTR3_SEL_1	,	V_217
max_disable_mask_per_se	,	V_88
srbm_status	,	V_325
cayman_cp_resume	,	F_79
RADEON_GPU_PAGE_SIZE	,	V_291
EXPORT_SRC_C	,	V_201
RADEON_WB_CP_RPTR_OFFSET	,	V_300
CAYMAN_MAX_BACKENDS	,	V_80
sc_prim_fifo_size	,	V_120
mc_fw	,	V_11
num_shader_engines	,	V_65
cayman_cp_start	,	F_71
SC_HIZ_TILE_FIFO_SIZE	,	F_39
uint8_t	,	V_85
GFX_PRIO	,	F_46
"radeon/%s_me.bin"	,	L_12
CP_DEBUG	,	V_288
"radeon: failled testing IB (%d).\n"	,	L_34
max_backends_per_se	,	V_79
VM_CONTEXT0_CNTL	,	V_253
mem_type	,	V_4
CS2_PRIO	,	F_48
radeon_wb_disable	,	F_111
NOOFCOLS_MASK	,	V_146
__be32	,	T_1
sx_max_export_pos_size	,	V_116
BURSTLENGTH_SHIFT	,	V_144
BACKEND_DISABLE_MASK	,	V_137
num_backends_per_asic	,	V_63
BUG	,	F_11
rdev	,	V_2
radeon_surface_init	,	F_120
be32_to_cpup	,	F_4
num_shader_pipes_per_simd	,	V_133
NUM_SHADER_ENGINES_SHIFT	,	V_157
NUMBER_OF_SETS	,	F_33
radeon_atombios_fini	,	F_138
r100_gpu_lockup_update	,	F_86
"GPU softreset \n"	,	L_22
"radeon: MC ucode required for NI+.\n"	,	L_41
sq_num_cf_insts	,	V_119
NUM_PIPES_SHIFT	,	V_153
cayman_init	,	F_113
NOOFCOLS_SHIFT	,	V_147
fw_data	,	V_3
"  GRBM_SOFT_RESET=0x%08X\n"	,	L_28
r600_pcie_gart_init	,	F_128
shader_engine	,	V_82
chip_name	,	V_41
NUM_SHADER_ENGINES_MASK	,	V_156
NOOFBANK_SHIFT	,	V_166
SMX_DC_CTL0	,	V_181
radeon_ring_lock	,	F_72
evergreen_irq_set	,	F_104
radeon_bo_init	,	F_124
radeon_device	,	V_1
mdelay	,	F_80
PA_CL_ENHANCE	,	V_221
CP_RB1_WPTR	,	V_311
sx_max_export_smx_size	,	V_117
CP_RB2_RPTR	,	V_324
MC_SHARED_CHMAP	,	V_124
evergreen_mc_stop	,	F_90
blackout	,	V_6
num_backends_per_se	,	V_69
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_24
r600_irq_init	,	F_102
swizzle_pipe	,	V_71
num_simds_per_se	,	V_136
rlc_chip_name	,	V_42
radeon_ring_init	,	F_105
max_gprs	,	V_110
INVALIDATE_L2_CACHE	,	V_239
"  SRBM_STATUS=0x%08X\n"	,	L_26
BURSTLENGTH_MASK	,	V_143
mode_info	,	V_348
enabled_backends_count	,	V_68
GB_ADDR_CONFIG	,	V_168
NUM_PIPES_MASK	,	V_152
ES_AND_GS_AUTO	,	V_207
radeon_wb_fini	,	F_130
MC_SHARED_BLACKOUT_CNTL	,	V_31
WREG32	,	F_3
ENABLE_CONTEXT	,	V_254
TA_CNTL_AUX	,	V_191
gpu_addr	,	V_299
printk	,	F_10
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_235
radeon_irq_kms_init	,	F_125
wb	,	V_298
VM_L2_CNTL2	,	V_237
"BTC"	,	L_5
VM_L2_CNTL3	,	V_240
cayman_default_state	,	V_275
dev_err	,	F_56
RB_NO_UPDATE	,	V_305
VGT_NUM_INSTANCES	,	V_195
"ni_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_16
tile_config	,	V_164
me_req_size	,	V_44
ni_init_microcode	,	F_6
VTX_DONE_DELAY	,	F_34
CC_GC_SHADER_PIPE_CONFIG	,	V_127
"radeon: IH init failed (%d).\n"	,	L_32
release_firmware	,	F_15
VM_CONTEXT0_CNTL2	,	V_252
HDP_FLUSH_INVALIDATE_CACHE	,	V_219
NUM_CLAUSE_TEMP_GPRS	,	F_45
__BIG_ENDIAN	,	F_82
FORCE_EOV_MAX_CLK_CNT	,	F_49
me_fw	,	V_60
CP_RB1_RPTR_ADDR	,	V_312
GRBM_STATUS	,	V_332
evergreen_pcie_gen2_enable	,	F_96
CP_RB_WPTR_DELAY	,	V_287
dummy_page	,	V_250
CACHE_FIFO_SIZE	,	F_41
cayman_default_size	,	V_272
CRC_SIMD_ID_WADDR_DISABLE	,	V_183
HDP_MISC_CNTL	,	V_218
r600_scratch_init	,	F_119
CGTS_USER_SYS_TCC_DISABLE	,	V_175
cayman_cp_enable	,	F_68
dev_info	,	F_89
PACKET3_CLEAR_STATE	,	V_277
"GPU not posted. posting now...\n"	,	L_37
radeon_wb_init	,	F_101
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_245
CHIP_CAYMAN	,	V_22
platform_device_register_simple	,	F_8
CLIP_VTX_REORDER_ENA	,	V_222
FETCH_FIFO_HIWATER	,	F_42
enable	,	V_260
PACKET3_PREAMBLE_CNTL	,	V_273
"Failed to load MC firmware!\n"	,	L_30
this_backend_enabled	,	V_81
mc_arb_ramcfg	,	V_95
wptr	,	V_295
BTC_MC_UCODE_SIZE	,	V_16
VGT_GS_VERTEX_REUSE	,	V_208
"No VRAM object for PCIE GART.\n"	,	L_19
SHADER_ENGINE_TILE_SIZE	,	F_27
MC_IO_PAD_CNTL_D0	,	V_37
SOFT_RESET_GDS	,	V_341
radeon_ring_unlock_commit	,	F_76
RB_RPTR_WR_ENA	,	V_294
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_223
grbm_status_se1	,	V_328
grbm_status_se0	,	V_327
SRBM_STATUS	,	V_331
radeon_irq_kms_fini	,	F_103
usec_timeout	,	V_36
kfree	,	F_139
r100_gpu_cp_is_lockup	,	F_87
COLOR_BUFFER_SIZE	,	F_35
CP_RB0_RPTR_ADDR	,	V_297
enabled	,	V_304
out	,	V_58
gtt_size	,	V_258
evergreen_mc_wait_for_idle	,	F_91
copy	,	V_347
max_shader_engines	,	V_78
evergreen_mc_resume	,	F_93
rb_bufsz	,	V_278
cayman_pcie_gart_fini	,	F_65
EINVAL	,	V_12
NUM_CLIP_SEQ	,	F_53
robj	,	V_227
CP_RB0_WPTR	,	V_296
MEQ1_START	,	F_31
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_241
udelay	,	F_5
"\n"	,	L_1
DISABLE_CUBE_ANISO	,	V_192
SCRATCH_ADDR	,	V_302
CP_SEM_WAIT_TIMER	,	V_286
data	,	V_34
EVERGREEN_PM4_UCODE_SIZE	,	V_51
table_addr	,	V_248
radeon_gem_init	,	F_114
evergreen_mc_program	,	F_98
r600_ring_init	,	F_126
lockup	,	V_330
CAYMAN_PFP_UCODE_SIZE	,	V_53
CP_RB1_CNTL	,	V_310
r600_blit_fini	,	F_100
TCC_DISABLE_SHIFT	,	V_141
mem_max_burst_length_bytes	,	V_145
CP_ME_RAM_RADDR	,	V_270
SPI_CONFIG_CNTL_1	,	V_182
radeon_ring_write	,	F_73
max_tile_pipes	,	V_77
CP_RB0_BASE	,	V_306
radeon_get_clock_info	,	F_121
gb_addr_config	,	V_93
radeon_gart_restore	,	F_58
cayman_suspend	,	F_109
VM_CONTEXT1_CNTL	,	V_257
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_274
sc_hiz_tile_fifo_size	,	V_121
MULTI_GPU_TILE_SIZE_MASK	,	V_160
cgts_sm_ctrl_reg	,	V_103
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_61
"Failed to load firmware!\n"	,	L_29
cur_backend	,	V_73
INACTIVE_QD_PIPES_MASK	,	V_131
radeon_get_bios	,	F_115
rlc_fw	,	V_61
radeon_bo_fini	,	F_137
grbm_status	,	V_326
ready	,	V_259
radeon_atombios_init	,	F_117
drm_order	,	F_81
"ni_cp: Failed to load firmware \"%s\"\n"	,	L_17
rlc_req_size	,	V_45
r600_vram_scratch_fini	,	F_134
addr	,	V_251
SOFT_RESET_VGT	,	V_283
SX_DEBUG_1	,	V_179
"radeon: failed testing IB (%d).\n"	,	L_40
BTC_IO_MC_REGS_SIZE	,	V_17
SOFT_RESET_CP	,	V_280
SQ_GPR_RESOURCE_MGMT_1	,	V_198
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_247
cayman_gpu_is_lockup	,	F_85
NUM_GPUS_MASK	,	V_158
KERN_ERR	,	V_49
SOFT_RESET_CB	,	V_339
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_236
