Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneii
Quartus root          :  /home/silver/.quartus/quartus/linux/
Quartus sim root      :  /home/silver/.quartus/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  image_processor.vo
Sim SDF file          :  image_processor__verilog.sdo
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /home/silver/.quartus/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File image_processor_run_msim_gate_verilog.do already exists - backing up current file as image_processor_run_msim_gate_verilog.do.bak6
Probing transcript
ModelSim-Altera Info: # do image_processor_run_msim_gate_verilog.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Copying /home/silver/.quartus/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied /home/silver/.quartus/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {image_processor.vo}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Compiling module image_processor
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	image_processor
ModelSim-Altera Info: # 
Info: NativeLink simulation flow was successful
