                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:32 2022
                              5 ;--------------------------------------------------------
                              6 	.module _rrulonglong
                              7 	.optsdcc -mhc08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl __rrulonglong_PARM_2
                             24 	.globl __rrulonglong_PARM_1
                             25 	.globl __rrulonglong
                             26 ;--------------------------------------------------------
                             27 ; ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG    (PAG)
                             30 ;--------------------------------------------------------
                             31 ; overlayable items in ram 
                             32 ;--------------------------------------------------------
                             33 	.area	OSEG    (PAG, OVR)
   0000                      34 __rrulonglong_sloc0_1_0:
   0000                      35 	.ds 1
   0001                      36 __rrulonglong_sloc1_1_0:
   0001                      37 	.ds 4
   0005                      38 __rrulonglong_sloc2_1_0:
   0005                      39 	.ds 4
                             40 ;--------------------------------------------------------
                             41 ; absolute ram data
                             42 ;--------------------------------------------------------
                             43 	.area IABS    (ABS)
                             44 	.area IABS    (ABS)
                             45 ;--------------------------------------------------------
                             46 ; absolute external ram data
                             47 ;--------------------------------------------------------
                             48 	.area XABS    (ABS)
                             49 ;--------------------------------------------------------
                             50 ; external initialized ram data
                             51 ;--------------------------------------------------------
                             52 	.area XISEG
                             53 ;--------------------------------------------------------
                             54 ; extended address mode data
                             55 ;--------------------------------------------------------
                             56 	.area XSEG
   0000                      57 __rrulonglong_PARM_1:
   0000                      58 	.ds 8
   0008                      59 __rrulonglong_PARM_2:
   0008                      60 	.ds 1
                             61 ;--------------------------------------------------------
                             62 ; global & static initialisations
                             63 ;--------------------------------------------------------
                             64 	.area HOME    (CODE)
                             65 	.area GSINIT  (CODE)
                             66 	.area GSFINAL (CODE)
                             67 	.area GSINIT  (CODE)
                             68 ;--------------------------------------------------------
                             69 ; Home
                             70 ;--------------------------------------------------------
                             71 	.area HOME    (CODE)
                             72 	.area HOME    (CODE)
                             73 ;--------------------------------------------------------
                             74 ; code
                             75 ;--------------------------------------------------------
                             76 	.area CSEG    (CODE)
                             77 ;------------------------------------------------------------
                             78 ;Allocation info for local variables in function '_rrulonglong'
                             79 ;------------------------------------------------------------
                             80 ;l                         Allocated with name '__rrulonglong_PARM_1'
                             81 ;s                         Allocated with name '__rrulonglong_PARM_2'
                             82 ;top                       Allocated to registers 
                             83 ;middle                    Allocated to registers 
                             84 ;bottom                    Allocated to registers 
                             85 ;b                         Allocated to registers 
                             86 ;sloc0                     Allocated with name '__rrulonglong_sloc0_1_0'
                             87 ;sloc1                     Allocated with name '__rrulonglong_sloc1_1_0'
                             88 ;sloc2                     Allocated with name '__rrulonglong_sloc2_1_0'
                             89 ;------------------------------------------------------------
                             90 ;../_rrulonglong.c:35: unsigned long long _rrulonglong(unsigned long long l, signed char s)
                             91 ;	-----------------------------------------
                             92 ;	 function _rrulonglong
                             93 ;	-----------------------------------------
                             94 ;	Register assignment is optimal.
                             95 ;	Stack space usage: 0 bytes.
   0000                      96 __rrulonglong:
                             97 ;../_rrulonglong.c:37: uint32_t *const top = (uint32_t *)((char *)(&l) + 4);
                             98 ;../_rrulonglong.c:38: uint16_t *const middle = (uint16_t *)((char *)(&l) + 3);
                             99 ;../_rrulonglong.c:39: uint32_t *const bottom = (uint32_t *)(&l);
                            100 ;../_rrulonglong.c:40: uint16_t *const b = (uint16_t *)(&l);
                            101 ;../_rrulonglong.c:50: (*bottom) >>= s;
   0000 C6r00r08      [ 4]  102 	lda	__rrulonglong_PARM_2
   0003 B7*00         [ 3]  103 	sta	*__rrulonglong_sloc0_1_0
   0005                     104 00103$:
                            105 ;../_rrulonglong.c:42: for(;s >= 16; s -= 16)
   0005 B6*00         [ 3]  106 	lda	*__rrulonglong_sloc0_1_0
   0007 A1 10         [ 2]  107 	cmp	#0x10
   0009 91 33         [ 3]  108 	blt	00101$
                            109 ;../_rrulonglong.c:44: b[0] = b[1];
   000B C6r00r02      [ 4]  110 	lda	(__rrulonglong_PARM_1 + 0x0002)
   000E CEr00r03      [ 4]  111 	ldx	((__rrulonglong_PARM_1 + 0x0002) + 1)
   0011 C7r00r00      [ 4]  112 	sta	__rrulonglong_PARM_1
   0014 CFr00r01      [ 4]  113 	stx	(__rrulonglong_PARM_1 + 1)
                            114 ;../_rrulonglong.c:45: b[1] = b[2];
   0017 C6r00r04      [ 4]  115 	lda	(__rrulonglong_PARM_1 + 0x0004)
   001A CEr00r05      [ 4]  116 	ldx	((__rrulonglong_PARM_1 + 0x0004) + 1)
   001D C7r00r02      [ 4]  117 	sta	(__rrulonglong_PARM_1 + 0x0002)
   0020 CFr00r03      [ 4]  118 	stx	((__rrulonglong_PARM_1 + 0x0002) + 1)
                            119 ;../_rrulonglong.c:46: b[2] = b[3];
   0023 C6r00r06      [ 4]  120 	lda	(__rrulonglong_PARM_1 + 0x0006)
   0026 CEr00r07      [ 4]  121 	ldx	((__rrulonglong_PARM_1 + 0x0006) + 1)
   0029 C7r00r04      [ 4]  122 	sta	(__rrulonglong_PARM_1 + 0x0004)
   002C CFr00r05      [ 4]  123 	stx	((__rrulonglong_PARM_1 + 0x0004) + 1)
                            124 ;../_rrulonglong.c:47: b[3] = 0x000000;
   002F 4F            [ 1]  125 	clra
   0030 C7r00r06      [ 4]  126 	sta	(__rrulonglong_PARM_1 + 0x0006)
   0033 C7r00r07      [ 4]  127 	sta	((__rrulonglong_PARM_1 + 0x0006) + 1)
                            128 ;../_rrulonglong.c:42: for(;s >= 16; s -= 16)
   0036 B6*00         [ 3]  129 	lda	*__rrulonglong_sloc0_1_0
   0038 A0 10         [ 2]  130 	sub	#0x10
   003A B7*00         [ 3]  131 	sta	*__rrulonglong_sloc0_1_0
   003C 20 C7         [ 3]  132 	bra	00103$
   003E                     133 00101$:
                            134 ;../_rrulonglong.c:50: (*bottom) >>= s;
   003E C6r00r00      [ 4]  135 	lda	__rrulonglong_PARM_1
   0041 B7*01         [ 3]  136 	sta	*__rrulonglong_sloc1_1_0
   0043 C6r00r01      [ 4]  137 	lda	(__rrulonglong_PARM_1 + 1)
   0046 B7*02         [ 3]  138 	sta	*(__rrulonglong_sloc1_1_0 + 1)
   0048 C6r00r02      [ 4]  139 	lda	(__rrulonglong_PARM_1 + 2)
   004B B7*03         [ 3]  140 	sta	*(__rrulonglong_sloc1_1_0 + 2)
   004D C6r00r03      [ 4]  141 	lda	(__rrulonglong_PARM_1 + 3)
   0050 B7*04         [ 3]  142 	sta	*(__rrulonglong_sloc1_1_0 + 3)
   0052 BE*00         [ 3]  143 	ldx	*__rrulonglong_sloc0_1_0
   0054 27 0A         [ 3]  144 	beq	00118$
   0056                     145 00117$:
   0056 34*01         [ 4]  146 	lsr	*__rrulonglong_sloc1_1_0
   0058 36*02         [ 4]  147 	ror	*(__rrulonglong_sloc1_1_0 + 1)
   005A 36*03         [ 4]  148 	ror	*(__rrulonglong_sloc1_1_0 + 2)
   005C 36*04         [ 4]  149 	ror	*(__rrulonglong_sloc1_1_0 + 3)
   005E 5B F6         [ 3]  150 	dbnzx	00117$
   0060                     151 00118$:
   0060 B6*01         [ 3]  152 	lda	*__rrulonglong_sloc1_1_0
   0062 C7r00r00      [ 4]  153 	sta	__rrulonglong_PARM_1
   0065 B6*02         [ 3]  154 	lda	*(__rrulonglong_sloc1_1_0 + 1)
   0067 C7r00r01      [ 4]  155 	sta	(__rrulonglong_PARM_1 + 1)
   006A B6*03         [ 3]  156 	lda	*(__rrulonglong_sloc1_1_0 + 2)
   006C C7r00r02      [ 4]  157 	sta	(__rrulonglong_PARM_1 + 2)
   006F B6*04         [ 3]  158 	lda	*(__rrulonglong_sloc1_1_0 + 3)
   0071 C7r00r03      [ 4]  159 	sta	(__rrulonglong_PARM_1 + 3)
                            160 ;../_rrulonglong.c:51: (*middle) |= (((*middle) & 0xffff0000ul) >> s);
   0074 CEr00r03      [ 4]  161 	ldx	(__rrulonglong_PARM_1 + 0x0003)
   0077 C6r00r04      [ 4]  162 	lda	((__rrulonglong_PARM_1 + 0x0003) + 1)
   007A B7*04         [ 3]  163 	sta	*(__rrulonglong_sloc1_1_0 + 3)
   007C BF*03         [ 3]  164 	stx	*(__rrulonglong_sloc1_1_0 + 2)
   007E 6E 00*02      [ 4]  165 	mov	#0x00,*(__rrulonglong_sloc1_1_0 + 1)
   0081 6E 00*01      [ 4]  166 	mov	#0x00,*__rrulonglong_sloc1_1_0
   0084 6E 00*08      [ 4]  167 	mov	#0x00,*(__rrulonglong_sloc2_1_0 + 3)
   0087 6E 00*07      [ 4]  168 	mov	#0x00,*(__rrulonglong_sloc2_1_0 + 2)
   008A 4E*02*06      [ 5]  169 	mov	*(__rrulonglong_sloc1_1_0 + 1),*(__rrulonglong_sloc2_1_0 + 1)
   008D 4E*01*05      [ 5]  170 	mov	*__rrulonglong_sloc1_1_0,*__rrulonglong_sloc2_1_0
   0090 BE*00         [ 3]  171 	ldx	*__rrulonglong_sloc0_1_0
   0092 27 0A         [ 3]  172 	beq	00120$
   0094                     173 00119$:
   0094 34*05         [ 4]  174 	lsr	*__rrulonglong_sloc2_1_0
   0096 36*06         [ 4]  175 	ror	*(__rrulonglong_sloc2_1_0 + 1)
   0098 36*07         [ 4]  176 	ror	*(__rrulonglong_sloc2_1_0 + 2)
   009A 36*08         [ 4]  177 	ror	*(__rrulonglong_sloc2_1_0 + 3)
   009C 5B F6         [ 3]  178 	dbnzx	00119$
   009E                     179 00120$:
   009E B6*04         [ 3]  180 	lda	*(__rrulonglong_sloc1_1_0 + 3)
   00A0 BA*08         [ 3]  181 	ora	*(__rrulonglong_sloc2_1_0 + 3)
   00A2 B7*08         [ 3]  182 	sta	*(__rrulonglong_sloc2_1_0 + 3)
   00A4 B6*03         [ 3]  183 	lda	*(__rrulonglong_sloc1_1_0 + 2)
   00A6 BA*07         [ 3]  184 	ora	*(__rrulonglong_sloc2_1_0 + 2)
   00A8 B7*07         [ 3]  185 	sta	*(__rrulonglong_sloc2_1_0 + 2)
   00AA B6*02         [ 3]  186 	lda	*(__rrulonglong_sloc1_1_0 + 1)
   00AC BA*06         [ 3]  187 	ora	*(__rrulonglong_sloc2_1_0 + 1)
   00AE B7*06         [ 3]  188 	sta	*(__rrulonglong_sloc2_1_0 + 1)
   00B0 B6*01         [ 3]  189 	lda	*__rrulonglong_sloc1_1_0
   00B2 BA*05         [ 3]  190 	ora	*__rrulonglong_sloc2_1_0
   00B4 B7*05         [ 3]  191 	sta	*__rrulonglong_sloc2_1_0
   00B6 BE*08         [ 3]  192 	ldx	*(__rrulonglong_sloc2_1_0 + 3)
   00B8 B6*07         [ 3]  193 	lda	*(__rrulonglong_sloc2_1_0 + 2)
   00BA 87            [ 2]  194 	psha
   00BB 8A            [ 2]  195 	pulh
   00BC 8B            [ 2]  196 	pshh
   00BD 86            [ 2]  197 	pula
   00BE C7r00r03      [ 4]  198 	sta	(__rrulonglong_PARM_1 + 0x0003)
   00C1 CFr00r04      [ 4]  199 	stx	((__rrulonglong_PARM_1 + 0x0003) + 1)
                            200 ;../_rrulonglong.c:52: (*top) |= (((*middle) & 0xffff0000ul) >> s);
   00C4 C6r00r04      [ 4]  201 	lda	(__rrulonglong_PARM_1 + 0x0004)
   00C7 B7*05         [ 3]  202 	sta	*__rrulonglong_sloc2_1_0
   00C9 C6r00r05      [ 4]  203 	lda	((__rrulonglong_PARM_1 + 0x0004) + 1)
   00CC B7*06         [ 3]  204 	sta	*(__rrulonglong_sloc2_1_0 + 1)
   00CE C6r00r06      [ 4]  205 	lda	((__rrulonglong_PARM_1 + 0x0004) + 2)
   00D1 B7*07         [ 3]  206 	sta	*(__rrulonglong_sloc2_1_0 + 2)
   00D3 C6r00r07      [ 4]  207 	lda	((__rrulonglong_PARM_1 + 0x0004) + 3)
   00D6 B7*08         [ 3]  208 	sta	*(__rrulonglong_sloc2_1_0 + 3)
   00D8 BF*04         [ 3]  209 	stx	*(__rrulonglong_sloc1_1_0 + 3)
   00DA 8B            [ 2]  210 	pshh
   00DB 86            [ 2]  211 	pula
   00DC B7*03         [ 3]  212 	sta	*(__rrulonglong_sloc1_1_0 + 2)
   00DE 6E 00*02      [ 4]  213 	mov	#0x00,*(__rrulonglong_sloc1_1_0 + 1)
   00E1 6E 00*01      [ 4]  214 	mov	#0x00,*__rrulonglong_sloc1_1_0
   00E4 6E 00*04      [ 4]  215 	mov	#0x00,*(__rrulonglong_sloc1_1_0 + 3)
   00E7 6E 00*03      [ 4]  216 	mov	#0x00,*(__rrulonglong_sloc1_1_0 + 2)
   00EA BE*00         [ 3]  217 	ldx	*__rrulonglong_sloc0_1_0
   00EC 27 0A         [ 3]  218 	beq	00122$
   00EE                     219 00121$:
   00EE 34*01         [ 4]  220 	lsr	*__rrulonglong_sloc1_1_0
   00F0 36*02         [ 4]  221 	ror	*(__rrulonglong_sloc1_1_0 + 1)
   00F2 36*03         [ 4]  222 	ror	*(__rrulonglong_sloc1_1_0 + 2)
   00F4 36*04         [ 4]  223 	ror	*(__rrulonglong_sloc1_1_0 + 3)
   00F6 5B F6         [ 3]  224 	dbnzx	00121$
   00F8                     225 00122$:
   00F8 B6*08         [ 3]  226 	lda	*(__rrulonglong_sloc2_1_0 + 3)
   00FA BA*04         [ 3]  227 	ora	*(__rrulonglong_sloc1_1_0 + 3)
   00FC B7*08         [ 3]  228 	sta	*(__rrulonglong_sloc2_1_0 + 3)
   00FE B6*07         [ 3]  229 	lda	*(__rrulonglong_sloc2_1_0 + 2)
   0100 BA*03         [ 3]  230 	ora	*(__rrulonglong_sloc1_1_0 + 2)
   0102 B7*07         [ 3]  231 	sta	*(__rrulonglong_sloc2_1_0 + 2)
   0104 B6*06         [ 3]  232 	lda	*(__rrulonglong_sloc2_1_0 + 1)
   0106 BA*02         [ 3]  233 	ora	*(__rrulonglong_sloc1_1_0 + 1)
   0108 B7*06         [ 3]  234 	sta	*(__rrulonglong_sloc2_1_0 + 1)
   010A B6*05         [ 3]  235 	lda	*__rrulonglong_sloc2_1_0
   010C BA*01         [ 3]  236 	ora	*__rrulonglong_sloc1_1_0
   010E B7*05         [ 3]  237 	sta	*__rrulonglong_sloc2_1_0
   0110 B6*05         [ 3]  238 	lda	*__rrulonglong_sloc2_1_0
   0112 C7r00r04      [ 4]  239 	sta	(__rrulonglong_PARM_1 + 0x0004)
   0115 B6*06         [ 3]  240 	lda	*(__rrulonglong_sloc2_1_0 + 1)
   0117 C7r00r05      [ 4]  241 	sta	((__rrulonglong_PARM_1 + 0x0004) + 1)
   011A B6*07         [ 3]  242 	lda	*(__rrulonglong_sloc2_1_0 + 2)
   011C C7r00r06      [ 4]  243 	sta	((__rrulonglong_PARM_1 + 0x0004) + 2)
   011F B6*08         [ 3]  244 	lda	*(__rrulonglong_sloc2_1_0 + 3)
   0121 C7r00r07      [ 4]  245 	sta	((__rrulonglong_PARM_1 + 0x0004) + 3)
                            246 ;../_rrulonglong.c:54: return(l);
   0124 C6r00r00      [ 4]  247 	lda	__rrulonglong_PARM_1
   0127 B7*00         [ 3]  248 	sta	*___SDCC_hc08_ret7
   0129 C6r00r01      [ 4]  249 	lda	(__rrulonglong_PARM_1 + 1)
   012C B7*00         [ 3]  250 	sta	*___SDCC_hc08_ret6
   012E C6r00r02      [ 4]  251 	lda	(__rrulonglong_PARM_1 + 2)
   0131 B7*00         [ 3]  252 	sta	*___SDCC_hc08_ret5
   0133 C6r00r03      [ 4]  253 	lda	(__rrulonglong_PARM_1 + 3)
   0136 B7*00         [ 3]  254 	sta	*___SDCC_hc08_ret4
   0138 C6r00r04      [ 4]  255 	lda	(__rrulonglong_PARM_1 + 4)
   013B B7*00         [ 3]  256 	sta	*___SDCC_hc08_ret3
   013D C6r00r05      [ 4]  257 	lda	(__rrulonglong_PARM_1 + 5)
   0140 B7*00         [ 3]  258 	sta	*___SDCC_hc08_ret2
   0142 CEr00r06      [ 4]  259 	ldx	(__rrulonglong_PARM_1 + 6)
   0145 C6r00r07      [ 4]  260 	lda	(__rrulonglong_PARM_1 + 7)
   0148 81            [ 4]  261 	rts
                            262 	.area CSEG    (CODE)
                            263 	.area CONST   (CODE)
                            264 	.area XINIT   (CODE)
                            265 	.area CABS    (ABS,CODE)
