// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_dVL_H__
#define __predict_ensemble_dVL_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_dVL_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_dVL_ram) {
        ram[0] = "0b00111101010010110010010100101101";
        ram[1] = "0b00111001010100111100111111110110";
        ram[2] = "0b00111101110110110101100011010001";
        ram[3] = "0b00111111000001110100010111010000";
        ram[4] = "0b00111111011110010011001100001001";
        ram[5] = "0b00110110111010101110000110001011";
        ram[6] = "0b10111001100010000101000010011100";
        ram[7] = "0b00111110010010000100000001011011";
        ram[8] = "0b10111000101111101101011101000001";
        ram[9] = "0b00111110010000000101000111001010";
        ram[10] = "0b00111111011100010101000010101001";
        ram[11] = "0b00111110001101111101111001010001";
        ram[12] = "0b10111001001100110100111001110111";
        ram[13] = "0b00111110001010110001011110001011";
        ram[14] = "0b00111000110010110110110001111010";
        ram[15] = "0b00111101011110001111111011101111";
        ram[16] = "0b00111000110001010010000111011110";
        ram[17] = "0b00111000011010101110000110001011";
        ram[18] = "0b00111111011101110011011111111100";
        ram[19] = "0b10111000100010100110100101111011";
        ram[20] = "0b00111111000001101011101001111100";
        ram[21] = "0b00111110010100001100100001000111";
        ram[22] = "0b00110111111010101110000110001011";
        ram[23] = "0b00111110111100000010000010100011";
        ram[24] = "0b00110111011110111010100010000010";
        ram[25] = "0b10110111111010101110000110001011";
        ram[26] = "0b00111101011001100000111001010010";
        ram[27] = "0b00110110100001100011011110111101";
        ram[28] = "0b00111110100100010001011001000100";
        ram[29] = "0b00110111101110001000110010100100";
        ram[30] = "0b00111101011110101001000110010111";
        ram[31] = "0b10110111101110001000110010100100";
        ram[32] = "0b00111110111110101100111110110111";
        ram[33] = "0b10111000000110110011000001110011";
        ram[34] = "0b00111101111101100101000000011110";
        ram[35] = "0b10000000000000000000000000000000";
        ram[36] = "0b10110110110010010101001110011100";
        ram[37] = "0b10110111101110001000110010100100";
        ram[38] = "0b00111111011101111000000111111001";
        ram[39] = "0b00111101100111011011110100110000";
        ram[40] = "0b00110111110110100001101010010011";
        ram[41] = "0b00110111011110111010100010000010";
        ram[42] = "0b00111111011011011011100010011001";
        ram[43] = "0b00111111010111101100110000011101";
        ram[44] = "0b10110111100001100011011110111101";
        ram[45] = "0b00111111010101111010001001011001";
        ram[46] = "0b00111110110010100000010001001011";
        ram[47] = "0b00111110010101010101001111101111";
        ram[48] = "0b10110111011010101110000110001011";
        ram[49] = "0b00111000000001100011011110111101";
        ram[50] = "0b10110111011010101110000110001011";
        ram[51] = "0b00110111001001111100010110101100";
        ram[52] = "0b00111110011000011001001111110111";
        ram[53] = "0b10110111100001100011011110111101";
        ram[54] = "0b00111110010000101011011111111110";
        ram[55] = "0b10110111000101101111111010110101";
        ram[56] = "0b00111110100001001110101110111100";
        ram[57] = "0b00111110100000111101000100100100";
        ram[58] = "0b00111110111001111010000001010001";
        ram[59] = "0b00111110011100101111110110111001";
        ram[60] = "0b00110111100001100011011110111101";
        ram[61] = "0b00111111011011100000011011001000";
        ram[62] = "0b00111110101100010110101101110110";
        ram[63] = "0b00111111000010101010111111011110";
        ram[64] = "0b00111110001111010000010111110011";
        ram[65] = "0b00111110111000010110111000010110";
        ram[66] = "0b10110111011110111010100010000010";
        ram[67] = "0b00110111001110001000110010100100";
        ram[68] = "0b00111110110000000101001111000001";
        ram[69] = "0b00110110000001100011011110111101";
        ram[70] = "0b00110110110010010101001110011100";
        ram[71] = "0b10110110110010010101001110011100";
        ram[72] = "0b00111110110011100101101100100001";
        ram[73] = "0b00111110111001101010001101111011";
        ram[74] = "0b00111111000110110110110011110000";
        ram[75] = "0b00111110101100011001010101000110";
        ram[76] = "0b00111110110011000110000000000011";
        ram[77] = "0b00111110100011100100100000011111";
        ram[78] = "0b00111110101111000100001111110110";
        ram[79] = "0b10110111010110100001101010010011";
        ram[80] = "0b10000000000000000000000000000000";
        ram[81] = "0b00111110111100010011010010001011";
        ram[82] = "0b10110111000001100011011110111101";
        ram[83] = "0b00111111000000110110011010000100";
        ram[84] = "0b10110111011010101110000110001011";
        ram[85] = "0b00110111011010101110000110001011";
        ram[86] = "0b00111101110100110000010110010110";
        ram[87] = "0b00110110000001100011011110111101";
        ram[88] = "0b10110110100001100011011110111101";
        ram[89] = "0b00110110000001100011011110111101";
        ram[90] = "0b00110111000001100011011110111101";
        ram[91] = "0b00111101111010100101000101011101";
        ram[92] = "0b00111110101011101101110000111100";
        ram[93] = "0b00110101100001100011011110111101";
        ram[94] = "0b10000000000000000000000000000000";
        ram[95] = "0b00110110110010010101001110011100";
        ram[96] = "0b00111110101100101010001110001100";
        ram[97] = "0b00110111001001111100010110101100";
        ram[98] = "0b00111111010100011001101111110110";
        ram[99] = "0b10110111000001100011011110111101";
        ram[100] = "0b00111110000001100010011000101101";
        ram[101] = "0b00111111000000110010110000110000";
        ram[102] = "0b00111110000000011011100110110110";
        ram[103] = "0b00111110101100111010111111111011";
        ram[104] = "0b10110110100001100011011110111101";
        ram[105] = "0b10110110010010010101001110011100";
        ram[106] = "0b00111111000101010101011000001000";
        ram[107] = "0b00110111001001111100010110101100";
        ram[108] = "0b10110101100001100011011110111101";
        ram[109] = "0b10110110101001111100010110101100";
        ram[110] = "0b00111111001110000011010101111010";
        ram[111] = "0b00111110101010110100011111000111";
        ram[112] = "0b00111110110000000010010111100001";
        ram[113] = "0b10000000000000000000000000000000";
        ram[114] = "0b00110110000001100011011110111101";
        ram[115] = "0b00111111001011110011001011011111";
        ram[116] = "0b00111111001001111000110111010110";
        ram[117] = "0b10110110010010010101001110011100";
        ram[118] = "0b00000000000000000000000000000000";
        ram[119] = "0b00110110101001111100010110101100";
        ram[120] = "0b00111110110010011110011101010011";
        ram[121] = "0b00111111011111000001000111010011";
        ram[122] = "0b10110110100001100011011110111101";
        ram[123] = "0b00111111000010001000100110001111";
        ram[124] = "0b00110110111010101110000110001011";
        ram[125] = "0b10110110000001100011011110111101";
        ram[126] = "0b00111110011100010100101011010011";
        ram[127] = "0b00111110000011000010101110010101";
        ram[128] = "0b00110110100001100011011110111101";
        ram[129] = "0b00111111000101000101110100010000";
        ram[130] = "0b00110110101001111100010110101100";
        ram[131] = "0b00110110100001100011011110111101";
        ram[132] = "0b00111111000000011101110011111001";
        ram[133] = "0b00111101110010001011000010001110";
        ram[134] = "0b00111110101101001011010010101111";
        ram[135] = "0b10110110000001100011011110111101";
        ram[136] = "0b00111110001111110111000110101000";
        ram[137] = "0b10110101100001100011011110111101";
        ram[138] = "0b00110101100001100011011110111101";
        ram[139] = "0b00111110110110111001000101001111";
        ram[140] = "0b10110110111010101110000110001011";
        ram[141] = "0b00110110010010010101001110011100";
        ram[142] = "0b00111110100101000101110100100000";
        ram[143] = "0b10000000000000000000000000000000";
        ram[144] = "0b00110110000001100011011110111101";
        ram[145] = "0b00110101100001100011011110111101";
        ram[146] = "0b10110110000001100011011110111101";
        ram[147] = "0b10110110100001100011011110111101";
        ram[148] = "0b00111111000111011110000010000011";
        ram[149] = "0b00111111010001011100011001101101";
        ram[150] = "0b00110110010010010101001110011100";
        ram[151] = "0b00111111011001010100100001100111";
        ram[152] = "0b00111111001101110010111110001000";
        ram[153] = "0b00111111001111110101001011001010";
        ram[154] = "0b00111111001001101000010101100110";
        ram[155] = "0b10110101100001100011011110111101";
        ram[156] = "0b10110110010010010101001110011100";
        ram[157] = "0b00111111001001100110000000011100";
        ram[158] = "0b00110101100001100011011110111101";
        ram[159] = "0b00110110010010010101001110011100";
        ram[160] = "0b10000000000000000000000000000000";
        ram[161] = "0b00111111000110001001110010110010";
        ram[162] = "0b00111111000010110000110011011101";
        ram[163] = "0b00111111000011010001101110100100";
        ram[164] = "0b00110101100001100011011110111101";
        ram[165] = "0b10110110000001100011011110111101";
        ram[166] = "0b00111111000101010010111000001110";
        ram[167] = "0b00111110101001110111000011011111";
        ram[168] = "0b10110101100001100011011110111101";
        ram[169] = "0b00000000000000000000000000000000";
        ram[170] = "0b10110101100001100011011110111101";
        ram[171] = "0b10110101100001100011011110111101";
        ram[172] = "0b00111110101101010000111001010110";
        ram[173] = "0b00110101100001100011011110111101";
        ram[174] = "0b00111110111100001001001101110101";
        ram[175] = "0b10000000000000000000000000000000";
        for (unsigned i = 176; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_dVL) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_dVL_ram* meminst;


SC_CTOR(predict_ensemble_dVL) {
meminst = new predict_ensemble_dVL_ram("predict_ensemble_dVL_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_dVL() {
    delete meminst;
}


};//endmodule
#endif
