
   







	



Fig. 12: Energy reliability product of different approaches using (a) ECC1,
(b) ECC2. All parameters are for dual-MTJ STT-RAM.
224
Authorized licensed use limited to: Tsinghua University. Downloaded on March 19,2021 at 09:18:18 UTC from IEEE Xplore.  Restrictions apply. 


























		



		




 
 










































		



		




 
 










 
 









	


















		



		










 
 











Fig. 13: Energy reliability product of the different policies for six different scenarios.
are more important, WAE and WAP obtain best performance
since they enable better read disturbance mitigation.
VIII. SENSITIVITY ANALYSIS
In Section VII-B, we showed that a high incidence of
user writes can eliminate the destructive effects of read dis-
turbances. However, heavily read data (e.g., 1000 reads or
more to one write) does yield cumulative error effects due
to read disturbance. Furthermore, results in Section VII-D
show that the energy reliability product for different mitigation
approaches depends on ratios of raw bit error rates pf , pd, and
pw due to circuit parameters in STT-RAM and that the type
of dominant error rate plays a signiï¬cant role in the overall
system performance for different error mitigation policies. We
now explore the energy reliability product of these different
approaches in a systematic way so that pd, pf , and pw can
change in three different modes: high, medium and low. Fig.
13 plots the energy reliability product of different approaches
against three different modes of pd, pf , and pw. For example,
Fig. 13 (a) shows ERP of different approaches when pw has
the highest bit error rate which varies between 10âˆ’6 and
10âˆ’4 and pd and pf have medium error (varying between
10âˆ’8 and 10âˆ’6) and low error (varying between 10âˆ’10 and
10âˆ’8). Similarly, Fig. 13 (b) and (c) show the cases where
pf and pd dominate the error rate, respectively. As before, we
characterize the energy reliability product versus raw bit error
rates for the user read write ratio (a = 99% and b = 0.1%)
and make the following observations:
â€¢ When pw is the highest bit error rate in the system as shown
in Fig. 13 (a) [This scenario is relevant to an STT-RAM
system with a reduced write pulse Ï„ to save write energy]:
â—¦ WAT achieves the best performance against other ap-
proaches because it tends to write back less and avoids the
high pw. However, if the system does experience enough
cells with incorrect data from pw and pd it will write back
to eliminate the accumulated errors.
â—¦ While WAR typically performs poorly in terms of energy,
but well in terms of reliability, this is an example where
WAR can hurt reliability and energy making it the worst
performing approach. Furthermore, its negative impact on
latency due to the high memory write bandwidth makes
this a poor choice for a system with a high pw.
â€¢ When pf is the highest bit error rate in the system as shown
in Fig. 13 (b) [This scenario is relevant to a â€œstandardâ€ single
MTJ STT-RAM system with a standard write pulse]:
â—¦ When pd is the lowest bit error rate amongst the three,
WAT achieves the best ERP, which is reduced on average
by more than three orders of magnitude compared with
WAE and WAP and also eight orders of magnitude
smaller than WAR.
â—¦ When pd â‰ˆ pf , WAE, WAP, and WAT have the same
ERP all of which are better than WAR. The destructive
effects of pd degrade the energy reliability advantage of
WAT relative to the case pf >> pd.
â€¢ When pd is the highest bit error rate in the system as shown
in Fig. 13 (c) [This scenario is relevant to the dual-MTJ STT-
RAM approach which increases pd and reduces pf and/or
when IR is increased to reduce pf but increases pd]:
â—¦ WAR has the best ERP among all approaches primarily
because writing back the data block consistently has a
signiï¬cant reliability advantage that outweighs the energy
savings in this scenario.
â—¦ As long as pw is the lowest bit error rate in the system,
WAT obtains the worst ERP because the combination of
pf and pd have a higher incidence of multiple errors
occurring after a single error was left behind.
â—¦ If pf is the lowest bit error rate in the system (pd > pw >
pf ), the performance of WAE and WAP exponentially
degrade.
IX. CONCLUSION
Spin-Transfer Torque Random Access Memory (STT-RAM)
is one of the leading candidates in emerging memory tech-
nologies. Unfortunately, the relatively unreliable reads of the
STT-RAM due to read disturbances degrades system reliability
and precludes the integration of STT-RAM into the memory
stack. In this paper, we studied three approaches to mitigate
read disturbances for STT-RAM compared to the conservative
225
Authorized licensed use limited to: Tsinghua University. Downloaded on March 19,2021 at 09:18:18 UTC from IEEE Xplore.  Restrictions apply. 
three different
these
approach of writing back after every read. Further,
approaches are designed to improve overall memory system
reliability by addressing read disturbance, write faults and
false read errors together. These techniques leverage a single
ECC to cover all
types of faults/errors. In
particular, we considered schemes to write back blocks after
any error is detected (WAE), after a persistent error (due to
read disturbance or write fault) is detected (WAP), or after
multiple errors are detected (WAT). Further, we provided a
description of a Markov modeling approach that evaluates
all three types of errors and generates a single reliability of
the system in terms of uncorrectable bit error rate. Moreover,
we describe energy reliability product metric to be able to
quantitative evaluate the trade-off between system energy and
reliability. Our study concludes the following:
1) WAT, the design that potentially leaves behind some cells
with incorrect data due to faults as long as the number of
errors is less than or equal to an error threshold, achieves
the best energy reliability trade off when the false read error
rate or the write bit error rate is dominant in the system.
2) WAE, the design that writes back data after detecting any
error achieves acceptable reliability and energy levels, as
long as the read disturbance is not dominant.
3) WAP, the design that reads data again after detecting an
error to distinguish between transient and persistent errors
has an energy and reliability that is similar to that of WAE,
as long as the read disturbance is not dominant.
4) WAR does not have a signiï¬cant reliability advantage
over the other policies when the read disturbance is not
dominant in the system. Moreover, WAR has the highest
energy and memory bandwidth overheads among all the
policies.
In summary, we showed qualitatively that WAE, WAP and
WAT provide dramatic improvement in energy consumption
and memory bandwidth overhead (due to additional write-
backs) while eliminating the effects of read disturbance and
retaining near WAR reliability.
ACKNOWLEDGMENT
This work is supported by NSF grants CCF-1064976 and
an SGMI grant from Samsung electronics. This work was
completed while Rakan Maddah was still a PhD student at the
University of Pittsburgh. We thank the anonymous reviewers
for their feedback.
REFERENCES
[1] E. Chen and et al, â€œAdvances and future prospects of spin-
transfer torque random access memory,â€ IEEE Transactions on
Magnetics, 2010.
[2] M. Rasquinha and et al, â€œAn energy efï¬cient cache design using
spin torque transfer (stt) ram,â€ in ISPLED, 2010.
[3] B. Gleixner and et al, â€œReliability characterization of phase
change memory,â€ in NVMTS, 2009.
[4] H. P. Wong and et al, â€œPhase change memory,â€ IEEE, 2010.
[5] S. M. Seyedzadeh and et al, â€œPres: Pseudo-random encoding
scheme to increase the bit ï¬‚ip reduction in the memory,â€ in
DAC, 2015.
[6] S. M. Seyedzadeh, R. Maddah, and et al, â€œImproving bit ï¬‚ip
reduction for biased and random data,â€ IEEE Transactions on
Computers, 2016.
[7] Z. Sun and et al, â€œA dual-mode architecture for fast-switching
stt-ram,â€ in ISLPED, 2012.
[8] R. Wang and et al, â€œSelective restore: an energy efï¬cient read
disturbance mitigation scheme for future stt-mram,â€ in DAC,
2015.
[9] M. Hosomi and et al, â€œA novel nonvolatile memory with spin
torque transfer magnetization switching: Spin-ram,â€ in IEDM,
2005.
[10] T. Kawahara and et al, â€œ2mb spin-transfer torque ram (spram)
with bit-by-bit bidirectional current write and parallelizing-
direction current read,â€ in ISSCC, 2007.
[11] C. Yang and et al, â€œImproving reliability of non-volatile memory
technologies through circuit level techniques and error control
coding,â€ Journal on Advances in Signal Processing, 2012.
[12] W. Wen and et al, â€œPs3-ram: a fast portable and scalable
statistical stt-ram reliability analysis method,â€ in DAC, 2012.
[13] R. Koch and et al, â€œTime-resolved reversal of spin-transfer
switching in a nanomagnet,â€ Physical review letters, 2004.
[14] W. Zhao and et al, â€œFailure and reliability analysis of stt-mram,â€
Microelectronics Reliability, 2012.
[15] Y. Cai and et al, â€œRead disturb errors in mlc nand ï¬‚ash memory:
Characterization, mitigation, and recovery,â€ in DSN, 2015.
[16] Y. Kim and et al, â€œFlipping bits in memory without accessing
them: An experimental study of dram disturbance errors,â€ in
SIGARCH, 2014.
[17] E. Kultursay and et al, â€œEvaluating stt-ram as an energy-efï¬cient
main memory alternative,â€ in ISPASS, 2013.
[18] Y. Cai, G. Yalcin, and et al, â€œFlash correct-and-refresh:
Retention-aware error management for increased ï¬‚ash memory
lifetime,â€ in ICCD, 2012.
[19] A. Raychowdhury, â€œPulsed read in spin transfer torque (stt)
memory bitcell for lower read disturb,â€ in NANOARCH, 2013.
[20] R. Takemura and et al, â€œHighly-scalable disruptive reading
scheme for gb-scale spram and beyond,â€ in IMW, 2010.
[21] E. Rotenberg, â€œAr-smt: A microarchitectural approach to fault
tolerance in microprocessors,â€ in Fault-Tolerant Computing,
1999.
[22] B. Jacob and et al, Memory systems: cache, DRAM, disk, 2010.
[23] M. Awasthi and et al, â€œEfï¬cient scrub mechanisms for error-
prone emerging memories,â€ in HPCA, 2012.
[24] P. Smyth, â€œHidden markov models for fault detection in dy-
namic systems,â€ Pattern recognition, 1994.
[25] L. a. a. Schiano, â€œMarkov models of fault-tolerant memory
systems under seu,â€ in Memory Technology, Design and Testing,
2004.
[26] C. M. Grinstead and J. L. Snell, Introduction to probability,
2012.
[27] W. Turin and M. M. Sondhi, â€œModeling error sources in digital
channels,â€ IEEE Journal on Selected Areas in Communications,
1993.
[28] J. F. Kitchin, â€œPractical markov modeling for reliability analy-
sis,â€ in Reliability and Maintainability, 1988.
[29] J. Meza and et al, â€œEvaluating row buffer locality in future
non-volatile main memories,â€ SAFARI Technical Report, Tech.
Rep., 2012.
[30] A. K. Mishra and et al, â€œArchitecting on-chip interconnects for
stacked 3d stt-ram caches in cmps,â€ in SIGARCH, 2011.
[31] W. Kang and et al, â€œA low-cost built-in error correction circuit
design for stt-mram reliability improvement,â€ Microelectronics
Reliability, 2013.
[32] Y. Zhang and et al, â€œThe prospect of stt-ram scaling from
readability perspective,â€ IEEE Transactions on Magnetics, 2012.
[33] Y. Zhang, I. Bayram, and et al, â€œAdams: asymmetric differential
stt-ram cell structure for reliable and high-performance appli-
cations,â€ in ICCAD, 2013.
[34] M. Horowitz and et al, â€œLow-power digital design,â€ in Low
Power Electronics, 1994.
[35] T. Sato and T. Funaki, â€œDependability, power, and performance
trade-off on a multicore processor,â€ in ASPDAC, 2008.
226
Authorized licensed use limited to: Tsinghua University. Downloaded on March 19,2021 at 09:18:18 UTC from IEEE Xplore.  Restrictions apply.