/** @file */
/******************************************************************************
 *
 * Copyright(c) 2021 Realtek Corporation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
 * more details.
 *
 ******************************************************************************/
#ifndef _MAC_HW_INFO_AX_H_
#define _MAC_HW_INFO_AX_H_

#if MAC_AX_8852A_SUPPORT
#define PORT_NUM_8852A 5
#define MBSSID_NUM_8852A 16
#define CMAC0_RU_NUM_8852A 4
#define CMAC0_MU_NUM_8852A 2
#define HE_DYN_SMPS_HW_SUP_8852A 0
#define CCXRPT_LMT_ONE_SUP_8852A 0
#define HW_BAND_NUM_8852A 2
#define MACID_NUM_8852A 128
#define SHARE_MEM_SIZE_8852A 458752
#define BT_EFUSE_FULL_SIZE_8852A 512
#define BT_EFUSE_LOG_SIZE_8852A 256
#define BT_EFUSE_LOG_MAP_SIZE_8852A 1024
#define WL_EFUSE_FULL_SIZE_8852A 1536
#define WL_EFUSE_LOG_SIZE_8852A 1216
#define WL_EFUSE_LOG_MAP_SIZE_8852A 1536
#define WL_HIDDEN_EFUSE_RF_SIZE_8852A 96
#define WL_HIDDEN_EFUSE_MAC_SIZE_8852A 32
#define WL_SEC_CTRL_EFUSE_SIZE_8852A 4
#define WL_SEC_DATA_EFUSE_SIZE_8852A 192
#define WL_SEC_HIDDEN_EFUSE_SIZE_8852A 0
#define WL_PAGE0_AON_SIZE_8852A 0
#define WL_PAGE1_RF_SIZE_8852A 0
#define WL_PAGE2_PCIE_SIZE_8852A 0
#define WL_PAGE2_SDIO_SIZE_8852A 0
#define WL_PAGE3_USB_SIZE_8852A 0
#define WL_PAGE4_PCIE_PHY_SIZE_8852A 0
#define WL_PAGE5_USB3_PHY_SIZE_8852A 0
#define WL_PAGE6_USB2_PHY_SIZE_8852A 0
#define WL_EFUSE_MAP_VER_SIZE_8852A 6
#define DAV_FULL_EFUSE_SIZE_8852A 0
#define DAV_EFUSE_LOG_SIZE_8852A 0
#define DAV_EFUSE_LOG_MAP_SIZE_8852A 0
#define DAV_HIDDEN_EFUSE_SIZE_8852A 0
#define ROM_CAP_GET_HIDDEN_8852A 0
#define ROM_CAP_DUMP_LOGICAL_8852A 0
#define EFUSE_BLOCK_MODE_8852A 0
#define AX_TXD_WDMAX_LEN_8852A 128
#define AX_TXD_WDBODY_LEN_8852A 24
#define AX_TXD_WDINFO_LEN_8852A 24
#define AX_TXD_WPINFO_LEN_8852A 40
#define AX_TXD_WPINFO_PCIESQ_LEN_8852A 8
#define AX_TXD_WPINFO_ONE_ADDRINFO_LEN_8852A 8
#define AX_TXD_WPINFO_ADDRINFO_LEN_LIMIT_8852A 16
#define HWAMSDU_EN_8852A 1
#define HW_TX_ADDR_TRANS_EN_8852A 1
#define TX_TCP_IP_CHKSUM_OFLD_EN_8852A 1
#define RX_TCP_IP_CHKSUM_OFLD_EN_8852A 1
#define HW_RX_ADDR_TRANS_EN_8852A 1
#define CUTAMSDU_EN_8852A 1
#define RX_PLD_CAM_NUM_8852A 16
#define RX_PLD_CAM_SIZE_8852A 32
#define SEC_CAM_ENT_NUM_8852A 128
#define SEC_CAM_ENT_SIZE_8852A 20
#define WP_SEC_RSVD_SIZE_8852A 32
#define WP_PLD_DESC_SIZE_8852A 24
#define TX_DMA_CH_NUM_8852A 13
#define TX_DMA_CH_MAP_8852A 0x1fff
#define TX_DMA_DATA_CH_NUM_8852A 12
#define RX_DMA_CH_MAP_8852A 0x3
#define RX_AGG_ALIGNMENT_8852A 8
#define CFG_DCTL_INFO_SIZE_8852A 16
#define CFG_DCTL_ADDR_MODE_8852A 0
#define DLE_WDE_QTA_NUM_8852A 5
#define DLE_WDE_QUE_NUM_8852A 552
#define DLE_WDE_MAX_PG_NUM_8852A 4096
#define DLE_PLE_QTA_NUM_8852A 11
#define DLE_PLE_QUE_NUM_8852A 33
#define DLE_PLE_MAX_PG_NUM_8852A 4096
#define MAX_TX_AMPDU_NUM_8852A 128
#define MAX_AGG_TXTIME_HW_8852A 0xa3
#define ADDRCAM_NUM_8852A 128
#define ADDRCAM_SIZE_8852A 40
#define BSSIDCAM_NUM_8852A 20
#define BSSIDCAM_SIZE_8852A 8
#define CFG_CCTL_INFO_SIZE_8852A 32
#define CFG_CMAC0_DRV_INFO_8852A 0
#define CMAC0_DRV_INFO_SUP_8852A 1
#define MAX_TX_AMPDU_NUM_C1_8852A 64
#define MAX_AGG_TXTIME_HW_C1_8852A 0xa3
#define CFG_CMAC1_DRV_INFO_8852A 0
#define CMAC1_DRV_INFO_SUP_8852A 1
#define D_DIE_CHIP_ID_8852A 0x50
#define A_DIE_RL1_8852A 0
#define A_DIE_RL2_8852A 0xff
#endif

#if MAC_AX_8852B_SUPPORT
#define PORT_NUM_8852B 5
#define MBSSID_NUM_8852B 4
#define CMAC0_RU_NUM_8852B 0
#define CMAC0_MU_NUM_8852B 0
#define HE_DYN_SMPS_HW_SUP_8852B 0
#define CCXRPT_LMT_ONE_SUP_8852B 0
#define HW_BAND_NUM_8852B 1
#define MACID_NUM_8852B 32
#define SHARE_MEM_SIZE_8852B 196608
#define BT_EFUSE_FULL_SIZE_8852B 512
#define BT_EFUSE_LOG_SIZE_8852B 256
#define BT_EFUSE_LOG_MAP_SIZE_8852B 1024
#define WL_EFUSE_FULL_SIZE_8852B 1536
#define WL_EFUSE_LOG_SIZE_8852B 1216
#define WL_EFUSE_LOG_MAP_SIZE_8852B 2048
#define WL_HIDDEN_EFUSE_RF_SIZE_8852B 96
#define WL_HIDDEN_EFUSE_MAC_SIZE_8852B 32
#define WL_SEC_CTRL_EFUSE_SIZE_8852B 4
#define WL_SEC_DATA_EFUSE_SIZE_8852B 192
#define WL_SEC_HIDDEN_EFUSE_SIZE_8852B 0
#define WL_PAGE0_AON_SIZE_8852B 0
#define WL_PAGE1_RF_SIZE_8852B 0
#define WL_PAGE2_PCIE_SIZE_8852B 0
#define WL_PAGE2_SDIO_SIZE_8852B 0
#define WL_PAGE3_USB_SIZE_8852B 0
#define WL_PAGE4_PCIE_PHY_SIZE_8852B 0
#define WL_PAGE5_USB3_PHY_SIZE_8852B 0
#define WL_PAGE6_USB2_PHY_SIZE_8852B 0
#define WL_EFUSE_MAP_VER_SIZE_8852B 8
#define DAV_FULL_EFUSE_SIZE_8852B 128
#define DAV_EFUSE_LOG_SIZE_8852B 96
#define DAV_EFUSE_LOG_MAP_SIZE_8852B 16
#define DAV_HIDDEN_EFUSE_SIZE_8852B 32
#define ROM_CAP_GET_HIDDEN_8852B 0
#define ROM_CAP_DUMP_LOGICAL_8852B 0
#define EFUSE_BLOCK_MODE_8852B 0
#define AX_TXD_WDMAX_LEN_8852B 128
#define AX_TXD_WDBODY_LEN_8852B 24
#define AX_TXD_WDINFO_LEN_8852B 24
#define AX_TXD_WPINFO_LEN_8852B 40
#define AX_TXD_WPINFO_PCIESQ_LEN_8852B 8
#define AX_TXD_WPINFO_ONE_ADDRINFO_LEN_8852B 8
#define AX_TXD_WPINFO_ADDRINFO_LEN_LIMIT_8852B 16
#define HWAMSDU_EN_8852B 1
#define HW_TX_ADDR_TRANS_EN_8852B 1
#define TX_TCP_IP_CHKSUM_OFLD_EN_8852B 1
#define RX_TCP_IP_CHKSUM_OFLD_EN_8852B 1
#define HW_RX_ADDR_TRANS_EN_8852B 1
#define CUTAMSDU_EN_8852B 1
#define RX_PLD_CAM_NUM_8852B 16
#define RX_PLD_CAM_SIZE_8852B 32
#define SEC_CAM_ENT_NUM_8852B 32
#define SEC_CAM_ENT_SIZE_8852B 20
#define WP_SEC_RSVD_SIZE_8852B 32
#define WP_PLD_DESC_SIZE_8852B 24
#define TX_DMA_CH_NUM_8852B 7
#define TX_DMA_CH_MAP_8852B 0x130f
#define TX_DMA_DATA_CH_NUM_8852B 6
#define RX_DMA_CH_MAP_8852B 0x3
#define RX_AGG_ALIGNMENT_8852B 8
#define CFG_DCTL_INFO_SIZE_8852B 16
#define CFG_DCTL_ADDR_MODE_8852B 0
#define DLE_WDE_QTA_NUM_8852B 5
#define DLE_WDE_QUE_NUM_8852B 148
#define DLE_WDE_MAX_PG_NUM_8852B 1024
#define DLE_PLE_QTA_NUM_8852B 11
#define DLE_PLE_QUE_NUM_8852B 33
#define DLE_PLE_MAX_PG_NUM_8852B 1536
#define MAX_TX_AMPDU_NUM_8852B 128
#define MAX_AGG_TXTIME_HW_8852B 0xa3
#define ADDRCAM_NUM_8852B 32
#define ADDRCAM_SIZE_8852B 40
#define BSSIDCAM_NUM_8852B 8
#define BSSIDCAM_SIZE_8852B 8
#define CFG_CCTL_INFO_SIZE_8852B 32
#define CFG_CMAC0_DRV_INFO_8852B 0
#define CMAC0_DRV_INFO_SUP_8852B 1
#define CFG_CMAC1_DRV_INFO_8852B 0
#define CMAC1_DRV_INFO_SUP_8852B 1
#define D_DIE_CHIP_ID_8852B 0x51
#define A_DIE_RL1_8852B 0
#define A_DIE_RL2_8852B 0xff
#endif

#if MAC_AX_8852C_SUPPORT
#define PORT_NUM_8852C 5
#define MBSSID_NUM_8852C 16
#define CMAC0_RU_NUM_8852C 8
#define CMAC0_MU_NUM_8852C 2
#define HE_DYN_SMPS_HW_SUP_8852C 0
#define CCXRPT_LMT_ONE_SUP_8852C 1
#define HW_BAND_NUM_8852C 2
#define MACID_NUM_8852C 128
#define SHARE_MEM_SIZE_8852C 458752
#define BT_EFUSE_FULL_SIZE_8852C 512
#define BT_EFUSE_LOG_SIZE_8852C 256
#define BT_EFUSE_LOG_MAP_SIZE_8852C 1024
#define WL_EFUSE_FULL_SIZE_8852C 1536
#define WL_EFUSE_LOG_SIZE_8852C 1216
#define WL_EFUSE_LOG_MAP_SIZE_8852C 2048
#define WL_HIDDEN_EFUSE_RF_SIZE_8852C 96
#define WL_HIDDEN_EFUSE_MAC_SIZE_8852C 32
#define WL_SEC_CTRL_EFUSE_SIZE_8852C 4
#define WL_SEC_DATA_EFUSE_SIZE_8852C 192
#define WL_SEC_HIDDEN_EFUSE_SIZE_8852C 0
#define WL_PAGE0_AON_SIZE_8852C 0
#define WL_PAGE1_RF_SIZE_8852C 0
#define WL_PAGE2_PCIE_SIZE_8852C 0
#define WL_PAGE2_SDIO_SIZE_8852C 0
#define WL_PAGE3_USB_SIZE_8852C 0
#define WL_PAGE4_PCIE_PHY_SIZE_8852C 0
#define WL_PAGE5_USB3_PHY_SIZE_8852C 0
#define WL_PAGE6_USB2_PHY_SIZE_8852C 0
#define WL_EFUSE_MAP_VER_SIZE_8852C 8
#define DAV_FULL_EFUSE_SIZE_8852C 128
#define DAV_EFUSE_LOG_SIZE_8852C 96
#define DAV_EFUSE_LOG_MAP_SIZE_8852C 16
#define DAV_HIDDEN_EFUSE_SIZE_8852C 32
#define ROM_CAP_GET_HIDDEN_8852C 0
#define ROM_CAP_DUMP_LOGICAL_8852C 0
#define EFUSE_BLOCK_MODE_8852C 0
#define AX_TXD_WDMAX_LEN_8852C 128
#define AX_TXD_WDBODY_LEN_8852C 32
#define AX_TXD_WDINFO_LEN_8852C 24
#define AX_TXD_WPINFO_LEN_8852C 32
#define AX_TXD_WPINFO_PCIESQ_LEN_8852C 8
#define AX_TXD_WPINFO_ONE_ADDRINFO_LEN_8852C 6
#define AX_TXD_WPINFO_ADDRINFO_LEN_LIMIT_8852C 16
#define HWAMSDU_EN_8852C 1
#define HW_TX_ADDR_TRANS_EN_8852C 1
#define TX_TCP_IP_CHKSUM_OFLD_EN_8852C 1
#define RX_TCP_IP_CHKSUM_OFLD_EN_8852C 1
#define HW_RX_ADDR_TRANS_EN_8852C 1
#define CUTAMSDU_EN_8852C 1
#define RX_PLD_CAM_NUM_8852C 16
#define RX_PLD_CAM_SIZE_8852C 32
#define SEC_CAM_ENT_NUM_8852C 128
#define SEC_CAM_ENT_SIZE_8852C 20
#define WP_SEC_RSVD_SIZE_8852C 32
#define WP_PLD_DESC_SIZE_8852C 24
#define TX_DMA_CH_NUM_8852C 13
#define TX_DMA_CH_MAP_8852C 0x1fff
#define TX_DMA_DATA_CH_NUM_8852C 12
#define RX_DMA_CH_MAP_8852C 0x3
#define RX_AGG_ALIGNMENT_8852C 8
#define CFG_DCTL_INFO_SIZE_8852C 32
#define CFG_DCTL_ADDR_MODE_8852C 0
#define DLE_WDE_QTA_NUM_8852C 5
#define DLE_WDE_QUE_NUM_8852C 596
#define DLE_WDE_MAX_PG_NUM_8852C 4096
#define DLE_PLE_QTA_NUM_8852C 12
#define DLE_PLE_QUE_NUM_8852C 33
#define DLE_PLE_MAX_PG_NUM_8852C 4096
#define MAX_TX_AMPDU_NUM_8852C 256
#define MAX_AGG_TXTIME_HW_8852C 0x9e
#define ADDRCAM_NUM_8852C 128
#define ADDRCAM_SIZE_8852C 32
#define BSSIDCAM_NUM_8852C 20
#define BSSIDCAM_SIZE_8852C 8
#define CFG_CCTL_INFO_SIZE_8852C 32
#define CFG_CMAC0_DRV_INFO_8852C 0
#define CMAC0_DRV_INFO_SUP_8852C 1
#define MAX_TX_AMPDU_NUM_C1_8852C 64
#define MAX_AGG_TXTIME_HW_C1_8852C 0x9e
#define CFG_CMAC1_DRV_INFO_8852C 0
#define CMAC1_DRV_INFO_SUP_8852C 1
#define D_DIE_CHIP_ID_8852C 0x52
#define A_DIE_RL1_8852C 0
#define A_DIE_RL2_8852C 0xff
#endif

#if MAC_AX_8192XB_SUPPORT
#define PORT_NUM_8192XB 5
#define MBSSID_NUM_8192XB 16
#define CMAC0_RU_NUM_8192XB 8
#define CMAC0_MU_NUM_8192XB 2
#define HE_DYN_SMPS_HW_SUP_8192XB 0
#define CCXRPT_LMT_ONE_SUP_8192XB 1
#define HW_BAND_NUM_8192XB 2
#define MACID_NUM_8192XB 128
#define SHARE_MEM_SIZE_8192XB 458752
#define BT_EFUSE_FULL_SIZE_8192XB 512
#define BT_EFUSE_LOG_SIZE_8192XB 256
#define BT_EFUSE_LOG_MAP_SIZE_8192XB 1024
#define WL_EFUSE_FULL_SIZE_8192XB 1536
#define WL_EFUSE_LOG_SIZE_8192XB 1216
#define WL_EFUSE_LOG_MAP_SIZE_8192XB 2048
#define WL_HIDDEN_EFUSE_RF_SIZE_8192XB 96
#define WL_HIDDEN_EFUSE_MAC_SIZE_8192XB 32
#define WL_SEC_CTRL_EFUSE_SIZE_8192XB 4
#define WL_SEC_DATA_EFUSE_SIZE_8192XB 192
#define WL_SEC_HIDDEN_EFUSE_SIZE_8192XB 0
#define WL_PAGE0_AON_SIZE_8192XB 0
#define WL_PAGE1_RF_SIZE_8192XB 0
#define WL_PAGE2_PCIE_SIZE_8192XB 0
#define WL_PAGE2_SDIO_SIZE_8192XB 0
#define WL_PAGE3_USB_SIZE_8192XB 0
#define WL_PAGE4_PCIE_PHY_SIZE_8192XB 0
#define WL_PAGE5_USB3_PHY_SIZE_8192XB 0
#define WL_PAGE6_USB2_PHY_SIZE_8192XB 0
#define WL_EFUSE_MAP_VER_SIZE_8192XB 8
#define DAV_FULL_EFUSE_SIZE_8192XB 128
#define DAV_EFUSE_LOG_SIZE_8192XB 96
#define DAV_EFUSE_LOG_MAP_SIZE_8192XB 16
#define DAV_HIDDEN_EFUSE_SIZE_8192XB 32
#define ROM_CAP_GET_HIDDEN_8192XB 0
#define ROM_CAP_DUMP_LOGICAL_8192XB 0
#define EFUSE_BLOCK_MODE_8192XB 0
#define AX_TXD_WDMAX_LEN_8192XB 128
#define AX_TXD_WDBODY_LEN_8192XB 32
#define AX_TXD_WDINFO_LEN_8192XB 24
#define AX_TXD_WPINFO_LEN_8192XB 32
#define AX_TXD_WPINFO_PCIESQ_LEN_8192XB 8
#define AX_TXD_WPINFO_ONE_ADDRINFO_LEN_8192XB 6
#define AX_TXD_WPINFO_ADDRINFO_LEN_LIMIT_8192XB 16
#define HWAMSDU_EN_8192XB 1
#define HW_TX_ADDR_TRANS_EN_8192XB 1
#define TX_TCP_IP_CHKSUM_OFLD_EN_8192XB 1
#define RX_TCP_IP_CHKSUM_OFLD_EN_8192XB 1
#define HW_RX_ADDR_TRANS_EN_8192XB 1
#define CUTAMSDU_EN_8192XB 1
#define RX_PLD_CAM_NUM_8192XB 16
#define RX_PLD_CAM_SIZE_8192XB 32
#define SEC_CAM_ENT_NUM_8192XB 128
#define SEC_CAM_ENT_SIZE_8192XB 20
#define WP_SEC_RSVD_SIZE_8192XB 32
#define WP_PLD_DESC_SIZE_8192XB 24
#define TX_DMA_CH_NUM_8192XB 7
#define TX_DMA_CH_MAP_8192XB 0x130f
#define TX_DMA_DATA_CH_NUM_8192XB 6
#define RX_DMA_CH_MAP_8192XB 0x3
#define RX_AGG_ALIGNMENT_8192XB 8
#define CFG_DCTL_INFO_SIZE_8192XB 32
#define CFG_DCTL_ADDR_MODE_8192XB 0
#define DLE_WDE_QTA_NUM_8192XB 5
#define DLE_WDE_QUE_NUM_8192XB 568
#define DLE_WDE_MAX_PG_NUM_8192XB 4096
#define DLE_PLE_QTA_NUM_8192XB 12
#define DLE_PLE_QUE_NUM_8192XB 33
#define DLE_PLE_MAX_PG_NUM_8192XB 4096
#define MAX_TX_AMPDU_NUM_8192XB 256
#define MAX_AGG_TXTIME_HW_8192XB 0xa3
#define ADDRCAM_NUM_8192XB 128
#define ADDRCAM_SIZE_8192XB 32
#define BSSIDCAM_NUM_8192XB 20
#define BSSIDCAM_SIZE_8192XB 8
#define CFG_CCTL_INFO_SIZE_8192XB 32
#define CFG_CMAC0_DRV_INFO_8192XB 0
#define CMAC0_DRV_INFO_SUP_8192XB 1
#define CFG_CMAC1_DRV_INFO_8192XB 0
#define CMAC1_DRV_INFO_SUP_8192XB 1
#define D_DIE_CHIP_ID_8192XB 0x53
#define A_DIE_RL1_8192XB 0
#define A_DIE_RL2_8192XB 0xff
#endif

#if MAC_AX_8851B_SUPPORT
#define PORT_NUM_8851B 5
#define MBSSID_NUM_8851B 1
#define CMAC0_RU_NUM_8851B 0
#define CMAC0_MU_NUM_8851B 0
#define HE_DYN_SMPS_HW_SUP_8851B 0
#define CCXRPT_LMT_ONE_SUP_8851B 0
#define HW_BAND_NUM_8851B 1
#define MACID_NUM_8851B 32
#define SHARE_MEM_SIZE_8851B 196608
#define BT_EFUSE_FULL_SIZE_8851B 512
#define BT_EFUSE_LOG_SIZE_8851B 256
#define BT_EFUSE_LOG_MAP_SIZE_8851B 1024
#define WL_EFUSE_FULL_SIZE_8851B 1536
#define WL_EFUSE_LOG_SIZE_8851B 1216
#define WL_EFUSE_LOG_MAP_SIZE_8851B 2048
#define WL_HIDDEN_EFUSE_RF_SIZE_8851B 96
#define WL_HIDDEN_EFUSE_MAC_SIZE_8851B 32
#define WL_SEC_CTRL_EFUSE_SIZE_8851B 4
#define WL_SEC_DATA_EFUSE_SIZE_8851B 192
#define WL_SEC_HIDDEN_EFUSE_SIZE_8851B 0
#define WL_PAGE0_AON_SIZE_8851B 0
#define WL_PAGE1_RF_SIZE_8851B 0
#define WL_PAGE2_PCIE_SIZE_8851B 0
#define WL_PAGE2_SDIO_SIZE_8851B 0
#define WL_PAGE3_USB_SIZE_8851B 0
#define WL_PAGE4_PCIE_PHY_SIZE_8851B 0
#define WL_PAGE5_USB3_PHY_SIZE_8851B 0
#define WL_PAGE6_USB2_PHY_SIZE_8851B 0
#define WL_EFUSE_MAP_VER_SIZE_8851B 7
#define DAV_FULL_EFUSE_SIZE_8851B 0
#define DAV_EFUSE_LOG_SIZE_8851B 0
#define DAV_EFUSE_LOG_MAP_SIZE_8851B 0
#define DAV_HIDDEN_EFUSE_SIZE_8851B 0
#define ROM_CAP_GET_HIDDEN_8851B 0
#define ROM_CAP_DUMP_LOGICAL_8851B 0
#define EFUSE_BLOCK_MODE_8851B 0
#define AX_TXD_WDMAX_LEN_8851B 128
#define AX_TXD_WDBODY_LEN_8851B 24
#define AX_TXD_WDINFO_LEN_8851B 24
#define AX_TXD_WPINFO_LEN_8851B 40
#define AX_TXD_WPINFO_PCIESQ_LEN_8851B 8
#define AX_TXD_WPINFO_ONE_ADDRINFO_LEN_8851B 8
#define AX_TXD_WPINFO_ADDRINFO_LEN_LIMIT_8851B 16
#define HWAMSDU_EN_8851B 1
#define HW_TX_ADDR_TRANS_EN_8851B 1
#define TX_TCP_IP_CHKSUM_OFLD_EN_8851B 1
#define RX_TCP_IP_CHKSUM_OFLD_EN_8851B 1
#define HW_RX_ADDR_TRANS_EN_8851B 1
#define CUTAMSDU_EN_8851B 1
#define RX_PLD_CAM_NUM_8851B 16
#define RX_PLD_CAM_SIZE_8851B 32
#define SEC_CAM_ENT_NUM_8851B 12
#define SEC_CAM_ENT_SIZE_8851B 20
#define WP_SEC_RSVD_SIZE_8851B 32
#define WP_PLD_DESC_SIZE_8851B 24
#define TX_DMA_CH_NUM_8851B 7
#define TX_DMA_CH_MAP_8851B 0x130f
#define TX_DMA_DATA_CH_NUM_8851B 6
#define RX_DMA_CH_MAP_8851B 0x3
#define RX_AGG_ALIGNMENT_8851B 8
#define CFG_DCTL_INFO_SIZE_8851B 16
#define CFG_DCTL_ADDR_MODE_8851B 0
#define DLE_WDE_QTA_NUM_8851B 5
#define DLE_WDE_QUE_NUM_8851B 148
#define DLE_WDE_MAX_PG_NUM_8851B 1024
#define DLE_PLE_QTA_NUM_8851B 11
#define DLE_PLE_QUE_NUM_8851B 33
#define DLE_PLE_MAX_PG_NUM_8851B 1536
#define MAX_TX_AMPDU_NUM_8851B 128
#define MAX_AGG_TXTIME_HW_8851B 0xa5
#define ADDRCAM_NUM_8851B 12
#define ADDRCAM_SIZE_8851B 32
#define BSSIDCAM_NUM_8851B 5
#define BSSIDCAM_SIZE_8851B 8
#define CFG_CCTL_INFO_SIZE_8851B 32
#define CFG_CMAC0_DRV_INFO_8851B 0
#define CMAC0_DRV_INFO_SUP_8851B 1
#define CFG_CMAC1_DRV_INFO_8851B 0
#define CMAC1_DRV_INFO_SUP_8851B 1
#define D_DIE_CHIP_ID_8851B 0x54
#define A_DIE_RL1_8851B 0
#define A_DIE_RL2_8851B 0xff
#endif

#if MAC_AX_8852D_SUPPORT
#define PORT_NUM_8852D 5
#define MBSSID_NUM_8852D 16
#define CMAC0_RU_NUM_8852D 0
#define CMAC0_MU_NUM_8852D 0
#define HE_DYN_SMPS_HW_SUP_8852D 0
#define CCXRPT_LMT_ONE_SUP_8852D 1
#define HW_BAND_NUM_8852D 2
#define MACID_NUM_8852D 128
#define SHARE_MEM_SIZE_8852D 458752
#define BT_EFUSE_FULL_SIZE_8852D 512
#define BT_EFUSE_LOG_SIZE_8852D 256
#define BT_EFUSE_LOG_MAP_SIZE_8852D 1024
#define WL_EFUSE_FULL_SIZE_8852D 1536
#define WL_EFUSE_LOG_SIZE_8852D 1216
#define WL_EFUSE_LOG_MAP_SIZE_8852D 2048
#define WL_HIDDEN_EFUSE_RF_SIZE_8852D 96
#define WL_HIDDEN_EFUSE_MAC_SIZE_8852D 32
#define WL_SEC_CTRL_EFUSE_SIZE_8852D 4
#define WL_SEC_DATA_EFUSE_SIZE_8852D 192
#define WL_SEC_HIDDEN_EFUSE_SIZE_8852D 0
#define WL_PAGE0_AON_SIZE_8852D 0
#define WL_PAGE1_RF_SIZE_8852D 0
#define WL_PAGE2_PCIE_SIZE_8852D 0
#define WL_PAGE2_SDIO_SIZE_8852D 0
#define WL_PAGE3_USB_SIZE_8852D 0
#define WL_PAGE4_PCIE_PHY_SIZE_8852D 0
#define WL_PAGE5_USB3_PHY_SIZE_8852D 0
#define WL_PAGE6_USB2_PHY_SIZE_8852D 0
#define WL_EFUSE_MAP_VER_SIZE_8852D 8
#define DAV_FULL_EFUSE_SIZE_8852D 128
#define DAV_EFUSE_LOG_SIZE_8852D 96
#define DAV_EFUSE_LOG_MAP_SIZE_8852D 16
#define DAV_HIDDEN_EFUSE_SIZE_8852D 32
#define ROM_CAP_GET_HIDDEN_8852D 0
#define ROM_CAP_DUMP_LOGICAL_8852D 0
#define EFUSE_BLOCK_MODE_8852D 0
#define AX_TXD_WDMAX_LEN_8852D 128
#define AX_TXD_WDBODY_LEN_8852D 32
#define AX_TXD_WDINFO_LEN_8852D 24
#define AX_TXD_WPINFO_LEN_8852D 32
#define AX_TXD_WPINFO_PCIESQ_LEN_8852D 8
#define AX_TXD_WPINFO_ONE_ADDRINFO_LEN_8852D 8
#define AX_TXD_WPINFO_ADDRINFO_LEN_LIMIT_8852D 16
#define HWAMSDU_EN_8852D 1
#define HW_TX_ADDR_TRANS_EN_8852D 1
#define TX_TCP_IP_CHKSUM_OFLD_EN_8852D 1
#define RX_TCP_IP_CHKSUM_OFLD_EN_8852D 1
#define HW_RX_ADDR_TRANS_EN_8852D 1
#define CUTAMSDU_EN_8852D 1
#define RX_PLD_CAM_NUM_8852D 16
#define RX_PLD_CAM_SIZE_8852D 32
#define SEC_CAM_ENT_NUM_8852D 12
#define SEC_CAM_ENT_SIZE_8852D 20
#define WP_SEC_RSVD_SIZE_8852D 32
#define WP_PLD_DESC_SIZE_8852D 24
#define TX_DMA_CH_NUM_8852D 13
#define TX_DMA_CH_MAP_8852D 0x1fff
#define TX_DMA_DATA_CH_NUM_8852D 12
#define RX_DMA_CH_MAP_8852D 0x3
#define RX_AGG_ALIGNMENT_8852D 8
#define CFG_DCTL_INFO_SIZE_8852D 32
#define CFG_DCTL_ADDR_MODE_8852D 0
#define DLE_WDE_QTA_NUM_8852D 5
#define DLE_WDE_QUE_NUM_8852D 596
#define DLE_WDE_MAX_PG_NUM_8852D 4096
#define DLE_PLE_QTA_NUM_8852D 12
#define DLE_PLE_QUE_NUM_8852D 33
#define DLE_PLE_MAX_PG_NUM_8852D 4096
#define MAX_TX_AMPDU_NUM_8852D 256
#define MAX_AGG_TXTIME_HW_8852D 0x9e
#define ADDRCAM_NUM_8852D 12
#define ADDRCAM_SIZE_8852D 32
#define BSSIDCAM_NUM_8852D 16
#define BSSIDCAM_SIZE_8852D 8
#define CFG_CCTL_INFO_SIZE_8852D 32
#define CFG_CMAC0_DRV_INFO_8852D 0
#define CMAC0_DRV_INFO_SUP_8852D 1
#define MAX_TX_AMPDU_NUM_C1_8852D 64
#define MAX_AGG_TXTIME_HW_C1_8852D 0x9e
#define CFG_CMAC1_DRV_INFO_8852D 0
#define CMAC1_DRV_INFO_SUP_8852D 1
#define D_DIE_CHIP_ID_8852D 0x56
#define A_DIE_RL1_8852D 0
#define A_DIE_RL2_8852D 0xff
#endif

#if MAC_AX_8852BT_SUPPORT
#define PORT_NUM_8852BT 5
#define MBSSID_NUM_8852BT 1
#define CMAC0_RU_NUM_8852BT 0
#define CMAC0_MU_NUM_8852BT 0
#define HE_DYN_SMPS_HW_SUP_8852BT 0
#define CCXRPT_LMT_ONE_SUP_8852BT 0
#define HW_BAND_NUM_8852BT 2
#define MACID_NUM_8852BT 32
#define SHARE_MEM_SIZE_8852BT 458752
#define BT_EFUSE_FULL_SIZE_8852BT 512
#define BT_EFUSE_LOG_SIZE_8852BT 256
#define BT_EFUSE_LOG_MAP_SIZE_8852BT 1024
#define WL_EFUSE_FULL_SIZE_8852BT 1536
#define WL_EFUSE_LOG_SIZE_8852BT 1216
#define WL_EFUSE_LOG_MAP_SIZE_8852BT 2048
#define WL_HIDDEN_EFUSE_RF_SIZE_8852BT 96
#define WL_HIDDEN_EFUSE_MAC_SIZE_8852BT 32
#define WL_SEC_CTRL_EFUSE_SIZE_8852BT 4
#define WL_SEC_DATA_EFUSE_SIZE_8852BT 192
#define WL_SEC_HIDDEN_EFUSE_SIZE_8852BT 0
#define WL_PAGE0_AON_SIZE_8852BT 0
#define WL_PAGE1_RF_SIZE_8852BT 0
#define WL_PAGE2_PCIE_SIZE_8852BT 0
#define WL_PAGE2_SDIO_SIZE_8852BT 0
#define WL_PAGE3_USB_SIZE_8852BT 0
#define WL_PAGE4_PCIE_PHY_SIZE_8852BT 0
#define WL_PAGE5_USB3_PHY_SIZE_8852BT 0
#define WL_PAGE6_USB2_PHY_SIZE_8852BT 0
#define WL_EFUSE_MAP_VER_SIZE_8852BT 8
#define DAV_FULL_EFUSE_SIZE_8852BT 128
#define DAV_EFUSE_LOG_SIZE_8852BT 96
#define DAV_EFUSE_LOG_MAP_SIZE_8852BT 16
#define DAV_HIDDEN_EFUSE_SIZE_8852BT 32
#define ROM_CAP_GET_HIDDEN_8852BT 0
#define ROM_CAP_DUMP_LOGICAL_8852BT 0
#define EFUSE_BLOCK_MODE_8852BT 0
#define AX_TXD_WDMAX_LEN_8852BT 128
#define AX_TXD_WDBODY_LEN_8852BT 24
#define AX_TXD_WDINFO_LEN_8852BT 24
#define AX_TXD_WPINFO_LEN_8852BT 40
#define AX_TXD_WPINFO_PCIESQ_LEN_8852BT 8
#define AX_TXD_WPINFO_ONE_ADDRINFO_LEN_8852BT 6
#define AX_TXD_WPINFO_ADDRINFO_LEN_LIMIT_8852BT 16
#define HWAMSDU_EN_8852BT 1
#define HW_TX_ADDR_TRANS_EN_8852BT 1
#define TX_TCP_IP_CHKSUM_OFLD_EN_8852BT 1
#define RX_TCP_IP_CHKSUM_OFLD_EN_8852BT 1
#define HW_RX_ADDR_TRANS_EN_8852BT 1
#define CUTAMSDU_EN_8852BT 1
#define RX_PLD_CAM_NUM_8852BT 16
#define RX_PLD_CAM_SIZE_8852BT 32
#define SEC_CAM_ENT_NUM_8852BT 12
#define SEC_CAM_ENT_SIZE_8852BT 20
#define WP_SEC_RSVD_SIZE_8852BT 32
#define WP_PLD_DESC_SIZE_8852BT 24
#define TX_DMA_CH_NUM_8852BT 7
#define TX_DMA_CH_MAP_8852BT 0x130f
#define TX_DMA_DATA_CH_NUM_8852BT 6
#define RX_DMA_CH_MAP_8852BT 0x3
#define RX_AGG_ALIGNMENT_8852BT 8
#define CFG_DCTL_INFO_SIZE_8852BT 16
#define CFG_DCTL_ADDR_MODE_8852BT 0
#define DLE_WDE_QTA_NUM_8852BT 5
#define DLE_WDE_QUE_NUM_8852BT 148
#define DLE_WDE_MAX_PG_NUM_8852BT 1024
#define DLE_PLE_QTA_NUM_8852BT 11
#define DLE_PLE_QUE_NUM_8852BT 33
#define DLE_PLE_MAX_PG_NUM_8852BT 4096
#define MAX_TX_AMPDU_NUM_8852BT 128
#define MAX_AGG_TXTIME_HW_8852BT 0xa3
#define ADDRCAM_NUM_8852BT 12
#define ADDRCAM_SIZE_8852BT 40
#define BSSIDCAM_NUM_8852BT 5
#define BSSIDCAM_SIZE_8852BT 8
#define CFG_CCTL_INFO_SIZE_8852BT 32
#define CFG_CMAC0_DRV_INFO_8852BT 0
#define CMAC0_DRV_INFO_SUP_8852BT 1
#define CFG_CMAC1_DRV_INFO_8852BT 0
#define CMAC1_DRV_INFO_SUP_8852BT 1
#define D_DIE_CHIP_ID_8852BT 0x57
#define A_DIE_RL1_8852BT 0
#define A_DIE_RL2_8852BT 0xff
#endif

#endif