Running: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\fuse.exe -ise D:/lab5/lab5/lab5/lab5.ise -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/lab5/lab5/lab5/test_isim_beh.exe -prj D:/lab5/lab5/lab5/test_beh.prj test glbl 
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/lab5/lab5/lab5/reg.v" into library work
Analyzing Verilog file "D:/lab5/lab5/lab5/memory.v" into library work
Analyzing Verilog file "D:/lab5/lab5/lab5/ctr.v" into library work
Analyzing Verilog file "D:/lab5/lab5/lab5/aluCtr.v" into library work
Analyzing Verilog file "D:/lab5/lab5/lab5/alu.v" into library work
Analyzing Verilog file "D:/lab5/lab5/lab5/cpuSingleCycle.v" into library work
ERROR:HDLCompiler:731 - "D:/lab5/lab5/lab5/cpuSingleCycle.v" Line 33: Procedural assignment to a non-register <pc> is not permitted.
ERROR:HDLCompiler:731 - "D:/lab5/lab5/lab5/cpuSingleCycle.v" Line 35: Procedural assignment to a non-register <pc> is not permitted.
ERROR:HDLCompiler:731 - "D:/lab5/lab5/lab5/cpuSingleCycle.v" Line 37: Procedural assignment to a non-register <pc> is not permitted.
ERROR:HDLCompiler:731 - "D:/lab5/lab5/lab5/cpuSingleCycle.v" Line 39: Procedural assignment to a non-register <pc> is not permitted.
ERROR:HDLCompiler:598 - "D:/lab5/lab5/lab5/cpuSingleCycle.v" Line 21: Module <pcHandler> ignored due to previous errors.
ERROR:HDLCompiler:598 - "D:/lab5/lab5/lab5/cpuSingleCycle.v" Line 42: Module <diver> ignored due to previous errors.
ERROR:HDLCompiler:598 - "D:/lab5/lab5/lab5/cpuSingleCycle.v" Line 52: Module <cpuSingleCycle> ignored due to previous errors.
Verilog file D:/lab5/lab5/lab5/cpuSingleCycle.v ignored due to errors
