$date
	Mon Jan 10 14:24:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_reg4 $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_reg4 $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_reg4 $end
$scope module U0 $end
$var wire 4 # D [3:0] $end
$upscope $end
$upscope $end
$scope module tb_reg4 $end
$scope module U0 $end
$var reg 4 $ Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
b0 #
0"
0!
$end
#5
b0 $
1!
#10
0!
#15
1!
#20
1"
0!
#25
b1 #
1!
#30
0!
#35
b1 $
1!
#40
0!
#45
b11 #
1!
#50
0!
#55
b11 $
1!
#60
0!
#65
1!
#70
0!
#75
b1000 #
1!
#80
0!
#85
b1000 $
1!
#90
0!
#95
b1100 #
1!
#100
0!
#105
b1100 $
1!
#110
0!
#115
1!
