
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000051                       # Number of seconds simulated
sim_ticks                                    50591000                       # Number of ticks simulated
final_tick                                   50591000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111758                       # Simulator instruction rate (inst/s)
host_op_rate                                   118362                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48064498                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662292                       # Number of bytes of host memory used
host_seconds                                     1.05                       # Real time elapsed on the host
sim_insts                                      117628                       # Number of instructions simulated
sim_ops                                        124581                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          22016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              57088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34176                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 892                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         646439090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         435176217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          18975707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           6325236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           6325236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           5060189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           3795141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           6325236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1128422051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    646439090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     18975707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      6325236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      3795141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        675535174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        646439090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        435176217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         18975707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          6325236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          6325236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          5060189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          3795141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          6325236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1128422051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         892                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       892                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  57088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   57088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      50547500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   892                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    307.555556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.194794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.541820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           65     36.11%     36.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           39     21.67%     57.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     14.44%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      5.56%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      3.33%     81.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.44%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.22%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.22%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     10.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          180                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      8087000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                24812000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4460000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9066.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27816.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1128.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1128.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      702                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56667.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1126440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   614625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5499000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31894065                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               209250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               42394740                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            902.447768                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       384250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45330750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   166320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    90750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1006200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20284875                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10384500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               34984005                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            744.915067                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     18685250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28249250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  10645                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             8258                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1034                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                8522                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4990                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            58.554330                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    859                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  58                       # Number of system calls
system.cpu0.numCycles                          101183                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             22957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         72319                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      10645                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              5849                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        35116                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2161                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     9190                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  635                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             59157                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.377707                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.717702                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   44695     75.55%     75.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1222      2.07%     77.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1431      2.42%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     952      1.61%     81.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    1333      2.25%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     789      1.33%     85.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1269      2.15%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2058      3.48%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5408      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               59157                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.105205                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.714735                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   16093                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                31256                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     7776                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 3254                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   778                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1077                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  314                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 71130                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1156                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   778                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17536                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3939                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8301                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     9517                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                19086                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 69051                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  6051                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   102                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12503                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              78668                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               330066                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           95423                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                50926                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   27742                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               136                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           135                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    15853                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               11599                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8647                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              629                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             427                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     65890                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                271                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    49094                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2088                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          21664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        83585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            83                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        59157                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.829893                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.959023                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              33091     55.94%     55.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3038      5.14%     61.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              23028     38.93%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          59157                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                29736     60.57%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3646      7.43%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                8818     17.96%     85.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               6891     14.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 49094                       # Type of FU issued
system.cpu0.iq.rate                          0.485200                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            159377                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            87832                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        47916                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 49066                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              62                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         4226                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2116                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   778                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   3031                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  448                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              66168                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              101                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                11599                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8647                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               124                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  429                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            35                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           214                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          554                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 768                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                48572                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 8571                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              522                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       15340                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5623                       # Number of branches executed
system.cpu0.iew.exec_stores                      6769                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.480041                       # Inst execution rate
system.cpu0.iew.wb_sent                         48108                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        47944                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    32370                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    69478                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.473835                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.465903                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          21674                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              732                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        55958                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.795186                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.572441                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        37329     66.71%     66.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         6666     11.91%     78.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         7853     14.03%     92.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1220      2.18%     94.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          448      0.80%     95.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          471      0.84%     96.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          673      1.20%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          104      0.19%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1194      2.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        55958                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               39067                       # Number of instructions committed
system.cpu0.commit.committedOps                 44497                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         13904                       # Number of memory references committed
system.cpu0.commit.loads                         7373                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      4959                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    40041                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 290                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           26980     60.63%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3610      8.11%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           7373     16.57%     85.32% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6531     14.68%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            44497                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1194                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      120687                       # The number of ROB reads
system.cpu0.rob.rob_writes                     135552                       # The number of ROB writes
system.cpu0.timesIdled                            401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      39067                       # Number of Instructions Simulated
system.cpu0.committedOps                        44497                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.589986                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.589986                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.386102                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.386102                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   65732                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  33029                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   169988                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   21664                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  16505                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               62                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          189.021325                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              11519                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              375                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            30.717333                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   189.021325                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.369182                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.369182                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          313                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.611328                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            29925                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           29925                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         8002                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           8002                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3410                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        11412                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           11412                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        11415                       # number of overall hits
system.cpu0.dcache.overall_hits::total          11415                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          267                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2969                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2969                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3236                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3236                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3236                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3236                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     15904467                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     15904467                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    212236517                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    212236517                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    228140984                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    228140984                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    228140984                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    228140984                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         8269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         8269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6379                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6379                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        14648                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        14648                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        14651                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        14651                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.032289                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032289                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.465433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.465433                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.220918                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.220918                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.220872                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.220872                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59567.292135                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59567.292135                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 71484.175480                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71484.175480                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 70500.922126                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70500.922126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 70500.922126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70500.922126                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          689                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.214286                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           27                       # number of writebacks
system.cpu0.dcache.writebacks::total               27                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          101                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2721                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2721                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2822                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2822                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2822                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2822                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          248                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          248                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          414                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          414                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10358019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10358019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     18412738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     18412738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     28770757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     28770757                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     28770757                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28770757                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.020075                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020075                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038878                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038878                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.028263                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.028263                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.028257                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.028257                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 62397.704819                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62397.704819                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 74244.911290                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74244.911290                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 69494.582126                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69494.582126                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 69494.582126                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69494.582126                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              224                       # number of replacements
system.cpu0.icache.tags.tagsinuse          249.096714                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               8402                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              604                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            13.910596                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   249.096714                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.486517                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.486517                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            18984                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           18984                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         8402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           8402                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         8402                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            8402                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         8402                       # number of overall hits
system.cpu0.icache.overall_hits::total           8402                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          788                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          788                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          788                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           788                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          788                       # number of overall misses
system.cpu0.icache.overall_misses::total          788                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     52355241                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     52355241                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     52355241                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     52355241                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     52355241                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     52355241                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         9190                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         9190                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         9190                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         9190                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         9190                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         9190                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.085745                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.085745                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.085745                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.085745                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.085745                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.085745                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 66440.661168                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66440.661168                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 66440.661168                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66440.661168                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 66440.661168                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66440.661168                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          182                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          182                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          182                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          606                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          606                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          606                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          606                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          606                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          606                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41483508                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41483508                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41483508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41483508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41483508                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41483508                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.065941                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.065941                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.065941                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.065941                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.065941                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.065941                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68454.633663                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68454.633663                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68454.633663                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68454.633663                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68454.633663                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68454.633663                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   4904                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             4429                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              213                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                3271                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3006                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.898502                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    166                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           19485                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              4992                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         37718                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       4904                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              3172                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        12011                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    465                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     3761                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   70                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             17243                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.286899                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.325197                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   10906     63.25%     63.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     550      3.19%     66.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     287      1.66%     68.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     274      1.59%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     361      2.09%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     329      1.91%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     352      2.04%     75.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1186      6.88%     82.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2998     17.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               17243                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.251681                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.935745                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    3018                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 9211                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1820                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2992                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   202                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 239                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   33                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 35676                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   202                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3965                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1149                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           971                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     3788                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 7168                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 34870                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  6965                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              49481                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               170558                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           52737                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                39373                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   10105                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                52                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            53                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    14198                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                7738                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1042                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              282                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              51                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     33971                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 75                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    27567                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              798                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           7435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        32849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            37                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        17243                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.598736                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.777342                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3138     18.20%     18.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                643      3.73%     21.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              13462     78.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          17243                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                17710     64.24%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3076     11.16%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                6241     22.64%     98.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                540      1.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 27567                       # Type of FU issued
system.cpu1.iq.rate                          1.414781                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             73173                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            41491                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        27255                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 27567                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1903                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          539                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   202                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    837                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              34049                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 7738                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1042                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            85                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          105                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 190                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                27447                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 6151                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              118                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        6680                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3581                       # Number of branches executed
system.cpu1.iew.exec_stores                       529                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.408622                       # Inst execution rate
system.cpu1.iew.wb_sent                         27301                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        27255                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    22507                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    40295                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.398768                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.558556                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           7370                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              183                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        16204                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.642249                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.110727                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         5485     33.85%     33.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         5165     31.87%     65.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2273     14.03%     79.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1321      8.15%     87.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           39      0.24%     88.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          815      5.03%     93.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           45      0.28%     93.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           52      0.32%     93.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1009      6.23%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        16204                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               26106                       # Number of instructions committed
system.cpu1.commit.committedOps                 26611                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          6338                       # Number of memory references committed
system.cpu1.commit.loads                         5835                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                      3516                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    23173                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  50                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           17198     64.63%     64.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3075     11.56%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           5835     21.93%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           503      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            26611                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1009                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       49020                       # The number of ROB reads
system.cpu1.rob.rob_writes                      69071                       # The number of ROB writes
system.cpu1.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       81697                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      26106                       # Number of Instructions Simulated
system.cpu1.committedOps                        26611                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.746380                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.746380                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.339800                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.339800                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   41576                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  19872                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   100356                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   20404                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   7092                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                1                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           11.433467                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               6450                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               75                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                   86                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    11.433467                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.022331                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.022331                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           74                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.144531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            13371                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           13371                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         5989                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           5989                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          460                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           460                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         6449                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            6449                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         6451                       # number of overall hits
system.cpu1.dcache.overall_hits::total           6451                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          143                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          143                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           36                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          179                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           179                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          180                       # number of overall misses
system.cpu1.dcache.overall_misses::total          180                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2592235                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2592235                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1697500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1697500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        37000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      4289735                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      4289735                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      4289735                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      4289735                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         6132                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6132                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          496                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          496                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         6628                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6628                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         6631                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6631                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.023320                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023320                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.072581                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.072581                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.027007                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027007                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.027145                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.027145                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 18127.517483                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18127.517483                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 47152.777778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47152.777778                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         9250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         9250                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data        23965                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total        23965                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 23831.861111                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23831.861111                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           70                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           90                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           90                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           73                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           89                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           89                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           90                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       629761                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       629761                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       505750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       505750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        31000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        31000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1135511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1135511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1147011                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1147011                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.011905                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011905                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.032258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.013428                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013428                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.013573                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013573                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  8626.863014                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8626.863014                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31609.375000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31609.375000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         7750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12758.550562                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12758.550562                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12744.566667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12744.566667                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.286993                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3688                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            64.701754                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.286993                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.016186                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.016186                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             7579                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            7579                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         3688                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3688                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         3688                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3688                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         3688                       # number of overall hits
system.cpu1.icache.overall_hits::total           3688                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           73                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           73                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           73                       # number of overall misses
system.cpu1.icache.overall_misses::total           73                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3579464                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3579464                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3579464                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3579464                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3579464                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3579464                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         3761                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3761                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         3761                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3761                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         3761                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3761                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.019410                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019410                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.019410                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019410                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.019410                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019410                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 49033.753425                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49033.753425                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 49033.753425                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49033.753425                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 49033.753425                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49033.753425                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           57                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           57                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           57                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2775776                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2775776                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2775776                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2775776                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2775776                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2775776                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.015156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.015156                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015156                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.015156                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015156                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 48697.824561                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48697.824561                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 48697.824561                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48697.824561                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 48697.824561                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48697.824561                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   4864                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             4444                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              195                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4567                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   3000                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            65.688636                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    139                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           18935                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              4952                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         37522                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       4864                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              3139                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        12329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    429                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     3666                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   53                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             17503                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.226133                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.315065                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   11327     64.71%     64.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     483      2.76%     67.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     284      1.62%     69.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     242      1.38%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     361      2.06%     72.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     303      1.73%     74.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     340      1.94%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1116      6.38%     82.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    3047     17.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               17503                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.256879                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.981621                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2982                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 9603                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     1720                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 3013                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   185                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 206                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 35143                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  110                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   185                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3929                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1087                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1318                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     3712                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 7272                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 34479                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  7062                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              49436                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               168772                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           52385                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                39805                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    9620                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                41                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            44                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    14385                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                7697                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                848                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              290                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              81                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     33646                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 65                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    27636                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              700                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           6854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        30798                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            24                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        17503                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.578929                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.792084                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3357     19.18%     19.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                656      3.75%     22.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              13490     77.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          17503                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                17828     64.51%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3076     11.13%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.64% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                6208     22.46%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                524      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 27636                       # Type of FU issued
system.cpu2.iq.rate                          1.459519                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             73473                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            40570                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        27371                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 27636                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1835                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          334                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   185                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    773                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              33714                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                2                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 7697                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 848                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            81                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 170                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                27532                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 6124                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              102                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        6643                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3610                       # Number of branches executed
system.cpu2.iew.exec_stores                       519                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.454027                       # Inst execution rate
system.cpu2.iew.wb_sent                         27410                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        27371                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    22590                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    40407                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.445524                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.559062                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           6792                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              166                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        16545                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.623270                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.101608                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         5714     34.54%     34.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         5229     31.60%     66.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         2276     13.76%     79.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1342      8.11%     88.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           43      0.26%     88.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          831      5.02%     93.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           54      0.33%     93.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           49      0.30%     93.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1007      6.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        16545                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               26344                       # Number of instructions committed
system.cpu2.commit.committedOps                 26857                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          6376                       # Number of memory references committed
system.cpu2.commit.loads                         5862                       # Number of loads committed
system.cpu2.commit.membars                         22                       # Number of memory barriers committed
system.cpu2.commit.branches                      3568                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    23367                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  50                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           17406     64.81%     64.81% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3075     11.45%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           5862     21.83%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           514      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            26857                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 1007                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       49005                       # The number of ROB reads
system.cpu2.rob.rob_writes                      68321                       # The number of ROB writes
system.cpu2.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       82247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      26344                       # Number of Instructions Simulated
system.cpu2.committedOps                        26857                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.718759                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.718759                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.391286                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.391286                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   41787                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  19859                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   100608                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   20706                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   7086                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    20                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           11.580707                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               6457                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               77                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            83.857143                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    11.580707                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.022619                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.022619                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           77                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.150391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            13340                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           13340                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         5988                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           5988                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          466                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           466                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         6454                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            6454                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         6456                       # number of overall hits
system.cpu2.dcache.overall_hits::total           6456                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          120                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          120                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           40                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          160                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           160                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          161                       # number of overall misses
system.cpu2.dcache.overall_misses::total          161                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data       770497                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       770497                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1493250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1493250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        16500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        16500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        42001                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      2263747                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      2263747                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      2263747                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      2263747                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         6108                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6108                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         6614                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         6614                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         6617                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         6617                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.019646                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019646                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.079051                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.079051                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.024191                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.024191                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.024331                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.024331                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  6420.808333                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  6420.808333                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 37331.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37331.250000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         4125                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         4125                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 14000.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 14000.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 14148.418750                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 14148.418750                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 14060.540373                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14060.540373                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           50                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           22                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           72                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           72                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           70                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           88                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           89                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           89                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       303002                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       303002                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       450000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       450000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data       753002                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       753002                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data       756002                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       756002                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.011460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.035573                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035573                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.013305                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013305                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.013450                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013450                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  4328.600000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4328.600000                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data        25000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        25000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         3000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         2625                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2625                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 12499.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 12499.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  8556.840909                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  8556.840909                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  8494.404494                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8494.404494                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            8.058553                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3603                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            67.981132                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     8.058553                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.015739                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.015739                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             7385                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            7385                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         3603                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3603                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         3603                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3603                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         3603                       # number of overall hits
system.cpu2.icache.overall_hits::total           3603                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           63                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           63                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           63                       # number of overall misses
system.cpu2.icache.overall_misses::total           63                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2106968                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2106968                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2106968                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2106968                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2106968                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2106968                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         3666                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3666                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         3666                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3666                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         3666                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3666                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.017185                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017185                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.017185                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017185                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.017185                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017185                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 33443.936508                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33443.936508                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 33443.936508                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33443.936508                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 33443.936508                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33443.936508                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      1712278                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1712278                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      1712278                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1712278                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      1712278                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1712278                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.014457                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.014457                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.014457                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.014457                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.014457                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.014457                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 32307.132075                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 32307.132075                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 32307.132075                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 32307.132075                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 32307.132075                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 32307.132075                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4908                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             4433                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              210                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                3290                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   3022                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.854103                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    164                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           18569                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              4784                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         37749                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4908                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              3186                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        12181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    459                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     3785                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   69                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             17202                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.291943                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.337479                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   10973     63.79%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     428      2.49%     66.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     284      1.65%     67.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     305      1.77%     69.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     334      1.94%     71.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     353      2.05%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     336      1.95%     75.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1114      6.48%     82.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3075     17.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               17202                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.264311                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.032904                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2928                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 9293                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     1815                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2966                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   200                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 232                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   32                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 35562                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   200                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3883                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   1173                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1017                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     3766                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 7163                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 34786                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  6955                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              49390                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               170233                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           52685                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                39379                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   10008                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                49                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            52                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    14046                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                7728                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1009                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              292                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              56                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     33885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 77                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    27531                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              776                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           7346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        32627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            38                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        17202                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.600453                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.774834                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3100     18.02%     18.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                673      3.91%     21.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              13429     78.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          17202                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                17695     64.27%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3076     11.17%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.45% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                6229     22.63%     98.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                531      1.93%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 27531                       # Type of FU issued
system.cpu3.iq.rate                          1.482632                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             73038                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            41318                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        27218                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 27531                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1892                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          505                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   200                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    830                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              33965                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 7728                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1009                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                29                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            86                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          102                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 188                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                27407                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 6135                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              122                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        6656                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3573                       # Number of branches executed
system.cpu3.iew.exec_stores                       521                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.475955                       # Inst execution rate
system.cpu3.iew.wb_sent                         27260                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        27218                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    22470                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    40198                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.465776                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.558983                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           7282                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              181                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        16172                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.645808                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.113898                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         5451     33.71%     33.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         5183     32.05%     65.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         2273     14.06%     79.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1291      7.98%     87.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           37      0.23%     88.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          828      5.12%     93.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           47      0.29%     93.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           52      0.32%     93.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1010      6.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        16172                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               26111                       # Number of instructions committed
system.cpu3.commit.committedOps                 26616                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          6340                       # Number of memory references committed
system.cpu3.commit.loads                         5836                       # Number of loads committed
system.cpu3.commit.membars                         22                       # Number of memory barriers committed
system.cpu3.commit.branches                      3517                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    23177                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  50                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           17201     64.63%     64.63% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3075     11.55%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           5836     21.93%     98.11% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           504      1.89%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            26616                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 1010                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       48904                       # The number of ROB reads
system.cpu3.rob.rob_writes                      68895                       # The number of ROB writes
system.cpu3.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       82613                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      26111                       # Number of Instructions Simulated
system.cpu3.committedOps                        26616                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.711156                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.711156                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.406161                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.406161                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   41548                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  19831                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   100191                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   20395                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   7050                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           11.884902                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               6445                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               77                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            83.701299                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    11.884902                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.023213                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.023213                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           77                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.150391                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13346                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13346                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         5985                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           5985                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          457                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           457                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         6442                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6442                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         6444                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6444                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          134                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           39                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            5                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          173                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           173                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          174                       # number of overall misses
system.cpu3.dcache.overall_misses::total          174                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1994995                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1994995                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1711250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1711250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        39999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        39999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3706245                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3706245                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3706245                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3706245                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         6119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         6119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          496                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          496                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         6615                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6615                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         6618                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6618                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.021899                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021899                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.078629                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078629                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.026153                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026153                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.026292                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026292                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 14888.022388                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 14888.022388                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 43878.205128                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 43878.205128                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  7999.800000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  7999.800000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 21423.381503                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21423.381503                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 21300.258621                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 21300.258621                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           63                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           23                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           86                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           86                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           71                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           87                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           88                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       499755                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       499755                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       462250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       462250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        31501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        31501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data       962005                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total       962005                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data       964505                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total       964505                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.011603                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011603                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.032258                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.032258                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.013152                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013152                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.013297                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013297                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  7038.802817                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7038.802817                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 28890.625000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 28890.625000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  6300.200000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6300.200000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 11057.528736                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11057.528736                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 10960.284091                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10960.284091                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            8.133043                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3712                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            67.490909                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     8.133043                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.015885                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.015885                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             7625                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            7625                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         3712                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3712                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         3712                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3712                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         3712                       # number of overall hits
system.cpu3.icache.overall_hits::total           3712                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           73                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           73                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           73                       # number of overall misses
system.cpu3.icache.overall_misses::total           73                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2506702                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2506702                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2506702                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2506702                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2506702                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2506702                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         3785                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3785                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         3785                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3785                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         3785                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3785                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.019287                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.019287                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.019287                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.019287                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.019287                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.019287                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 34338.383562                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 34338.383562                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 34338.383562                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 34338.383562                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 34338.383562                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 34338.383562                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1844282                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1844282                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1844282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1844282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1844282                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1844282                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.014531                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.014531                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.014531                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.014531                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.014531                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.014531                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 33532.400000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 33532.400000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 33532.400000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 33532.400000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 33532.400000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 33532.400000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   393.277604                       # Cycle average of tags in use
system.l2.tags.total_refs                         256                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       658                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.389058                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.313514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       309.998685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        75.290126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         2.195035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.057530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.735556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.513827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.173331                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.037842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048008                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           658                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.080322                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     21152                       # Number of tag accesses
system.l2.tags.data_accesses                    21152                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  89                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  39                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     253                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               27                       # number of Writeback hits
system.l2.Writeback_hits::total                    27                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   89                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                      258                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  89                       # number of overall hits
system.l2.overall_hits::cpu0.data                  42                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  25                       # number of overall hits
system.l2.overall_hits::cpu1.data                  11                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  34                       # number of overall hits
system.l2.overall_hits::cpu2.data                  13                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  34                       # number of overall hits
system.l2.overall_hits::cpu3.data                  10                       # number of overall hits
system.l2.overall_hits::total                     258                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               517                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               126                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   722                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 247                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                517                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                361                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::total                    969                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               517                       # number of overall misses
system.l2.overall_misses::cpu0.data               361                       # number of overall misses
system.l2.overall_misses::cpu1.inst                32                       # number of overall misses
system.l2.overall_misses::cpu1.data                 8                       # number of overall misses
system.l2.overall_misses::cpu2.inst                19                       # number of overall misses
system.l2.overall_misses::cpu2.data                 4                       # number of overall misses
system.l2.overall_misses::cpu3.inst                21                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::total                   969                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39938000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9940500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2444750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       315250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1288250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1417750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       222750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55567250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     17885750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       466750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       397000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       413750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19163250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39938000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     27826250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2444750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       782000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1288250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1417750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       636500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         74730500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39938000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     27826250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2444750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       782000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1288250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       397000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1417750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       636500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        74730500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             606                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             165                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 975                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           27                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                27                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               252                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              606                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               19                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1227                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             606                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              19                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1227                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.853135                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.763636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.561404                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.266667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.358491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.381818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.740513                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777778                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.987395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980159                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.853135                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.895782                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.561404                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.421053                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.358491                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.381818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.789731                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.853135                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.895782                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.561404                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.421053                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.358491                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.381818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.789731                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 77249.516441                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 78892.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 76398.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 78812.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 67802.631579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 67511.904762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        74250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76962.950139                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 76109.574468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 116687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data        99250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 103437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77584.008097                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 77249.516441                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 77081.024931                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 76398.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data        97750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 67802.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data        99250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 67511.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 90928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77121.259030                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 77249.516441                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 77081.024931                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 76398.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data        97750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 67802.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data        99250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 67511.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 90928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77121.259030                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 76                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  76                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 76                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              646                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            247                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               893                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              893                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33235250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7388750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1091500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       295500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       299000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        63500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42444000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       125007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       125007                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     14953250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       415250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       347000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       363250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16078750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33235250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     22342000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1091500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       485750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       295500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       347000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       299000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       426750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58522750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33235250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     22342000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1091500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       485750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       295500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       347000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       299000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       426750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58522750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.844884                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.660606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.263158                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.066667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.094340                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.054545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.083333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.662564                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.987395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980159                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.844884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.853598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.263158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.263158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.094340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.054545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.727791                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.844884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.853598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.263158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.263158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.094340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.054545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.727791                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64912.597656                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67786.697248                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 72766.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        59100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 99666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65702.786378                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17858.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17858.142857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 63630.851064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 103812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data        86750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 90812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65096.153846                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64912.597656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 64947.674419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 72766.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        97150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        59100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data        86750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 99666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        85350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65534.994401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64912.597656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 64947.674419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 72766.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        97150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        59100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data        86750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 99666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        85350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65534.994401                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 645                       # Transaction distribution
system.membus.trans_dist::ReadResp                644                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq               247                       # Transaction distribution
system.membus.trans_dist::ReadExResp              247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        57024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               13                       # Total snoops (count)
system.membus.snoop_fanout::samples               914                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     914    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 914                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1100000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4737741                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1169                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1167                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        27520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  80128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             239                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1504                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1504    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1504                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             779499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1003992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            686239                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             93224                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            144989                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             85722                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            139499                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            88718                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           141994                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
