// Seed: 2284824439
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input wire id_2,
    output wor id_3
);
  assign module_1.id_11 = 0;
  tri1 id_5 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd9,
    parameter id_10 = 32'd81,
    parameter id_4  = 32'd19,
    parameter id_7  = 32'd36
) (
    input supply1 _id_0,
    output tri id_1,
    output logic id_2,
    input tri id_3,
    input uwire _id_4,
    output uwire id_5,
    input wor id_6,
    output uwire _id_7,
    output wor id_8
);
  wire [id_0 : -1] _id_10;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_5
  );
  id_11 :
  assert property (@(posedge id_0) -1)
  else begin : LABEL_0
    id_2 = id_10;
  end
  assign id_1 = -1;
  logic [id_7 : -1] id_12;
  ;
  assign id_12 = id_10 - -1;
  logic [1 'b0 : id_10  &&  -1] id_13;
  initial begin : LABEL_1
    id_2 <= id_11;
  end
  tri1 [id_4  +  -1 : id_0] id_14;
  assign id_14 = -1'b0;
endmodule
