Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 09 14:45:25 2019
| Host         : DIGITAL-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file uart_top_timing_summary_routed.rpt -rpx uart_top_timing_summary_routed.rpx
| Design       : uart_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: db2/cs_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rx1/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rx1/FSM_onehot_cs_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rx1/timerDone_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.768        0.000                      0                  182        0.065        0.000                      0                  182        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.768        0.000                      0                  182        0.065        0.000                      0                  182        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 rx1/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.022ns (23.892%)  route 3.256ns (76.108%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  rx1/timer_reg[9]/Q
                         net (fo=3, routed)           1.017     6.823    rx1/timer_reg_n_0_[9]
    SLICE_X6Y97          LUT5 (Prop_lut5_I3_O)        0.296     7.119 f  rx1/timer[12]_i_5/O
                         net (fo=3, routed)           1.103     8.221    rx1/timer[12]_i_5_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  rx1/timer[11]_i_3/O
                         net (fo=6, routed)           1.136     9.481    rx1/timer[11]_i_3_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.124     9.605 r  rx1/timer[11]_i_1/O
                         net (fo=1, routed)           0.000     9.605    rx1/timer[11]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.604    15.027    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[11]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.081    15.373    rx1/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 rx1/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.050ns (24.387%)  route 3.256ns (75.613%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  rx1/timer_reg[9]/Q
                         net (fo=3, routed)           1.017     6.823    rx1/timer_reg_n_0_[9]
    SLICE_X6Y97          LUT5 (Prop_lut5_I3_O)        0.296     7.119 f  rx1/timer[12]_i_5/O
                         net (fo=3, routed)           1.103     8.221    rx1/timer[12]_i_5_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  rx1/timer[11]_i_3/O
                         net (fo=6, routed)           1.136     9.481    rx1/timer[11]_i_3_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.152     9.633 r  rx1/timer[2]_i_1/O
                         net (fo=1, routed)           0.000     9.633    rx1/timer[2]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.604    15.027    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[2]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.118    15.410    rx1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.410    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 db2/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx1/Sout_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.966ns (24.351%)  route 3.001ns (75.649%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.726     5.329    db2/CLK
    SLICE_X3Y98          FDRE                                         r  db2/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.419     5.748 r  db2/cs_reg[1]/Q
                         net (fo=29, routed)          1.116     6.864    tx1/Q[0]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.299     7.163 r  tx1/Sout_i_8/O
                         net (fo=1, routed)           0.570     7.733    tx1/Sout_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.857 r  tx1/Sout_i_2/O
                         net (fo=1, routed)           0.452     8.309    tx1/Sout_i_2_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I4_O)        0.124     8.433 r  tx1/Sout_i_1/O
                         net (fo=2, routed)           0.863     9.296    tx1/Sout1_out
    SLICE_X2Y103         FDRE                                         r  tx1/Sout_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.589    15.011    tx1/CLK
    SLICE_X2Y103         FDRE                                         r  tx1/Sout_reg_lopt_replica/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)       -0.045    15.111    tx1/Sout_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 rx1/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.120ns (26.874%)  route 3.048ns (73.126%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  rx1/timer_reg[3]/Q
                         net (fo=3, routed)           1.178     7.024    rx1/timer_reg_n_0_[3]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     7.174 r  rx1/timer[11]_i_4/O
                         net (fo=2, routed)           0.733     7.906    rx1/timer[11]_i_4_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.328     8.234 r  rx1/timer[11]_i_2/O
                         net (fo=6, routed)           1.137     9.371    rx1/timer[11]_i_2_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124     9.495 r  rx1/timer[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.495    rx1/timer[0]_i_1__1_n_0
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.604    15.027    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[0]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.077    15.369    rx1/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 rx1/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.146ns (27.327%)  route 3.048ns (72.673%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  rx1/timer_reg[3]/Q
                         net (fo=3, routed)           1.178     7.024    rx1/timer_reg_n_0_[3]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     7.174 r  rx1/timer[11]_i_4/O
                         net (fo=2, routed)           0.733     7.906    rx1/timer[11]_i_4_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.328     8.234 r  rx1/timer[11]_i_2/O
                         net (fo=6, routed)           1.137     9.371    rx1/timer[11]_i_2_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.150     9.521 r  rx1/timer[5]_i_1/O
                         net (fo=1, routed)           0.000     9.521    rx1/timer[5]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.604    15.027    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[5]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.118    15.410    rx1/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.410    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 rx1/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 2.080ns (51.969%)  route 1.922ns (48.031%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  rx1/timer_reg[2]/Q
                         net (fo=5, routed)           1.097     6.903    rx1/timer_reg_n_0_[2]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851     7.754 r  rx1/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.754    rx1/timer0_carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  rx1/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.868    rx1/timer0_carry__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.202 r  rx1/timer0_carry__1/O[1]
                         net (fo=1, routed)           0.825     9.027    rx1/timer0_carry__1_n_6
    SLICE_X6Y98          LUT2 (Prop_lut2_I0_O)        0.303     9.330 r  rx1/timer[10]_i_1/O
                         net (fo=1, routed)           0.000     9.330    rx1/timer[10]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  rx1/timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.604    15.027    rx1/CLK
    SLICE_X6Y98          FDRE                                         r  rx1/timer_reg[10]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y98          FDRE (Setup_fdre_C_D)        0.077    15.344    rx1/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 db2/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx1/Sout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.966ns (25.571%)  route 2.812ns (74.429%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.726     5.329    db2/CLK
    SLICE_X3Y98          FDRE                                         r  db2/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.419     5.748 r  db2/cs_reg[1]/Q
                         net (fo=29, routed)          1.116     6.864    tx1/Q[0]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.299     7.163 r  tx1/Sout_i_8/O
                         net (fo=1, routed)           0.570     7.733    tx1/Sout_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.857 r  tx1/Sout_i_2/O
                         net (fo=1, routed)           0.452     8.309    tx1/Sout_i_2_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I4_O)        0.124     8.433 r  tx1/Sout_i_1/O
                         net (fo=2, routed)           0.673     9.106    tx1/Sout1_out
    SLICE_X2Y103         FDRE                                         r  tx1/Sout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.589    15.011    tx1/CLK
    SLICE_X2Y103         FDRE                                         r  tx1/Sout_reg/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)       -0.031    15.125    tx1/Sout_reg
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 rx1/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.120ns (28.257%)  route 2.844ns (71.743%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  rx1/timer_reg[3]/Q
                         net (fo=3, routed)           1.178     7.024    rx1/timer_reg_n_0_[3]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     7.174 r  rx1/timer[11]_i_4/O
                         net (fo=2, routed)           0.733     7.906    rx1/timer[11]_i_4_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.328     8.234 r  rx1/timer[11]_i_2/O
                         net (fo=6, routed)           0.933     9.167    rx1/timer[11]_i_2_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124     9.291 r  rx1/timer[3]_i_1/O
                         net (fo=1, routed)           0.000     9.291    rx1/timer[3]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.604    15.027    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[3]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.079    15.371    rx1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 rx1/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.149ns (28.778%)  route 2.844ns (71.222%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  rx1/timer_reg[3]/Q
                         net (fo=3, routed)           1.178     7.024    rx1/timer_reg_n_0_[3]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     7.174 r  rx1/timer[11]_i_4/O
                         net (fo=2, routed)           0.733     7.906    rx1/timer[11]_i_4_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.328     8.234 r  rx1/timer[11]_i_2/O
                         net (fo=6, routed)           0.933     9.167    rx1/timer[11]_i_2_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.153     9.320 r  rx1/timer[9]_i_1/O
                         net (fo=1, routed)           0.000     9.320    rx1/timer[9]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.604    15.027    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[9]/C
                         clock pessimism              0.301    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.118    15.410    rx1/timer_reg[9]
  -------------------------------------------------------------------
                         required time                         15.410    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 rx1/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.994ns (50.645%)  route 1.943ns (49.355%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    rx1/CLK
    SLICE_X6Y99          FDRE                                         r  rx1/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  rx1/timer_reg[2]/Q
                         net (fo=5, routed)           1.097     6.903    rx1/timer_reg_n_0_[2]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851     7.754 r  rx1/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.754    rx1/timer0_carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.088 r  rx1/timer0_carry__0/O[1]
                         net (fo=1, routed)           0.846     8.934    rx1/timer0_carry__0_n_6
    SLICE_X6Y98          LUT2 (Prop_lut2_I0_O)        0.331     9.265 r  rx1/timer[6]_i_1/O
                         net (fo=1, routed)           0.000     9.265    rx1/timer[6]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  rx1/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.604    15.027    rx1/CLK
    SLICE_X6Y98          FDRE                                         r  rx1/timer_reg[6]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y98          FDRE (Setup_fdre_C_D)        0.118    15.385    rx1/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  6.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rx1/FSM_onehot_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/FSM_onehot_cs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.956%)  route 0.237ns (56.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.605     1.524    rx1/CLK
    SLICE_X3Y99          FDRE                                         r  rx1/FSM_onehot_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  rx1/FSM_onehot_cs_reg[1]/Q
                         net (fo=11, routed)          0.237     1.902    rx1/clrBit
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.947 r  rx1/FSM_onehot_cs[4]_i_1/O
                         net (fo=1, routed)           0.000     1.947    rx1/FSM_onehot_cs[4]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  rx1/FSM_onehot_cs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.872     2.037    rx1/CLK
    SLICE_X3Y100         FDRE                                         r  rx1/FSM_onehot_cs_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.091     1.882    rx1/FSM_onehot_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rx1/FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/FSM_onehot_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.921%)  route 0.328ns (61.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.599     1.518    rx1/CLK
    SLICE_X2Y100         FDSE                                         r  rx1/FSM_onehot_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDSE (Prop_fdse_C_Q)         0.164     1.682 r  rx1/FSM_onehot_cs_reg[0]/Q
                         net (fo=7, routed)           0.328     2.010    rx1/FSM_onehot_cs_reg_n_0_[0]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.045     2.055 r  rx1/FSM_onehot_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     2.055    rx1/FSM_onehot_cs[1]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  rx1/FSM_onehot_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     2.043    rx1/CLK
    SLICE_X3Y99          FDRE                                         r  rx1/FSM_onehot_cs_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.092     1.889    rx1/FSM_onehot_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tx1/timerDone_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx1/FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.181%)  route 0.157ns (45.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.602     1.521    tx1/CLK
    SLICE_X5Y92          FDRE                                         r  tx1/timerDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  tx1/timerDone_reg/Q
                         net (fo=6, routed)           0.157     1.820    tx1/timerDone_reg_n_0
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.045     1.865 r  tx1/FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    tx1/FSM_sequential_cs[1]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  tx1/FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.877     2.042    tx1/CLK
    SLICE_X2Y93          FDRE                                         r  tx1/FSM_sequential_cs_reg[1]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120     1.682    tx1/FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rx1/bitNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/bitDone_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.604     1.523    rx1/CLK
    SLICE_X4Y98          FDRE                                         r  rx1/bitNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  rx1/bitNum_reg[0]/Q
                         net (fo=4, routed)           0.119     1.783    rx1/bitNum[0]
    SLICE_X5Y98          LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  rx1/bitDone_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    rx1/bitDone_i_1__0_n_0
    SLICE_X5Y98          FDRE                                         r  rx1/bitDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.875     2.040    rx1/CLK
    SLICE_X5Y98          FDRE                                         r  rx1/bitDone_reg/C
                         clock pessimism             -0.503     1.536    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.091     1.627    rx1/bitDone_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rx1/bitNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/bitNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.604     1.523    rx1/CLK
    SLICE_X4Y98          FDRE                                         r  rx1/bitNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  rx1/bitNum_reg[0]/Q
                         net (fo=4, routed)           0.120     1.784    rx1/bitNum[0]
    SLICE_X5Y98          LUT6 (Prop_lut6_I3_O)        0.045     1.829 r  rx1/bitNum[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    rx1/bitNum[2]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  rx1/bitNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.875     2.040    rx1/CLK
    SLICE_X5Y98          FDRE                                         r  rx1/bitNum_reg[2]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.092     1.628    rx1/bitNum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rx1/FSM_onehot_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/FSM_onehot_cs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.768%)  route 0.382ns (67.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.605     1.524    rx1/CLK
    SLICE_X3Y99          FDRE                                         r  rx1/FSM_onehot_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  rx1/FSM_onehot_cs_reg[1]/Q
                         net (fo=11, routed)          0.382     2.047    rx1/clrBit
    SLICE_X3Y100         LUT6 (Prop_lut6_I0_O)        0.045     2.092 r  rx1/FSM_onehot_cs[5]_i_1/O
                         net (fo=1, routed)           0.000     2.092    rx1/FSM_onehot_cs[5]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  rx1/FSM_onehot_cs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.872     2.037    rx1/CLK
    SLICE_X3Y100         FDRE                                         r  rx1/FSM_onehot_cs_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.092     1.883    rx1/FSM_onehot_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tx1/bitNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx1/bitDone_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.600%)  route 0.155ns (45.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.603     1.522    tx1/CLK
    SLICE_X5Y94          FDRE                                         r  tx1/bitNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tx1/bitNum_reg[0]/Q
                         net (fo=6, routed)           0.155     1.818    tx1/bitNum[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  tx1/bitDone_i_1/O
                         net (fo=1, routed)           0.000     1.863    tx1/bitDone_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  tx1/bitDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.877     2.042    tx1/CLK
    SLICE_X3Y94          FDRE                                         r  tx1/bitDone_reg/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.091     1.653    tx1/bitDone_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rx1/FSM_onehot_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/FSM_onehot_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.801%)  route 0.380ns (62.199%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.605     1.524    rx1/CLK
    SLICE_X3Y99          FDRE                                         r  rx1/FSM_onehot_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  rx1/FSM_onehot_cs_reg[1]/Q
                         net (fo=11, routed)          0.240     1.905    rx1/clrBit
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.045     1.950 r  rx1/FSM_onehot_cs[0]_i_2/O
                         net (fo=1, routed)           0.140     2.090    rx1/FSM_onehot_cs[0]_i_2_n_0
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.045     2.135 r  rx1/FSM_onehot_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     2.135    rx1/FSM_onehot_cs[0]_i_1_n_0
    SLICE_X2Y100         FDSE                                         r  rx1/FSM_onehot_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.872     2.037    rx1/CLK
    SLICE_X2Y100         FDSE                                         r  rx1/FSM_onehot_cs_reg[0]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDSE (Hold_fdse_C_D)         0.120     1.911    rx1/FSM_onehot_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rx1/bitDone_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/bitNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.604     1.523    rx1/CLK
    SLICE_X5Y98          FDRE                                         r  rx1/bitDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  rx1/bitDone_reg/Q
                         net (fo=6, routed)           0.146     1.810    rx1/bitDone_reg_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  rx1/bitNum[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    rx1/bitNum[0]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  rx1/bitNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.875     2.040    rx1/CLK
    SLICE_X4Y98          FDRE                                         r  rx1/bitNum_reg[0]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.091     1.627    rx1/bitNum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rx1/FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx1/FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.776%)  route 0.392ns (65.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.599     1.518    rx1/CLK
    SLICE_X2Y100         FDSE                                         r  rx1/FSM_onehot_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDSE (Prop_fdse_C_Q)         0.164     1.682 f  rx1/FSM_onehot_cs_reg[0]/Q
                         net (fo=7, routed)           0.392     2.074    rx1/FSM_onehot_cs_reg_n_0_[0]
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.045     2.119 r  rx1/FSM_onehot_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     2.119    rx1/FSM_onehot_cs[2]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  rx1/FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     2.043    rx1/CLK
    SLICE_X3Y99          FDRE                                         r  rx1/FSM_onehot_cs_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.092     1.889    rx1/FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     db1/cs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     db1/cs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     db1/timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     db1/timer_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     db1/timer_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     db1/timer_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     db1/timer_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     db1/timer_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     db1/timer_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     db1/cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     db1/cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     db1/timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     db1/timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     db1/timer_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     db1/timer_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     db1/timer_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     db1/timer_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     db1/timer_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     db1/timer_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     db1/cs_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     db1/cs_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     db1/cs_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     db1/cs_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     db1/timer_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     db1/timer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     db1/timer_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     db1/timer_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     db1/timer_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     db1/timer_reg[14]/C



