// Seed: 3539245959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_16 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1
    , id_28,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    output wire id_6,
    output supply0 id_7,
    input tri1 id_8
    , id_29,
    input wand id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input supply0 id_14,
    input wor id_15,
    output tri id_16,
    output supply1 id_17,
    output wor id_18,
    input tri id_19,
    input uwire id_20,
    output tri0 id_21,
    output wand id_22,
    output tri0 id_23,
    output wand id_24,
    input wire id_25,
    input wor id_26
);
  wire id_30;
  id_31(
      .id_0({1'b0, id_17}), .id_1(1), .id_2(1'b0), .id_3(1)
  );
  wire id_32;
  module_0(
      id_28,
      id_32,
      id_28,
      id_29,
      id_32,
      id_30,
      id_28,
      id_30,
      id_28,
      id_30,
      id_28,
      id_30,
      id_30,
      id_28,
      id_32
  );
endmodule
