// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CTRL
// 0x000 : Control signals
//         bit 0  - ap_start (Read/Write/COH)
//         bit 1  - ap_done (Read/COR)
//         bit 2  - ap_idle (Read)
//         bit 3  - ap_ready (Read)
//         bit 7  - auto_restart (Read/Write)
//         others - reserved
// 0x004 : Global Interrupt Enable Register
//         bit 0  - Global Interrupt Enable (Read/Write)
//         others - reserved
// 0x008 : IP Interrupt Enable Register (Read/Write)
//         bit 0  - Channel 0 (ap_done)
//         bit 1  - Channel 1 (ap_ready)
//         others - reserved
// 0x00c : IP Interrupt Status Register (Read/TOW)
//         bit 0  - Channel 0 (ap_done)
//         bit 1  - Channel 1 (ap_ready)
//         others - reserved
// 0xb40 : Data signal of ctrl
//         bit 31~0 - ctrl[31:0] (Read/Write)
// 0xb44 : reserved
// 0x100 ~
// 0x1ff : Memory 'weight_0' (50 * 32b)
//         Word n : bit [31:0] - weight_0[n]
// 0x200 ~
// 0x2ff : Memory 'weight_1' (50 * 32b)
//         Word n : bit [31:0] - weight_1[n]
// 0x300 ~
// 0x3ff : Memory 'weight_2' (50 * 32b)
//         Word n : bit [31:0] - weight_2[n]
// 0x400 ~
// 0x4ff : Memory 'weight_3' (50 * 32b)
//         Word n : bit [31:0] - weight_3[n]
// 0x500 ~
// 0x5ff : Memory 'weight_4' (50 * 32b)
//         Word n : bit [31:0] - weight_4[n]
// 0x600 ~
// 0x6ff : Memory 'weight_5' (50 * 32b)
//         Word n : bit [31:0] - weight_5[n]
// 0x700 ~
// 0x7ff : Memory 'weight_6' (50 * 32b)
//         Word n : bit [31:0] - weight_6[n]
// 0x800 ~
// 0x8ff : Memory 'weight_7' (50 * 32b)
//         Word n : bit [31:0] - weight_7[n]
// 0x900 ~
// 0x9ff : Memory 'weight_8' (50 * 32b)
//         Word n : bit [31:0] - weight_8[n]
// 0xa00 ~
// 0xaff : Memory 'weight_9' (50 * 32b)
//         Word n : bit [31:0] - weight_9[n]
// 0xb00 ~
// 0xb3f : Memory 'bias' (10 * 32b)
//         Word n : bit [31:0] - bias[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XCNN_FC_I50_O10_CTRL_ADDR_AP_CTRL       0x000
#define XCNN_FC_I50_O10_CTRL_ADDR_GIE           0x004
#define XCNN_FC_I50_O10_CTRL_ADDR_IER           0x008
#define XCNN_FC_I50_O10_CTRL_ADDR_ISR           0x00c
#define XCNN_FC_I50_O10_CTRL_ADDR_CTRL_DATA     0xb40
#define XCNN_FC_I50_O10_CTRL_BITS_CTRL_DATA     32
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_0_BASE 0x100
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_0_HIGH 0x1ff
#define XCNN_FC_I50_O10_CTRL_WIDTH_WEIGHT_0     32
#define XCNN_FC_I50_O10_CTRL_DEPTH_WEIGHT_0     50
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_1_BASE 0x200
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_1_HIGH 0x2ff
#define XCNN_FC_I50_O10_CTRL_WIDTH_WEIGHT_1     32
#define XCNN_FC_I50_O10_CTRL_DEPTH_WEIGHT_1     50
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_2_BASE 0x300
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_2_HIGH 0x3ff
#define XCNN_FC_I50_O10_CTRL_WIDTH_WEIGHT_2     32
#define XCNN_FC_I50_O10_CTRL_DEPTH_WEIGHT_2     50
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_3_BASE 0x400
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_3_HIGH 0x4ff
#define XCNN_FC_I50_O10_CTRL_WIDTH_WEIGHT_3     32
#define XCNN_FC_I50_O10_CTRL_DEPTH_WEIGHT_3     50
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_4_BASE 0x500
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_4_HIGH 0x5ff
#define XCNN_FC_I50_O10_CTRL_WIDTH_WEIGHT_4     32
#define XCNN_FC_I50_O10_CTRL_DEPTH_WEIGHT_4     50
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_5_BASE 0x600
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_5_HIGH 0x6ff
#define XCNN_FC_I50_O10_CTRL_WIDTH_WEIGHT_5     32
#define XCNN_FC_I50_O10_CTRL_DEPTH_WEIGHT_5     50
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_6_BASE 0x700
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_6_HIGH 0x7ff
#define XCNN_FC_I50_O10_CTRL_WIDTH_WEIGHT_6     32
#define XCNN_FC_I50_O10_CTRL_DEPTH_WEIGHT_6     50
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_7_BASE 0x800
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_7_HIGH 0x8ff
#define XCNN_FC_I50_O10_CTRL_WIDTH_WEIGHT_7     32
#define XCNN_FC_I50_O10_CTRL_DEPTH_WEIGHT_7     50
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_8_BASE 0x900
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_8_HIGH 0x9ff
#define XCNN_FC_I50_O10_CTRL_WIDTH_WEIGHT_8     32
#define XCNN_FC_I50_O10_CTRL_DEPTH_WEIGHT_8     50
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_9_BASE 0xa00
#define XCNN_FC_I50_O10_CTRL_ADDR_WEIGHT_9_HIGH 0xaff
#define XCNN_FC_I50_O10_CTRL_WIDTH_WEIGHT_9     32
#define XCNN_FC_I50_O10_CTRL_DEPTH_WEIGHT_9     50
#define XCNN_FC_I50_O10_CTRL_ADDR_BIAS_BASE     0xb00
#define XCNN_FC_I50_O10_CTRL_ADDR_BIAS_HIGH     0xb3f
#define XCNN_FC_I50_O10_CTRL_WIDTH_BIAS         32
#define XCNN_FC_I50_O10_CTRL_DEPTH_BIAS         10

