// Seed: 4144532678
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output uwire id_2,
    input tri1 id_3,
    output logic id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri id_7,
    input supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    output supply1 id_11,
    input supply0 id_12,
    output wire id_13,
    input wire id_14,
    input uwire id_15,
    output supply0 id_16,
    input wor id_17,
    output uwire id_18,
    input tri1 id_19,
    input tri id_20,
    input wor id_21,
    output tri1 id_22,
    input uwire id_23,
    output tri id_24,
    output tri id_25
);
  always id_4 <= 1;
  assign id_4 = !id_14;
  wire id_27;
  module_0 modCall_1 (
      id_27,
      id_27
  );
  always #1;
endmodule
