Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: usblogic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "usblogic.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "usblogic"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : usblogic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\ipcore_dir\pll.v" into library work
Parsing module <pll>.
Analyzing Verilog file "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\rtl\usb_interface.v" into library work
Parsing module <usb_sinterface>.
Analyzing Verilog file "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\rtl\reset_delay.v" into library work
Parsing module <reset_delay>.
Analyzing Verilog file "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\rtl\usblogic.v" into library work
Parsing module <usblogic>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <usblogic>.

Elaborating module <usb_sinterface>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <pll>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=12,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=3,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=2,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\ipcore_dir\pll.v" Line 126: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\ipcore_dir\pll.v" Line 127: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\ipcore_dir\pll.v" Line 128: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\ipcore_dir\pll.v" Line 130: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\rtl\usblogic.v" Line 74: Assignment to clk_200m ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\rtl\usblogic.v" Line 75: Assignment to clk_300m ignored, since the identifier is never used

Elaborating module <reset_delay>.
WARNING:HDLCompiler:413 - "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\rtl\reset_delay.v" Line 11: Result of 21-bit expression is truncated to fit in 20-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <usblogic>.
    Related source file is "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\rtl\usblogic.v".
INFO:Xst:3210 - "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\rtl\usblogic.v" line 71: Output port <CLK_OUT2> of the instance <pll_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\rtl\usblogic.v" line 71: Output port <CLK_OUT3> of the instance <pll_inst> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <datas>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <usblogic> synthesized.

Synthesizing Unit <usb_sinterface>.
    Related source file is "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\rtl\usb_interface.v".
        IDLE = 32'b00000000000000000000000000000000
        WRITE_READY = 32'b00000000000000000000000000000001
        WRITE = 32'b00000000000000000000000000000010
WARNING:Xst:647 - Input <u_flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <u_flagc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <u_slwr>.
    Found 1-bit register for signal <led>.
    Found 2-bit register for signal <STATE>.
    Found 16-bit register for signal <u_data_out>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 3                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst_INV_2_o (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usb_sinterface> synthesized.

Synthesizing Unit <pll>.
    Related source file is "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\ipcore_dir\pll.v".
    Summary:
	no macro.
Unit <pll> synthesized.

Synthesizing Unit <reset_delay>.
    Related source file is "D:\develop\fpga_usb_logic\hardware\fpga\usblogic\rtl\reset_delay.v".
    Found 1-bit register for signal <oRESET>.
    Found 20-bit register for signal <Cont>.
    Found 20-bit adder for signal <Cont[19]_GND_8_o_add_2_OUT> created at line 11.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <reset_delay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 20-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 3
 16-bit register                                       : 2
 20-bit register                                       : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <reset_delay>.
The following registers are absorbed into counter <Cont>: 1 register on signal <Cont>.
Unit <reset_delay> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 35
 Flip-Flops                                            : 35
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usb_sinterface_inst/FSM_0> on signal <STATE[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 10    | 1
-------------------
INFO:Xst:1901 - Instance pll_inst/pll_base_inst in unit pll_inst/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <usblogic> ...

Optimizing unit <usb_sinterface> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block usblogic, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : usblogic.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 87
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 19
#      LUT3                        : 1
#      LUT4                        : 2
#      LUT5                        : 18
#      LUT6                        : 4
#      MUXCY                       : 19
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 57
#      FD                          : 2
#      FD_1                        : 19
#      FDE                         : 19
#      FDE_1                       : 16
#      ODDR2                       : 1
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 46
#      IBUF                        : 17
#      IBUFG                       : 1
#      OBUF                        : 28
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              57  out of  18224     0%  
 Number of Slice LUTs:                   46  out of   9112     0%  
    Number used as Logic:                46  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     63
   Number with an unused Flip Flop:       6  out of     63     9%  
   Number with an unused LUT:            17  out of     63    26%  
   Number of fully used LUT-FF pairs:    40  out of     63    63%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          48
 Number of bonded IOBs:                  46  out of    186    24%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pll_inst/pll_base_inst/CLKOUT0     | BUFG                   | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.751ns (Maximum Frequency: 210.482MHz)
   Minimum input arrival time before clock: 3.656ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pll_inst/pll_base_inst/CLKOUT0'
  Clock period: 4.751ns (frequency: 210.482MHz)
  Total number of paths / destination ports: 702 / 59
-------------------------------------------------------------------------
Delay:               4.751ns (Levels of Logic = 2)
  Source:            reset_delay_inst/Cont_3 (FF)
  Destination:       reset_delay_inst/Cont_1 (FF)
  Source Clock:      pll_inst/pll_base_inst/CLKOUT0 rising
  Destination Clock: pll_inst/pll_base_inst/CLKOUT0 rising

  Data Path: reset_delay_inst/Cont_3 to reset_delay_inst/Cont_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   1.181  reset_delay_inst/Cont_3 (reset_delay_inst/Cont_3)
     LUT6:I0->O            3   0.254   0.994  reset_delay_inst/Cont[19]_INV_10_o<19>1 (reset_delay_inst/Cont[19]_INV_10_o<19>)
     LUT5:I2->O           19   0.235   1.260  reset_delay_inst/Cont[19]_INV_10_o_inv1 (reset_delay_inst/Cont[19]_INV_10_o_inv)
     FDE:CE                    0.302          reset_delay_inst/Cont_1
    ----------------------------------------
    Total                      4.751ns (1.316ns logic, 3.435ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pll_inst/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              3.656ns (Levels of Logic = 2)
  Source:            usb_flagb (PAD)
  Destination:       usb_sinterface_inst/u_data_out_15 (FF)
  Destination Clock: pll_inst/pll_base_inst/CLKOUT0 falling

  Data Path: usb_flagb to usb_sinterface_inst/u_data_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.328   2.000  usb_flagb_IBUF (usb_flagb_IBUF)
     LUT5:I0->O            1   0.254   0.000  usb_sinterface_inst/u_data_out_15_rstpot (usb_sinterface_inst/u_data_out_15_rstpot)
     FD_1:D                    0.074          usb_sinterface_inst/u_data_out_15
    ----------------------------------------
    Total                      3.656ns (1.656ns logic, 2.000ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pll_inst/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            usb_sinterface_inst/u_data_out_15 (FF)
  Destination:       usb_fd<15> (PAD)
  Source Clock:      pll_inst/pll_base_inst/CLKOUT0 falling

  Data Path: usb_sinterface_inst/u_data_out_15 to usb_fd<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.525   0.725  usb_sinterface_inst/u_data_out_15 (usb_sinterface_inst/u_data_out_15)
     OBUF:I->O                 2.912          usb_fd_15_OBUF (usb_fd<15>)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock pll_inst/pll_base_inst/CLKOUT0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
pll_inst/pll_base_inst/CLKOUT0|    4.751|         |    2.218|         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.41 secs
 
--> 

Total memory usage is 4487204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    3 (   0 filtered)

