* File: ALU_16Bit.pex.netlist
* Created: Sat Nov  9 15:44:46 2019
* Program "Calibre xRC"
* Version "v2013.4_26.18"
* 
.global VDD VSS 
.include "ALU_16Bit.pex.netlist.pex"
.subckt ALU_16Bit  CB NBITOUT[15] NBITOUT[14] NBITOUT[13] NBITOUT[12]
+ NBITOUT[11] NBITOUT[10] NBITOUT[9] NBITOUT[8] NBITOUT[7] NBITOUT[6] NBITOUT[5]
+ NBITOUT[4] NBITOUT[3] NBITOUT[2] NBITOUT[1] NBITOUT[0] A[15] A[14] A[13] A[12]
+ A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[15] B[14]
+ B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0]
+ CONTROL[1] CONTROL[0]
* 
* NBITOUT[14]	NBITOUT[14]
* NBITOUT[1]	NBITOUT[1]
* A[1]	A[1]
* B[15]	B[15]
* A[14]	A[14]
* NBITOUT[2]	NBITOUT[2]
* B[1]	B[1]
* NBITOUT[0]	NBITOUT[0]
* B[14]	B[14]
* A[15]	A[15]
* A[2]	A[2]
* B[2]	B[2]
* B[12]	B[12]
* NBITOUT[13]	NBITOUT[13]
* NBITOUT[12]	NBITOUT[12]
* A[13]	A[13]
* A[12]	A[12]
* A[5]	A[5]
* NBITOUT[8]	NBITOUT[8]
* A[11]	A[11]
* NBITOUT[11]	NBITOUT[11]
* NBITOUT[5]	NBITOUT[5]
* A[8]	A[8]
* A[0]	A[0]
* B[5]	B[5]
* B[13]	B[13]
* B[0]	B[0]
* A[6]	A[6]
* A[7]	A[7]
* B[11]	B[11]
* NBITOUT[6]	NBITOUT[6]
* NBITOUT[4]	NBITOUT[4]
* NBITOUT[7]	NBITOUT[7]
* B[9]	B[9]
* B[6]	B[6]
* B[7]	B[7]
* B[8]	B[8]
* A[4]	A[4]
* CONTROL[0]	CONTROL[0]
* A[9]	A[9]
* NBITOUT[9]	NBITOUT[9]
* CONTROL[1]	CONTROL[1]
* A[10]	A[10]
* A[3]	A[3]
* B[4]	B[4]
* NBITOUT[10]	NBITOUT[10]
* NBITOUT[3]	NBITOUT[3]
* B[3]	B[3]
* B[10]	B[10]
* NBITOUT[15]	NBITOUT[15]
* CB	CB
* VDD	VDD
* VSS	VSS
mX_IX633.MN1 N_X_IX633.N$4_X_ix633.MN1_d N_CONTROL[1]_X_ix633.MN1_g
+ N_VSS_X_ix633.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX633.MP1 N_X_IX633.N$4_X_ix633.MP1_d N_CONTROL[1]_X_ix633.MP1_g
+ N_VDD_X_ix633.MP1_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX633.MN4 N_NX632_X_ix633.MN4_d N_NX511_X_ix633.MN4_g N_VSS_X_ix633.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX633.MN2 N_NX632_X_ix633.MN4_d N_X_IX633.N$4_X_ix633.MN2_g
+ N_VSS_X_ix633.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX633.MP4 N_NX632_X_ix633.MP4_d N_X_IX633.N$4_X_ix633.MP4_g X_IX633.N$1
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX633.MP2 X_IX633.N$1 N_NX511_X_ix633.MP2_g N_VDD_X_ix633.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX593.MN1 N_X_IX593.N$4_X_ix593.MN1_d N_CONTROL[1]_X_ix593.MN1_g
+ N_VSS_X_ix593.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX593.MP1 N_X_IX593.N$4_X_ix593.MP1_d N_CONTROL[1]_X_ix593.MP1_g
+ N_VDD_X_ix593.MP1_s N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX593.MN4 N_NX592_X_ix593.MN4_d N_NX335_X_ix593.MN4_g N_VSS_X_ix593.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX593.MN2 N_NX592_X_ix593.MN4_d N_X_IX593.N$4_X_ix593.MN2_g
+ N_VSS_X_ix593.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX593.MP4 N_NX592_X_ix593.MP4_d N_X_IX593.N$4_X_ix593.MP4_g X_IX593.N$1
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX593.MP2 X_IX593.N$1 N_NX335_X_ix593.MP2_g N_VDD_X_ix593.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX553.MN1 N_X_IX553.N$4_X_ix553.MN1_d N_CONTROL[1]_X_ix553.MN1_g
+ N_VSS_X_ix553.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX553.MP1 N_X_IX553.N$4_X_ix553.MP1_d N_CONTROL[1]_X_ix553.MP1_g
+ N_VDD_X_ix553.MP1_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX553.MN4 N_NX552_X_ix553.MN4_d N_NX491_X_ix553.MN4_g N_VSS_X_ix553.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX553.MN2 N_NX552_X_ix553.MN4_d N_X_IX553.N$4_X_ix553.MN2_g
+ N_VSS_X_ix553.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX553.MP4 N_NX552_X_ix553.MP4_d N_X_IX553.N$4_X_ix553.MP4_g X_IX553.N$1
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX553.MP2 X_IX553.N$1 N_NX491_X_ix553.MP2_g N_VDD_X_ix553.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX513.MN1 N_X_IX513.N$4_X_ix513.MN1_d N_CONTROL[1]_X_ix513.MN1_g
+ N_VSS_X_ix513.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX513.MP1 N_X_IX513.N$4_X_ix513.MP1_d N_CONTROL[1]_X_ix513.MP1_g
+ N_VDD_X_ix513.MP1_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX513.MN4 N_NX512_X_ix513.MN4_d N_NX339_X_ix513.MN4_g N_VSS_X_ix513.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX513.MN2 N_NX512_X_ix513.MN4_d N_X_IX513.N$4_X_ix513.MN2_g
+ N_VSS_X_ix513.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX513.MP4 N_NX512_X_ix513.MP4_d N_X_IX513.N$4_X_ix513.MP4_g X_IX513.N$1
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX513.MP2 X_IX513.N$1 N_NX339_X_ix513.MP2_g N_VDD_X_ix513.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX473.MN1 N_X_IX473.N$4_X_ix473.MN1_d N_CONTROL[1]_X_ix473.MN1_g
+ N_VSS_X_ix473.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX473.MP1 N_X_IX473.N$4_X_ix473.MP1_d N_CONTROL[1]_X_ix473.MP1_g
+ N_VDD_X_ix473.MP1_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX473.MN4 N_NX472_X_ix473.MN4_d N_NX471_X_ix473.MN4_g N_VSS_X_ix473.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX473.MN2 N_NX472_X_ix473.MN4_d N_X_IX473.N$4_X_ix473.MN2_g
+ N_VSS_X_ix473.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX473.MP4 N_NX472_X_ix473.MP4_d N_X_IX473.N$4_X_ix473.MP4_g X_IX473.N$1
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX473.MP2 X_IX473.N$1 N_NX471_X_ix473.MP2_g N_VDD_X_ix473.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX518.MN4 N_NX517_X_ix518.MN4_d N_CONTROL[1]_X_ix518.MN4_g X_IX518.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX518.MN3 X_IX518.N$5 N_NX377_X_ix518.MN3_g N_VSS_X_ix518.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX518.MN2 X_IX518.N$4 N_CONTROL[0]_X_ix518.MN2_g X_IX518.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX518.MN1 N_NX517_X_ix518.MN4_d N_NX24_X_ix518.MN1_g X_IX518.N$4
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX518.MP5 N_NX517_X_ix518.MP4_d N_CONTROL[1]_X_ix518.MP5_g X_IX518.N$11
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX518.MP4 N_NX517_X_ix518.MP4_d N_NX40_X_ix518.MP4_g X_IX518.N$11
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX518.MP3 X_IX518.N$11 N_NX24_X_ix518.MP3_g N_VDD_X_ix518.MP3_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX518.MP2 X_IX518.N$11 N_CONTROL[0]_X_ix518.MP2_g N_VDD_X_ix518.MP3_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX518.MP1 X_IX518.N$11 N_NX377_X_ix518.MP1_g N_VDD_X_ix518.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX518.MN5 X_IX518.N$6 N_NX40_X_ix518.MN5_g N_VSS_X_ix518.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX81.MN1 N_NX80_X_ix81.MN2_d N_CONTROL[1]_X_ix81.MN1_g X_IX81.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX81.MP3 N_NX80_X_ix81.MP3_d N_NX539_X_ix81.MP3_g N_VDD_X_ix81.MP3_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX81.MP2 N_NX80_X_ix81.MP3_d N_NX531_X_ix81.MP2_g X_IX81.N$6
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX81.MP1 X_IX81.N$6 N_CONTROL[1]_X_ix81.MP1_g N_VDD_X_ix81.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX81.MN2 N_NX80_X_ix81.MN2_d N_NX531_X_ix81.MN2_g X_IX81.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX81.MN3 X_IX81.N$7 N_NX539_X_ix81.MN3_g N_VSS_X_ix81.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX579.MP1 N_NX578_X_ix579.MP2_d N_NX495_X_ix579.MP1_g N_VDD_X_ix579.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX579.MN1 N_NX578_X_ix579.MN1_d N_NX495_X_ix579.MN1_g X_IX579.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX579.MN2 X_IX579.N$5 N_NX335_X_ix579.MN2_g N_VSS_X_ix579.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX579.MP2 N_NX578_X_ix579.MP2_d N_NX335_X_ix579.MP2_g N_VDD_X_ix579.MP2_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX619.MP1 N_NX618_X_ix619.MP2_d N_NX509_X_ix619.MP1_g N_VDD_X_ix619.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX619.MN1 N_NX618_X_ix619.MN1_d N_NX509_X_ix619.MN1_g X_IX619.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX619.MN2 X_IX619.N$5 N_NX511_X_ix619.MN2_g N_VSS_X_ix619.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX619.MP2 N_NX618_X_ix619.MP2_d N_NX511_X_ix619.MP2_g N_VDD_X_ix619.MP2_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX499.MP1 N_NX498_X_ix499.MP2_d N_NX475_X_ix499.MP1_g N_VDD_X_ix499.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX499.MN1 N_NX498_X_ix499.MN1_d N_NX475_X_ix499.MN1_g X_IX499.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX499.MN2 X_IX499.N$5 N_NX339_X_ix499.MN2_g N_VSS_X_ix499.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX499.MP2 N_NX498_X_ix499.MP2_d N_NX339_X_ix499.MP2_g N_VDD_X_ix499.MP2_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX539.MP1 N_NX538_X_ix539.MP2_d N_NX489_X_ix539.MP1_g N_VDD_X_ix539.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX539.MN1 N_NX538_X_ix539.MN1_d N_NX489_X_ix539.MN1_g X_IX539.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX539.MN2 X_IX539.N$5 N_NX491_X_ix539.MN2_g N_VSS_X_ix539.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX539.MP2 N_NX538_X_ix539.MP2_d N_NX491_X_ix539.MP2_g N_VDD_X_ix539.MP2_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX419.MP1 N_NX418_X_ix419.MP2_d N_NX455_X_ix419.MP1_g N_VDD_X_ix419.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX419.MN1 N_NX418_X_ix419.MN1_d N_NX455_X_ix419.MN1_g X_IX419.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX419.MN2 X_IX419.N$5 N_NX343_X_ix419.MN2_g N_VSS_X_ix419.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX419.MP2 N_NX418_X_ix419.MP2_d N_NX343_X_ix419.MP2_g N_VDD_X_ix419.MP2_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX690.MP1 N_NX689_X_ix690.MP2_d N_CONTROL[1]_X_ix690.MP1_g
+ N_VDD_X_ix690.MP1_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX690.MN1 N_NX689_X_ix690.MN1_d N_CONTROL[1]_X_ix690.MN1_g X_IX690.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX690.MN2 X_IX690.N$5 N_NX331_X_ix690.MN2_g N_VSS_X_ix690.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX690.MP2 N_NX689_X_ix690.MP2_d N_NX331_X_ix690.MP2_g N_VDD_X_ix690.MP2_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX5.MP1 N_NX4_X_ix5.MP2_d N_CONTROL[0]_X_ix5.MP1_g N_VDD_X_ix5.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX5.MN1 N_NX4_X_ix5.MN1_d N_CONTROL[0]_X_ix5.MN1_g X_IX5.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX5.MN2 X_IX5.N$5 N_CONTROL[1]_X_ix5.MN2_g N_VSS_X_ix5.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX5.MP2 N_NX4_X_ix5.MP2_d N_CONTROL[1]_X_ix5.MP2_g N_VDD_X_ix5.MP2_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX433.MN1 N_X_IX433.N$4_X_ix433.MN1_d N_CONTROL[1]_X_ix433.MN1_g
+ N_VSS_X_ix433.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX433.MP1 N_X_IX433.N$4_X_ix433.MP1_d N_CONTROL[1]_X_ix433.MP1_g
+ N_VDD_X_ix433.MP1_s N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX433.MN4 N_NX432_X_ix433.MN4_d N_NX343_X_ix433.MN4_g N_VSS_X_ix433.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX433.MN2 N_NX432_X_ix433.MN4_d N_X_IX433.N$4_X_ix433.MN2_g
+ N_VSS_X_ix433.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX433.MP4 N_NX432_X_ix433.MP4_d N_X_IX433.N$4_X_ix433.MP4_g X_IX433.N$1
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX433.MP2 X_IX433.N$1 N_NX343_X_ix433.MP2_g N_VDD_X_ix433.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX393.MN1 N_X_IX393.N$4_X_ix393.MN1_d N_CONTROL[1]_X_ix393.MN1_g
+ N_VSS_X_ix393.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX393.MP1 N_X_IX393.N$4_X_ix393.MP1_d N_CONTROL[1]_X_ix393.MP1_g
+ N_VDD_X_ix393.MP1_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX393.MN4 N_NX392_X_ix393.MN4_d N_NX451_X_ix393.MN4_g N_VSS_X_ix393.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX393.MN2 N_NX392_X_ix393.MN4_d N_X_IX393.N$4_X_ix393.MN2_g
+ N_VSS_X_ix393.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX393.MP4 N_NX392_X_ix393.MP4_d N_X_IX393.N$4_X_ix393.MP4_g X_IX393.N$1
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX393.MP2 X_IX393.N$1 N_NX451_X_ix393.MP2_g N_VDD_X_ix393.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX353.MN1 N_X_IX353.N$4_X_ix353.MN1_d N_CONTROL[1]_X_ix353.MN1_g
+ N_VSS_X_ix353.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX353.MP1 N_X_IX353.N$4_X_ix353.MP1_d N_CONTROL[1]_X_ix353.MP1_g
+ N_VDD_X_ix353.MP1_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX353.MN4 N_NX352_X_ix353.MN4_d N_NX347_X_ix353.MN4_g N_VSS_X_ix353.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX353.MN2 N_NX352_X_ix353.MN4_d N_X_IX353.N$4_X_ix353.MN2_g
+ N_VSS_X_ix353.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX353.MP4 N_NX352_X_ix353.MP4_d N_X_IX353.N$4_X_ix353.MP4_g X_IX353.N$1
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX353.MP2 X_IX353.N$1 N_NX347_X_ix353.MP2_g N_VDD_X_ix353.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX313.MN1 N_X_IX313.N$4_X_ix313.MN1_d N_CONTROL[1]_X_ix313.MN1_g
+ N_VSS_X_ix313.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX313.MP1 N_X_IX313.N$4_X_ix313.MP1_d N_CONTROL[1]_X_ix313.MP1_g
+ N_VDD_X_ix313.MP1_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX313.MN4 N_NX312_X_ix313.MN4_d N_NX431_X_ix313.MN4_g N_VSS_X_ix313.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX313.MN2 N_NX312_X_ix313.MN4_d N_X_IX313.N$4_X_ix313.MN2_g
+ N_VSS_X_ix313.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX313.MP4 N_NX312_X_ix313.MP4_d N_X_IX313.N$4_X_ix313.MP4_g X_IX313.N$1
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX313.MP2 X_IX313.N$1 N_NX431_X_ix313.MP2_g N_VDD_X_ix313.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX273.MN1 N_X_IX273.N$4_X_ix273.MN1_d N_CONTROL[1]_X_ix273.MN1_g
+ N_VSS_X_ix273.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX273.MP1 N_X_IX273.N$4_X_ix273.MP1_d N_CONTROL[1]_X_ix273.MP1_g
+ N_VDD_X_ix273.MP1_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX273.MN4 N_NX272_X_ix273.MN4_d N_NX351_X_ix273.MN4_g N_VSS_X_ix273.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX273.MN2 N_NX272_X_ix273.MN4_d N_X_IX273.N$4_X_ix273.MN2_g
+ N_VSS_X_ix273.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX273.MP4 N_NX272_X_ix273.MP4_d N_X_IX273.N$4_X_ix273.MP4_g X_IX273.N$1
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX273.MP2 X_IX273.N$1 N_NX351_X_ix273.MP2_g N_VDD_X_ix273.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX233.MN1 N_X_IX233.N$4_X_ix233.MN1_d N_CONTROL[1]_X_ix233.MN1_g
+ N_VSS_X_ix233.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX233.MP1 N_X_IX233.N$4_X_ix233.MP1_d N_CONTROL[1]_X_ix233.MP1_g
+ N_VDD_X_ix233.MP1_s N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX233.MN4 N_NX232_X_ix233.MN4_d N_NX411_X_ix233.MN4_g N_VSS_X_ix233.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX233.MN2 N_NX232_X_ix233.MN4_d N_X_IX233.N$4_X_ix233.MN2_g
+ N_VSS_X_ix233.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX233.MP4 N_NX232_X_ix233.MP4_d N_X_IX233.N$4_X_ix233.MP4_g X_IX233.N$1
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX233.MP2 X_IX233.N$1 N_NX411_X_ix233.MP2_g N_VDD_X_ix233.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX193.MN1 N_X_IX193.N$4_X_ix193.MN1_d N_CONTROL[1]_X_ix193.MN1_g
+ N_VSS_X_ix193.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX193.MP1 N_X_IX193.N$4_X_ix193.MP1_d N_CONTROL[1]_X_ix193.MP1_g
+ N_VDD_X_ix193.MP1_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX193.MN4 N_NX192_X_ix193.MN4_d N_NX355_X_ix193.MN4_g N_VSS_X_ix193.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX193.MN2 N_NX192_X_ix193.MN4_d N_X_IX193.N$4_X_ix193.MN2_g
+ N_VSS_X_ix193.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX193.MP4 N_NX192_X_ix193.MP4_d N_X_IX193.N$4_X_ix193.MP4_g X_IX193.N$1
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX193.MP2 X_IX193.N$1 N_NX355_X_ix193.MP2_g N_VDD_X_ix193.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX153.MN1 N_X_IX153.N$4_X_ix153.MN1_d N_CONTROL[1]_X_ix153.MN1_g
+ N_VSS_X_ix153.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX153.MP1 N_X_IX153.N$4_X_ix153.MP1_d N_CONTROL[1]_X_ix153.MP1_g
+ N_VDD_X_ix153.MP1_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX153.MN4 N_NX152_X_ix153.MN4_d N_NX391_X_ix153.MN4_g N_VSS_X_ix153.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX153.MN2 N_NX152_X_ix153.MN4_d N_X_IX153.N$4_X_ix153.MN2_g
+ N_VSS_X_ix153.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX153.MP4 N_NX152_X_ix153.MP4_d N_X_IX153.N$4_X_ix153.MP4_g X_IX153.N$1
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX153.MP2 X_IX153.N$1 N_NX391_X_ix153.MP2_g N_VDD_X_ix153.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX113.MN1 N_X_IX113.N$4_X_ix113.MN1_d N_CONTROL[1]_X_ix113.MN1_g
+ N_VSS_X_ix113.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX113.MP1 N_X_IX113.N$4_X_ix113.MP1_d N_CONTROL[1]_X_ix113.MP1_g
+ N_VDD_X_ix113.MP1_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX113.MN4 N_NX112_X_ix113.MN4_d N_NX359_X_ix113.MN4_g N_VSS_X_ix113.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX113.MN2 N_NX112_X_ix113.MN4_d N_X_IX113.N$4_X_ix113.MN2_g
+ N_VSS_X_ix113.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX113.MP4 N_NX112_X_ix113.MP4_d N_X_IX113.N$4_X_ix113.MP4_g X_IX113.N$1
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX113.MP2 X_IX113.N$1 N_NX359_X_ix113.MP2_g N_VDD_X_ix113.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX534.MN1 N_X_IX534.N$4_X_ix534.MN1_d N_CONTROL[0]_X_ix534.MN1_g
+ N_VSS_X_ix534.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX534.MP1 N_X_IX534.N$4_X_ix534.MP1_d N_CONTROL[0]_X_ix534.MP1_g
+ N_VDD_X_ix534.MP1_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX534.MN4 N_NX48_X_ix534.MN4_d N_CONTROL[1]_X_ix534.MN4_g N_VSS_X_ix534.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX534.MN2 N_NX48_X_ix534.MN4_d N_X_IX534.N$4_X_ix534.MN2_g
+ N_VSS_X_ix534.MN2_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX534.MP4 N_NX48_X_ix534.MP4_d N_X_IX534.N$4_X_ix534.MP4_g X_IX534.N$1
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX534.MP2 X_IX534.N$1 N_CONTROL[1]_X_ix534.MP2_g N_VDD_X_ix534.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX651.MP5 N_X_IX651.N$9_X_ix651.MP4_d N_NX331_X_ix651.MP5_g
+ N_VDD_X_ix651.MP5_s N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX651.MP4 N_X_IX651.N$9_X_ix651.MP4_d N_NX721_X_ix651.MP4_g
+ N_VDD_X_ix651.MP4_s N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX651.MN4 N_X_IX651.N$9_X_ix651.MN4_d N_NX721_X_ix651.MN4_g X_IX651.N$8
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX651.MN3 X_IX651.N$3 N_X_IX651.N$9_X_ix651.MN3_g N_VSS_X_ix651.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX651.MN2 N_CB_X_ix651.MN2_d N_NX331_X_ix651.MN2_g X_IX651.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX651.MN1 N_CB_X_ix651.MN2_d N_NX721_X_ix651.MN1_g X_IX651.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX651.MP3 N_CB_X_ix651.MP3_d N_NX331_X_ix651.MP3_g X_IX651.N$1
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX651.MP2 N_CB_X_ix651.MP3_d N_X_IX651.N$9_X_ix651.MP2_g N_VDD_X_ix651.MP2_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX651.MP1 X_IX651.N$1 N_NX721_X_ix651.MP1_g N_VDD_X_ix651.MP5_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX651.MN5 X_IX651.N$8 N_NX331_X_ix651.MN5_g N_VSS_X_ix651.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX722.MP1 N_NX723_X_ix722.MP1_d N_NX4_X_ix722.MP1_g N_VDD_X_ix722.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.54e-06 M=1
mX_IX722.MN1 N_NX723_X_ix722.MN1_d N_NX4_X_ix722.MN1_g N_VSS_X_ix722.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX720.MP1 N_NX721_X_ix720.MP1_d N_NX4_X_ix720.MP1_g N_VDD_X_ix720.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.54e-06 M=1
mX_IX720.MN1 N_NX721_X_ix720.MN1_d N_NX4_X_ix720.MN1_g N_VSS_X_ix720.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX710.MP1 N_NX711_X_ix710.MP1_d N_CONTROL[1]_X_ix710.MP1_g
+ N_VDD_X_ix710.MP1_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.54e-06 M=1
mX_IX710.MN1 N_NX711_X_ix710.MN1_d N_CONTROL[1]_X_ix710.MN1_g
+ N_VSS_X_ix710.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX708.MP1 N_NX709_X_ix708.MP1_d N_CONTROL[1]_X_ix708.MP1_g
+ N_VDD_X_ix708.MP1_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.54e-06 M=1
mX_IX708.MN1 N_NX709_X_ix708.MN1_d N_CONTROL[1]_X_ix708.MN1_g
+ N_VSS_X_ix708.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX706.MP1 N_NX707_X_ix706.MP1_d N_CONTROL[1]_X_ix706.MP1_g
+ N_VDD_X_ix706.MP1_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.54e-06 M=1
mX_IX706.MN1 N_NX707_X_ix706.MN1_d N_CONTROL[1]_X_ix706.MN1_g
+ N_VSS_X_ix706.MN1_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX540.MP3 N_NX539_X_ix540.MP3_d N_NX18_X_ix540.MP3_g N_VDD_X_ix540.MP3_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX540.MN2 N_NX539_X_ix540.MN2_d N_NX52_X_ix540.MN2_g X_IX540.N$4
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX540.MN1 X_IX540.N$5 N_NX18_X_ix540.MN1_g N_VSS_X_ix540.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX540.MN3 X_IX540.N$4 N_CONTROL[1]_X_ix540.MN3_g X_IX540.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX540.MP2 N_NX539_X_ix540.MP2_d N_CONTROL[1]_X_ix540.MP2_g
+ N_VDD_X_ix540.MP3_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX540.MP1 N_NX539_X_ix540.MP2_d N_NX52_X_ix540.MP1_g N_VDD_X_ix540.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX496.MP1 N_NX495_X_ix496.MP1_d N_NX572_X_ix496.MP1_g N_VDD_X_ix496.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX496.MN1 N_NX495_X_ix496.MN1_d N_NX572_X_ix496.MN1_g N_VSS_X_ix496.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX510.MP1 N_NX509_X_ix510.MP1_d N_NX612_X_ix510.MP1_g N_VDD_X_ix510.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX510.MN1 N_NX509_X_ix510.MN1_d N_NX612_X_ix510.MN1_g N_VSS_X_ix510.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX476.MP1 N_NX475_X_ix476.MP1_d N_NX492_X_ix476.MP1_g N_VDD_X_ix476.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX476.MN1 N_NX475_X_ix476.MN1_d N_NX492_X_ix476.MN1_g N_VSS_X_ix476.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX490.MP1 N_NX489_X_ix490.MP1_d N_NX532_X_ix490.MP1_g N_VDD_X_ix490.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX490.MN1 N_NX489_X_ix490.MN1_d N_NX532_X_ix490.MN1_g N_VSS_X_ix490.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX456.MP1 N_NX455_X_ix456.MP1_d N_NX412_X_ix456.MP1_g N_VDD_X_ix456.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX456.MN1 N_NX455_X_ix456.MN1_d N_NX412_X_ix456.MN1_g N_VSS_X_ix456.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX378.MP1 N_NX377_X_ix378.MP1_d N_NX18_X_ix378.MP1_g N_VDD_X_ix378.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX378.MN1 N_NX377_X_ix378.MN1_d N_NX18_X_ix378.MN1_g N_VSS_X_ix378.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX265.MP1 N_NX264_X_ix265.MP1_d N_NX431_X_ix265.MP1_g N_VDD_X_ix265.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX265.MN1 N_NX264_X_ix265.MN1_d N_NX431_X_ix265.MN1_g N_VSS_X_ix265.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX622.MN1 N_NX621_X_ix622.MN2_d N_NX360_X_ix622.MN1_g X_IX622.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX622.MP3 N_NX621_X_ix622.MP3_d N_A[8]_X_ix622.MP3_g N_VDD_X_ix622.MP3_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX622.MP2 N_NX621_X_ix622.MP3_d N_NX719_X_ix622.MP2_g X_IX622.N$6
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX622.MP1 X_IX622.N$6 N_NX360_X_ix622.MP1_g N_VDD_X_ix622.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX622.MN2 N_NX621_X_ix622.MN2_d N_NX719_X_ix622.MN2_g X_IX622.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX622.MN3 X_IX622.N$7 N_A[8]_X_ix622.MN3_g N_VSS_X_ix622.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX470.MP1 N_NX469_X_ix470.MP1_d N_NX452_X_ix470.MP1_g N_VDD_X_ix470.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX470.MN1 N_NX469_X_ix470.MN1_d N_NX452_X_ix470.MN1_g N_VSS_X_ix470.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX436.MP1 N_NX435_X_ix436.MP1_d N_NX332_X_ix436.MP1_g N_VDD_X_ix436.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX436.MN1 N_NX435_X_ix436.MN1_d N_NX332_X_ix436.MN1_g N_VSS_X_ix436.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX450.MP1 N_NX449_X_ix450.MP1_d N_NX372_X_ix450.MP1_g N_VDD_X_ix450.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX450.MN1 N_NX449_X_ix450.MN1_d N_NX372_X_ix450.MN1_g N_VSS_X_ix450.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX416.MP1 N_NX415_X_ix416.MP1_d N_NX252_X_ix416.MP1_g N_VDD_X_ix416.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX416.MN1 N_NX415_X_ix416.MN1_d N_NX252_X_ix416.MN1_g N_VSS_X_ix416.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX430.MP1 N_NX429_X_ix430.MP1_d N_NX292_X_ix430.MP1_g N_VDD_X_ix430.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX430.MN1 N_NX429_X_ix430.MN1_d N_NX292_X_ix430.MN1_g N_VSS_X_ix430.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX396.MP1 N_NX395_X_ix396.MP1_d N_NX172_X_ix396.MP1_g N_VDD_X_ix396.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX396.MN1 N_NX395_X_ix396.MN1_d N_NX172_X_ix396.MN1_g N_VSS_X_ix396.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX410.MP1 N_NX409_X_ix410.MP1_d N_NX212_X_ix410.MP1_g N_VDD_X_ix410.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX410.MN1 N_NX409_X_ix410.MN1_d N_NX212_X_ix410.MN1_g N_VSS_X_ix410.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX370.MP1 N_NX369_X_ix370.MP1_d N_NX92_X_ix370.MP1_g N_VDD_X_ix370.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX370.MN1 N_NX369_X_ix370.MN1_d N_NX92_X_ix370.MN1_g N_VSS_X_ix370.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX390.MP1 N_NX389_X_ix390.MP1_d N_NX132_X_ix390.MP1_g N_VDD_X_ix390.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX390.MN1 N_NX389_X_ix390.MN1_d N_NX132_X_ix390.MN1_g N_VSS_X_ix390.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX65.MP1 N_NX64_X_ix65.MP1_d N_NX359_X_ix65.MP1_g N_VDD_X_ix65.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX65.MN1 N_NX64_X_ix65.MN1_d N_NX359_X_ix65.MN1_g N_VSS_X_ix65.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX105.MP1 N_NX104_X_ix105.MP1_d N_NX391_X_ix105.MP1_g N_VDD_X_ix105.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX105.MN1 N_NX104_X_ix105.MN1_d N_NX391_X_ix105.MN1_g N_VSS_X_ix105.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX145.MP1 N_NX144_X_ix145.MP1_d N_NX355_X_ix145.MP1_g N_VDD_X_ix145.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX145.MN1 N_NX144_X_ix145.MN1_d N_NX355_X_ix145.MN1_g N_VSS_X_ix145.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX185.MP1 N_NX184_X_ix185.MP1_d N_NX411_X_ix185.MP1_g N_VDD_X_ix185.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX185.MN1 N_NX184_X_ix185.MN1_d N_NX411_X_ix185.MN1_g N_VSS_X_ix185.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX225.MP1 N_NX224_X_ix225.MP1_d N_NX351_X_ix225.MP1_g N_VDD_X_ix225.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX225.MN1 N_NX224_X_ix225.MN1_d N_NX351_X_ix225.MN1_g N_VSS_X_ix225.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX139.MP1 N_NX138_X_ix139.MP2_d N_NX389_X_ix139.MP1_g N_VDD_X_ix139.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX139.MN1 N_NX138_X_ix139.MN1_d N_NX389_X_ix139.MN1_g X_IX139.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX139.MN2 X_IX139.N$5 N_NX391_X_ix139.MN2_g N_VSS_X_ix139.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX139.MP2 N_NX138_X_ix139.MP2_d N_NX391_X_ix139.MP2_g N_VDD_X_ix139.MP2_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX305.MP1 N_NX304_X_ix305.MP1_d N_NX347_X_ix305.MP1_g N_VDD_X_ix305.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX305.MN1 N_NX304_X_ix305.MN1_d N_NX347_X_ix305.MN1_g N_VSS_X_ix305.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX345.MP1 N_NX344_X_ix345.MP1_d N_NX451_X_ix345.MP1_g N_VDD_X_ix345.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX345.MN1 N_NX344_X_ix345.MN1_d N_NX451_X_ix345.MN1_g N_VSS_X_ix345.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX385.MP1 N_NX384_X_ix385.MP1_d N_NX343_X_ix385.MP1_g N_VDD_X_ix385.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX385.MN1 N_NX384_X_ix385.MN1_d N_NX343_X_ix385.MN1_g N_VSS_X_ix385.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX425.MP1 N_NX424_X_ix425.MP1_d N_NX471_X_ix425.MP1_g N_VDD_X_ix425.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX425.MN1 N_NX424_X_ix425.MN1_d N_NX471_X_ix425.MN1_g N_VSS_X_ix425.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX465.MP1 N_NX464_X_ix465.MP1_d N_NX339_X_ix465.MP1_g N_VDD_X_ix465.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX465.MN1 N_NX464_X_ix465.MN1_d N_NX339_X_ix465.MN1_g N_VSS_X_ix465.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX505.MP1 N_NX504_X_ix505.MP1_d N_NX491_X_ix505.MP1_g N_VDD_X_ix505.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX505.MN1 N_NX504_X_ix505.MN1_d N_NX491_X_ix505.MN1_g N_VSS_X_ix505.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX545.MP1 N_NX544_X_ix545.MP1_d N_NX335_X_ix545.MP1_g N_VDD_X_ix545.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX545.MN1 N_NX544_X_ix545.MN1_d N_NX335_X_ix545.MN1_g N_VSS_X_ix545.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX585.MP1 N_NX584_X_ix585.MP1_d N_NX511_X_ix585.MP1_g N_VDD_X_ix585.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX585.MN1 N_NX584_X_ix585.MN1_d N_NX511_X_ix585.MN1_g N_VSS_X_ix585.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX692.MP1 N_NX691_X_ix692.MP1_d N_A[15]_X_ix692.MP1_g N_VDD_X_ix692.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX692.MN1 N_NX691_X_ix692.MN1_d N_A[15]_X_ix692.MN1_g N_VSS_X_ix692.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX528.MP3 N_NX527_X_ix528.MP3_d N_NX52_X_ix528.MP3_g X_IX528.N$3
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX528.MN2 N_NX527_X_ix528.MN2_d N_A[1]_X_ix528.MN2_g N_VSS_X_ix528.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX528.MN1 N_NX527_X_ix528.MN2_d N_NX52_X_ix528.MN1_g N_VSS_X_ix528.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX528.MP2 X_IX528.N$3 N_A[1]_X_ix528.MP2_g X_IX528.N$1 N_VDD_X_ix410.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX528.MP1 X_IX528.N$1 N_NX18_X_ix528.MP1_g N_VDD_X_ix528.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX528.MN3 N_NX527_X_ix528.MN3_d N_NX18_X_ix528.MN3_g N_VSS_X_ix528.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX546.MP3 N_NX545_X_ix546.MP3_d N_NX92_X_ix546.MP3_g X_IX546.N$3
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX546.MN2 N_NX545_X_ix546.MN2_d N_A[2]_X_ix546.MN2_g N_VSS_X_ix546.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX546.MN1 N_NX545_X_ix546.MN2_d N_NX92_X_ix546.MN1_g N_VSS_X_ix546.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX546.MP2 X_IX546.N$3 N_A[2]_X_ix546.MP2_g X_IX546.N$1 N_VDD_X_ix410.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX546.MP1 X_IX546.N$1 N_NX64_X_ix546.MP1_g N_VDD_X_ix546.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX546.MN3 N_NX545_X_ix546.MN3_d N_NX64_X_ix546.MN3_g N_VSS_X_ix546.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX558.MP3 N_NX557_X_ix558.MP3_d N_NX132_X_ix558.MP3_g X_IX558.N$3
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX558.MN2 N_NX557_X_ix558.MN2_d N_A[3]_X_ix558.MN2_g N_VSS_X_ix558.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX558.MN1 N_NX557_X_ix558.MN2_d N_NX132_X_ix558.MN1_g N_VSS_X_ix558.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX558.MP2 X_IX558.N$3 N_A[3]_X_ix558.MP2_g X_IX558.N$1 N_VDD_X_ix390.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX558.MP1 X_IX558.N$1 N_NX104_X_ix558.MP1_g N_VDD_X_ix558.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX558.MN3 N_NX557_X_ix558.MN3_d N_NX104_X_ix558.MN3_g N_VSS_X_ix558.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX570.MP3 N_NX569_X_ix570.MP3_d N_NX172_X_ix570.MP3_g X_IX570.N$3
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX570.MN2 N_NX569_X_ix570.MN2_d N_A[4]_X_ix570.MN2_g N_VSS_X_ix570.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX570.MN1 N_NX569_X_ix570.MN2_d N_NX172_X_ix570.MN1_g N_VSS_X_ix570.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX570.MP2 X_IX570.N$3 N_A[4]_X_ix570.MP2_g X_IX570.N$1 N_VDD_X_ix560.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX570.MP1 X_IX570.N$1 N_NX144_X_ix570.MP1_g N_VDD_X_ix570.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX570.MN3 N_NX569_X_ix570.MN3_d N_NX144_X_ix570.MN3_g N_VSS_X_ix570.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX582.MP3 N_NX581_X_ix582.MP3_d N_NX212_X_ix582.MP3_g X_IX582.N$3
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX582.MN2 N_NX581_X_ix582.MN2_d N_A[5]_X_ix582.MN2_g N_VSS_X_ix582.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX582.MN1 N_NX581_X_ix582.MN2_d N_NX212_X_ix582.MN1_g N_VSS_X_ix582.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX582.MP2 X_IX582.N$3 N_A[5]_X_ix582.MP2_g X_IX582.N$1 N_VDD_X_ix560.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX582.MP1 X_IX582.N$1 N_NX184_X_ix582.MP1_g N_VDD_X_ix582.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX582.MN3 N_NX581_X_ix582.MN3_d N_NX184_X_ix582.MN3_g N_VSS_X_ix582.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX594.MP3 N_NX593_X_ix594.MP3_d N_NX252_X_ix594.MP3_g X_IX594.N$3
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX594.MN2 N_NX593_X_ix594.MN2_d N_A[6]_X_ix594.MN2_g N_VSS_X_ix594.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX594.MN1 N_NX593_X_ix594.MN2_d N_NX252_X_ix594.MN1_g N_VSS_X_ix594.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX594.MP2 X_IX594.N$3 N_A[6]_X_ix594.MP2_g X_IX594.N$1 N_VDD_X_ix390.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX594.MP1 X_IX594.N$1 N_NX224_X_ix594.MP1_g N_VDD_X_ix594.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX594.MN3 N_NX593_X_ix594.MN3_d N_NX224_X_ix594.MN3_g N_VSS_X_ix594.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX606.MP3 N_NX605_X_ix606.MP3_d N_NX292_X_ix606.MP3_g X_IX606.N$3
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX606.MN2 N_NX605_X_ix606.MN2_d N_A[7]_X_ix606.MN2_g N_VSS_X_ix606.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX606.MN1 N_NX605_X_ix606.MN2_d N_NX292_X_ix606.MN1_g N_VSS_X_ix606.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX606.MP2 X_IX606.N$3 N_A[7]_X_ix606.MP2_g X_IX606.N$1 N_VDD_X_ix456.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX606.MP1 X_IX606.N$1 N_NX264_X_ix606.MP1_g N_VDD_X_ix606.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX606.MN3 N_NX605_X_ix606.MN3_d N_NX264_X_ix606.MN3_g N_VSS_X_ix606.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX618.MP3 N_NX617_X_ix618.MP3_d N_NX332_X_ix618.MP3_g X_IX618.N$3
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX618.MN2 N_NX617_X_ix618.MN2_d N_A[8]_X_ix618.MN2_g N_VSS_X_ix618.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX618.MN1 N_NX617_X_ix618.MN2_d N_NX332_X_ix618.MN1_g N_VSS_X_ix618.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX618.MP2 X_IX618.N$3 N_A[8]_X_ix618.MP2_g X_IX618.N$1 N_VDD_X_ix632.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX618.MP1 X_IX618.N$1 N_NX304_X_ix618.MP1_g N_VDD_X_ix618.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX618.MN3 N_NX617_X_ix618.MN3_d N_NX304_X_ix618.MN3_g N_VSS_X_ix618.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX630.MP3 N_NX629_X_ix630.MP3_d N_NX372_X_ix630.MP3_g X_IX630.N$3
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX630.MN2 N_NX629_X_ix630.MN2_d N_A[9]_X_ix630.MN2_g N_VSS_X_ix630.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX630.MN1 N_NX629_X_ix630.MN2_d N_NX372_X_ix630.MN1_g N_VSS_X_ix630.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX630.MP2 X_IX630.N$3 N_A[9]_X_ix630.MP2_g X_IX630.N$1 N_VDD_X_ix385.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX630.MP1 X_IX630.N$1 N_NX344_X_ix630.MP1_g N_VDD_X_ix630.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX630.MN3 N_NX629_X_ix630.MN3_d N_NX344_X_ix630.MN3_g N_VSS_X_ix630.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX640.MP3 N_NX639_X_ix640.MP3_d N_NX412_X_ix640.MP3_g X_IX640.N$3
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX640.MN2 N_NX639_X_ix640.MN2_d N_A[10]_X_ix640.MN2_g N_VSS_X_ix640.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX640.MN1 N_NX639_X_ix640.MN2_d N_NX412_X_ix640.MN1_g N_VSS_X_ix640.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX640.MP2 X_IX640.N$3 N_A[10]_X_ix640.MP2_g X_IX640.N$1 N_VDD_X_ix632.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX640.MP1 X_IX640.N$1 N_NX384_X_ix640.MP1_g N_VDD_X_ix640.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX640.MN3 N_NX639_X_ix640.MN3_d N_NX384_X_ix640.MN3_g N_VSS_X_ix640.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX652.MP3 N_NX651_X_ix652.MP3_d N_NX452_X_ix652.MP3_g X_IX652.N$3
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX652.MN2 N_NX651_X_ix652.MN2_d N_A[11]_X_ix652.MN2_g N_VSS_X_ix652.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX652.MN1 N_NX651_X_ix652.MN2_d N_NX452_X_ix652.MN1_g N_VSS_X_ix652.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX652.MP2 X_IX652.N$3 N_A[11]_X_ix652.MP2_g X_IX652.N$1 N_VDD_X_ix642.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX652.MP1 X_IX652.N$1 N_NX424_X_ix652.MP1_g N_VDD_X_ix652.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX652.MN3 N_NX651_X_ix652.MN3_d N_NX424_X_ix652.MN3_g N_VSS_X_ix652.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX661.MP3 N_NX660_X_ix661.MP3_d N_NX492_X_ix661.MP3_g X_IX661.N$3
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX661.MN2 N_NX660_X_ix661.MN2_d N_A[12]_X_ix661.MN2_g N_VSS_X_ix661.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX661.MN1 N_NX660_X_ix661.MN2_d N_NX492_X_ix661.MN1_g N_VSS_X_ix661.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX661.MP2 X_IX661.N$3 N_A[12]_X_ix661.MP2_g X_IX661.N$1 N_VDD_X_ix385.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX661.MP1 X_IX661.N$1 N_NX464_X_ix661.MP1_g N_VDD_X_ix661.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX661.MN3 N_NX660_X_ix661.MN3_d N_NX464_X_ix661.MN3_g N_VSS_X_ix661.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX670.MP3 N_NX669_X_ix670.MP3_d N_NX532_X_ix670.MP3_g X_IX670.N$3
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX670.MN2 N_NX669_X_ix670.MN2_d N_A[13]_X_ix670.MN2_g N_VSS_X_ix670.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX670.MN1 N_NX669_X_ix670.MN2_d N_NX532_X_ix670.MN1_g N_VSS_X_ix670.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX670.MP2 X_IX670.N$3 N_A[13]_X_ix670.MP2_g X_IX670.N$1 N_VDD_X_ix632.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX670.MP1 X_IX670.N$1 N_NX504_X_ix670.MP1_g N_VDD_X_ix670.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX670.MN3 N_NX669_X_ix670.MN3_d N_NX504_X_ix670.MN3_g N_VSS_X_ix670.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX679.MP3 N_NX678_X_ix679.MP3_d N_NX572_X_ix679.MP3_g X_IX679.N$3
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX679.MN2 N_NX678_X_ix679.MN2_d N_A[14]_X_ix679.MN2_g N_VSS_X_ix679.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX679.MN1 N_NX678_X_ix679.MN2_d N_NX572_X_ix679.MN1_g N_VSS_X_ix679.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX679.MP2 X_IX679.N$3 N_A[14]_X_ix679.MP2_g X_IX679.N$1 N_VDD_X_ix642.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX679.MP1 X_IX679.N$1 N_NX544_X_ix679.MP1_g N_VDD_X_ix679.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX679.MN3 N_NX678_X_ix679.MN3_d N_NX544_X_ix679.MN3_g N_VSS_X_ix679.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX688.MP3 N_NX687_X_ix688.MP3_d N_NX612_X_ix688.MP3_g X_IX688.N$3
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX688.MN2 N_NX687_X_ix688.MN2_d N_A[15]_X_ix688.MN2_g N_VSS_X_ix688.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX688.MN1 N_NX687_X_ix688.MN2_d N_NX612_X_ix688.MN1_g N_VSS_X_ix688.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX688.MP2 X_IX688.N$3 N_A[15]_X_ix688.MP2_g X_IX688.N$1 N_VDD_X_ix385.MP1_b
+ PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX688.MP1 X_IX688.N$1 N_NX584_X_ix688.MP1_g N_VDD_X_ix688.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.68e-06 M=1
mX_IX688.MN3 N_NX687_X_ix688.MN3_d N_NX584_X_ix688.MN3_g N_VSS_X_ix688.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=4.2e-07 M=1
mX_IX536.MN1 N_NX535_X_ix536.MN2_d N_NX80_X_ix536.MN1_g X_IX536.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX536.MP3 N_NX535_X_ix536.MP3_d N_A[1]_X_ix536.MP3_g N_VDD_X_ix536.MP3_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX536.MP2 N_NX535_X_ix536.MP3_d N_NX719_X_ix536.MP2_g X_IX536.N$6
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX536.MP1 X_IX536.N$6 N_NX80_X_ix536.MP1_g N_VDD_X_ix536.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX536.MN2 N_NX535_X_ix536.MN2_d N_NX719_X_ix536.MN2_g X_IX536.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX536.MN3 X_IX536.N$7 N_A[1]_X_ix536.MN3_g N_VSS_X_ix536.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX550.MN1 N_NX549_X_ix550.MN2_d N_NX120_X_ix550.MN1_g X_IX550.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX550.MP3 N_NX549_X_ix550.MP3_d N_A[2]_X_ix550.MP3_g N_VDD_X_ix550.MP3_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX550.MP2 N_NX549_X_ix550.MP3_d N_NX719_X_ix550.MP2_g X_IX550.N$6
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX550.MP1 X_IX550.N$6 N_NX120_X_ix550.MP1_g N_VDD_X_ix550.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX550.MN2 N_NX549_X_ix550.MN2_d N_NX719_X_ix550.MN2_g X_IX550.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX550.MN3 X_IX550.N$7 N_A[2]_X_ix550.MN3_g N_VSS_X_ix550.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX562.MN1 N_NX561_X_ix562.MN2_d N_NX160_X_ix562.MN1_g X_IX562.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX562.MP3 N_NX561_X_ix562.MP3_d N_A[3]_X_ix562.MP3_g N_VDD_X_ix562.MP3_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX562.MP2 N_NX561_X_ix562.MP3_d N_NX719_X_ix562.MP2_g X_IX562.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX562.MP1 X_IX562.N$6 N_NX160_X_ix562.MP1_g N_VDD_X_ix562.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX562.MN2 N_NX561_X_ix562.MN2_d N_NX719_X_ix562.MN2_g X_IX562.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX562.MN3 X_IX562.N$7 N_A[3]_X_ix562.MN3_g N_VSS_X_ix562.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX574.MN1 N_NX573_X_ix574.MN2_d N_NX200_X_ix574.MN1_g X_IX574.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX574.MP3 N_NX573_X_ix574.MP3_d N_A[4]_X_ix574.MP3_g N_VDD_X_ix574.MP3_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX574.MP2 N_NX573_X_ix574.MP3_d N_NX719_X_ix574.MP2_g X_IX574.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX574.MP1 X_IX574.N$6 N_NX200_X_ix574.MP1_g N_VDD_X_ix574.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX574.MN2 N_NX573_X_ix574.MN2_d N_NX719_X_ix574.MN2_g X_IX574.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX574.MN3 X_IX574.N$7 N_A[4]_X_ix574.MN3_g N_VSS_X_ix574.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX586.MN1 N_NX585_X_ix586.MN2_d N_NX240_X_ix586.MN1_g X_IX586.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX586.MP3 N_NX585_X_ix586.MP3_d N_A[5]_X_ix586.MP3_g N_VDD_X_ix586.MP3_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX586.MP2 N_NX585_X_ix586.MP3_d N_NX719_X_ix586.MP2_g X_IX586.N$6
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX586.MP1 X_IX586.N$6 N_NX240_X_ix586.MP1_g N_VDD_X_ix586.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX586.MN2 N_NX585_X_ix586.MN2_d N_NX719_X_ix586.MN2_g X_IX586.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX586.MN3 X_IX586.N$7 N_A[5]_X_ix586.MN3_g N_VSS_X_ix586.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX598.MN1 N_NX597_X_ix598.MN2_d N_NX280_X_ix598.MN1_g X_IX598.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX598.MP3 N_NX597_X_ix598.MP3_d N_A[6]_X_ix598.MP3_g N_VDD_X_ix598.MP3_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX598.MP2 N_NX597_X_ix598.MP3_d N_NX719_X_ix598.MP2_g X_IX598.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX598.MP1 X_IX598.N$6 N_NX280_X_ix598.MP1_g N_VDD_X_ix598.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX598.MN2 N_NX597_X_ix598.MN2_d N_NX719_X_ix598.MN2_g X_IX598.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX598.MN3 X_IX598.N$7 N_A[6]_X_ix598.MN3_g N_VSS_X_ix598.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX610.MN1 N_NX609_X_ix610.MN2_d N_NX320_X_ix610.MN1_g X_IX610.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX610.MP3 N_NX609_X_ix610.MP3_d N_A[7]_X_ix610.MP3_g N_VDD_X_ix610.MP3_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX610.MP2 N_NX609_X_ix610.MP3_d N_NX719_X_ix610.MP2_g X_IX610.N$6
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX610.MP1 X_IX610.N$6 N_NX320_X_ix610.MP1_g N_VDD_X_ix610.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX610.MN2 N_NX609_X_ix610.MN2_d N_NX719_X_ix610.MN2_g X_IX610.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX610.MN3 X_IX610.N$7 N_A[7]_X_ix610.MN3_g N_VSS_X_ix610.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX634.MN1 N_NX633_X_ix634.MN2_d N_NX400_X_ix634.MN1_g X_IX634.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX634.MP3 N_NX633_X_ix634.MP3_d N_A[9]_X_ix634.MP3_g N_VDD_X_ix634.MP3_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX634.MP2 N_NX633_X_ix634.MP3_d N_NX719_X_ix634.MP2_g X_IX634.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX634.MP1 X_IX634.N$6 N_NX400_X_ix634.MP1_g N_VDD_X_ix634.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX634.MN2 N_NX633_X_ix634.MN2_d N_NX719_X_ix634.MN2_g X_IX634.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX634.MN3 X_IX634.N$7 N_A[9]_X_ix634.MN3_g N_VSS_X_ix634.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX644.MN1 N_NX643_X_ix644.MN2_d N_NX440_X_ix644.MN1_g X_IX644.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX644.MP3 N_NX643_X_ix644.MP3_d N_A[10]_X_ix644.MP3_g N_VDD_X_ix644.MP3_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX644.MP2 N_NX643_X_ix644.MP3_d N_NX719_X_ix644.MP2_g X_IX644.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX644.MP1 X_IX644.N$6 N_NX440_X_ix644.MP1_g N_VDD_X_ix644.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX644.MN2 N_NX643_X_ix644.MN2_d N_NX719_X_ix644.MN2_g X_IX644.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX644.MN3 X_IX644.N$7 N_A[10]_X_ix644.MN3_g N_VSS_X_ix644.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX656.MN1 N_NX655_X_ix656.MN2_d N_NX480_X_ix656.MN1_g X_IX656.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX656.MP3 N_NX655_X_ix656.MP3_d N_A[11]_X_ix656.MP3_g N_VDD_X_ix656.MP3_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX656.MP2 N_NX655_X_ix656.MP3_d N_NX719_X_ix656.MP2_g X_IX656.N$6
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX656.MP1 X_IX656.N$6 N_NX480_X_ix656.MP1_g N_VDD_X_ix656.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX656.MN2 N_NX655_X_ix656.MN2_d N_NX719_X_ix656.MN2_g X_IX656.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX656.MN3 X_IX656.N$7 N_A[11]_X_ix656.MN3_g N_VSS_X_ix656.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX665.MN1 N_NX664_X_ix665.MN2_d N_NX520_X_ix665.MN1_g X_IX665.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX665.MP3 N_NX664_X_ix665.MP3_d N_A[12]_X_ix665.MP3_g N_VDD_X_ix665.MP3_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX665.MP2 N_NX664_X_ix665.MP3_d N_NX719_X_ix665.MP2_g X_IX665.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX665.MP1 X_IX665.N$6 N_NX520_X_ix665.MP1_g N_VDD_X_ix665.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX665.MN2 N_NX664_X_ix665.MN2_d N_NX719_X_ix665.MN2_g X_IX665.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX665.MN3 X_IX665.N$7 N_A[12]_X_ix665.MN3_g N_VSS_X_ix665.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX674.MN1 N_NX673_X_ix674.MN2_d N_NX560_X_ix674.MN1_g X_IX674.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX674.MP3 N_NX673_X_ix674.MP3_d N_A[13]_X_ix674.MP3_g N_VDD_X_ix674.MP3_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX674.MP2 N_NX673_X_ix674.MP3_d N_NX719_X_ix674.MP2_g X_IX674.N$6
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX674.MP1 X_IX674.N$6 N_NX560_X_ix674.MP1_g N_VDD_X_ix674.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX674.MN2 N_NX673_X_ix674.MN2_d N_NX719_X_ix674.MN2_g X_IX674.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX674.MN3 X_IX674.N$7 N_A[13]_X_ix674.MN3_g N_VSS_X_ix674.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX683.MN1 N_NX682_X_ix683.MN2_d N_NX600_X_ix683.MN1_g X_IX683.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX683.MP3 N_NX682_X_ix683.MP3_d N_A[14]_X_ix683.MP3_g N_VDD_X_ix683.MP3_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX683.MP2 N_NX682_X_ix683.MP3_d N_NX719_X_ix683.MP2_g X_IX683.N$6
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX683.MP1 X_IX683.N$6 N_NX600_X_ix683.MP1_g N_VDD_X_ix683.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX683.MN2 N_NX682_X_ix683.MN2_d N_NX719_X_ix683.MN2_g X_IX683.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX683.MN3 X_IX683.N$7 N_A[14]_X_ix683.MN3_g N_VSS_X_ix683.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX59.MP4 N_NX58_X_ix59.MP4_d N_X_IX59.N$5_X_ix59.MP4_g N_VDD_X_ix59.MP2_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX59.MN2 N_X_IX59.N$5_X_ix59.MN1_d N_NX52_X_ix59.MN2_g N_VSS_X_ix59.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX59.MN1 N_X_IX59.N$5_X_ix59.MN1_d N_NX18_X_ix59.MN1_g N_VSS_X_ix59.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX59.MP3 N_X_IX59.N$5_X_ix59.MP3_d N_NX18_X_ix59.MP3_g X_IX59.N$1
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX59.MP2 X_IX59.N$1 N_NX52_X_ix59.MP2_g N_VDD_X_ix59.MP2_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX59.MN3 N_NX58_X_ix59.MN3_d N_X_IX59.N$5_X_ix59.MN3_g N_VSS_X_ix59.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX25.MP4 N_NX24_X_ix25.MP4_d N_X_IX25.N$5_X_ix25.MP4_g N_VDD_X_ix25.MP2_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX25.MN2 N_X_IX25.N$5_X_ix25.MN1_d N_NX6_X_ix25.MN2_g N_VSS_X_ix25.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX25.MN1 N_X_IX25.N$5_X_ix25.MN1_d N_A[0]_X_ix25.MN1_g N_VSS_X_ix25.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX25.MP3 N_X_IX25.N$5_X_ix25.MP3_d N_A[0]_X_ix25.MP3_g X_IX25.N$1
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX25.MP2 X_IX25.N$1 N_NX6_X_ix25.MP2_g N_VDD_X_ix25.MP2_s N_VDD_X_ix410.MP1_b
+ PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX25.MN3 N_NX24_X_ix25.MN3_d N_X_IX25.N$5_X_ix25.MN3_g N_VSS_X_ix25.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX360.M_I$13 N_NX359_X_ix360.M_I$7_d N_NX58_X_ix360.M_I$13_g X_IX360.N$6
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX360.M_I$12 X_IX360.N$1 N_NX52_X_ix360.M_I$12_g N_VSS_X_ix360.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX360.M_I$11 N_NX359_X_ix360.M_I$11_d N_NX18_X_ix360.M_I$11_g X_IX360.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX360.M_I$14 N_NX359_X_ix360.M_I$11_d N_A[1]_X_ix360.M_I$14_g X_IX360.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX360.M_I$7 N_NX359_X_ix360.M_I$7_d N_A[1]_X_ix360.M_I$7_g X_IX360.N$6
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX360.M_I$6 X_IX360.N$6 N_NX52_X_ix360.M_I$6_g N_VDD_X_ix360.M_I$6_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX360.M_I$5 X_IX360.N$6 N_NX18_X_ix360.M_I$5_g N_VDD_X_ix360.M_I$6_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX360.M_I$4 X_IX360.N$2 N_NX58_X_ix360.M_I$4_g N_VSS_X_ix360.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX392.M_I$13 N_NX391_X_ix392.M_I$7_d N_NX98_X_ix392.M_I$13_g X_IX392.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX392.M_I$12 X_IX392.N$1 N_NX92_X_ix392.M_I$12_g N_VSS_X_ix392.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX392.M_I$11 N_NX391_X_ix392.M_I$11_d N_NX64_X_ix392.M_I$11_g X_IX392.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX392.M_I$14 N_NX391_X_ix392.M_I$11_d N_A[2]_X_ix392.M_I$14_g X_IX392.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX392.M_I$7 N_NX391_X_ix392.M_I$7_d N_A[2]_X_ix392.M_I$7_g X_IX392.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX392.M_I$6 X_IX392.N$6 N_NX92_X_ix392.M_I$6_g N_VDD_X_ix392.M_I$6_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX392.M_I$5 X_IX392.N$6 N_NX64_X_ix392.M_I$5_g N_VDD_X_ix392.M_I$6_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX392.M_I$4 X_IX392.N$2 N_NX98_X_ix392.M_I$4_g N_VSS_X_ix392.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX356.M_I$13 N_NX355_X_ix356.M_I$7_d N_NX138_X_ix356.M_I$13_g X_IX356.N$6
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX356.M_I$12 X_IX356.N$1 N_NX132_X_ix356.M_I$12_g N_VSS_X_ix356.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX356.M_I$11 N_NX355_X_ix356.M_I$11_d N_NX104_X_ix356.M_I$11_g X_IX356.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX356.M_I$14 N_NX355_X_ix356.M_I$11_d N_A[3]_X_ix356.M_I$14_g X_IX356.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX356.M_I$7 N_NX355_X_ix356.M_I$7_d N_A[3]_X_ix356.M_I$7_g X_IX356.N$6
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX356.M_I$6 X_IX356.N$6 N_NX132_X_ix356.M_I$6_g N_VDD_X_ix356.M_I$6_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX356.M_I$5 X_IX356.N$6 N_NX104_X_ix356.M_I$5_g N_VDD_X_ix356.M_I$6_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX356.M_I$4 X_IX356.N$2 N_NX138_X_ix356.M_I$4_g N_VSS_X_ix356.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX412.M_I$13 N_NX411_X_ix412.M_I$7_d N_NX178_X_ix412.M_I$13_g X_IX412.N$6
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX412.M_I$12 X_IX412.N$1 N_NX172_X_ix412.M_I$12_g N_VSS_X_ix412.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX412.M_I$11 N_NX411_X_ix412.M_I$11_d N_NX144_X_ix412.M_I$11_g X_IX412.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX412.M_I$14 N_NX411_X_ix412.M_I$11_d N_A[4]_X_ix412.M_I$14_g X_IX412.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX412.M_I$7 N_NX411_X_ix412.M_I$7_d N_A[4]_X_ix412.M_I$7_g X_IX412.N$6
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX412.M_I$6 X_IX412.N$6 N_NX172_X_ix412.M_I$6_g N_VDD_X_ix412.M_I$6_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX412.M_I$5 X_IX412.N$6 N_NX144_X_ix412.M_I$5_g N_VDD_X_ix412.M_I$6_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX412.M_I$4 X_IX412.N$2 N_NX178_X_ix412.M_I$4_g N_VSS_X_ix412.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX352.M_I$13 N_NX351_X_ix352.M_I$7_d N_NX218_X_ix352.M_I$13_g X_IX352.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX352.M_I$12 X_IX352.N$1 N_NX212_X_ix352.M_I$12_g N_VSS_X_ix352.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX352.M_I$11 N_NX351_X_ix352.M_I$11_d N_NX184_X_ix352.M_I$11_g X_IX352.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX352.M_I$14 N_NX351_X_ix352.M_I$11_d N_A[5]_X_ix352.M_I$14_g X_IX352.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX352.M_I$7 N_NX351_X_ix352.M_I$7_d N_A[5]_X_ix352.M_I$7_g X_IX352.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX352.M_I$6 X_IX352.N$6 N_NX212_X_ix352.M_I$6_g N_VDD_X_ix352.M_I$6_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX352.M_I$5 X_IX352.N$6 N_NX184_X_ix352.M_I$5_g N_VDD_X_ix352.M_I$6_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX352.M_I$4 X_IX352.N$2 N_NX218_X_ix352.M_I$4_g N_VSS_X_ix352.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX432.M_I$13 N_NX431_X_ix432.M_I$7_d N_NX258_X_ix432.M_I$13_g X_IX432.N$6
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX432.M_I$12 X_IX432.N$1 N_NX252_X_ix432.M_I$12_g N_VSS_X_ix432.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX432.M_I$11 N_NX431_X_ix432.M_I$11_d N_NX224_X_ix432.M_I$11_g X_IX432.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX432.M_I$14 N_NX431_X_ix432.M_I$11_d N_A[6]_X_ix432.M_I$14_g X_IX432.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX432.M_I$7 N_NX431_X_ix432.M_I$7_d N_A[6]_X_ix432.M_I$7_g X_IX432.N$6
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX432.M_I$6 X_IX432.N$6 N_NX252_X_ix432.M_I$6_g N_VDD_X_ix432.M_I$6_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX432.M_I$5 X_IX432.N$6 N_NX224_X_ix432.M_I$5_g N_VDD_X_ix432.M_I$6_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX432.M_I$4 X_IX432.N$2 N_NX258_X_ix432.M_I$4_g N_VSS_X_ix432.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX348.M_I$13 N_NX347_X_ix348.M_I$7_d N_NX298_X_ix348.M_I$13_g X_IX348.N$6
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX348.M_I$12 X_IX348.N$1 N_NX292_X_ix348.M_I$12_g N_VSS_X_ix348.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX348.M_I$11 N_NX347_X_ix348.M_I$11_d N_NX264_X_ix348.M_I$11_g X_IX348.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX348.M_I$14 N_NX347_X_ix348.M_I$11_d N_A[7]_X_ix348.M_I$14_g X_IX348.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX348.M_I$7 N_NX347_X_ix348.M_I$7_d N_A[7]_X_ix348.M_I$7_g X_IX348.N$6
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX348.M_I$6 X_IX348.N$6 N_NX292_X_ix348.M_I$6_g N_VDD_X_ix348.M_I$6_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX348.M_I$5 X_IX348.N$6 N_NX264_X_ix348.M_I$5_g N_VDD_X_ix348.M_I$6_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX348.M_I$4 X_IX348.N$2 N_NX298_X_ix348.M_I$4_g N_VSS_X_ix348.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX452.M_I$13 N_NX451_X_ix452.M_I$7_d N_NX338_X_ix452.M_I$13_g X_IX452.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX452.M_I$12 X_IX452.N$1 N_NX332_X_ix452.M_I$12_g N_VSS_X_ix452.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX452.M_I$11 N_NX451_X_ix452.M_I$11_d N_NX304_X_ix452.M_I$11_g X_IX452.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX452.M_I$14 N_NX451_X_ix452.M_I$11_d N_A[8]_X_ix452.M_I$14_g X_IX452.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX452.M_I$7 N_NX451_X_ix452.M_I$7_d N_A[8]_X_ix452.M_I$7_g X_IX452.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX452.M_I$6 X_IX452.N$6 N_NX332_X_ix452.M_I$6_g N_VDD_X_ix452.M_I$6_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX452.M_I$5 X_IX452.N$6 N_NX304_X_ix452.M_I$5_g N_VDD_X_ix452.M_I$6_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX452.M_I$4 X_IX452.N$2 N_NX338_X_ix452.M_I$4_g N_VSS_X_ix452.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX344.M_I$13 N_NX343_X_ix344.M_I$7_d N_NX378_X_ix344.M_I$13_g X_IX344.N$6
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX344.M_I$12 X_IX344.N$1 N_NX372_X_ix344.M_I$12_g N_VSS_X_ix344.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX344.M_I$11 N_NX343_X_ix344.M_I$11_d N_NX344_X_ix344.M_I$11_g X_IX344.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX344.M_I$14 N_NX343_X_ix344.M_I$11_d N_A[9]_X_ix344.M_I$14_g X_IX344.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX344.M_I$7 N_NX343_X_ix344.M_I$7_d N_A[9]_X_ix344.M_I$7_g X_IX344.N$6
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX344.M_I$6 X_IX344.N$6 N_NX372_X_ix344.M_I$6_g N_VDD_X_ix344.M_I$6_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX344.M_I$5 X_IX344.N$6 N_NX344_X_ix344.M_I$5_g N_VDD_X_ix344.M_I$6_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX344.M_I$4 X_IX344.N$2 N_NX378_X_ix344.M_I$4_g N_VSS_X_ix344.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX472.M_I$13 N_NX471_X_ix472.M_I$7_d N_NX418_X_ix472.M_I$13_g X_IX472.N$6
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX472.M_I$12 X_IX472.N$1 N_NX412_X_ix472.M_I$12_g N_VSS_X_ix472.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX472.M_I$11 N_NX471_X_ix472.M_I$11_d N_NX384_X_ix472.M_I$11_g X_IX472.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX472.M_I$14 N_NX471_X_ix472.M_I$11_d N_A[10]_X_ix472.M_I$14_g X_IX472.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX472.M_I$7 N_NX471_X_ix472.M_I$7_d N_A[10]_X_ix472.M_I$7_g X_IX472.N$6
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX472.M_I$6 X_IX472.N$6 N_NX412_X_ix472.M_I$6_g N_VDD_X_ix472.M_I$6_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX472.M_I$5 X_IX472.N$6 N_NX384_X_ix472.M_I$5_g N_VDD_X_ix472.M_I$6_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX472.M_I$4 X_IX472.N$2 N_NX418_X_ix472.M_I$4_g N_VSS_X_ix472.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX340.M_I$13 N_NX339_X_ix340.M_I$7_d N_NX458_X_ix340.M_I$13_g X_IX340.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX340.M_I$12 X_IX340.N$1 N_NX452_X_ix340.M_I$12_g N_VSS_X_ix340.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX340.M_I$11 N_NX339_X_ix340.M_I$11_d N_NX424_X_ix340.M_I$11_g X_IX340.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX340.M_I$14 N_NX339_X_ix340.M_I$11_d N_A[11]_X_ix340.M_I$14_g X_IX340.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX340.M_I$7 N_NX339_X_ix340.M_I$7_d N_A[11]_X_ix340.M_I$7_g X_IX340.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX340.M_I$6 X_IX340.N$6 N_NX452_X_ix340.M_I$6_g N_VDD_X_ix340.M_I$6_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX340.M_I$5 X_IX340.N$6 N_NX424_X_ix340.M_I$5_g N_VDD_X_ix340.M_I$6_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX340.M_I$4 X_IX340.N$2 N_NX458_X_ix340.M_I$4_g N_VSS_X_ix340.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX492.M_I$13 N_NX491_X_ix492.M_I$7_d N_NX498_X_ix492.M_I$13_g X_IX492.N$6
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX492.M_I$12 X_IX492.N$1 N_NX492_X_ix492.M_I$12_g N_VSS_X_ix492.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX492.M_I$11 N_NX491_X_ix492.M_I$11_d N_NX464_X_ix492.M_I$11_g X_IX492.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX492.M_I$14 N_NX491_X_ix492.M_I$11_d N_A[12]_X_ix492.M_I$14_g X_IX492.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX492.M_I$7 N_NX491_X_ix492.M_I$7_d N_A[12]_X_ix492.M_I$7_g X_IX492.N$6
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX492.M_I$6 X_IX492.N$6 N_NX492_X_ix492.M_I$6_g N_VDD_X_ix492.M_I$6_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX492.M_I$5 X_IX492.N$6 N_NX464_X_ix492.M_I$5_g N_VDD_X_ix492.M_I$6_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX492.M_I$4 X_IX492.N$2 N_NX498_X_ix492.M_I$4_g N_VSS_X_ix492.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX336.M_I$13 N_NX335_X_ix336.M_I$7_d N_NX538_X_ix336.M_I$13_g X_IX336.N$6
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX336.M_I$12 X_IX336.N$1 N_NX532_X_ix336.M_I$12_g N_VSS_X_ix336.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX336.M_I$11 N_NX335_X_ix336.M_I$11_d N_NX504_X_ix336.M_I$11_g X_IX336.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX336.M_I$14 N_NX335_X_ix336.M_I$11_d N_A[13]_X_ix336.M_I$14_g X_IX336.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX336.M_I$7 N_NX335_X_ix336.M_I$7_d N_A[13]_X_ix336.M_I$7_g X_IX336.N$6
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX336.M_I$6 X_IX336.N$6 N_NX532_X_ix336.M_I$6_g N_VDD_X_ix336.M_I$6_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX336.M_I$5 X_IX336.N$6 N_NX504_X_ix336.M_I$5_g N_VDD_X_ix336.M_I$6_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX336.M_I$4 X_IX336.N$2 N_NX538_X_ix336.M_I$4_g N_VSS_X_ix336.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX512.M_I$13 N_NX511_X_ix512.M_I$7_d N_NX578_X_ix512.M_I$13_g X_IX512.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX512.M_I$12 X_IX512.N$1 N_NX572_X_ix512.M_I$12_g N_VSS_X_ix512.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX512.M_I$11 N_NX511_X_ix512.M_I$11_d N_NX544_X_ix512.M_I$11_g X_IX512.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX512.M_I$14 N_NX511_X_ix512.M_I$11_d N_A[14]_X_ix512.M_I$14_g X_IX512.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX512.M_I$7 N_NX511_X_ix512.M_I$7_d N_A[14]_X_ix512.M_I$7_g X_IX512.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX512.M_I$6 X_IX512.N$6 N_NX572_X_ix512.M_I$6_g N_VDD_X_ix512.M_I$6_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX512.M_I$5 X_IX512.N$6 N_NX544_X_ix512.M_I$5_g N_VDD_X_ix512.M_I$6_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX512.M_I$4 X_IX512.N$2 N_NX578_X_ix512.M_I$4_g N_VSS_X_ix512.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX332.M_I$13 N_NX331_X_ix332.M_I$7_d N_NX618_X_ix332.M_I$13_g X_IX332.N$6
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX332.M_I$12 X_IX332.N$1 N_NX612_X_ix332.M_I$12_g N_VSS_X_ix332.M_I$12_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX332.M_I$11 N_NX331_X_ix332.M_I$11_d N_NX584_X_ix332.M_I$11_g X_IX332.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX332.M_I$14 N_NX331_X_ix332.M_I$11_d N_A[15]_X_ix332.M_I$14_g X_IX332.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX332.M_I$7 N_NX331_X_ix332.M_I$7_d N_A[15]_X_ix332.M_I$7_g X_IX332.N$6
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX332.M_I$6 X_IX332.N$6 N_NX612_X_ix332.M_I$6_g N_VDD_X_ix332.M_I$6_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX332.M_I$5 X_IX332.N$6 N_NX584_X_ix332.M_I$5_g N_VDD_X_ix332.M_I$6_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX332.M_I$4 X_IX332.N$2 N_NX618_X_ix332.M_I$4_g N_VSS_X_ix332.M_I$4_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX459.MP1 N_NX458_X_ix459.MP2_d N_NX469_X_ix459.MP1_g N_VDD_X_ix459.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX459.MN1 N_NX458_X_ix459.MN1_d N_NX469_X_ix459.MN1_g X_IX459.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX459.MN2 X_IX459.N$5 N_NX471_X_ix459.MN2_g N_VSS_X_ix459.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX459.MP2 N_NX458_X_ix459.MP2_d N_NX471_X_ix459.MP2_g N_VDD_X_ix459.MP2_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX339.MP1 N_NX338_X_ix339.MP2_d N_NX435_X_ix339.MP1_g N_VDD_X_ix339.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX339.MN1 N_NX338_X_ix339.MN1_d N_NX435_X_ix339.MN1_g X_IX339.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX339.MN2 X_IX339.N$5 N_NX347_X_ix339.MN2_g N_VSS_X_ix339.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX339.MP2 N_NX338_X_ix339.MP2_d N_NX347_X_ix339.MP2_g N_VDD_X_ix339.MP2_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX379.MP1 N_NX378_X_ix379.MP2_d N_NX449_X_ix379.MP1_g N_VDD_X_ix379.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX379.MN1 N_NX378_X_ix379.MN1_d N_NX449_X_ix379.MN1_g X_IX379.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX379.MN2 X_IX379.N$5 N_NX451_X_ix379.MN2_g N_VSS_X_ix379.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX379.MP2 N_NX378_X_ix379.MP2_d N_NX451_X_ix379.MP2_g N_VDD_X_ix379.MP2_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX259.MP1 N_NX258_X_ix259.MP2_d N_NX415_X_ix259.MP1_g N_VDD_X_ix259.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX259.MN1 N_NX258_X_ix259.MN1_d N_NX415_X_ix259.MN1_g X_IX259.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX259.MN2 X_IX259.N$5 N_NX351_X_ix259.MN2_g N_VSS_X_ix259.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX259.MP2 N_NX258_X_ix259.MP2_d N_NX351_X_ix259.MP2_g N_VDD_X_ix259.MP2_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX299.MP1 N_NX298_X_ix299.MP2_d N_NX429_X_ix299.MP1_g N_VDD_X_ix299.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX299.MN1 N_NX298_X_ix299.MN1_d N_NX429_X_ix299.MN1_g X_IX299.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX299.MN2 X_IX299.N$5 N_NX431_X_ix299.MN2_g N_VSS_X_ix299.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX299.MP2 N_NX298_X_ix299.MP2_d N_NX431_X_ix299.MP2_g N_VDD_X_ix299.MP2_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX179.MP1 N_NX178_X_ix179.MP2_d N_NX395_X_ix179.MP1_g N_VDD_X_ix179.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX179.MN1 N_NX178_X_ix179.MN1_d N_NX395_X_ix179.MN1_g X_IX179.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX179.MN2 X_IX179.N$5 N_NX355_X_ix179.MN2_g N_VSS_X_ix179.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX179.MP2 N_NX178_X_ix179.MP2_d N_NX355_X_ix179.MP2_g N_VDD_X_ix179.MP2_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX219.MP1 N_NX218_X_ix219.MP2_d N_NX409_X_ix219.MP1_g N_VDD_X_ix219.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX219.MN1 N_NX218_X_ix219.MN1_d N_NX409_X_ix219.MN1_g X_IX219.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX219.MN2 X_IX219.N$5 N_NX411_X_ix219.MN2_g N_VSS_X_ix219.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX219.MP2 N_NX218_X_ix219.MP2_d N_NX411_X_ix219.MP2_g N_VDD_X_ix219.MP2_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX99.MP1 N_NX98_X_ix99.MP2_d N_NX369_X_ix99.MP1_g N_VDD_X_ix99.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX99.MN1 N_NX98_X_ix99.MN1_d N_NX369_X_ix99.MN1_g X_IX99.N$5
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX99.MN2 X_IX99.N$5 N_NX359_X_ix99.MN2_g N_VSS_X_ix99.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX99.MP2 N_NX98_X_ix99.MP2_d N_NX359_X_ix99.MP2_g N_VDD_X_ix99.MP2_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX712.MP1 N_NX713_X_ix712.MP1_d N_NX48_X_ix712.MP1_g N_VDD_X_ix712.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.54e-06 M=1
mX_IX712.MN1 N_NX713_X_ix712.MN1_d N_NX48_X_ix712.MN1_g N_VSS_X_ix712.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX561.MN4 N_X_IX561.N$13_X_ix561.MN1_d N_NX532_X_ix561.MN4_g X_IX561.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX561.MP4 N_X_IX561.N$13_X_ix561.MP3_d N_NX552_X_ix561.MP4_g X_IX561.N$6
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX561.MN2 X_IX561.N$1 N_B[13]_X_ix561.MN2_g N_VSS_X_ix561.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX561.MN1 N_X_IX561.N$13_X_ix561.MN1_d N_NX711_X_ix561.MN1_g X_IX561.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX561.MP5 N_NX560_X_ix561.MP5_d N_X_IX561.N$13_X_ix561.MP5_g
+ N_VDD_X_ix561.MP1_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX561.MP3 N_X_IX561.N$13_X_ix561.MP3_d N_NX532_X_ix561.MP3_g X_IX561.N$6
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX561.MP2 X_IX561.N$6 N_B[13]_X_ix561.MP2_g N_VDD_X_ix561.MP2_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX561.MP1 X_IX561.N$6 N_NX711_X_ix561.MP1_g N_VDD_X_ix561.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX561.MN3 X_IX561.N$2 N_NX552_X_ix561.MN3_g N_VSS_X_ix561.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX561.MN5 N_NX560_X_ix561.MN5_d N_X_IX561.N$13_X_ix561.MN5_g
+ N_VSS_X_ix561.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX601.MN4 N_X_IX601.N$13_X_ix601.MN1_d N_NX572_X_ix601.MN4_g X_IX601.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX601.MP4 N_X_IX601.N$13_X_ix601.MP3_d N_NX592_X_ix601.MP4_g X_IX601.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX601.MN2 X_IX601.N$1 N_B[14]_X_ix601.MN2_g N_VSS_X_ix601.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX601.MN1 N_X_IX601.N$13_X_ix601.MN1_d N_NX711_X_ix601.MN1_g X_IX601.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX601.MP5 N_NX600_X_ix601.MP5_d N_X_IX601.N$13_X_ix601.MP5_g
+ N_VDD_X_ix601.MP1_s N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX601.MP3 N_X_IX601.N$13_X_ix601.MP3_d N_NX572_X_ix601.MP3_g X_IX601.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX601.MP2 X_IX601.N$6 N_B[14]_X_ix601.MP2_g N_VDD_X_ix601.MP2_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX601.MP1 X_IX601.N$6 N_NX711_X_ix601.MP1_g N_VDD_X_ix601.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX601.MN3 X_IX601.N$2 N_NX592_X_ix601.MN3_g N_VSS_X_ix601.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX601.MN5 N_NX600_X_ix601.MN5_d N_X_IX601.N$13_X_ix601.MN5_g
+ N_VSS_X_ix601.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX718.MP1 N_NX719_X_ix718.MP1_d N_NX713_X_ix718.MP1_g N_VDD_X_ix718.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX718.MN1 N_NX719_X_ix718.MN1_d N_NX713_X_ix718.MN1_g N_VSS_X_ix718.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX532.MP1 N_NX531_X_ix532.MP1_d N_B[1]_X_ix532.MP1_g N_VDD_X_ix532.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX532.MN1 N_NX531_X_ix532.MN1_d N_B[1]_X_ix532.MN1_g N_VSS_X_ix532.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX548.MP1 N_NX547_X_ix548.MP1_d N_B[2]_X_ix548.MP1_g N_VDD_X_ix548.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX548.MN1 N_NX547_X_ix548.MN1_d N_B[2]_X_ix548.MN1_g N_VSS_X_ix548.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX560.MP1 N_NX559_X_ix560.MP1_d N_B[3]_X_ix560.MP1_g N_VDD_X_ix560.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX560.MN1 N_NX559_X_ix560.MN1_d N_B[3]_X_ix560.MN1_g N_VSS_X_ix560.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX572.MP1 N_NX571_X_ix572.MP1_d N_B[4]_X_ix572.MP1_g N_VDD_X_ix572.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX572.MN1 N_NX571_X_ix572.MN1_d N_B[4]_X_ix572.MN1_g N_VSS_X_ix572.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX584.MP1 N_NX583_X_ix584.MP1_d N_B[5]_X_ix584.MP1_g N_VDD_X_ix584.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX584.MN1 N_NX583_X_ix584.MN1_d N_B[5]_X_ix584.MN1_g N_VSS_X_ix584.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX596.MP1 N_NX595_X_ix596.MP1_d N_B[6]_X_ix596.MP1_g N_VDD_X_ix596.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX596.MN1 N_NX595_X_ix596.MN1_d N_B[6]_X_ix596.MN1_g N_VSS_X_ix596.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX608.MP1 N_NX607_X_ix608.MP1_d N_B[7]_X_ix608.MP1_g N_VDD_X_ix608.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX608.MN1 N_NX607_X_ix608.MN1_d N_B[7]_X_ix608.MN1_g N_VSS_X_ix608.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX620.MP1 N_NX619_X_ix620.MP1_d N_B[8]_X_ix620.MP1_g N_VDD_X_ix620.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX620.MN1 N_NX619_X_ix620.MN1_d N_B[8]_X_ix620.MN1_g N_VSS_X_ix620.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX632.MP1 N_NX631_X_ix632.MP1_d N_B[9]_X_ix632.MP1_g N_VDD_X_ix632.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX632.MN1 N_NX631_X_ix632.MN1_d N_B[9]_X_ix632.MN1_g N_VSS_X_ix632.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX642.MP1 N_NX641_X_ix642.MP1_d N_B[10]_X_ix642.MP1_g N_VDD_X_ix642.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX642.MN1 N_NX641_X_ix642.MN1_d N_B[10]_X_ix642.MN1_g N_VSS_X_ix642.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX654.MP1 N_NX653_X_ix654.MP1_d N_B[11]_X_ix654.MP1_g N_VDD_X_ix654.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX654.MN1 N_NX653_X_ix654.MN1_d N_B[11]_X_ix654.MN1_g N_VSS_X_ix654.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX663.MP1 N_NX662_X_ix663.MP1_d N_B[12]_X_ix663.MP1_g N_VDD_X_ix663.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX663.MN1 N_NX662_X_ix663.MN1_d N_B[12]_X_ix663.MN1_g N_VSS_X_ix663.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX672.MP1 N_NX671_X_ix672.MP1_d N_B[13]_X_ix672.MP1_g N_VDD_X_ix672.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX672.MN1 N_NX671_X_ix672.MN1_d N_B[13]_X_ix672.MN1_g N_VSS_X_ix672.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX681.MP1 N_NX680_X_ix681.MP1_d N_B[14]_X_ix681.MP1_g N_VDD_X_ix681.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX681.MN1 N_NX680_X_ix681.MN1_d N_B[14]_X_ix681.MN1_g N_VSS_X_ix681.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX697.MP1 N_NX696_X_ix697.MP1_d N_B[15]_X_ix697.MP1_g N_VDD_X_ix697.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX697.MN1 N_NX696_X_ix697.MN1_d N_B[15]_X_ix697.MN1_g N_VSS_X_ix697.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX89.MP6 N_NBITOUT[1]_X_ix89.MP6_d N_NX535_X_ix89.MP6_g N_VDD_X_ix89.MP4_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX89.MP3 N_NBITOUT[1]_X_ix89.MP3_d N_NX64_X_ix89.MP3_g X_IX89.N$12
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX89.MN5 X_IX89.N$6 N_NX535_X_ix89.MN5_g N_VSS_X_ix89.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX89.MN4 X_IX89.N$10 N_NX713_X_ix89.MN4_g X_IX89.N$6 N_VSS_X_ix642.MN1_b NMOS
+ L=1.4e-07 W=1.19e-06 M=1
mX_IX89.MP5 N_NBITOUT[1]_X_ix89.MP3_d N_NX713_X_ix89.MP5_g X_IX89.N$4
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX89.MN3 X_IX89.N$10 N_NX531_X_ix89.MN3_g X_IX89.N$6 N_VSS_X_ix642.MN1_b NMOS
+ L=1.4e-07 W=1.19e-06 M=1
mX_IX89.MN2 N_NBITOUT[1]_X_ix89.MN2_d N_NX707_X_ix89.MN2_g X_IX89.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX89.MN1 N_NBITOUT[1]_X_ix89.MN1_d N_NX527_X_ix89.MN1_g X_IX89.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX89.MP4 X_IX89.N$4 N_NX531_X_ix89.MP4_g N_VDD_X_ix89.MP4_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX89.MP2 X_IX89.N$12 N_NX707_X_ix89.MP2_g X_IX89.N$5 N_VDD_X_ix390.MP1_b PMOS
+ L=1.4e-07 W=3.15e-06 M=1
mX_IX89.MP1 X_IX89.N$5 N_NX527_X_ix89.MP1_g N_VDD_X_ix89.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX89.MN6 N_NBITOUT[1]_X_ix89.MN2_d N_NX64_X_ix89.MN6_g X_IX89.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX7.MN5 X_IX7.N$6 N_NX723_X_ix7.MN5_g N_VSS_X_ix7.MN5_s N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX7.MN4 N_X_IX7.N$7_X_ix7.MN4_d N_B[0]_X_ix7.MN4_g X_IX7.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX7.MP4 N_X_IX7.N$7_X_ix7.MP3_d N_NX723_X_ix7.MP4_g N_VDD_X_ix7.MP4_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX7.MP3 N_X_IX7.N$7_X_ix7.MP3_d N_B[0]_X_ix7.MP3_g N_VDD_X_ix7.MP3_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX7.MP1 N_NX6_X_ix7.MP1_d N_X_IX7.N$4_X_ix7.MP1_g N_VDD_X_ix7.MP5_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX7.MN3 X_IX7.N$3 N_X_IX7.N$7_X_ix7.MN3_g N_VSS_X_ix7.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX7.MN2 N_X_IX7.N$4_X_ix7.MN2_d N_NX723_X_ix7.MN2_g X_IX7.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX7.MN1 N_X_IX7.N$4_X_ix7.MN2_d N_B[0]_X_ix7.MN1_g X_IX7.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX7.MP6 N_X_IX7.N$4_X_ix7.MP2_d N_NX723_X_ix7.MP6_g X_IX7.N$1
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX7.MP2 N_X_IX7.N$4_X_ix7.MP2_d N_X_IX7.N$7_X_ix7.MP2_g N_VDD_X_ix7.MP4_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX7.MP5 X_IX7.N$1 N_B[0]_X_ix7.MP5_g N_VDD_X_ix7.MP5_s N_VDD_X_ix410.MP1_b
+ PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX7.MN6 N_NX6_X_ix7.MN6_d N_X_IX7.N$4_X_ix7.MN6_g N_VSS_X_ix7.MN6_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX41.MN5 X_IX41.N$6 N_B[0]_X_ix41.MN5_g N_VSS_X_ix41.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX41.MN4 N_X_IX41.N$7_X_ix41.MN4_d N_A[0]_X_ix41.MN4_g X_IX41.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX41.MP4 N_X_IX41.N$7_X_ix41.MP3_d N_B[0]_X_ix41.MP4_g N_VDD_X_ix41.MP4_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX41.MP3 N_X_IX41.N$7_X_ix41.MP3_d N_A[0]_X_ix41.MP3_g N_VDD_X_ix41.MP3_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX41.MP1 N_NX40_X_ix41.MP1_d N_X_IX41.N$4_X_ix41.MP1_g N_VDD_X_ix41.MP5_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX41.MN3 X_IX41.N$3 N_X_IX41.N$7_X_ix41.MN3_g N_VSS_X_ix41.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX41.MN2 N_X_IX41.N$4_X_ix41.MN2_d N_B[0]_X_ix41.MN2_g X_IX41.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX41.MN1 N_X_IX41.N$4_X_ix41.MN2_d N_A[0]_X_ix41.MN1_g X_IX41.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX41.MP6 N_X_IX41.N$4_X_ix41.MP2_d N_B[0]_X_ix41.MP6_g X_IX41.N$1
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX41.MP2 N_X_IX41.N$4_X_ix41.MP2_d N_X_IX41.N$7_X_ix41.MP2_g
+ N_VDD_X_ix41.MP4_s N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX41.MP5 X_IX41.N$1 N_A[0]_X_ix41.MP5_g N_VDD_X_ix41.MP5_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX41.MN6 N_NX40_X_ix41.MN6_d N_X_IX41.N$4_X_ix41.MN6_g N_VSS_X_ix41.MN6_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX53.MN5 X_IX53.N$6 N_NX721_X_ix53.MN5_g N_VSS_X_ix53.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX53.MN4 N_X_IX53.N$7_X_ix53.MN4_d N_B[1]_X_ix53.MN4_g X_IX53.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX53.MP4 N_X_IX53.N$7_X_ix53.MP3_d N_NX721_X_ix53.MP4_g N_VDD_X_ix53.MP4_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX53.MP3 N_X_IX53.N$7_X_ix53.MP3_d N_B[1]_X_ix53.MP3_g N_VDD_X_ix53.MP3_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX53.MP1 N_NX52_X_ix53.MP1_d N_X_IX53.N$4_X_ix53.MP1_g N_VDD_X_ix53.MP5_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX53.MN3 X_IX53.N$3 N_X_IX53.N$7_X_ix53.MN3_g N_VSS_X_ix53.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX53.MN2 N_X_IX53.N$4_X_ix53.MN2_d N_NX721_X_ix53.MN2_g X_IX53.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX53.MN1 N_X_IX53.N$4_X_ix53.MN2_d N_B[1]_X_ix53.MN1_g X_IX53.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX53.MP6 N_X_IX53.N$4_X_ix53.MP2_d N_NX721_X_ix53.MP6_g X_IX53.N$1
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX53.MP2 N_X_IX53.N$4_X_ix53.MP2_d N_X_IX53.N$7_X_ix53.MP2_g
+ N_VDD_X_ix53.MP4_s N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX53.MP5 X_IX53.N$1 N_B[1]_X_ix53.MP5_g N_VDD_X_ix53.MP5_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX53.MN6 N_NX52_X_ix53.MN6_d N_X_IX53.N$4_X_ix53.MN6_g N_VSS_X_ix53.MN6_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX93.MN5 X_IX93.N$6 N_NX721_X_ix93.MN5_g N_VSS_X_ix93.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX93.MN4 N_X_IX93.N$7_X_ix93.MN4_d N_B[2]_X_ix93.MN4_g X_IX93.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX93.MP4 N_X_IX93.N$7_X_ix93.MP3_d N_NX721_X_ix93.MP4_g N_VDD_X_ix93.MP4_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX93.MP3 N_X_IX93.N$7_X_ix93.MP3_d N_B[2]_X_ix93.MP3_g N_VDD_X_ix93.MP3_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX93.MP1 N_NX92_X_ix93.MP1_d N_X_IX93.N$4_X_ix93.MP1_g N_VDD_X_ix93.MP5_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX93.MN3 X_IX93.N$3 N_X_IX93.N$7_X_ix93.MN3_g N_VSS_X_ix93.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX93.MN2 N_X_IX93.N$4_X_ix93.MN2_d N_NX721_X_ix93.MN2_g X_IX93.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX93.MN1 N_X_IX93.N$4_X_ix93.MN2_d N_B[2]_X_ix93.MN1_g X_IX93.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX93.MP6 N_X_IX93.N$4_X_ix93.MP2_d N_NX721_X_ix93.MP6_g X_IX93.N$1
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX93.MP2 N_X_IX93.N$4_X_ix93.MP2_d N_X_IX93.N$7_X_ix93.MP2_g
+ N_VDD_X_ix93.MP4_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX93.MP5 X_IX93.N$1 N_B[2]_X_ix93.MP5_g N_VDD_X_ix93.MP5_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX93.MN6 N_NX92_X_ix93.MN6_d N_X_IX93.N$4_X_ix93.MN6_g N_VSS_X_ix93.MN6_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX133.MN5 X_IX133.N$6 N_NX721_X_ix133.MN5_g N_VSS_X_ix133.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX133.MN4 N_X_IX133.N$7_X_ix133.MN4_d N_B[3]_X_ix133.MN4_g X_IX133.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX133.MP4 N_X_IX133.N$7_X_ix133.MP3_d N_NX721_X_ix133.MP4_g
+ N_VDD_X_ix133.MP4_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX133.MP3 N_X_IX133.N$7_X_ix133.MP3_d N_B[3]_X_ix133.MP3_g
+ N_VDD_X_ix133.MP3_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX133.MP1 N_NX132_X_ix133.MP1_d N_X_IX133.N$4_X_ix133.MP1_g
+ N_VDD_X_ix133.MP5_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX133.MN3 X_IX133.N$3 N_X_IX133.N$7_X_ix133.MN3_g N_VSS_X_ix133.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX133.MN2 N_X_IX133.N$4_X_ix133.MN2_d N_NX721_X_ix133.MN2_g X_IX133.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX133.MN1 N_X_IX133.N$4_X_ix133.MN2_d N_B[3]_X_ix133.MN1_g X_IX133.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX133.MP6 N_X_IX133.N$4_X_ix133.MP2_d N_NX721_X_ix133.MP6_g X_IX133.N$1
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX133.MP2 N_X_IX133.N$4_X_ix133.MP2_d N_X_IX133.N$7_X_ix133.MP2_g
+ N_VDD_X_ix133.MP4_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX133.MP5 X_IX133.N$1 N_B[3]_X_ix133.MP5_g N_VDD_X_ix133.MP5_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX133.MN6 N_NX132_X_ix133.MN6_d N_X_IX133.N$4_X_ix133.MN6_g
+ N_VSS_X_ix133.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX173.MN5 X_IX173.N$6 N_NX721_X_ix173.MN5_g N_VSS_X_ix173.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX173.MN4 N_X_IX173.N$7_X_ix173.MN4_d N_B[4]_X_ix173.MN4_g X_IX173.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX173.MP4 N_X_IX173.N$7_X_ix173.MP3_d N_NX721_X_ix173.MP4_g
+ N_VDD_X_ix173.MP4_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX173.MP3 N_X_IX173.N$7_X_ix173.MP3_d N_B[4]_X_ix173.MP3_g
+ N_VDD_X_ix173.MP3_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX173.MP1 N_NX172_X_ix173.MP1_d N_X_IX173.N$4_X_ix173.MP1_g
+ N_VDD_X_ix173.MP5_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX173.MN3 X_IX173.N$3 N_X_IX173.N$7_X_ix173.MN3_g N_VSS_X_ix173.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX173.MN2 N_X_IX173.N$4_X_ix173.MN2_d N_NX721_X_ix173.MN2_g X_IX173.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX173.MN1 N_X_IX173.N$4_X_ix173.MN2_d N_B[4]_X_ix173.MN1_g X_IX173.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX173.MP6 N_X_IX173.N$4_X_ix173.MP2_d N_NX721_X_ix173.MP6_g X_IX173.N$1
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX173.MP2 N_X_IX173.N$4_X_ix173.MP2_d N_X_IX173.N$7_X_ix173.MP2_g
+ N_VDD_X_ix173.MP4_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX173.MP5 X_IX173.N$1 N_B[4]_X_ix173.MP5_g N_VDD_X_ix173.MP5_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX173.MN6 N_NX172_X_ix173.MN6_d N_X_IX173.N$4_X_ix173.MN6_g
+ N_VSS_X_ix173.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX213.MN5 X_IX213.N$6 N_NX721_X_ix213.MN5_g N_VSS_X_ix213.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX213.MN4 N_X_IX213.N$7_X_ix213.MN4_d N_B[5]_X_ix213.MN4_g X_IX213.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX213.MP4 N_X_IX213.N$7_X_ix213.MP3_d N_NX721_X_ix213.MP4_g
+ N_VDD_X_ix213.MP4_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX213.MP3 N_X_IX213.N$7_X_ix213.MP3_d N_B[5]_X_ix213.MP3_g
+ N_VDD_X_ix213.MP3_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX213.MP1 N_NX212_X_ix213.MP1_d N_X_IX213.N$4_X_ix213.MP1_g
+ N_VDD_X_ix213.MP5_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX213.MN3 X_IX213.N$3 N_X_IX213.N$7_X_ix213.MN3_g N_VSS_X_ix213.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX213.MN2 N_X_IX213.N$4_X_ix213.MN2_d N_NX721_X_ix213.MN2_g X_IX213.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX213.MN1 N_X_IX213.N$4_X_ix213.MN2_d N_B[5]_X_ix213.MN1_g X_IX213.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX213.MP6 N_X_IX213.N$4_X_ix213.MP2_d N_NX721_X_ix213.MP6_g X_IX213.N$1
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX213.MP2 N_X_IX213.N$4_X_ix213.MP2_d N_X_IX213.N$7_X_ix213.MP2_g
+ N_VDD_X_ix213.MP4_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX213.MP5 X_IX213.N$1 N_B[5]_X_ix213.MP5_g N_VDD_X_ix213.MP5_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX213.MN6 N_NX212_X_ix213.MN6_d N_X_IX213.N$4_X_ix213.MN6_g
+ N_VSS_X_ix213.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX253.MN5 X_IX253.N$6 N_NX721_X_ix253.MN5_g N_VSS_X_ix253.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX253.MN4 N_X_IX253.N$7_X_ix253.MN4_d N_B[6]_X_ix253.MN4_g X_IX253.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX253.MP4 N_X_IX253.N$7_X_ix253.MP3_d N_NX721_X_ix253.MP4_g
+ N_VDD_X_ix253.MP4_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX253.MP3 N_X_IX253.N$7_X_ix253.MP3_d N_B[6]_X_ix253.MP3_g
+ N_VDD_X_ix253.MP3_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX253.MP1 N_NX252_X_ix253.MP1_d N_X_IX253.N$4_X_ix253.MP1_g
+ N_VDD_X_ix253.MP5_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX253.MN3 X_IX253.N$3 N_X_IX253.N$7_X_ix253.MN3_g N_VSS_X_ix253.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX253.MN2 N_X_IX253.N$4_X_ix253.MN2_d N_NX721_X_ix253.MN2_g X_IX253.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX253.MN1 N_X_IX253.N$4_X_ix253.MN2_d N_B[6]_X_ix253.MN1_g X_IX253.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX253.MP6 N_X_IX253.N$4_X_ix253.MP2_d N_NX721_X_ix253.MP6_g X_IX253.N$1
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX253.MP2 N_X_IX253.N$4_X_ix253.MP2_d N_X_IX253.N$7_X_ix253.MP2_g
+ N_VDD_X_ix253.MP4_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX253.MP5 X_IX253.N$1 N_B[6]_X_ix253.MP5_g N_VDD_X_ix253.MP5_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX253.MN6 N_NX252_X_ix253.MN6_d N_X_IX253.N$4_X_ix253.MN6_g
+ N_VSS_X_ix253.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX293.MN5 X_IX293.N$6 N_NX721_X_ix293.MN5_g N_VSS_X_ix293.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX293.MN4 N_X_IX293.N$7_X_ix293.MN4_d N_B[7]_X_ix293.MN4_g X_IX293.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX293.MP4 N_X_IX293.N$7_X_ix293.MP3_d N_NX721_X_ix293.MP4_g
+ N_VDD_X_ix293.MP4_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX293.MP3 N_X_IX293.N$7_X_ix293.MP3_d N_B[7]_X_ix293.MP3_g
+ N_VDD_X_ix293.MP3_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX293.MP1 N_NX292_X_ix293.MP1_d N_X_IX293.N$4_X_ix293.MP1_g
+ N_VDD_X_ix293.MP5_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX293.MN3 X_IX293.N$3 N_X_IX293.N$7_X_ix293.MN3_g N_VSS_X_ix293.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX293.MN2 N_X_IX293.N$4_X_ix293.MN2_d N_NX721_X_ix293.MN2_g X_IX293.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX293.MN1 N_X_IX293.N$4_X_ix293.MN2_d N_B[7]_X_ix293.MN1_g X_IX293.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX293.MP6 N_X_IX293.N$4_X_ix293.MP2_d N_NX721_X_ix293.MP6_g X_IX293.N$1
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX293.MP2 N_X_IX293.N$4_X_ix293.MP2_d N_X_IX293.N$7_X_ix293.MP2_g
+ N_VDD_X_ix293.MP4_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX293.MP5 X_IX293.N$1 N_B[7]_X_ix293.MP5_g N_VDD_X_ix293.MP5_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX293.MN6 N_NX292_X_ix293.MN6_d N_X_IX293.N$4_X_ix293.MN6_g
+ N_VSS_X_ix293.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX333.MN5 X_IX333.N$6 N_NX721_X_ix333.MN5_g N_VSS_X_ix333.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX333.MN4 N_X_IX333.N$7_X_ix333.MN4_d N_B[8]_X_ix333.MN4_g X_IX333.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX333.MP4 N_X_IX333.N$7_X_ix333.MP3_d N_NX721_X_ix333.MP4_g
+ N_VDD_X_ix333.MP4_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX333.MP3 N_X_IX333.N$7_X_ix333.MP3_d N_B[8]_X_ix333.MP3_g
+ N_VDD_X_ix333.MP3_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX333.MP1 N_NX332_X_ix333.MP1_d N_X_IX333.N$4_X_ix333.MP1_g
+ N_VDD_X_ix333.MP5_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX333.MN3 X_IX333.N$3 N_X_IX333.N$7_X_ix333.MN3_g N_VSS_X_ix333.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX333.MN2 N_X_IX333.N$4_X_ix333.MN2_d N_NX721_X_ix333.MN2_g X_IX333.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX333.MN1 N_X_IX333.N$4_X_ix333.MN2_d N_B[8]_X_ix333.MN1_g X_IX333.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX333.MP6 N_X_IX333.N$4_X_ix333.MP2_d N_NX721_X_ix333.MP6_g X_IX333.N$1
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX333.MP2 N_X_IX333.N$4_X_ix333.MP2_d N_X_IX333.N$7_X_ix333.MP2_g
+ N_VDD_X_ix333.MP4_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX333.MP5 X_IX333.N$1 N_B[8]_X_ix333.MP5_g N_VDD_X_ix333.MP5_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX333.MN6 N_NX332_X_ix333.MN6_d N_X_IX333.N$4_X_ix333.MN6_g
+ N_VSS_X_ix333.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX373.MN5 X_IX373.N$6 N_NX723_X_ix373.MN5_g N_VSS_X_ix373.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX373.MN4 N_X_IX373.N$7_X_ix373.MN4_d N_B[9]_X_ix373.MN4_g X_IX373.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX373.MP4 N_X_IX373.N$7_X_ix373.MP3_d N_NX723_X_ix373.MP4_g
+ N_VDD_X_ix373.MP4_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX373.MP3 N_X_IX373.N$7_X_ix373.MP3_d N_B[9]_X_ix373.MP3_g
+ N_VDD_X_ix373.MP3_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX373.MP1 N_NX372_X_ix373.MP1_d N_X_IX373.N$4_X_ix373.MP1_g
+ N_VDD_X_ix373.MP5_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX373.MN3 X_IX373.N$3 N_X_IX373.N$7_X_ix373.MN3_g N_VSS_X_ix373.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX373.MN2 N_X_IX373.N$4_X_ix373.MN2_d N_NX723_X_ix373.MN2_g X_IX373.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX373.MN1 N_X_IX373.N$4_X_ix373.MN2_d N_B[9]_X_ix373.MN1_g X_IX373.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX373.MP6 N_X_IX373.N$4_X_ix373.MP2_d N_NX723_X_ix373.MP6_g X_IX373.N$1
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX373.MP2 N_X_IX373.N$4_X_ix373.MP2_d N_X_IX373.N$7_X_ix373.MP2_g
+ N_VDD_X_ix373.MP4_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX373.MP5 X_IX373.N$1 N_B[9]_X_ix373.MP5_g N_VDD_X_ix373.MP5_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX373.MN6 N_NX372_X_ix373.MN6_d N_X_IX373.N$4_X_ix373.MN6_g
+ N_VSS_X_ix373.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX413.MN5 X_IX413.N$6 N_NX723_X_ix413.MN5_g N_VSS_X_ix413.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX413.MN4 N_X_IX413.N$7_X_ix413.MN4_d N_B[10]_X_ix413.MN4_g X_IX413.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX413.MP4 N_X_IX413.N$7_X_ix413.MP3_d N_NX723_X_ix413.MP4_g
+ N_VDD_X_ix413.MP4_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX413.MP3 N_X_IX413.N$7_X_ix413.MP3_d N_B[10]_X_ix413.MP3_g
+ N_VDD_X_ix413.MP3_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX413.MP1 N_NX412_X_ix413.MP1_d N_X_IX413.N$4_X_ix413.MP1_g
+ N_VDD_X_ix413.MP5_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX413.MN3 X_IX413.N$3 N_X_IX413.N$7_X_ix413.MN3_g N_VSS_X_ix413.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX413.MN2 N_X_IX413.N$4_X_ix413.MN2_d N_NX723_X_ix413.MN2_g X_IX413.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX413.MN1 N_X_IX413.N$4_X_ix413.MN2_d N_B[10]_X_ix413.MN1_g X_IX413.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX413.MP6 N_X_IX413.N$4_X_ix413.MP2_d N_NX723_X_ix413.MP6_g X_IX413.N$1
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX413.MP2 N_X_IX413.N$4_X_ix413.MP2_d N_X_IX413.N$7_X_ix413.MP2_g
+ N_VDD_X_ix413.MP4_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX413.MP5 X_IX413.N$1 N_B[10]_X_ix413.MP5_g N_VDD_X_ix413.MP5_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX413.MN6 N_NX412_X_ix413.MN6_d N_X_IX413.N$4_X_ix413.MN6_g
+ N_VSS_X_ix413.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX453.MN5 X_IX453.N$6 N_NX723_X_ix453.MN5_g N_VSS_X_ix453.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX453.MN4 N_X_IX453.N$7_X_ix453.MN4_d N_B[11]_X_ix453.MN4_g X_IX453.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX453.MP4 N_X_IX453.N$7_X_ix453.MP3_d N_NX723_X_ix453.MP4_g
+ N_VDD_X_ix453.MP4_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX453.MP3 N_X_IX453.N$7_X_ix453.MP3_d N_B[11]_X_ix453.MP3_g
+ N_VDD_X_ix453.MP3_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX453.MP1 N_NX452_X_ix453.MP1_d N_X_IX453.N$4_X_ix453.MP1_g
+ N_VDD_X_ix453.MP5_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX453.MN3 X_IX453.N$3 N_X_IX453.N$7_X_ix453.MN3_g N_VSS_X_ix453.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX453.MN2 N_X_IX453.N$4_X_ix453.MN2_d N_NX723_X_ix453.MN2_g X_IX453.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX453.MN1 N_X_IX453.N$4_X_ix453.MN2_d N_B[11]_X_ix453.MN1_g X_IX453.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX453.MP6 N_X_IX453.N$4_X_ix453.MP2_d N_NX723_X_ix453.MP6_g X_IX453.N$1
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX453.MP2 N_X_IX453.N$4_X_ix453.MP2_d N_X_IX453.N$7_X_ix453.MP2_g
+ N_VDD_X_ix453.MP4_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX453.MP5 X_IX453.N$1 N_B[11]_X_ix453.MP5_g N_VDD_X_ix453.MP5_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX453.MN6 N_NX452_X_ix453.MN6_d N_X_IX453.N$4_X_ix453.MN6_g
+ N_VSS_X_ix453.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX493.MN5 X_IX493.N$6 N_NX723_X_ix493.MN5_g N_VSS_X_ix493.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX493.MN4 N_X_IX493.N$7_X_ix493.MN4_d N_B[12]_X_ix493.MN4_g X_IX493.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX493.MP4 N_X_IX493.N$7_X_ix493.MP3_d N_NX723_X_ix493.MP4_g
+ N_VDD_X_ix493.MP4_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX493.MP3 N_X_IX493.N$7_X_ix493.MP3_d N_B[12]_X_ix493.MP3_g
+ N_VDD_X_ix493.MP3_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX493.MP1 N_NX492_X_ix493.MP1_d N_X_IX493.N$4_X_ix493.MP1_g
+ N_VDD_X_ix493.MP5_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX493.MN3 X_IX493.N$3 N_X_IX493.N$7_X_ix493.MN3_g N_VSS_X_ix493.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX493.MN2 N_X_IX493.N$4_X_ix493.MN2_d N_NX723_X_ix493.MN2_g X_IX493.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX493.MN1 N_X_IX493.N$4_X_ix493.MN2_d N_B[12]_X_ix493.MN1_g X_IX493.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX493.MP6 N_X_IX493.N$4_X_ix493.MP2_d N_NX723_X_ix493.MP6_g X_IX493.N$1
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX493.MP2 N_X_IX493.N$4_X_ix493.MP2_d N_X_IX493.N$7_X_ix493.MP2_g
+ N_VDD_X_ix493.MP4_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX493.MP5 X_IX493.N$1 N_B[12]_X_ix493.MP5_g N_VDD_X_ix493.MP5_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX493.MN6 N_NX492_X_ix493.MN6_d N_X_IX493.N$4_X_ix493.MN6_g
+ N_VSS_X_ix493.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX533.MN5 X_IX533.N$6 N_NX723_X_ix533.MN5_g N_VSS_X_ix533.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX533.MN4 N_X_IX533.N$7_X_ix533.MN4_d N_B[13]_X_ix533.MN4_g X_IX533.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX533.MP4 N_X_IX533.N$7_X_ix533.MP3_d N_NX723_X_ix533.MP4_g
+ N_VDD_X_ix533.MP4_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX533.MP3 N_X_IX533.N$7_X_ix533.MP3_d N_B[13]_X_ix533.MP3_g
+ N_VDD_X_ix533.MP3_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX533.MP1 N_NX532_X_ix533.MP1_d N_X_IX533.N$4_X_ix533.MP1_g
+ N_VDD_X_ix533.MP5_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX533.MN3 X_IX533.N$3 N_X_IX533.N$7_X_ix533.MN3_g N_VSS_X_ix533.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX533.MN2 N_X_IX533.N$4_X_ix533.MN2_d N_NX723_X_ix533.MN2_g X_IX533.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX533.MN1 N_X_IX533.N$4_X_ix533.MN2_d N_B[13]_X_ix533.MN1_g X_IX533.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX533.MP6 N_X_IX533.N$4_X_ix533.MP2_d N_NX723_X_ix533.MP6_g X_IX533.N$1
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX533.MP2 N_X_IX533.N$4_X_ix533.MP2_d N_X_IX533.N$7_X_ix533.MP2_g
+ N_VDD_X_ix533.MP4_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX533.MP5 X_IX533.N$1 N_B[13]_X_ix533.MP5_g N_VDD_X_ix533.MP5_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX533.MN6 N_NX532_X_ix533.MN6_d N_X_IX533.N$4_X_ix533.MN6_g
+ N_VSS_X_ix533.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX573.MN5 X_IX573.N$6 N_NX723_X_ix573.MN5_g N_VSS_X_ix573.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX573.MN4 N_X_IX573.N$7_X_ix573.MN4_d N_B[14]_X_ix573.MN4_g X_IX573.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX573.MP4 N_X_IX573.N$7_X_ix573.MP3_d N_NX723_X_ix573.MP4_g
+ N_VDD_X_ix573.MP4_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX573.MP3 N_X_IX573.N$7_X_ix573.MP3_d N_B[14]_X_ix573.MP3_g
+ N_VDD_X_ix573.MP3_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX573.MP1 N_NX572_X_ix573.MP1_d N_X_IX573.N$4_X_ix573.MP1_g
+ N_VDD_X_ix573.MP5_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX573.MN3 X_IX573.N$3 N_X_IX573.N$7_X_ix573.MN3_g N_VSS_X_ix573.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX573.MN2 N_X_IX573.N$4_X_ix573.MN2_d N_NX723_X_ix573.MN2_g X_IX573.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX573.MN1 N_X_IX573.N$4_X_ix573.MN2_d N_B[14]_X_ix573.MN1_g X_IX573.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX573.MP6 N_X_IX573.N$4_X_ix573.MP2_d N_NX723_X_ix573.MP6_g X_IX573.N$1
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX573.MP2 N_X_IX573.N$4_X_ix573.MP2_d N_X_IX573.N$7_X_ix573.MP2_g
+ N_VDD_X_ix573.MP4_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX573.MP5 X_IX573.N$1 N_B[14]_X_ix573.MP5_g N_VDD_X_ix573.MP5_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX573.MN6 N_NX572_X_ix573.MN6_d N_X_IX573.N$4_X_ix573.MN6_g
+ N_VSS_X_ix573.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX613.MN5 X_IX613.N$6 N_NX723_X_ix613.MN5_g N_VSS_X_ix613.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX613.MN4 N_X_IX613.N$7_X_ix613.MN4_d N_B[15]_X_ix613.MN4_g X_IX613.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX613.MP4 N_X_IX613.N$7_X_ix613.MP3_d N_NX723_X_ix613.MP4_g
+ N_VDD_X_ix613.MP4_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX613.MP3 N_X_IX613.N$7_X_ix613.MP3_d N_B[15]_X_ix613.MP3_g
+ N_VDD_X_ix613.MP3_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX613.MP1 N_NX612_X_ix613.MP1_d N_X_IX613.N$4_X_ix613.MP1_g
+ N_VDD_X_ix613.MP5_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX613.MN3 X_IX613.N$3 N_X_IX613.N$7_X_ix613.MN3_g N_VSS_X_ix613.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX613.MN2 N_X_IX613.N$4_X_ix613.MN2_d N_NX723_X_ix613.MN2_g X_IX613.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX613.MN1 N_X_IX613.N$4_X_ix613.MN2_d N_B[15]_X_ix613.MN1_g X_IX613.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX613.MP6 N_X_IX613.N$4_X_ix613.MP2_d N_NX723_X_ix613.MP6_g X_IX613.N$1
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX613.MP2 N_X_IX613.N$4_X_ix613.MP2_d N_X_IX613.N$7_X_ix613.MP2_g
+ N_VDD_X_ix613.MP4_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX613.MP5 X_IX613.N$1 N_B[15]_X_ix613.MP5_g N_VDD_X_ix613.MP5_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX613.MN6 N_NX612_X_ix613.MN6_d N_X_IX613.N$4_X_ix613.MN6_g
+ N_VSS_X_ix613.MN6_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX47.MN1 N_NBITOUT[0]_X_ix47.MN2_d N_CONTROL[1]_X_ix47.MN1_g X_IX47.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX47.MP3 N_NBITOUT[0]_X_ix47.MP3_d N_NX517_X_ix47.MP3_g N_VDD_X_ix47.MP3_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.05e-06 M=1
mX_IX47.MP2 N_NBITOUT[0]_X_ix47.MP3_d N_NX377_X_ix47.MP2_g X_IX47.N$6
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX47.MP1 X_IX47.N$6 N_CONTROL[1]_X_ix47.MP1_g N_VDD_X_ix47.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.03e-06 M=1
mX_IX47.MN2 N_NBITOUT[0]_X_ix47.MN2_d N_NX377_X_ix47.MN2_g X_IX47.N$7
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX47.MN3 X_IX47.N$7 N_NX517_X_ix47.MN3_g N_VSS_X_ix47.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX19.MN4 N_X_IX19.N$11_X_ix19.MN4_d N_A[0]_X_ix19.MN4_g X_IX19.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX19.M1 N_NX18_X_ix19.M1_d N_X_IX19.N$11_X_ix19.M1_g N_VDD_X_ix19.MP4_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.54e-06 M=1
mX_IX19.MN5 X_IX19.N$3 N_B[0]_X_ix19.MN5_g N_VSS_X_ix19.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX19.M2 N_NX18_X_ix19.M2_d N_X_IX19.N$11_X_ix19.M2_g N_VSS_X_ix19.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX19.MP5 N_X_IX19.N$11_X_ix19.MP3_d N_A[0]_X_ix19.MP5_g X_IX19.N$2
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.54e-06 M=1
mX_IX19.MP4 X_IX19.N$2 N_X_IX19.N$231_X_ix19.MP4_g N_VDD_X_ix19.MP4_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.54e-06 M=1
mX_IX19.MN3 X_IX19.N$1 N_X_IX19.N$231_X_ix19.MN3_g N_VSS_X_ix19.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX19.MN2 N_X_IX19.N$11_X_ix19.MN4_d N_NX721_X_ix19.MN2_g X_IX19.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX19.MP2 X_IX19.N$7 N_B[0]_X_ix19.MP2_g N_VDD_X_ix19.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.54e-06 M=1
mX_IX19.MN1 N_X_IX19.N$231_X_ix19.MN1_d N_B[0]_X_ix19.MN1_g N_VSS_X_ix19.MN1_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX19.MP1 N_X_IX19.N$231_X_ix19.MP1_d N_B[0]_X_ix19.MP1_g N_VDD_X_ix19.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX19.MP3 N_X_IX19.N$11_X_ix19.MP3_d N_NX721_X_ix19.MP3_g X_IX19.N$7
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.54e-06 M=1
mX_IX694.MN5 N_NX693_X_ix694.MN3_d N_NX719_X_ix694.MN5_g N_VSS_X_ix694.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX694.MN4 X_IX694.N$4 N_NX632_X_ix694.MN4_g N_VSS_X_ix694.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX694.MN3 N_NX693_X_ix694.MN3_d N_NX612_X_ix694.MN3_g X_IX694.N$4
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX694.MN2 X_IX694.N$3 N_B[15]_X_ix694.MN2_g N_VSS_X_ix694.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=9.1e-07 M=1
mX_IX694.MN1 N_NX693_X_ix694.MN1_d N_NX711_X_ix694.MN1_g X_IX694.N$3
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=9.1e-07 M=1
mX_IX694.MP5 N_NX693_X_ix694.MP5_d N_NX719_X_ix694.MP5_g X_IX694.N$2
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.61e-06 M=1
mX_IX694.MP4 X_IX694.N$2 N_NX612_X_ix694.MP4_g X_IX694.N$10 N_VDD_X_ix456.MP1_b
+ PMOS L=1.4e-07 W=1.61e-06 M=1
mX_IX694.MP3 X_IX694.N$2 N_NX632_X_ix694.MP3_g X_IX694.N$10 N_VDD_X_ix456.MP1_b
+ PMOS L=1.4e-07 W=1.61e-06 M=1
mX_IX694.MP2 X_IX694.N$10 N_B[15]_X_ix694.MP2_g N_VDD_X_ix694.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.61e-06 M=1
mX_IX694.MP1 X_IX694.N$10 N_NX711_X_ix694.MP1_g N_VDD_X_ix694.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.61e-06 M=1
mX_IX649.MP5 X_IX649.N$12 N_NX696_X_ix649.MP5_g N_VDD_X_ix649.MP3_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.52e-06 M=1
mX_IX649.MN6 X_IX649.N$7 N_NX713_X_ix649.MN6_g N_VSS_X_ix649.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX649.MN5 X_IX649.N$7 N_NX696_X_ix649.MN5_g N_VSS_X_ix649.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX649.MN4 X_IX649.N$6 N_NX693_X_ix649.MN4_g X_IX649.N$7 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX649.MP4 N_NBITOUT[15]_X_ix649.MP2_d N_NX693_X_ix649.MP4_g X_IX649.N$4
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.52e-06 M=1
mX_IX649.MN3 X_IX649.N$6 N_NX691_X_ix649.MN3_g X_IX649.N$7 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX649.MN2 N_NBITOUT[15]_X_ix649.MN1_d N_NX689_X_ix649.MN2_g X_IX649.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX649.MN1 N_NBITOUT[15]_X_ix649.MN1_d N_NX687_X_ix649.MN1_g X_IX649.N$6
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX649.MP3 X_IX649.N$4 N_NX691_X_ix649.MP3_g N_VDD_X_ix649.MP3_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.52e-06 M=1
mX_IX649.MP2 N_NBITOUT[15]_X_ix649.MP2_d N_NX689_X_ix649.MP2_g X_IX649.N$5
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.52e-06 M=1
mX_IX649.MP1 X_IX649.N$5 N_NX687_X_ix649.MP1_g N_VDD_X_ix649.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.52e-06 M=1
mX_IX649.MP6 N_NBITOUT[15]_X_ix649.MP6_d N_NX713_X_ix649.MP6_g X_IX649.N$12
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.52e-06 M=1
mX_IX121.MN4 N_X_IX121.N$13_X_ix121.MN1_d N_NX92_X_ix121.MN4_g X_IX121.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX121.MP4 N_X_IX121.N$13_X_ix121.MP3_d N_NX112_X_ix121.MP4_g X_IX121.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX121.MN2 X_IX121.N$1 N_B[2]_X_ix121.MN2_g N_VSS_X_ix121.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX121.MN1 N_X_IX121.N$13_X_ix121.MN1_d N_NX707_X_ix121.MN1_g X_IX121.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX121.MP5 N_NX120_X_ix121.MP5_d N_X_IX121.N$13_X_ix121.MP5_g
+ N_VDD_X_ix121.MP1_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX121.MP3 N_X_IX121.N$13_X_ix121.MP3_d N_NX92_X_ix121.MP3_g X_IX121.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX121.MP2 X_IX121.N$6 N_B[2]_X_ix121.MP2_g N_VDD_X_ix121.MP2_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX121.MP1 X_IX121.N$6 N_NX707_X_ix121.MP1_g N_VDD_X_ix121.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX121.MN3 X_IX121.N$2 N_NX112_X_ix121.MN3_g N_VSS_X_ix121.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX121.MN5 N_NX120_X_ix121.MN5_d N_X_IX121.N$13_X_ix121.MN5_g
+ N_VSS_X_ix121.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX161.MN4 N_X_IX161.N$13_X_ix161.MN1_d N_NX132_X_ix161.MN4_g X_IX161.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX161.MP4 N_X_IX161.N$13_X_ix161.MP3_d N_NX152_X_ix161.MP4_g X_IX161.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX161.MN2 X_IX161.N$1 N_B[3]_X_ix161.MN2_g N_VSS_X_ix161.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX161.MN1 N_X_IX161.N$13_X_ix161.MN1_d N_NX707_X_ix161.MN1_g X_IX161.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX161.MP5 N_NX160_X_ix161.MP5_d N_X_IX161.N$13_X_ix161.MP5_g
+ N_VDD_X_ix161.MP1_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX161.MP3 N_X_IX161.N$13_X_ix161.MP3_d N_NX132_X_ix161.MP3_g X_IX161.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX161.MP2 X_IX161.N$6 N_B[3]_X_ix161.MP2_g N_VDD_X_ix161.MP2_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX161.MP1 X_IX161.N$6 N_NX707_X_ix161.MP1_g N_VDD_X_ix161.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX161.MN3 X_IX161.N$2 N_NX152_X_ix161.MN3_g N_VSS_X_ix161.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX161.MN5 N_NX160_X_ix161.MN5_d N_X_IX161.N$13_X_ix161.MN5_g
+ N_VSS_X_ix161.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX201.MN4 N_X_IX201.N$13_X_ix201.MN1_d N_NX172_X_ix201.MN4_g X_IX201.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX201.MP4 N_X_IX201.N$13_X_ix201.MP3_d N_NX192_X_ix201.MP4_g X_IX201.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX201.MN2 X_IX201.N$1 N_B[4]_X_ix201.MN2_g N_VSS_X_ix201.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX201.MN1 N_X_IX201.N$13_X_ix201.MN1_d N_NX707_X_ix201.MN1_g X_IX201.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX201.MP5 N_NX200_X_ix201.MP5_d N_X_IX201.N$13_X_ix201.MP5_g
+ N_VDD_X_ix201.MP1_s N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX201.MP3 N_X_IX201.N$13_X_ix201.MP3_d N_NX172_X_ix201.MP3_g X_IX201.N$6
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX201.MP2 X_IX201.N$6 N_B[4]_X_ix201.MP2_g N_VDD_X_ix201.MP2_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX201.MP1 X_IX201.N$6 N_NX707_X_ix201.MP1_g N_VDD_X_ix201.MP1_s
+ N_VDD_X_ix410.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX201.MN3 X_IX201.N$2 N_NX192_X_ix201.MN3_g N_VSS_X_ix201.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX201.MN5 N_NX200_X_ix201.MN5_d N_X_IX201.N$13_X_ix201.MN5_g
+ N_VSS_X_ix201.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX241.MN4 N_X_IX241.N$13_X_ix241.MN1_d N_NX212_X_ix241.MN4_g X_IX241.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX241.MP4 N_X_IX241.N$13_X_ix241.MP3_d N_NX232_X_ix241.MP4_g X_IX241.N$6
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX241.MN2 X_IX241.N$1 N_B[5]_X_ix241.MN2_g N_VSS_X_ix241.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX241.MN1 N_X_IX241.N$13_X_ix241.MN1_d N_NX707_X_ix241.MN1_g X_IX241.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX241.MP5 N_NX240_X_ix241.MP5_d N_X_IX241.N$13_X_ix241.MP5_g
+ N_VDD_X_ix241.MP1_s N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX241.MP3 N_X_IX241.N$13_X_ix241.MP3_d N_NX212_X_ix241.MP3_g X_IX241.N$6
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX241.MP2 X_IX241.N$6 N_B[5]_X_ix241.MP2_g N_VDD_X_ix241.MP2_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX241.MP1 X_IX241.N$6 N_NX707_X_ix241.MP1_g N_VDD_X_ix241.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX241.MN3 X_IX241.N$2 N_NX232_X_ix241.MN3_g N_VSS_X_ix241.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX241.MN5 N_NX240_X_ix241.MN5_d N_X_IX241.N$13_X_ix241.MN5_g
+ N_VSS_X_ix241.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX281.MN4 N_X_IX281.N$13_X_ix281.MN1_d N_NX252_X_ix281.MN4_g X_IX281.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX281.MP4 N_X_IX281.N$13_X_ix281.MP3_d N_NX272_X_ix281.MP4_g X_IX281.N$6
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX281.MN2 X_IX281.N$1 N_B[6]_X_ix281.MN2_g N_VSS_X_ix281.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX281.MN1 N_X_IX281.N$13_X_ix281.MN1_d N_NX709_X_ix281.MN1_g X_IX281.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX281.MP5 N_NX280_X_ix281.MP5_d N_X_IX281.N$13_X_ix281.MP5_g
+ N_VDD_X_ix281.MP1_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX281.MP3 N_X_IX281.N$13_X_ix281.MP3_d N_NX252_X_ix281.MP3_g X_IX281.N$6
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX281.MP2 X_IX281.N$6 N_B[6]_X_ix281.MP2_g N_VDD_X_ix281.MP2_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX281.MP1 X_IX281.N$6 N_NX709_X_ix281.MP1_g N_VDD_X_ix281.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX281.MN3 X_IX281.N$2 N_NX272_X_ix281.MN3_g N_VSS_X_ix281.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX281.MN5 N_NX280_X_ix281.MN5_d N_X_IX281.N$13_X_ix281.MN5_g
+ N_VSS_X_ix281.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX321.MN4 N_X_IX321.N$13_X_ix321.MN1_d N_NX292_X_ix321.MN4_g X_IX321.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX321.MP4 N_X_IX321.N$13_X_ix321.MP3_d N_NX312_X_ix321.MP4_g X_IX321.N$6
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX321.MN2 X_IX321.N$1 N_B[7]_X_ix321.MN2_g N_VSS_X_ix321.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX321.MN1 N_X_IX321.N$13_X_ix321.MN1_d N_NX709_X_ix321.MN1_g X_IX321.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX321.MP5 N_NX320_X_ix321.MP5_d N_X_IX321.N$13_X_ix321.MP5_g
+ N_VDD_X_ix321.MP1_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX321.MP3 N_X_IX321.N$13_X_ix321.MP3_d N_NX292_X_ix321.MP3_g X_IX321.N$6
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX321.MP2 X_IX321.N$6 N_B[7]_X_ix321.MP2_g N_VDD_X_ix321.MP2_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX321.MP1 X_IX321.N$6 N_NX709_X_ix321.MP1_g N_VDD_X_ix321.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX321.MN3 X_IX321.N$2 N_NX312_X_ix321.MN3_g N_VSS_X_ix321.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX321.MN5 N_NX320_X_ix321.MN5_d N_X_IX321.N$13_X_ix321.MN5_g
+ N_VSS_X_ix321.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX361.MN4 N_X_IX361.N$13_X_ix361.MN1_d N_NX332_X_ix361.MN4_g X_IX361.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX361.MP4 N_X_IX361.N$13_X_ix361.MP3_d N_NX352_X_ix361.MP4_g X_IX361.N$6
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX361.MN2 X_IX361.N$1 N_B[8]_X_ix361.MN2_g N_VSS_X_ix361.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX361.MN1 N_X_IX361.N$13_X_ix361.MN1_d N_NX709_X_ix361.MN1_g X_IX361.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX361.MP5 N_NX360_X_ix361.MP5_d N_X_IX361.N$13_X_ix361.MP5_g
+ N_VDD_X_ix361.MP1_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX361.MP3 N_X_IX361.N$13_X_ix361.MP3_d N_NX332_X_ix361.MP3_g X_IX361.N$6
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX361.MP2 X_IX361.N$6 N_B[8]_X_ix361.MP2_g N_VDD_X_ix361.MP2_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX361.MP1 X_IX361.N$6 N_NX709_X_ix361.MP1_g N_VDD_X_ix361.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX361.MN3 X_IX361.N$2 N_NX352_X_ix361.MN3_g N_VSS_X_ix361.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX361.MN5 N_NX360_X_ix361.MN5_d N_X_IX361.N$13_X_ix361.MN5_g
+ N_VSS_X_ix361.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX401.MN4 N_X_IX401.N$13_X_ix401.MN1_d N_NX372_X_ix401.MN4_g X_IX401.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX401.MP4 N_X_IX401.N$13_X_ix401.MP3_d N_NX392_X_ix401.MP4_g X_IX401.N$6
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX401.MN2 X_IX401.N$1 N_B[9]_X_ix401.MN2_g N_VSS_X_ix401.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX401.MN1 N_X_IX401.N$13_X_ix401.MN1_d N_NX709_X_ix401.MN1_g X_IX401.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX401.MP5 N_NX400_X_ix401.MP5_d N_X_IX401.N$13_X_ix401.MP5_g
+ N_VDD_X_ix401.MP1_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX401.MP3 N_X_IX401.N$13_X_ix401.MP3_d N_NX372_X_ix401.MP3_g X_IX401.N$6
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX401.MP2 X_IX401.N$6 N_B[9]_X_ix401.MP2_g N_VDD_X_ix401.MP2_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX401.MP1 X_IX401.N$6 N_NX709_X_ix401.MP1_g N_VDD_X_ix401.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX401.MN3 X_IX401.N$2 N_NX392_X_ix401.MN3_g N_VSS_X_ix401.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX401.MN5 N_NX400_X_ix401.MN5_d N_X_IX401.N$13_X_ix401.MN5_g
+ N_VSS_X_ix401.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX441.MN4 N_X_IX441.N$13_X_ix441.MN1_d N_NX412_X_ix441.MN4_g X_IX441.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX441.MP4 N_X_IX441.N$13_X_ix441.MP3_d N_NX432_X_ix441.MP4_g X_IX441.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX441.MN2 X_IX441.N$1 N_B[10]_X_ix441.MN2_g N_VSS_X_ix441.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX441.MN1 N_X_IX441.N$13_X_ix441.MN1_d N_NX709_X_ix441.MN1_g X_IX441.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX441.MP5 N_NX440_X_ix441.MP5_d N_X_IX441.N$13_X_ix441.MP5_g
+ N_VDD_X_ix441.MP1_s N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX441.MP3 N_X_IX441.N$13_X_ix441.MP3_d N_NX412_X_ix441.MP3_g X_IX441.N$6
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX441.MP2 X_IX441.N$6 N_B[10]_X_ix441.MP2_g N_VDD_X_ix441.MP2_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX441.MP1 X_IX441.N$6 N_NX709_X_ix441.MP1_g N_VDD_X_ix441.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX441.MN3 X_IX441.N$2 N_NX432_X_ix441.MN3_g N_VSS_X_ix441.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX441.MN5 N_NX440_X_ix441.MN5_d N_X_IX441.N$13_X_ix441.MN5_g
+ N_VSS_X_ix441.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX481.MN4 N_X_IX481.N$13_X_ix481.MN1_d N_NX452_X_ix481.MN4_g X_IX481.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX481.MP4 N_X_IX481.N$13_X_ix481.MP3_d N_NX472_X_ix481.MP4_g X_IX481.N$6
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX481.MN2 X_IX481.N$1 N_B[11]_X_ix481.MN2_g N_VSS_X_ix481.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX481.MN1 N_X_IX481.N$13_X_ix481.MN1_d N_NX711_X_ix481.MN1_g X_IX481.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX481.MP5 N_NX480_X_ix481.MP5_d N_X_IX481.N$13_X_ix481.MP5_g
+ N_VDD_X_ix481.MP1_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX481.MP3 N_X_IX481.N$13_X_ix481.MP3_d N_NX452_X_ix481.MP3_g X_IX481.N$6
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX481.MP2 X_IX481.N$6 N_B[11]_X_ix481.MP2_g N_VDD_X_ix481.MP2_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX481.MP1 X_IX481.N$6 N_NX711_X_ix481.MP1_g N_VDD_X_ix481.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX481.MN3 X_IX481.N$2 N_NX472_X_ix481.MN3_g N_VSS_X_ix481.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX481.MN5 N_NX480_X_ix481.MN5_d N_X_IX481.N$13_X_ix481.MN5_g
+ N_VSS_X_ix481.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX521.MN4 N_X_IX521.N$13_X_ix521.MN1_d N_NX492_X_ix521.MN4_g X_IX521.N$2
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX521.MP4 N_X_IX521.N$13_X_ix521.MP3_d N_NX512_X_ix521.MP4_g X_IX521.N$6
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX521.MN2 X_IX521.N$1 N_B[12]_X_ix521.MN2_g N_VSS_X_ix521.MN2_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX521.MN1 N_X_IX521.N$13_X_ix521.MN1_d N_NX711_X_ix521.MN1_g X_IX521.N$1
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX521.MP5 N_NX520_X_ix521.MP5_d N_X_IX521.N$13_X_ix521.MP5_g
+ N_VDD_X_ix521.MP1_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX521.MP3 N_X_IX521.N$13_X_ix521.MP3_d N_NX492_X_ix521.MP3_g X_IX521.N$6
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX521.MP2 X_IX521.N$6 N_B[12]_X_ix521.MP2_g N_VDD_X_ix521.MP2_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX521.MP1 X_IX521.N$6 N_NX711_X_ix521.MP1_g N_VDD_X_ix521.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX521.MN3 X_IX521.N$2 N_NX512_X_ix521.MN3_g N_VSS_X_ix521.MN3_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=7.7e-07 M=1
mX_IX521.MN5 N_NX520_X_ix521.MN5_d N_X_IX521.N$13_X_ix521.MN5_g
+ N_VSS_X_ix521.MN3_s N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=3.5e-07 M=1
mX_IX129.MP6 N_NBITOUT[2]_X_ix129.MP6_d N_NX549_X_ix129.MP6_g
+ N_VDD_X_ix129.MP4_s N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX129.MP3 N_NBITOUT[2]_X_ix129.MP3_d N_NX104_X_ix129.MP3_g X_IX129.N$12
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX129.MN5 X_IX129.N$6 N_NX549_X_ix129.MN5_g N_VSS_X_ix129.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX129.MN4 X_IX129.N$10 N_NX713_X_ix129.MN4_g X_IX129.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX129.MP5 N_NBITOUT[2]_X_ix129.MP3_d N_NX713_X_ix129.MP5_g X_IX129.N$4
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX129.MN3 X_IX129.N$10 N_NX547_X_ix129.MN3_g X_IX129.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX129.MN2 N_NBITOUT[2]_X_ix129.MN2_d N_NX707_X_ix129.MN2_g X_IX129.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX129.MN1 N_NBITOUT[2]_X_ix129.MN1_d N_NX545_X_ix129.MN1_g X_IX129.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX129.MP4 X_IX129.N$4 N_NX547_X_ix129.MP4_g N_VDD_X_ix129.MP4_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX129.MP2 X_IX129.N$12 N_NX707_X_ix129.MP2_g X_IX129.N$5 N_VDD_X_ix560.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX129.MP1 X_IX129.N$5 N_NX545_X_ix129.MP1_g N_VDD_X_ix129.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX129.MN6 N_NBITOUT[2]_X_ix129.MN2_d N_NX104_X_ix129.MN6_g X_IX129.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX169.MP6 N_NBITOUT[3]_X_ix169.MP6_d N_NX561_X_ix169.MP6_g
+ N_VDD_X_ix169.MP4_s N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX169.MP3 N_NBITOUT[3]_X_ix169.MP3_d N_NX144_X_ix169.MP3_g X_IX169.N$12
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX169.MN5 X_IX169.N$6 N_NX561_X_ix169.MN5_g N_VSS_X_ix169.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX169.MN4 X_IX169.N$10 N_NX713_X_ix169.MN4_g X_IX169.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX169.MP5 N_NBITOUT[3]_X_ix169.MP3_d N_NX713_X_ix169.MP5_g X_IX169.N$4
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX169.MN3 X_IX169.N$10 N_NX559_X_ix169.MN3_g X_IX169.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX169.MN2 N_NBITOUT[3]_X_ix169.MN2_d N_NX707_X_ix169.MN2_g X_IX169.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX169.MN1 N_NBITOUT[3]_X_ix169.MN1_d N_NX557_X_ix169.MN1_g X_IX169.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX169.MP4 X_IX169.N$4 N_NX559_X_ix169.MP4_g N_VDD_X_ix169.MP4_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX169.MP2 X_IX169.N$12 N_NX707_X_ix169.MP2_g X_IX169.N$5 N_VDD_X_ix560.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX169.MP1 X_IX169.N$5 N_NX557_X_ix169.MP1_g N_VDD_X_ix169.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX169.MN6 N_NBITOUT[3]_X_ix169.MN2_d N_NX144_X_ix169.MN6_g X_IX169.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX209.MP6 N_NBITOUT[4]_X_ix209.MP6_d N_NX573_X_ix209.MP6_g
+ N_VDD_X_ix209.MP4_s N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX209.MP3 N_NBITOUT[4]_X_ix209.MP3_d N_NX184_X_ix209.MP3_g X_IX209.N$12
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX209.MN5 X_IX209.N$6 N_NX573_X_ix209.MN5_g N_VSS_X_ix209.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX209.MN4 X_IX209.N$10 N_NX713_X_ix209.MN4_g X_IX209.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX209.MP5 N_NBITOUT[4]_X_ix209.MP3_d N_NX713_X_ix209.MP5_g X_IX209.N$4
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX209.MN3 X_IX209.N$10 N_NX571_X_ix209.MN3_g X_IX209.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX209.MN2 N_NBITOUT[4]_X_ix209.MN2_d N_NX707_X_ix209.MN2_g X_IX209.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX209.MN1 N_NBITOUT[4]_X_ix209.MN1_d N_NX569_X_ix209.MN1_g X_IX209.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX209.MP4 X_IX209.N$4 N_NX571_X_ix209.MP4_g N_VDD_X_ix209.MP4_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX209.MP2 X_IX209.N$12 N_NX707_X_ix209.MP2_g X_IX209.N$5 N_VDD_X_ix560.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX209.MP1 X_IX209.N$5 N_NX569_X_ix209.MP1_g N_VDD_X_ix209.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX209.MN6 N_NBITOUT[4]_X_ix209.MN2_d N_NX184_X_ix209.MN6_g X_IX209.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX249.MP6 N_NBITOUT[5]_X_ix249.MP6_d N_NX585_X_ix249.MP6_g
+ N_VDD_X_ix249.MP4_s N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX249.MP3 N_NBITOUT[5]_X_ix249.MP3_d N_NX224_X_ix249.MP3_g X_IX249.N$12
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX249.MN5 X_IX249.N$6 N_NX585_X_ix249.MN5_g N_VSS_X_ix249.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX249.MN4 X_IX249.N$10 N_NX713_X_ix249.MN4_g X_IX249.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX249.MP5 N_NBITOUT[5]_X_ix249.MP3_d N_NX713_X_ix249.MP5_g X_IX249.N$4
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX249.MN3 X_IX249.N$10 N_NX583_X_ix249.MN3_g X_IX249.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX249.MN2 N_NBITOUT[5]_X_ix249.MN2_d N_NX707_X_ix249.MN2_g X_IX249.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX249.MN1 N_NBITOUT[5]_X_ix249.MN1_d N_NX581_X_ix249.MN1_g X_IX249.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX249.MP4 X_IX249.N$4 N_NX583_X_ix249.MP4_g N_VDD_X_ix249.MP4_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX249.MP2 X_IX249.N$12 N_NX707_X_ix249.MP2_g X_IX249.N$5 N_VDD_X_ix456.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX249.MP1 X_IX249.N$5 N_NX581_X_ix249.MP1_g N_VDD_X_ix249.MP1_s
+ N_VDD_X_ix456.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX249.MN6 N_NBITOUT[5]_X_ix249.MN2_d N_NX224_X_ix249.MN6_g X_IX249.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX289.MP6 N_NBITOUT[6]_X_ix289.MP6_d N_NX597_X_ix289.MP6_g
+ N_VDD_X_ix289.MP4_s N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX289.MP3 N_NBITOUT[6]_X_ix289.MP3_d N_NX264_X_ix289.MP3_g X_IX289.N$12
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX289.MN5 X_IX289.N$6 N_NX597_X_ix289.MN5_g N_VSS_X_ix289.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX289.MN4 X_IX289.N$10 N_NX713_X_ix289.MN4_g X_IX289.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX289.MP5 N_NBITOUT[6]_X_ix289.MP3_d N_NX713_X_ix289.MP5_g X_IX289.N$4
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX289.MN3 X_IX289.N$10 N_NX595_X_ix289.MN3_g X_IX289.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX289.MN2 N_NBITOUT[6]_X_ix289.MN2_d N_NX707_X_ix289.MN2_g X_IX289.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX289.MN1 N_NBITOUT[6]_X_ix289.MN1_d N_NX593_X_ix289.MN1_g X_IX289.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX289.MP4 X_IX289.N$4 N_NX595_X_ix289.MP4_g N_VDD_X_ix289.MP4_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX289.MP2 X_IX289.N$12 N_NX707_X_ix289.MP2_g X_IX289.N$5 N_VDD_X_ix390.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX289.MP1 X_IX289.N$5 N_NX593_X_ix289.MP1_g N_VDD_X_ix289.MP1_s
+ N_VDD_X_ix390.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX289.MN6 N_NBITOUT[6]_X_ix289.MN2_d N_NX264_X_ix289.MN6_g X_IX289.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX329.MP6 N_NBITOUT[7]_X_ix329.MP6_d N_NX609_X_ix329.MP6_g
+ N_VDD_X_ix329.MP4_s N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX329.MP3 N_NBITOUT[7]_X_ix329.MP3_d N_NX304_X_ix329.MP3_g X_IX329.N$12
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX329.MN5 X_IX329.N$6 N_NX609_X_ix329.MN5_g N_VSS_X_ix329.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX329.MN4 X_IX329.N$10 N_NX713_X_ix329.MN4_g X_IX329.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX329.MP5 N_NBITOUT[7]_X_ix329.MP3_d N_NX713_X_ix329.MP5_g X_IX329.N$4
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX329.MN3 X_IX329.N$10 N_NX607_X_ix329.MN3_g X_IX329.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX329.MN2 N_NBITOUT[7]_X_ix329.MN2_d N_NX709_X_ix329.MN2_g X_IX329.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX329.MN1 N_NBITOUT[7]_X_ix329.MN1_d N_NX605_X_ix329.MN1_g X_IX329.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX329.MP4 X_IX329.N$4 N_NX607_X_ix329.MP4_g N_VDD_X_ix329.MP4_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX329.MP2 X_IX329.N$12 N_NX709_X_ix329.MP2_g X_IX329.N$5 N_VDD_X_ix385.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX329.MP1 X_IX329.N$5 N_NX605_X_ix329.MP1_g N_VDD_X_ix329.MP1_s
+ N_VDD_X_ix385.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX329.MN6 N_NBITOUT[7]_X_ix329.MN2_d N_NX304_X_ix329.MN6_g X_IX329.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX369.MP6 N_NBITOUT[8]_X_ix369.MP6_d N_NX621_X_ix369.MP6_g
+ N_VDD_X_ix369.MP4_s N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX369.MP3 N_NBITOUT[8]_X_ix369.MP3_d N_NX344_X_ix369.MP3_g X_IX369.N$12
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX369.MN5 X_IX369.N$6 N_NX621_X_ix369.MN5_g N_VSS_X_ix369.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX369.MN4 X_IX369.N$10 N_NX713_X_ix369.MN4_g X_IX369.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX369.MP5 N_NBITOUT[8]_X_ix369.MP3_d N_NX713_X_ix369.MP5_g X_IX369.N$4
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX369.MN3 X_IX369.N$10 N_NX619_X_ix369.MN3_g X_IX369.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX369.MN2 N_NBITOUT[8]_X_ix369.MN2_d N_NX709_X_ix369.MN2_g X_IX369.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX369.MN1 N_NBITOUT[8]_X_ix369.MN1_d N_NX617_X_ix369.MN1_g X_IX369.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX369.MP4 X_IX369.N$4 N_NX619_X_ix369.MP4_g N_VDD_X_ix369.MP4_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX369.MP2 X_IX369.N$12 N_NX709_X_ix369.MP2_g X_IX369.N$5 N_VDD_X_ix560.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX369.MP1 X_IX369.N$5 N_NX617_X_ix369.MP1_g N_VDD_X_ix369.MP1_s
+ N_VDD_X_ix560.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX369.MN6 N_NBITOUT[8]_X_ix369.MN2_d N_NX344_X_ix369.MN6_g X_IX369.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX409.MP6 N_NBITOUT[9]_X_ix409.MP6_d N_NX633_X_ix409.MP6_g
+ N_VDD_X_ix409.MP4_s N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX409.MP3 N_NBITOUT[9]_X_ix409.MP3_d N_NX384_X_ix409.MP3_g X_IX409.N$12
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX409.MN5 X_IX409.N$6 N_NX633_X_ix409.MN5_g N_VSS_X_ix409.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX409.MN4 X_IX409.N$10 N_NX713_X_ix409.MN4_g X_IX409.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX409.MP5 N_NBITOUT[9]_X_ix409.MP3_d N_NX713_X_ix409.MP5_g X_IX409.N$4
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX409.MN3 X_IX409.N$10 N_NX631_X_ix409.MN3_g X_IX409.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX409.MN2 N_NBITOUT[9]_X_ix409.MN2_d N_NX709_X_ix409.MN2_g X_IX409.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX409.MN1 N_NBITOUT[9]_X_ix409.MN1_d N_NX629_X_ix409.MN1_g X_IX409.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX409.MP4 X_IX409.N$4 N_NX631_X_ix409.MP4_g N_VDD_X_ix409.MP4_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX409.MP2 X_IX409.N$12 N_NX709_X_ix409.MP2_g X_IX409.N$5 N_VDD_X_ix632.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX409.MP1 X_IX409.N$5 N_NX629_X_ix409.MP1_g N_VDD_X_ix409.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX409.MN6 N_NBITOUT[9]_X_ix409.MN2_d N_NX384_X_ix409.MN6_g X_IX409.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX449.MP6 N_NBITOUT[10]_X_ix449.MP6_d N_NX643_X_ix449.MP6_g
+ N_VDD_X_ix449.MP4_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX449.MP3 N_NBITOUT[10]_X_ix449.MP3_d N_NX424_X_ix449.MP3_g X_IX449.N$12
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX449.MN5 X_IX449.N$6 N_NX643_X_ix449.MN5_g N_VSS_X_ix449.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX449.MN4 X_IX449.N$10 N_NX713_X_ix449.MN4_g X_IX449.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX449.MP5 N_NBITOUT[10]_X_ix449.MP3_d N_NX713_X_ix449.MP5_g X_IX449.N$4
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX449.MN3 X_IX449.N$10 N_NX641_X_ix449.MN3_g X_IX449.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX449.MN2 N_NBITOUT[10]_X_ix449.MN2_d N_NX709_X_ix449.MN2_g X_IX449.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX449.MN1 N_NBITOUT[10]_X_ix449.MN1_d N_NX639_X_ix449.MN1_g X_IX449.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX449.MP4 X_IX449.N$4 N_NX641_X_ix449.MP4_g N_VDD_X_ix449.MP4_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX449.MP2 X_IX449.N$12 N_NX709_X_ix449.MP2_g X_IX449.N$5 N_VDD_X_ix642.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX449.MP1 X_IX449.N$5 N_NX639_X_ix449.MP1_g N_VDD_X_ix449.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX449.MN6 N_NBITOUT[10]_X_ix449.MN2_d N_NX424_X_ix449.MN6_g X_IX449.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX489.MP6 N_NBITOUT[11]_X_ix489.MP6_d N_NX655_X_ix489.MP6_g
+ N_VDD_X_ix489.MP4_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX489.MP3 N_NBITOUT[11]_X_ix489.MP3_d N_NX464_X_ix489.MP3_g X_IX489.N$12
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX489.MN5 X_IX489.N$6 N_NX655_X_ix489.MN5_g N_VSS_X_ix489.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX489.MN4 X_IX489.N$10 N_NX713_X_ix489.MN4_g X_IX489.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX489.MP5 N_NBITOUT[11]_X_ix489.MP3_d N_NX713_X_ix489.MP5_g X_IX489.N$4
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX489.MN3 X_IX489.N$10 N_NX653_X_ix489.MN3_g X_IX489.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX489.MN2 N_NBITOUT[11]_X_ix489.MN2_d N_NX709_X_ix489.MN2_g X_IX489.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX489.MN1 N_NBITOUT[11]_X_ix489.MN1_d N_NX651_X_ix489.MN1_g X_IX489.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX489.MP4 X_IX489.N$4 N_NX653_X_ix489.MP4_g N_VDD_X_ix489.MP4_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX489.MP2 X_IX489.N$12 N_NX709_X_ix489.MP2_g X_IX489.N$5 N_VDD_X_ix642.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX489.MP1 X_IX489.N$5 N_NX651_X_ix489.MP1_g N_VDD_X_ix489.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX489.MN6 N_NBITOUT[11]_X_ix489.MN2_d N_NX464_X_ix489.MN6_g X_IX489.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX529.MP6 N_NBITOUT[12]_X_ix529.MP6_d N_NX664_X_ix529.MP6_g
+ N_VDD_X_ix529.MP4_s N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX529.MP3 N_NBITOUT[12]_X_ix529.MP3_d N_NX504_X_ix529.MP3_g X_IX529.N$12
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX529.MN5 X_IX529.N$6 N_NX664_X_ix529.MN5_g N_VSS_X_ix529.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX529.MN4 X_IX529.N$10 N_NX713_X_ix529.MN4_g X_IX529.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX529.MP5 N_NBITOUT[12]_X_ix529.MP3_d N_NX713_X_ix529.MP5_g X_IX529.N$4
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX529.MN3 X_IX529.N$10 N_NX662_X_ix529.MN3_g X_IX529.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX529.MN2 N_NBITOUT[12]_X_ix529.MN2_d N_NX711_X_ix529.MN2_g X_IX529.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX529.MN1 N_NBITOUT[12]_X_ix529.MN1_d N_NX660_X_ix529.MN1_g X_IX529.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX529.MP4 X_IX529.N$4 N_NX662_X_ix529.MP4_g N_VDD_X_ix529.MP4_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX529.MP2 X_IX529.N$12 N_NX711_X_ix529.MP2_g X_IX529.N$5 N_VDD_X_ix632.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX529.MP1 X_IX529.N$5 N_NX660_X_ix529.MP1_g N_VDD_X_ix529.MP1_s
+ N_VDD_X_ix632.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX529.MN6 N_NBITOUT[12]_X_ix529.MN2_d N_NX504_X_ix529.MN6_g X_IX529.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX569.MP6 N_NBITOUT[13]_X_ix569.MP6_d N_NX673_X_ix569.MP6_g
+ N_VDD_X_ix569.MP4_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX569.MP3 N_NBITOUT[13]_X_ix569.MP3_d N_NX544_X_ix569.MP3_g X_IX569.N$12
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX569.MN5 X_IX569.N$6 N_NX673_X_ix569.MN5_g N_VSS_X_ix569.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX569.MN4 X_IX569.N$10 N_NX713_X_ix569.MN4_g X_IX569.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX569.MP5 N_NBITOUT[13]_X_ix569.MP3_d N_NX713_X_ix569.MP5_g X_IX569.N$4
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX569.MN3 X_IX569.N$10 N_NX671_X_ix569.MN3_g X_IX569.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX569.MN2 N_NBITOUT[13]_X_ix569.MN2_d N_NX711_X_ix569.MN2_g X_IX569.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX569.MN1 N_NBITOUT[13]_X_ix569.MN1_d N_NX669_X_ix569.MN1_g X_IX569.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX569.MP4 X_IX569.N$4 N_NX671_X_ix569.MP4_g N_VDD_X_ix569.MP4_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX569.MP2 X_IX569.N$12 N_NX711_X_ix569.MP2_g X_IX569.N$5 N_VDD_X_ix642.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX569.MP1 X_IX569.N$5 N_NX669_X_ix569.MP1_g N_VDD_X_ix569.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX569.MN6 N_NBITOUT[13]_X_ix569.MN2_d N_NX544_X_ix569.MN6_g X_IX569.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX609.MP6 N_NBITOUT[14]_X_ix609.MP6_d N_NX682_X_ix609.MP6_g
+ N_VDD_X_ix609.MP4_s N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=1.26e-06 M=1
mX_IX609.MP3 N_NBITOUT[14]_X_ix609.MP3_d N_NX584_X_ix609.MP3_g X_IX609.N$12
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX609.MN5 X_IX609.N$6 N_NX682_X_ix609.MN5_g N_VSS_X_ix609.MN5_s
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX609.MN4 X_IX609.N$10 N_NX713_X_ix609.MN4_g X_IX609.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX609.MP5 N_NBITOUT[14]_X_ix609.MP3_d N_NX713_X_ix609.MP5_g X_IX609.N$4
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX609.MN3 X_IX609.N$10 N_NX680_X_ix609.MN3_g X_IX609.N$6 N_VSS_X_ix642.MN1_b
+ NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX609.MN2 N_NBITOUT[14]_X_ix609.MN2_d N_NX711_X_ix609.MN2_g X_IX609.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX609.MN1 N_NBITOUT[14]_X_ix609.MN1_d N_NX678_X_ix609.MN1_g X_IX609.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
mX_IX609.MP4 X_IX609.N$4 N_NX680_X_ix609.MP4_g N_VDD_X_ix609.MP4_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=2.24e-06 M=1
mX_IX609.MP2 X_IX609.N$12 N_NX711_X_ix609.MP2_g X_IX609.N$5 N_VDD_X_ix642.MP1_b
+ PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX609.MP1 X_IX609.N$5 N_NX678_X_ix609.MP1_g N_VDD_X_ix609.MP1_s
+ N_VDD_X_ix642.MP1_b PMOS L=1.4e-07 W=3.15e-06 M=1
mX_IX609.MN6 N_NBITOUT[14]_X_ix609.MN2_d N_NX584_X_ix609.MN6_g X_IX609.N$10
+ N_VSS_X_ix642.MN1_b NMOS L=1.4e-07 W=1.19e-06 M=1
*
.include "ALU_16Bit.pex.netlist.ALU_16BIT.pxi"
*
.ends
*
*
