\hypertarget{struct_e_x_t_i___type_def}{}\section{E\+X\+T\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_e_x_t_i___type_def}\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}


External Interrupt/\+Event Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}{I\+MR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}{E\+MR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}{R\+T\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}{F\+T\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}{S\+W\+I\+ER}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}{PR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
External Interrupt/\+Event Controller. 

\subsection{Member Data Documentation}
\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!E\+MR@{E\+MR}}
\index{E\+MR@{E\+MR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+MR}{EMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+E\+MR}\hypertarget{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}{}\label{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}
E\+X\+TI Event mask register, Address offset\+: 0x04 \index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!F\+T\+SR@{F\+T\+SR}}
\index{F\+T\+SR@{F\+T\+SR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+T\+SR}{FTSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+F\+T\+SR}\hypertarget{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}{}\label{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}
E\+X\+TI Falling trigger selection register, Address offset\+: 0x0C \index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+MR}{IMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+I\+MR}\hypertarget{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}{}\label{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}
E\+X\+TI Interrupt mask register, Address offset\+: 0x00 \index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!PR@{PR}}
\index{PR@{PR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{PR}{PR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+PR}\hypertarget{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}{}\label{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}
E\+X\+TI Pending register, Address offset\+: 0x14 \index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!R\+T\+SR@{R\+T\+SR}}
\index{R\+T\+SR@{R\+T\+SR}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+T\+SR}{RTSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+R\+T\+SR}\hypertarget{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}{}\label{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}
E\+X\+TI Rising trigger selection register, Address offset\+: 0x08 \index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!S\+W\+I\+ER@{S\+W\+I\+ER}}
\index{S\+W\+I\+ER@{S\+W\+I\+ER}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+W\+I\+ER}{SWIER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+S\+W\+I\+ER}\hypertarget{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}{}\label{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}
E\+X\+TI Software interrupt event register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
