{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743185233219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743185233219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 28 15:07:13 2025 " "Processing started: Fri Mar 28 15:07:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743185233219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743185233219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro_v0 -c micro_v0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro_v0 -c micro_v0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743185233219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743185233359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743185233359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "modules/register_bank.v" "" { Text "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/register_bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743185240423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743185240423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "modules/fetch.v" "" { Text "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743185240424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743185240424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "modules/decoder.v" "" { Text "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743185240425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743185240425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk clock_divider.v(3) " "Verilog HDL Declaration information at clock_divider.v(3): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "modules/clock_divider.v" "" { Text "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/clock_divider.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743185240425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "modules/clock_divider.v" "" { Text "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743185240425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743185240425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "modules/alu.v" "" { Text "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743185240426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743185240426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/micro_v0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/micro_v0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 micro_v0 " "Found entity 1: micro_v0" {  } { { "modules/micro_v0.bdf" "" { Schematic "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/micro_v0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743185240426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743185240426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro_v0 " "Elaborating entity \"micro_v0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743185240460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "modules/micro_v0.bdf" "inst" { Schematic "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/micro_v0.bdf" { { 64 928 1112 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743185240461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank reg_bank:inst3 " "Elaborating entity \"reg_bank\" for hierarchy \"reg_bank:inst3\"" {  } { { "modules/micro_v0.bdf" "inst3" { Schematic "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/micro_v0.bdf" { { 64 536 752 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743185240463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst4 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst4\"" {  } { { "modules/micro_v0.bdf" "inst4" { Schematic "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/micro_v0.bdf" { { 224 544 736 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743185240464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst2 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst2\"" {  } { { "modules/micro_v0.bdf" "inst2" { Schematic "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/micro_v0.bdf" { { 224 304 472 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743185240465 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.data_a 0 fetch.v(8) " "Net \"MEM.data_a\" at fetch.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "modules/fetch.v" "" { Text "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/fetch.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743185240466 "|micro_v0|fetch:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.waddr_a 0 fetch.v(8) " "Net \"MEM.waddr_a\" at fetch.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "modules/fetch.v" "" { Text "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/fetch.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743185240466 "|micro_v0|fetch:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.we_a 0 fetch.v(8) " "Net \"MEM.we_a\" at fetch.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "modules/fetch.v" "" { Text "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/fetch.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743185240466 "|micro_v0|fetch:inst2"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743185240812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743185240812 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reloj " "No output dependent on input pin \"reloj\"" {  } { { "modules/micro_v0.bdf" "" { Schematic "/home/ediazguzman/ITBA/Grado/2025-1Q/ElectronicaV/TPs/E5-TP2/mvp-0/modules/micro_v0.bdf" { { 248 96 264 264 "reloj" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743185240875 "|micro_v0|reloj"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743185240875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743185240875 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743185240875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743185240875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743185240882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 28 15:07:20 2025 " "Processing ended: Fri Mar 28 15:07:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743185240882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743185240882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743185240882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743185240882 ""}
