
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.cramfs_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015d8 <.init>:
  4015d8:	stp	x29, x30, [sp, #-16]!
  4015dc:	mov	x29, sp
  4015e0:	bl	401a70 <ferror@plt+0x60>
  4015e4:	ldp	x29, x30, [sp], #16
  4015e8:	ret

Disassembly of section .plt:

00000000004015f0 <memcpy@plt-0x20>:
  4015f0:	stp	x16, x30, [sp, #-16]!
  4015f4:	adrp	x16, 416000 <ferror@plt+0x145f0>
  4015f8:	ldr	x17, [x16, #4088]
  4015fc:	add	x16, x16, #0xff8
  401600:	br	x17
  401604:	nop
  401608:	nop
  40160c:	nop

0000000000401610 <memcpy@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401614:	ldr	x17, [x16]
  401618:	add	x16, x16, #0x0
  40161c:	br	x17

0000000000401620 <_exit@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401624:	ldr	x17, [x16, #8]
  401628:	add	x16, x16, #0x8
  40162c:	br	x17

0000000000401630 <strtoul@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401634:	ldr	x17, [x16, #16]
  401638:	add	x16, x16, #0x10
  40163c:	br	x17

0000000000401640 <strlen@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401644:	ldr	x17, [x16, #24]
  401648:	add	x16, x16, #0x18
  40164c:	br	x17

0000000000401650 <fputs@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401654:	ldr	x17, [x16, #32]
  401658:	add	x16, x16, #0x20
  40165c:	br	x17

0000000000401660 <exit@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401664:	ldr	x17, [x16, #40]
  401668:	add	x16, x16, #0x28
  40166c:	br	x17

0000000000401670 <dup@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401674:	ldr	x17, [x16, #48]
  401678:	add	x16, x16, #0x30
  40167c:	br	x17

0000000000401680 <compress@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401684:	ldr	x17, [x16, #56]
  401688:	add	x16, x16, #0x38
  40168c:	br	x17

0000000000401690 <strtod@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401694:	ldr	x17, [x16, #64]
  401698:	add	x16, x16, #0x40
  40169c:	br	x17

00000000004016a0 <readlink@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016a4:	ldr	x17, [x16, #72]
  4016a8:	add	x16, x16, #0x48
  4016ac:	br	x17

00000000004016b0 <__cxa_atexit@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016b4:	ldr	x17, [x16, #80]
  4016b8:	add	x16, x16, #0x50
  4016bc:	br	x17

00000000004016c0 <fputc@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016c4:	ldr	x17, [x16, #88]
  4016c8:	add	x16, x16, #0x58
  4016cc:	br	x17

00000000004016d0 <crc32@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016d4:	ldr	x17, [x16, #96]
  4016d8:	add	x16, x16, #0x60
  4016dc:	br	x17

00000000004016e0 <snprintf@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016e4:	ldr	x17, [x16, #104]
  4016e8:	add	x16, x16, #0x68
  4016ec:	br	x17

00000000004016f0 <localeconv@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016f4:	ldr	x17, [x16, #112]
  4016f8:	add	x16, x16, #0x70
  4016fc:	br	x17

0000000000401700 <fileno@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401704:	ldr	x17, [x16, #120]
  401708:	add	x16, x16, #0x78
  40170c:	br	x17

0000000000401710 <fsync@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401714:	ldr	x17, [x16, #128]
  401718:	add	x16, x16, #0x80
  40171c:	br	x17

0000000000401720 <malloc@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401724:	ldr	x17, [x16, #136]
  401728:	add	x16, x16, #0x88
  40172c:	br	x17

0000000000401730 <open@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401734:	ldr	x17, [x16, #144]
  401738:	add	x16, x16, #0x90
  40173c:	br	x17

0000000000401740 <__strtol_internal@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401744:	ldr	x17, [x16, #152]
  401748:	add	x16, x16, #0x98
  40174c:	br	x17

0000000000401750 <strncmp@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401754:	ldr	x17, [x16, #160]
  401758:	add	x16, x16, #0xa0
  40175c:	br	x17

0000000000401760 <bindtextdomain@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401764:	ldr	x17, [x16, #168]
  401768:	add	x16, x16, #0xa8
  40176c:	br	x17

0000000000401770 <__libc_start_main@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401774:	ldr	x17, [x16, #176]
  401778:	add	x16, x16, #0xb0
  40177c:	br	x17

0000000000401780 <fgetc@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401784:	ldr	x17, [x16, #184]
  401788:	add	x16, x16, #0xb8
  40178c:	br	x17

0000000000401790 <memset@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401794:	ldr	x17, [x16, #192]
  401798:	add	x16, x16, #0xc0
  40179c:	br	x17

00000000004017a0 <getopt@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017a4:	ldr	x17, [x16, #200]
  4017a8:	add	x16, x16, #0xc8
  4017ac:	br	x17

00000000004017b0 <__strtoul_internal@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017b4:	ldr	x17, [x16, #208]
  4017b8:	add	x16, x16, #0xd0
  4017bc:	br	x17

00000000004017c0 <calloc@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017c4:	ldr	x17, [x16, #216]
  4017c8:	add	x16, x16, #0xd8
  4017cc:	br	x17

00000000004017d0 <bcmp@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017d4:	ldr	x17, [x16, #224]
  4017d8:	add	x16, x16, #0xe0
  4017dc:	br	x17

00000000004017e0 <realloc@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017e4:	ldr	x17, [x16, #232]
  4017e8:	add	x16, x16, #0xe8
  4017ec:	br	x17

00000000004017f0 <getpagesize@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017f4:	ldr	x17, [x16, #240]
  4017f8:	add	x16, x16, #0xf0
  4017fc:	br	x17

0000000000401800 <strdup@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401804:	ldr	x17, [x16, #248]
  401808:	add	x16, x16, #0xf8
  40180c:	br	x17

0000000000401810 <close@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401814:	ldr	x17, [x16, #256]
  401818:	add	x16, x16, #0x100
  40181c:	br	x17

0000000000401820 <__gmon_start__@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401824:	ldr	x17, [x16, #264]
  401828:	add	x16, x16, #0x108
  40182c:	br	x17

0000000000401830 <write@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401834:	ldr	x17, [x16, #272]
  401838:	add	x16, x16, #0x110
  40183c:	br	x17

0000000000401840 <abort@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401844:	ldr	x17, [x16, #280]
  401848:	add	x16, x16, #0x118
  40184c:	br	x17

0000000000401850 <puts@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401854:	ldr	x17, [x16, #288]
  401858:	add	x16, x16, #0x120
  40185c:	br	x17

0000000000401860 <textdomain@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401864:	ldr	x17, [x16, #296]
  401868:	add	x16, x16, #0x128
  40186c:	br	x17

0000000000401870 <strcmp@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401874:	ldr	x17, [x16, #304]
  401878:	add	x16, x16, #0x130
  40187c:	br	x17

0000000000401880 <warn@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401884:	ldr	x17, [x16, #312]
  401888:	add	x16, x16, #0x138
  40188c:	br	x17

0000000000401890 <__ctype_b_loc@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401894:	ldr	x17, [x16, #320]
  401898:	add	x16, x16, #0x140
  40189c:	br	x17

00000000004018a0 <mmap@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018a4:	ldr	x17, [x16, #328]
  4018a8:	add	x16, x16, #0x148
  4018ac:	br	x17

00000000004018b0 <strtol@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018b4:	ldr	x17, [x16, #336]
  4018b8:	add	x16, x16, #0x150
  4018bc:	br	x17

00000000004018c0 <free@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018c4:	ldr	x17, [x16, #344]
  4018c8:	add	x16, x16, #0x158
  4018cc:	br	x17

00000000004018d0 <scandir@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018d4:	ldr	x17, [x16, #352]
  4018d8:	add	x16, x16, #0x160
  4018dc:	br	x17

00000000004018e0 <vasprintf@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018e4:	ldr	x17, [x16, #360]
  4018e8:	add	x16, x16, #0x168
  4018ec:	br	x17

00000000004018f0 <strndup@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018f4:	ldr	x17, [x16, #368]
  4018f8:	add	x16, x16, #0x170
  4018fc:	br	x17

0000000000401900 <strspn@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401904:	ldr	x17, [x16, #376]
  401908:	add	x16, x16, #0x178
  40190c:	br	x17

0000000000401910 <strchr@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401914:	ldr	x17, [x16, #384]
  401918:	add	x16, x16, #0x180
  40191c:	br	x17

0000000000401920 <munmap@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401924:	ldr	x17, [x16, #392]
  401928:	add	x16, x16, #0x188
  40192c:	br	x17

0000000000401930 <fflush@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401934:	ldr	x17, [x16, #400]
  401938:	add	x16, x16, #0x190
  40193c:	br	x17

0000000000401940 <__lxstat@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401944:	ldr	x17, [x16, #408]
  401948:	add	x16, x16, #0x198
  40194c:	br	x17

0000000000401950 <warnx@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401954:	ldr	x17, [x16, #416]
  401958:	add	x16, x16, #0x1a0
  40195c:	br	x17

0000000000401960 <memchr@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401964:	ldr	x17, [x16, #424]
  401968:	add	x16, x16, #0x1a8
  40196c:	br	x17

0000000000401970 <dcgettext@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401974:	ldr	x17, [x16, #432]
  401978:	add	x16, x16, #0x1b0
  40197c:	br	x17

0000000000401980 <errx@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401984:	ldr	x17, [x16, #440]
  401988:	add	x16, x16, #0x1b8
  40198c:	br	x17

0000000000401990 <strcspn@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401994:	ldr	x17, [x16, #448]
  401998:	add	x16, x16, #0x1c0
  40199c:	br	x17

00000000004019a0 <printf@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019a4:	ldr	x17, [x16, #456]
  4019a8:	add	x16, x16, #0x1c8
  4019ac:	br	x17

00000000004019b0 <__assert_fail@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019b4:	ldr	x17, [x16, #464]
  4019b8:	add	x16, x16, #0x1d0
  4019bc:	br	x17

00000000004019c0 <__errno_location@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019c4:	ldr	x17, [x16, #472]
  4019c8:	add	x16, x16, #0x1d8
  4019cc:	br	x17

00000000004019d0 <__xstat@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019d4:	ldr	x17, [x16, #480]
  4019d8:	add	x16, x16, #0x1e0
  4019dc:	br	x17

00000000004019e0 <fprintf@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019e4:	ldr	x17, [x16, #488]
  4019e8:	add	x16, x16, #0x1e8
  4019ec:	br	x17

00000000004019f0 <err@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019f4:	ldr	x17, [x16, #496]
  4019f8:	add	x16, x16, #0x1f0
  4019fc:	br	x17

0000000000401a00 <setlocale@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401a04:	ldr	x17, [x16, #504]
  401a08:	add	x16, x16, #0x1f8
  401a0c:	br	x17

0000000000401a10 <ferror@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401a14:	ldr	x17, [x16, #512]
  401a18:	add	x16, x16, #0x200
  401a1c:	br	x17

Disassembly of section .text:

0000000000401a20 <.text>:
  401a20:	mov	x29, #0x0                   	// #0
  401a24:	mov	x30, #0x0                   	// #0
  401a28:	mov	x5, x0
  401a2c:	ldr	x1, [sp]
  401a30:	add	x2, sp, #0x8
  401a34:	mov	x6, sp
  401a38:	movz	x0, #0x0, lsl #48
  401a3c:	movk	x0, #0x0, lsl #32
  401a40:	movk	x0, #0x40, lsl #16
  401a44:	movk	x0, #0x1b2c
  401a48:	movz	x3, #0x0, lsl #48
  401a4c:	movk	x3, #0x0, lsl #32
  401a50:	movk	x3, #0x40, lsl #16
  401a54:	movk	x3, #0x6018
  401a58:	movz	x4, #0x0, lsl #48
  401a5c:	movk	x4, #0x0, lsl #32
  401a60:	movk	x4, #0x40, lsl #16
  401a64:	movk	x4, #0x6098
  401a68:	bl	401770 <__libc_start_main@plt>
  401a6c:	bl	401840 <abort@plt>
  401a70:	adrp	x0, 416000 <ferror@plt+0x145f0>
  401a74:	ldr	x0, [x0, #4064]
  401a78:	cbz	x0, 401a80 <ferror@plt+0x70>
  401a7c:	b	401820 <__gmon_start__@plt>
  401a80:	ret
  401a84:	nop
  401a88:	adrp	x0, 417000 <ferror@plt+0x155f0>
  401a8c:	add	x0, x0, #0x228
  401a90:	adrp	x1, 417000 <ferror@plt+0x155f0>
  401a94:	add	x1, x1, #0x228
  401a98:	cmp	x1, x0
  401a9c:	b.eq	401ab4 <ferror@plt+0xa4>  // b.none
  401aa0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401aa4:	ldr	x1, [x1, #200]
  401aa8:	cbz	x1, 401ab4 <ferror@plt+0xa4>
  401aac:	mov	x16, x1
  401ab0:	br	x16
  401ab4:	ret
  401ab8:	adrp	x0, 417000 <ferror@plt+0x155f0>
  401abc:	add	x0, x0, #0x228
  401ac0:	adrp	x1, 417000 <ferror@plt+0x155f0>
  401ac4:	add	x1, x1, #0x228
  401ac8:	sub	x1, x1, x0
  401acc:	lsr	x2, x1, #63
  401ad0:	add	x1, x2, x1, asr #3
  401ad4:	cmp	xzr, x1, asr #1
  401ad8:	asr	x1, x1, #1
  401adc:	b.eq	401af4 <ferror@plt+0xe4>  // b.none
  401ae0:	adrp	x2, 406000 <ferror@plt+0x45f0>
  401ae4:	ldr	x2, [x2, #208]
  401ae8:	cbz	x2, 401af4 <ferror@plt+0xe4>
  401aec:	mov	x16, x2
  401af0:	br	x16
  401af4:	ret
  401af8:	stp	x29, x30, [sp, #-32]!
  401afc:	mov	x29, sp
  401b00:	str	x19, [sp, #16]
  401b04:	adrp	x19, 417000 <ferror@plt+0x155f0>
  401b08:	ldrb	w0, [x19, #592]
  401b0c:	cbnz	w0, 401b1c <ferror@plt+0x10c>
  401b10:	bl	401a88 <ferror@plt+0x78>
  401b14:	mov	w0, #0x1                   	// #1
  401b18:	strb	w0, [x19, #592]
  401b1c:	ldr	x19, [sp, #16]
  401b20:	ldp	x29, x30, [sp], #32
  401b24:	ret
  401b28:	b	401ab8 <ferror@plt+0xa8>
  401b2c:	sub	sp, sp, #0x110
  401b30:	stp	x22, x21, [sp, #240]
  401b34:	stp	x20, x19, [sp, #256]
  401b38:	mov	x20, x1
  401b3c:	mov	w21, w0
  401b40:	mov	w8, #0x4c                  	// #76
  401b44:	mov	x0, xzr
  401b48:	mov	x1, xzr
  401b4c:	mov	w2, wzr
  401b50:	stp	x29, x30, [sp, #176]
  401b54:	stp	x28, x27, [sp, #192]
  401b58:	stp	x26, x25, [sp, #208]
  401b5c:	stp	x24, x23, [sp, #224]
  401b60:	add	x29, sp, #0xb0
  401b64:	str	x8, [sp, #32]
  401b68:	bl	4016d0 <crc32@plt>
  401b6c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401b70:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401b74:	mov	x19, x0
  401b78:	add	x8, x8, #0x258
  401b7c:	add	x1, x1, #0xa57
  401b80:	mov	w0, #0x6                   	// #6
  401b84:	strb	wzr, [x8]
  401b88:	str	xzr, [x8, #56]
  401b8c:	bl	401a00 <setlocale@plt>
  401b90:	adrp	x22, 406000 <ferror@plt+0x45f0>
  401b94:	add	x22, x22, #0x1dc
  401b98:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401b9c:	add	x1, x1, #0x1e7
  401ba0:	mov	x0, x22
  401ba4:	bl	401760 <bindtextdomain@plt>
  401ba8:	mov	x0, x22
  401bac:	bl	401860 <textdomain@plt>
  401bb0:	adrp	x0, 403000 <ferror@plt+0x15f0>
  401bb4:	add	x0, x0, #0x25c
  401bb8:	bl	4060a0 <ferror@plt+0x4690>
  401bbc:	cmp	w21, #0x2
  401bc0:	b.lt	401bf0 <ferror@plt+0x1e0>  // b.tstop
  401bc4:	ldr	x22, [x20, #8]
  401bc8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401bcc:	add	x1, x1, #0x8e8
  401bd0:	mov	x0, x22
  401bd4:	bl	401870 <strcmp@plt>
  401bd8:	cbz	w0, 40272c <ferror@plt+0xd1c>
  401bdc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401be0:	add	x1, x1, #0x906
  401be4:	mov	x0, x22
  401be8:	bl	401870 <strcmp@plt>
  401bec:	cbz	w0, 4026fc <ferror@plt+0xcec>
  401bf0:	mov	w0, #0x10                  	// #16
  401bf4:	str	x19, [sp, #16]
  401bf8:	bl	404424 <ferror@plt+0x2a14>
  401bfc:	adrp	x22, 406000 <ferror@plt+0x45f0>
  401c00:	adrp	x25, 406000 <ferror@plt+0x45f0>
  401c04:	add	x22, x22, #0x217
  401c08:	add	x25, x25, #0xd8
  401c0c:	mov	w24, #0x1                   	// #1
  401c10:	adrp	x23, 417000 <ferror@plt+0x155f0>
  401c14:	adrp	x19, 417000 <ferror@plt+0x155f0>
  401c18:	adrp	x27, 417000 <ferror@plt+0x155f0>
  401c1c:	adrp	x26, 417000 <ferror@plt+0x155f0>
  401c20:	mov	w0, w21
  401c24:	mov	x1, x20
  401c28:	mov	x2, x22
  401c2c:	bl	4017a0 <getopt@plt>
  401c30:	add	w8, w0, #0x1
  401c34:	cmp	w8, #0x7b
  401c38:	b.hi	402798 <ferror@plt+0xd88>  // b.pmore
  401c3c:	adr	x9, 401c20 <ferror@plt+0x210>
  401c40:	ldrh	w10, [x25, x8, lsl #1]
  401c44:	add	x9, x9, x10, lsl #2
  401c48:	br	x9
  401c4c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401c50:	strb	w24, [x8, #604]
  401c54:	b	401c20 <ferror@plt+0x210>
  401c58:	ldr	x8, [x23, #560]
  401c5c:	adrp	x9, 417000 <ferror@plt+0x155f0>
  401c60:	str	x8, [x9, #672]
  401c64:	b	401c20 <ferror@plt+0x210>
  401c68:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401c6c:	strb	w24, [x8, #612]
  401c70:	b	401c20 <ferror@plt+0x210>
  401c74:	ldr	x28, [x23, #560]
  401c78:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401c7c:	mov	w2, #0x5                   	// #5
  401c80:	mov	x0, xzr
  401c84:	add	x1, x1, #0x229
  401c88:	bl	401970 <dcgettext@plt>
  401c8c:	mov	x1, x0
  401c90:	mov	x0, x28
  401c94:	bl	404d18 <ferror@plt+0x3308>
  401c98:	str	w0, [x19, #644]
  401c9c:	b	401c20 <ferror@plt+0x210>
  401ca0:	ldr	x28, [x23, #560]
  401ca4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401ca8:	add	x1, x1, #0x264
  401cac:	mov	x0, x28
  401cb0:	bl	401870 <strcmp@plt>
  401cb4:	cbz	w0, 401d6c <ferror@plt+0x35c>
  401cb8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401cbc:	mov	x0, x28
  401cc0:	add	x1, x1, #0x268
  401cc4:	bl	401870 <strcmp@plt>
  401cc8:	cbz	w0, 401d78 <ferror@plt+0x368>
  401ccc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401cd0:	mov	x0, x28
  401cd4:	add	x1, x1, #0x26f
  401cd8:	bl	401870 <strcmp@plt>
  401cdc:	cbz	w0, 401c20 <ferror@plt+0x210>
  401ce0:	b	402738 <ferror@plt+0xd28>
  401ce4:	ldr	x28, [x23, #560]
  401ce8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401cec:	mov	w2, #0x5                   	// #5
  401cf0:	mov	x0, xzr
  401cf4:	add	x1, x1, #0x244
  401cf8:	bl	401970 <dcgettext@plt>
  401cfc:	mov	x1, x0
  401d00:	mov	x0, x28
  401d04:	bl	404d18 <ferror@plt+0x3308>
  401d08:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401d0c:	str	w0, [x8, #648]
  401d10:	b	401c20 <ferror@plt+0x210>
  401d14:	ldr	x1, [x23, #560]
  401d18:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401d1c:	add	x2, sp, #0x28
  401d20:	mov	w0, wzr
  401d24:	str	x1, [x8, #664]
  401d28:	bl	401940 <__lxstat@plt>
  401d2c:	tbnz	w0, #31, 402758 <ferror@plt+0xd48>
  401d30:	ldr	w8, [sp, #88]
  401d34:	ldr	x9, [sp, #32]
  401d38:	adrp	x10, 417000 <ferror@plt+0x155f0>
  401d3c:	str	w8, [x10, #652]
  401d40:	add	w8, w8, #0x3
  401d44:	add	x8, x9, w8, sxtw
  401d48:	str	x8, [sp, #32]
  401d4c:	b	401c20 <ferror@plt+0x210>
  401d50:	ldr	x8, [sp, #32]
  401d54:	strb	w24, [x27, #608]
  401d58:	add	x8, x8, #0x200
  401d5c:	str	x8, [sp, #32]
  401d60:	b	401c20 <ferror@plt+0x210>
  401d64:	strb	w24, [x26, #616]
  401d68:	b	401c20 <ferror@plt+0x210>
  401d6c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401d70:	strb	w24, [x8, #600]
  401d74:	b	401c20 <ferror@plt+0x210>
  401d78:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401d7c:	strb	wzr, [x8, #600]
  401d80:	b	401c20 <ferror@plt+0x210>
  401d84:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401d88:	ldrsw	x8, [x8, #568]
  401d8c:	sub	w9, w21, w8
  401d90:	cmp	w9, #0x2
  401d94:	b.ne	402780 <ferror@plt+0xd70>  // b.any
  401d98:	ldr	x21, [x20, x8, lsl #3]
  401d9c:	add	w8, w8, #0x1
  401da0:	ldr	w9, [x19, #644]
  401da4:	ldr	x22, [x20, w8, sxtw #3]
  401da8:	cbnz	w9, 401db4 <ferror@plt+0x3a4>
  401dac:	bl	4017f0 <getpagesize@plt>
  401db0:	str	w0, [x19, #644]
  401db4:	add	x2, sp, #0x28
  401db8:	mov	w0, wzr
  401dbc:	mov	x1, x21
  401dc0:	bl	4019d0 <__xstat@plt>
  401dc4:	tbnz	w0, #31, 4027d0 <ferror@plt+0xdc0>
  401dc8:	mov	w1, #0x241                 	// #577
  401dcc:	mov	w2, #0x1b6                 	// #438
  401dd0:	mov	x0, x22
  401dd4:	bl	401730 <open@plt>
  401dd8:	tbnz	w0, #31, 4027f4 <ferror@plt+0xde4>
  401ddc:	mov	w25, w0
  401de0:	mov	w0, #0x1                   	// #1
  401de4:	mov	w1, #0x60                  	// #96
  401de8:	bl	4017c0 <calloc@plt>
  401dec:	cbz	x0, 402818 <ferror@plt+0xe08>
  401df0:	ldr	w8, [sp, #56]
  401df4:	ldr	x9, [sp, #64]
  401df8:	add	x24, x0, #0x50
  401dfc:	mov	x26, x0
  401e00:	str	w8, [x0, #8]
  401e04:	str	x9, [x0, #16]
  401e08:	add	x2, sp, #0x20
  401e0c:	mov	x0, x21
  401e10:	mov	x1, x24
  401e14:	bl	402b40 <ferror@plt+0x1130>
  401e18:	str	w0, [x26, #12]
  401e1c:	add	x2, sp, #0x20
  401e20:	mov	x0, x26
  401e24:	mov	x1, x26
  401e28:	bl	402ec4 <ferror@plt+0x14b4>
  401e2c:	ldr	x8, [sp, #32]
  401e30:	ldr	w9, [x19, #644]
  401e34:	mov	w10, #0x4000000             	// #67108864
  401e38:	mov	w11, #0xfffb                	// #65531
  401e3c:	movk	w11, #0x10ff, lsl #16
  401e40:	sub	x8, x8, #0x1
  401e44:	sub	w12, w9, #0x1
  401e48:	udiv	w9, w10, w9
  401e4c:	orr	x10, x8, x12
  401e50:	add	w19, w9, w11
  401e54:	add	x8, x10, #0x1
  401e58:	cmp	x10, x19
  401e5c:	adrp	x22, 417000 <ferror@plt+0x155f0>
  401e60:	str	x8, [sp, #32]
  401e64:	b.lt	401e94 <ferror@plt+0x484>  // b.tstop
  401e68:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401e6c:	add	x1, x1, #0x303
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	mov	x0, xzr
  401e78:	bl	401970 <dcgettext@plt>
  401e7c:	ldr	x8, [sp, #32]
  401e80:	ubfx	x2, x19, #20, #12
  401e84:	asr	x1, x8, #20
  401e88:	bl	401950 <warnx@plt>
  401e8c:	mov	x8, x19
  401e90:	str	x19, [sp, #32]
  401e94:	cmp	x8, #0x0
  401e98:	csinc	x1, x8, xzr, ne  // ne = any
  401e9c:	mov	w2, #0x3                   	// #3
  401ea0:	mov	w3, #0x22                  	// #34
  401ea4:	mov	w4, #0xffffffff            	// #-1
  401ea8:	mov	x0, xzr
  401eac:	mov	x5, xzr
  401eb0:	bl	4018a0 <mmap@plt>
  401eb4:	mov	x21, x0
  401eb8:	cmn	w21, #0x1
  401ebc:	b.eq	40282c <ferror@plt+0xe1c>  // b.none
  401ec0:	adrp	x19, 417000 <ferror@plt+0x155f0>
  401ec4:	add	x19, x19, #0x260
  401ec8:	ldrb	w8, [x19]
  401ecc:	mov	x0, x21
  401ed0:	mov	w1, wzr
  401ed4:	cmp	w8, #0x0
  401ed8:	mov	w8, #0x200                 	// #512
  401edc:	csel	x23, x8, xzr, ne  // ne = any
  401ee0:	mov	x2, x23
  401ee4:	bl	401790 <memset@plt>
  401ee8:	ldr	x20, [x19, #56]
  401eec:	mov	w8, #0x4c                  	// #76
  401ef0:	orr	x23, x23, x8
  401ef4:	str	w25, [sp, #12]
  401ef8:	cbz	x20, 401fe0 <ferror@plt+0x5d0>
  401efc:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401f00:	ldrb	w8, [x8, #612]
  401f04:	cmp	w8, #0x1
  401f08:	b.ne	401f30 <ferror@plt+0x520>  // b.any
  401f0c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401f10:	add	x1, x1, #0x38a
  401f14:	mov	w2, #0x5                   	// #5
  401f18:	mov	x0, xzr
  401f1c:	bl	401970 <dcgettext@plt>
  401f20:	adrp	x19, 417000 <ferror@plt+0x155f0>
  401f24:	ldr	x1, [x19, #664]
  401f28:	bl	4019a0 <printf@plt>
  401f2c:	ldr	x20, [x19, #664]
  401f30:	mov	x0, x20
  401f34:	mov	w1, wzr
  401f38:	mov	x25, x26
  401f3c:	bl	401730 <open@plt>
  401f40:	adrp	x19, 417000 <ferror@plt+0x155f0>
  401f44:	tbnz	w0, #31, 4028c0 <ferror@plt+0xeb0>
  401f48:	ldrsw	x1, [x19, #652]
  401f4c:	mov	w26, w0
  401f50:	mov	w2, #0x1                   	// #1
  401f54:	mov	w3, #0x2                   	// #2
  401f58:	mov	x0, xzr
  401f5c:	mov	w4, w26
  401f60:	mov	x5, xzr
  401f64:	bl	4018a0 <mmap@plt>
  401f68:	ldrsw	x28, [x19, #652]
  401f6c:	mov	x27, x0
  401f70:	add	x0, x21, x23
  401f74:	mov	x1, x27
  401f78:	mov	x2, x28
  401f7c:	bl	401610 <memcpy@plt>
  401f80:	mov	x0, x27
  401f84:	mov	x1, x28
  401f88:	bl	401920 <munmap@plt>
  401f8c:	mov	w0, w26
  401f90:	bl	401810 <close@plt>
  401f94:	tbnz	w0, #31, 4028cc <ferror@plt+0xebc>
  401f98:	mov	x20, x19
  401f9c:	ldr	w19, [x19, #652]
  401fa0:	and	x8, x19, #0x3
  401fa4:	cbz	w8, 401fd8 <ferror@plt+0x5c8>
  401fa8:	sxtw	x9, w19
  401fac:	mov	w10, #0x4                   	// #4
  401fb0:	add	x9, x23, x9
  401fb4:	add	x0, x21, x9
  401fb8:	sub	x2, x10, x8
  401fbc:	mov	w1, wzr
  401fc0:	bl	401790 <memset@plt>
  401fc4:	mvn	w8, w19
  401fc8:	and	w8, w8, #0x3
  401fcc:	add	w8, w8, w19
  401fd0:	add	w19, w8, #0x1
  401fd4:	str	w19, [x20, #652]
  401fd8:	mov	x26, x25
  401fdc:	add	w23, w19, w23
  401fe0:	str	x26, [sp]
  401fe4:	ldr	x26, [x24]
  401fe8:	mov	w0, #0x200                 	// #512
  401fec:	bl	401720 <malloc@plt>
  401ff0:	cbz	x0, 402838 <ferror@plt+0xe28>
  401ff4:	mov	x24, x0
  401ff8:	mov	w28, wzr
  401ffc:	mov	w25, #0x40                  	// #64
  402000:	b	402008 <ferror@plt+0x5f8>
  402004:	ldr	x26, [x19, #80]
  402008:	mov	w19, w28
  40200c:	str	x28, [sp, #24]
  402010:	cbnz	x26, 4020f8 <ferror@plt+0x6e8>
  402014:	ldr	x10, [sp, #24]
  402018:	add	x9, x24, w19, sxtw #3
  40201c:	sub	x9, x9, #0x8
  402020:	add	x8, x24, w10, sxtw #3
  402024:	cmp	x8, x9
  402028:	sxtw	x8, w19
  40202c:	b.cs	402058 <ferror@plt+0x648>  // b.hs, b.nlast
  402030:	sxtw	x10, w10
  402034:	add	x10, x24, x10, lsl #3
  402038:	add	x10, x10, #0x8
  40203c:	ldr	x11, [x9]
  402040:	ldur	x12, [x10, #-8]
  402044:	stur	x11, [x10, #-8]
  402048:	str	x12, [x9], #-8
  40204c:	cmp	x10, x9
  402050:	add	x10, x10, #0x8
  402054:	b.cc	40203c <ferror@plt+0x62c>  // b.lo, b.ul, b.last
  402058:	cbz	w8, 402218 <ferror@plt+0x808>
  40205c:	sub	x28, x8, #0x1
  402060:	ldr	x19, [x24, x28, lsl #3]
  402064:	ldrb	w0, [x22, #600]
  402068:	ldr	w8, [x19, #76]
  40206c:	add	x27, x21, x8
  402070:	mov	x1, x27
  402074:	mov	x2, x27
  402078:	bl	403758 <ferror@plt+0x1d48>
  40207c:	lsr	w8, w23, #28
  402080:	cbnz	w8, 4026dc <ferror@plt+0xccc>
  402084:	ldr	w8, [x27, #8]
  402088:	lsl	w9, w23, #4
  40208c:	adrp	x20, 417000 <ferror@plt+0x155f0>
  402090:	add	x20, x20, #0x258
  402094:	bfxil	w9, w8, #0, #6
  402098:	str	w9, [x27, #8]
  40209c:	ldrb	w0, [x20]
  4020a0:	mov	x1, x27
  4020a4:	mov	x2, x27
  4020a8:	bl	4037f4 <ferror@plt+0x1de4>
  4020ac:	ldrb	w8, [x20, #12]
  4020b0:	cmp	w8, #0x1
  4020b4:	b.ne	402004 <ferror@plt+0x5f4>  // b.any
  4020b8:	ldr	x1, [x19]
  4020bc:	adrp	x0, 406000 <ferror@plt+0x45f0>
  4020c0:	add	x0, x0, #0x9ff
  4020c4:	bl	4019a0 <printf@plt>
  4020c8:	b	402004 <ferror@plt+0x5f4>
  4020cc:	mov	w25, w22
  4020d0:	adrp	x22, 417000 <ferror@plt+0x155f0>
  4020d4:	str	x26, [x24, w19, sxtw #3]
  4020d8:	add	w19, w19, #0x1
  4020dc:	ldrb	w0, [x22, #600]
  4020e0:	mov	x1, x27
  4020e4:	mov	x2, x27
  4020e8:	add	w23, w20, w28
  4020ec:	bl	4037f4 <ferror@plt+0x1de4>
  4020f0:	ldr	x26, [x26, #88]
  4020f4:	cbz	x26, 402014 <ferror@plt+0x604>
  4020f8:	ldr	x0, [x26]
  4020fc:	add	x27, x21, w23, uxtw
  402100:	bl	401640 <strlen@plt>
  402104:	str	w23, [x26, #76]
  402108:	ldr	x8, [x27]
  40210c:	ldrh	w9, [x26, #8]
  402110:	ldr	w10, [x27, #8]
  402114:	mov	x28, x0
  402118:	and	x8, x8, #0xffffffffffff0000
  40211c:	orr	x8, x8, x9
  402120:	str	x8, [x27]
  402124:	ldr	w9, [x26, #16]
  402128:	and	x8, x8, #0xffffffff0000ffff
  40212c:	and	w10, w10, #0x3f
  402130:	add	w20, w23, #0xc
  402134:	lsl	w9, w9, #16
  402138:	orr	x8, x8, x9
  40213c:	str	x8, [x27]
  402140:	ldrb	w9, [x26, #20]
  402144:	add	x0, x21, x20
  402148:	mov	x2, x28
  40214c:	bfi	x8, x9, #56, #8
  402150:	str	x8, [x27]
  402154:	ldr	w9, [x26, #12]
  402158:	str	w10, [x27, #8]
  40215c:	and	w9, w9, #0xffffff
  402160:	bfi	x8, x9, #32, #24
  402164:	str	x8, [x27]
  402168:	adrp	x9, 417000 <ferror@plt+0x155f0>
  40216c:	ldr	x8, [x9, #536]
  402170:	add	x8, x8, #0x1
  402174:	str	x8, [x9, #536]
  402178:	ldr	x1, [x26]
  40217c:	bl	401610 <memcpy@plt>
  402180:	ands	x8, x28, #0x3
  402184:	b.eq	4021a8 <ferror@plt+0x798>  // b.none
  402188:	add	x9, x28, x20
  40218c:	add	x0, x21, x9
  402190:	mov	w9, #0x4                   	// #4
  402194:	sub	x2, x9, x8
  402198:	mov	w1, wzr
  40219c:	bl	401790 <memset@plt>
  4021a0:	orr	x8, x28, #0xfffffffffffffffc
  4021a4:	sub	x28, x28, x8
  4021a8:	ldr	w8, [x27, #8]
  4021ac:	bfxil	w8, w28, #2, #6
  4021b0:	str	w8, [x27, #8]
  4021b4:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4021b8:	ldrb	w8, [x8, #612]
  4021bc:	cmp	w8, #0x1
  4021c0:	b.ne	4021d4 <ferror@plt+0x7c4>  // b.any
  4021c4:	ldr	x1, [x26]
  4021c8:	adrp	x0, 406000 <ferror@plt+0x45f0>
  4021cc:	add	x0, x0, #0x9f9
  4021d0:	bl	4019a0 <printf@plt>
  4021d4:	ldr	x8, [x26, #80]
  4021d8:	cbz	x8, 4020dc <ferror@plt+0x6cc>
  4021dc:	cmp	w19, w25
  4021e0:	b.lt	4020d4 <ferror@plt+0x6c4>  // b.tstop
  4021e4:	lsl	w22, w25, #1
  4021e8:	sbfiz	x23, x22, #3, #32
  4021ec:	mov	x0, x24
  4021f0:	mov	x1, x23
  4021f4:	bl	4017e0 <realloc@plt>
  4021f8:	mov	x24, x0
  4021fc:	cbz	w25, 4020cc <ferror@plt+0x6bc>
  402200:	cbnz	x24, 4020cc <ferror@plt+0x6bc>
  402204:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402208:	add	x1, x1, #0x94a
  40220c:	mov	w0, #0x8                   	// #8
  402210:	mov	x2, x23
  402214:	bl	4019f0 <err@plt>
  402218:	mov	x0, x24
  40221c:	bl	4018c0 <free@plt>
  402220:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402224:	ldrb	w8, [x8, #612]
  402228:	cmp	w8, #0x1
  40222c:	b.ne	402250 <ferror@plt+0x840>  // b.any
  402230:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402234:	add	x1, x1, #0x399
  402238:	mov	w2, #0x5                   	// #5
  40223c:	mov	x0, xzr
  402240:	mov	w24, w23
  402244:	bl	401970 <dcgettext@plt>
  402248:	mov	x1, x24
  40224c:	bl	4019a0 <printf@plt>
  402250:	ldr	x27, [sp]
  402254:	mov	x1, x21
  402258:	mov	w2, w23
  40225c:	mov	x0, x27
  402260:	bl	402f34 <ferror@plt+0x1524>
  402264:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402268:	add	x8, x8, #0x264
  40226c:	ldr	w9, [x8, #32]
  402270:	ldrb	w8, [x8]
  402274:	mov	w10, w0
  402278:	sub	x10, x10, #0x1
  40227c:	sub	w9, w9, #0x1
  402280:	orr	x20, x10, x9
  402284:	cmp	w8, #0x1
  402288:	add	x23, x20, #0x1
  40228c:	b.ne	4022ac <ferror@plt+0x89c>  // b.any
  402290:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402294:	add	x1, x1, #0x3b4
  402298:	mov	w2, #0x5                   	// #5
  40229c:	mov	x0, xzr
  4022a0:	bl	401970 <dcgettext@plt>
  4022a4:	asr	x1, x23, #10
  4022a8:	bl	4019a0 <printf@plt>
  4022ac:	adrp	x22, 417000 <ferror@plt+0x155f0>
  4022b0:	add	x22, x22, #0x260
  4022b4:	ldrb	w8, [x22]
  4022b8:	adrp	x12, 406000 <ferror@plt+0x45f0>
  4022bc:	mov	w9, #0x200                 	// #512
  4022c0:	add	x12, x12, #0xa71
  4022c4:	cmp	w8, #0x0
  4022c8:	ldr	q0, [x12]
  4022cc:	mov	w12, #0x3d45                	// #15685
  4022d0:	csel	x8, x9, xzr, ne  // ne = any
  4022d4:	movk	w12, #0x28cd, lsl #16
  4022d8:	add	x24, x21, x8
  4022dc:	ldr	w10, [x22, #44]
  4022e0:	str	w12, [x24]
  4022e4:	ldrb	w8, [x22, #8]
  4022e8:	mov	w11, #0x4c                  	// #76
  4022ec:	mov	w9, #0x24c                 	// #588
  4022f0:	csel	w9, w9, w11, ne  // ne = any
  4022f4:	mov	w11, #0x3                   	// #3
  4022f8:	cmp	w8, #0x0
  4022fc:	mov	w8, #0x103                 	// #259
  402300:	csel	w8, w8, w11, ne  // ne = any
  402304:	add	w19, w9, w10
  402308:	cmp	w10, #0x0
  40230c:	orr	w9, w8, #0x400
  402310:	csel	w8, w9, w8, gt
  402314:	mov	x0, xzr
  402318:	mov	x1, xzr
  40231c:	mov	w2, wzr
  402320:	stp	w23, w8, [x24, #4]
  402324:	str	q0, [x24, #16]
  402328:	bl	4016d0 <crc32@plt>
  40232c:	str	w0, [x24, #32]
  402330:	ldr	w8, [x22, #40]
  402334:	mov	x25, x24
  402338:	str	w8, [x24, #36]
  40233c:	ldr	x8, [x22, #48]
  402340:	str	w8, [x24, #40]
  402344:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402348:	ldr	x8, [x8, #536]
  40234c:	str	xzr, [x24, #56]
  402350:	str	w8, [x24, #44]
  402354:	str	xzr, [x25, #48]!
  402358:	ldr	x26, [x22, #64]
  40235c:	cbz	x26, 402388 <ferror@plt+0x978>
  402360:	mov	x0, x26
  402364:	bl	401640 <strlen@plt>
  402368:	add	x8, x0, #0x1
  40236c:	cmp	x8, #0x10
  402370:	mov	w8, #0x10                  	// #16
  402374:	csinc	x2, x8, x0, cs  // cs = hs, nlast
  402378:	mov	x0, x25
  40237c:	mov	x1, x26
  402380:	bl	401610 <memcpy@plt>
  402384:	b	4023a4 <ferror@plt+0x994>
  402388:	adrp	x8, 406000 <ferror@plt+0x45f0>
  40238c:	add	x8, x8, #0xa82
  402390:	ldr	x8, [x8]
  402394:	mov	w9, #0x6573                	// #25971
  402398:	movk	w9, #0x64, lsl #16
  40239c:	stur	w9, [x25, #7]
  4023a0:	str	x8, [x25]
  4023a4:	mov	x25, x24
  4023a8:	ldr	x22, [sp, #16]
  4023ac:	ldrh	w8, [x27, #8]
  4023b0:	ldr	w9, [x24, #72]
  4023b4:	ldr	x10, [x25, #64]!
  4023b8:	lsr	w11, w19, #2
  4023bc:	adrp	x19, 417000 <ferror@plt+0x155f0>
  4023c0:	bfi	w9, w11, #6, #26
  4023c4:	and	x10, x10, #0xffffffffffff0000
  4023c8:	orr	x8, x10, x8
  4023cc:	str	x8, [x25]
  4023d0:	ldr	w10, [x27, #16]
  4023d4:	and	x8, x8, #0xffffffff0000ffff
  4023d8:	add	x19, x19, #0x258
  4023dc:	mov	x1, x24
  4023e0:	lsl	w10, w10, #16
  4023e4:	orr	x8, x8, x10
  4023e8:	str	x8, [x25]
  4023ec:	ldrb	w10, [x27, #20]
  4023f0:	bfi	x8, x10, #56, #8
  4023f4:	str	x8, [x25]
  4023f8:	ldr	w10, [x27, #12]
  4023fc:	str	w9, [x24, #72]
  402400:	and	w10, w10, #0xffffff
  402404:	bfi	x8, x10, #32, #24
  402408:	str	x8, [x25]
  40240c:	ldrb	w0, [x19]
  402410:	bl	403708 <ferror@plt+0x1cf8>
  402414:	ldrb	w0, [x19]
  402418:	mov	x1, x25
  40241c:	mov	x2, x25
  402420:	bl	4037f4 <ferror@plt+0x1de4>
  402424:	ldrb	w8, [x19, #12]
  402428:	cmp	w8, #0x1
  40242c:	b.ne	40244c <ferror@plt+0xa3c>  // b.any
  402430:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402434:	add	x1, x1, #0x3cf
  402438:	mov	w2, #0x5                   	// #5
  40243c:	mov	x0, xzr
  402440:	bl	401970 <dcgettext@plt>
  402444:	mov	w1, #0x4c                  	// #76
  402448:	bl	4019a0 <printf@plt>
  40244c:	adrp	x24, 417000 <ferror@plt+0x155f0>
  402450:	add	x24, x24, #0x258
  402454:	ldrb	w8, [x24, #8]
  402458:	and	x0, x22, #0xffffffff
  40245c:	mov	w22, #0x200                 	// #512
  402460:	cmp	w8, #0x0
  402464:	csel	x8, x22, xzr, ne  // ne = any
  402468:	add	x1, x21, x8
  40246c:	sub	w2, w23, w8
  402470:	bl	4016d0 <crc32@plt>
  402474:	ldrb	w8, [x24]
  402478:	mov	x19, x0
  40247c:	mov	w1, w19
  402480:	mov	w0, w8
  402484:	bl	4036f8 <ferror@plt+0x1ce8>
  402488:	ldrb	w8, [x24, #8]
  40248c:	cmp	w8, #0x0
  402490:	csel	x8, x22, xzr, ne  // ne = any
  402494:	add	x8, x21, x8
  402498:	str	w0, [x8, #32]
  40249c:	ldrb	w8, [x24, #12]
  4024a0:	ldr	w22, [sp, #12]
  4024a4:	cmp	w8, #0x1
  4024a8:	b.ne	4024c8 <ferror@plt+0xab8>  // b.any
  4024ac:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4024b0:	add	x1, x1, #0x3e7
  4024b4:	mov	w2, #0x5                   	// #5
  4024b8:	mov	x0, xzr
  4024bc:	bl	401970 <dcgettext@plt>
  4024c0:	mov	w1, w19
  4024c4:	bl	4019a0 <printf@plt>
  4024c8:	ldr	x8, [sp, #32]
  4024cc:	cmp	x8, x20
  4024d0:	b.le	40284c <ferror@plt+0xe3c>
  4024d4:	mov	w0, w22
  4024d8:	mov	x1, x21
  4024dc:	mov	x2, x23
  4024e0:	bl	401830 <write@plt>
  4024e4:	cmp	x23, x0
  4024e8:	b.ne	402874 <ferror@plt+0xe64>  // b.any
  4024ec:	mov	w0, w22
  4024f0:	bl	401710 <fsync@plt>
  4024f4:	mov	w19, w0
  4024f8:	mov	w0, w22
  4024fc:	bl	401810 <close@plt>
  402500:	orr	w8, w0, w19
  402504:	cbnz	w8, 4028a0 <ferror@plt+0xe90>
  402508:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40250c:	ldrb	w8, [x8, #620]
  402510:	cmp	w8, #0x1
  402514:	b.eq	40257c <ferror@plt+0xb6c>  // b.none
  402518:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40251c:	ldrb	w8, [x8, #624]
  402520:	cmp	w8, #0x1
  402524:	b.eq	4025a8 <ferror@plt+0xb98>  // b.none
  402528:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40252c:	ldrb	w8, [x8, #628]
  402530:	cmp	w8, #0x1
  402534:	b.eq	4025d0 <ferror@plt+0xbc0>  // b.none
  402538:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40253c:	ldrb	w8, [x8, #632]
  402540:	cmp	w8, #0x1
  402544:	b.eq	4025fc <ferror@plt+0xbec>  // b.none
  402548:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40254c:	ldrb	w8, [x8, #636]
  402550:	cmp	w8, #0x1
  402554:	b.eq	402628 <ferror@plt+0xc18>  // b.none
  402558:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40255c:	ldrb	w8, [x8, #640]
  402560:	cmp	w8, #0x1
  402564:	b.eq	402654 <ferror@plt+0xc44>  // b.none
  402568:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40256c:	ldrb	w8, [x8, #604]
  402570:	cmp	w8, #0x1
  402574:	b.eq	402680 <ferror@plt+0xc70>  // b.none
  402578:	b	4026b8 <ferror@plt+0xca8>
  40257c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402580:	add	x1, x1, #0x45f
  402584:	mov	w2, #0x5                   	// #5
  402588:	mov	x0, xzr
  40258c:	bl	401970 <dcgettext@plt>
  402590:	mov	w1, #0xff                  	// #255
  402594:	bl	401950 <warnx@plt>
  402598:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40259c:	ldrb	w8, [x8, #624]
  4025a0:	cmp	w8, #0x1
  4025a4:	b.ne	402528 <ferror@plt+0xb18>  // b.any
  4025a8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4025ac:	add	x1, x1, #0x489
  4025b0:	mov	w2, #0x5                   	// #5
  4025b4:	mov	x0, xzr
  4025b8:	bl	401970 <dcgettext@plt>
  4025bc:	bl	401950 <warnx@plt>
  4025c0:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4025c4:	ldrb	w8, [x8, #628]
  4025c8:	cmp	w8, #0x1
  4025cc:	b.ne	402538 <ferror@plt+0xb28>  // b.any
  4025d0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4025d4:	add	x1, x1, #0x4b4
  4025d8:	mov	w2, #0x5                   	// #5
  4025dc:	mov	x0, xzr
  4025e0:	bl	401970 <dcgettext@plt>
  4025e4:	mov	w1, #0x10                  	// #16
  4025e8:	bl	401950 <warnx@plt>
  4025ec:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4025f0:	ldrb	w8, [x8, #632]
  4025f4:	cmp	w8, #0x1
  4025f8:	b.ne	402548 <ferror@plt+0xb38>  // b.any
  4025fc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402600:	add	x1, x1, #0x4eb
  402604:	mov	w2, #0x5                   	// #5
  402608:	mov	x0, xzr
  40260c:	bl	401970 <dcgettext@plt>
  402610:	mov	w1, #0x10                  	// #16
  402614:	bl	401950 <warnx@plt>
  402618:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40261c:	ldrb	w8, [x8, #636]
  402620:	cmp	w8, #0x1
  402624:	b.ne	402558 <ferror@plt+0xb48>  // b.any
  402628:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40262c:	add	x1, x1, #0x532
  402630:	mov	w2, #0x5                   	// #5
  402634:	mov	x0, xzr
  402638:	bl	401970 <dcgettext@plt>
  40263c:	mov	w1, #0x8                   	// #8
  402640:	bl	401950 <warnx@plt>
  402644:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402648:	ldrb	w8, [x8, #640]
  40264c:	cmp	w8, #0x1
  402650:	b.ne	402568 <ferror@plt+0xb58>  // b.any
  402654:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402658:	add	x1, x1, #0x579
  40265c:	mov	w2, #0x5                   	// #5
  402660:	mov	x0, xzr
  402664:	bl	401970 <dcgettext@plt>
  402668:	mov	w1, #0x1a                  	// #26
  40266c:	bl	401950 <warnx@plt>
  402670:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402674:	ldrb	w8, [x8, #604]
  402678:	cmp	w8, #0x1
  40267c:	b.ne	4026b8 <ferror@plt+0xca8>  // b.any
  402680:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402684:	add	x8, x8, #0x26c
  402688:	ldrb	w9, [x8]
  40268c:	tbnz	w9, #0, 402730 <ferror@plt+0xd20>
  402690:	ldrb	w9, [x8, #4]
  402694:	tbnz	w9, #0, 402730 <ferror@plt+0xd20>
  402698:	ldrb	w9, [x8, #8]
  40269c:	tbnz	w9, #0, 402730 <ferror@plt+0xd20>
  4026a0:	ldrb	w9, [x8, #12]
  4026a4:	tbnz	w9, #0, 402730 <ferror@plt+0xd20>
  4026a8:	ldrb	w9, [x8, #16]
  4026ac:	tbnz	w9, #0, 402730 <ferror@plt+0xd20>
  4026b0:	ldrb	w8, [x8, #20]
  4026b4:	cbnz	w8, 402730 <ferror@plt+0xd20>
  4026b8:	ldp	x20, x19, [sp, #256]
  4026bc:	ldp	x22, x21, [sp, #240]
  4026c0:	ldp	x24, x23, [sp, #224]
  4026c4:	ldp	x26, x25, [sp, #208]
  4026c8:	ldp	x28, x27, [sp, #192]
  4026cc:	ldp	x29, x30, [sp, #176]
  4026d0:	mov	w0, wzr
  4026d4:	add	sp, sp, #0x110
  4026d8:	ret
  4026dc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4026e0:	add	x1, x1, #0xa06
  4026e4:	mov	w2, #0x5                   	// #5
  4026e8:	mov	x0, xzr
  4026ec:	bl	401970 <dcgettext@plt>
  4026f0:	mov	x1, x0
  4026f4:	mov	w0, #0x8                   	// #8
  4026f8:	bl	401980 <errx@plt>
  4026fc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402700:	add	x1, x1, #0x1f9
  402704:	mov	w2, #0x5                   	// #5
  402708:	mov	x0, xzr
  40270c:	bl	401970 <dcgettext@plt>
  402710:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402714:	ldr	x1, [x8, #584]
  402718:	adrp	x2, 406000 <ferror@plt+0x45f0>
  40271c:	add	x2, x2, #0x205
  402720:	bl	4019a0 <printf@plt>
  402724:	mov	w0, wzr
  402728:	bl	401660 <exit@plt>
  40272c:	bl	4028f0 <ferror@plt+0xee0>
  402730:	mov	w0, #0x8                   	// #8
  402734:	bl	401660 <exit@plt>
  402738:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40273c:	add	x1, x1, #0x274
  402740:	mov	w2, #0x5                   	// #5
  402744:	mov	x0, xzr
  402748:	bl	401970 <dcgettext@plt>
  40274c:	mov	x1, x0
  402750:	mov	w0, #0x10                  	// #16
  402754:	bl	401980 <errx@plt>
  402758:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40275c:	add	x1, x1, #0x2b1
  402760:	mov	w2, #0x5                   	// #5
  402764:	mov	x0, xzr
  402768:	bl	401970 <dcgettext@plt>
  40276c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402770:	ldr	x2, [x8, #664]
  402774:	mov	x1, x0
  402778:	mov	w0, #0x10                  	// #16
  40277c:	bl	4019f0 <err@plt>
  402780:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402784:	add	x1, x1, #0x2ea
  402788:	mov	w2, #0x5                   	// #5
  40278c:	mov	x0, xzr
  402790:	bl	401970 <dcgettext@plt>
  402794:	bl	401950 <warnx@plt>
  402798:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40279c:	ldr	x19, [x8, #552]
  4027a0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4027a4:	add	x1, x1, #0x2c3
  4027a8:	mov	w2, #0x5                   	// #5
  4027ac:	mov	x0, xzr
  4027b0:	bl	401970 <dcgettext@plt>
  4027b4:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4027b8:	ldr	x2, [x8, #584]
  4027bc:	mov	x1, x0
  4027c0:	mov	x0, x19
  4027c4:	bl	4019e0 <fprintf@plt>
  4027c8:	mov	w0, #0x10                  	// #16
  4027cc:	bl	401660 <exit@plt>
  4027d0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4027d4:	add	x1, x1, #0x2b1
  4027d8:	mov	w2, #0x5                   	// #5
  4027dc:	mov	x0, xzr
  4027e0:	bl	401970 <dcgettext@plt>
  4027e4:	mov	x1, x0
  4027e8:	mov	w0, #0x10                  	// #16
  4027ec:	mov	x2, x21
  4027f0:	bl	4019f0 <err@plt>
  4027f4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4027f8:	add	x1, x1, #0x2f4
  4027fc:	mov	w2, #0x5                   	// #5
  402800:	mov	x0, xzr
  402804:	bl	401970 <dcgettext@plt>
  402808:	mov	x1, x0
  40280c:	mov	w0, #0x10                  	// #16
  402810:	mov	x2, x22
  402814:	bl	4019f0 <err@plt>
  402818:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40281c:	add	x1, x1, #0x94a
  402820:	mov	w0, #0x8                   	// #8
  402824:	mov	w2, #0x60                  	// #96
  402828:	bl	4019f0 <err@plt>
  40282c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402830:	add	x1, x1, #0x37c
  402834:	b	4028a8 <ferror@plt+0xe98>
  402838:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40283c:	add	x1, x1, #0x94a
  402840:	mov	w0, #0x8                   	// #8
  402844:	mov	w2, #0x200                 	// #512
  402848:	bl	4019f0 <err@plt>
  40284c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402850:	add	x1, x1, #0x3f0
  402854:	mov	w2, #0x5                   	// #5
  402858:	mov	x0, xzr
  40285c:	bl	401970 <dcgettext@plt>
  402860:	ldr	x2, [sp, #32]
  402864:	mov	x1, x0
  402868:	mov	w0, #0x8                   	// #8
  40286c:	mov	x3, x23
  402870:	bl	401980 <errx@plt>
  402874:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402878:	mov	x19, x0
  40287c:	add	x1, x1, #0x434
  402880:	mov	w2, #0x5                   	// #5
  402884:	mov	x0, xzr
  402888:	bl	401970 <dcgettext@plt>
  40288c:	mov	x1, x0
  402890:	mov	w0, #0x8                   	// #8
  402894:	mov	x2, x19
  402898:	mov	x3, x23
  40289c:	bl	401980 <errx@plt>
  4028a0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4028a4:	add	x1, x1, #0x455
  4028a8:	mov	w2, #0x5                   	// #5
  4028ac:	mov	x0, xzr
  4028b0:	bl	401970 <dcgettext@plt>
  4028b4:	mov	x1, x0
  4028b8:	mov	w0, #0x8                   	// #8
  4028bc:	bl	4019f0 <err@plt>
  4028c0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4028c4:	add	x1, x1, #0x2f4
  4028c8:	b	4028d4 <ferror@plt+0xec4>
  4028cc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4028d0:	add	x1, x1, #0x9e4
  4028d4:	mov	w2, #0x5                   	// #5
  4028d8:	mov	x0, xzr
  4028dc:	bl	401970 <dcgettext@plt>
  4028e0:	mov	x1, x0
  4028e4:	mov	w0, #0x8                   	// #8
  4028e8:	mov	x2, x20
  4028ec:	bl	4019f0 <err@plt>
  4028f0:	stp	x29, x30, [sp, #-32]!
  4028f4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4028f8:	add	x1, x1, #0x5f6
  4028fc:	mov	w2, #0x5                   	// #5
  402900:	mov	x0, xzr
  402904:	str	x19, [sp, #16]
  402908:	mov	x29, sp
  40290c:	bl	401970 <dcgettext@plt>
  402910:	adrp	x19, 417000 <ferror@plt+0x155f0>
  402914:	ldr	x1, [x19, #576]
  402918:	bl	401650 <fputs@plt>
  40291c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402920:	add	x1, x1, #0x5ff
  402924:	mov	w2, #0x5                   	// #5
  402928:	mov	x0, xzr
  40292c:	bl	401970 <dcgettext@plt>
  402930:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402934:	ldr	x1, [x8, #584]
  402938:	bl	4019a0 <printf@plt>
  40293c:	ldr	x1, [x19, #576]
  402940:	mov	w0, #0xa                   	// #10
  402944:	bl	4016c0 <fputc@plt>
  402948:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40294c:	add	x1, x1, #0x658
  402950:	mov	w2, #0x5                   	// #5
  402954:	mov	x0, xzr
  402958:	bl	401970 <dcgettext@plt>
  40295c:	bl	401850 <puts@plt>
  402960:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402964:	add	x1, x1, #0x679
  402968:	mov	w2, #0x5                   	// #5
  40296c:	mov	x0, xzr
  402970:	bl	401970 <dcgettext@plt>
  402974:	ldr	x1, [x19, #576]
  402978:	bl	401650 <fputs@plt>
  40297c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402980:	add	x1, x1, #0x684
  402984:	mov	w2, #0x5                   	// #5
  402988:	mov	x0, xzr
  40298c:	bl	401970 <dcgettext@plt>
  402990:	bl	401850 <puts@plt>
  402994:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402998:	add	x1, x1, #0x69f
  40299c:	mov	w2, #0x5                   	// #5
  4029a0:	mov	x0, xzr
  4029a4:	bl	401970 <dcgettext@plt>
  4029a8:	bl	401850 <puts@plt>
  4029ac:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4029b0:	add	x1, x1, #0x6df
  4029b4:	mov	w2, #0x5                   	// #5
  4029b8:	mov	x0, xzr
  4029bc:	bl	401970 <dcgettext@plt>
  4029c0:	bl	401850 <puts@plt>
  4029c4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4029c8:	add	x1, x1, #0x718
  4029cc:	mov	w2, #0x5                   	// #5
  4029d0:	mov	x0, xzr
  4029d4:	bl	401970 <dcgettext@plt>
  4029d8:	bl	401850 <puts@plt>
  4029dc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4029e0:	add	x1, x1, #0x74a
  4029e4:	mov	w2, #0x5                   	// #5
  4029e8:	mov	x0, xzr
  4029ec:	bl	401970 <dcgettext@plt>
  4029f0:	adrp	x3, 406000 <ferror@plt+0x45f0>
  4029f4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4029f8:	adrp	x2, 406000 <ferror@plt+0x45f0>
  4029fc:	add	x3, x3, #0x26f
  402a00:	add	x1, x1, #0x264
  402a04:	add	x2, x2, #0x268
  402a08:	mov	x4, x3
  402a0c:	bl	4019a0 <printf@plt>
  402a10:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a14:	add	x1, x1, #0x788
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	mov	x0, xzr
  402a20:	bl	401970 <dcgettext@plt>
  402a24:	bl	401850 <puts@plt>
  402a28:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a2c:	add	x1, x1, #0x7c0
  402a30:	mov	w2, #0x5                   	// #5
  402a34:	mov	x0, xzr
  402a38:	bl	401970 <dcgettext@plt>
  402a3c:	bl	401850 <puts@plt>
  402a40:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a44:	add	x1, x1, #0x7ee
  402a48:	mov	w2, #0x5                   	// #5
  402a4c:	mov	x0, xzr
  402a50:	bl	401970 <dcgettext@plt>
  402a54:	mov	w1, #0x200                 	// #512
  402a58:	bl	4019a0 <printf@plt>
  402a5c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a60:	add	x1, x1, #0x81d
  402a64:	mov	w2, #0x5                   	// #5
  402a68:	mov	x0, xzr
  402a6c:	bl	401970 <dcgettext@plt>
  402a70:	bl	401850 <puts@plt>
  402a74:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a78:	add	x1, x1, #0x85a
  402a7c:	mov	w2, #0x5                   	// #5
  402a80:	mov	x0, xzr
  402a84:	bl	401970 <dcgettext@plt>
  402a88:	bl	401850 <puts@plt>
  402a8c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a90:	add	x1, x1, #0x87e
  402a94:	mov	w2, #0x5                   	// #5
  402a98:	mov	x0, xzr
  402a9c:	bl	401970 <dcgettext@plt>
  402aa0:	bl	401850 <puts@plt>
  402aa4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402aa8:	add	x1, x1, #0x8b6
  402aac:	mov	w2, #0x5                   	// #5
  402ab0:	mov	x0, xzr
  402ab4:	bl	401970 <dcgettext@plt>
  402ab8:	bl	401850 <puts@plt>
  402abc:	ldr	x1, [x19, #576]
  402ac0:	mov	w0, #0xa                   	// #10
  402ac4:	bl	4016c0 <fputc@plt>
  402ac8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402acc:	add	x1, x1, #0x8ef
  402ad0:	mov	w2, #0x5                   	// #5
  402ad4:	mov	x0, xzr
  402ad8:	bl	401970 <dcgettext@plt>
  402adc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402ae0:	mov	x19, x0
  402ae4:	add	x1, x1, #0x910
  402ae8:	mov	w2, #0x5                   	// #5
  402aec:	mov	x0, xzr
  402af0:	bl	401970 <dcgettext@plt>
  402af4:	mov	x4, x0
  402af8:	adrp	x0, 406000 <ferror@plt+0x45f0>
  402afc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402b00:	adrp	x3, 406000 <ferror@plt+0x45f0>
  402b04:	add	x0, x0, #0x8d2
  402b08:	add	x1, x1, #0x8e3
  402b0c:	add	x3, x3, #0x901
  402b10:	mov	x2, x19
  402b14:	bl	4019a0 <printf@plt>
  402b18:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402b1c:	add	x1, x1, #0x920
  402b20:	mov	w2, #0x5                   	// #5
  402b24:	mov	x0, xzr
  402b28:	bl	401970 <dcgettext@plt>
  402b2c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402b30:	add	x1, x1, #0x93b
  402b34:	bl	4019a0 <printf@plt>
  402b38:	mov	w0, wzr
  402b3c:	bl	401660 <exit@plt>
  402b40:	sub	sp, sp, #0xf0
  402b44:	stp	x29, x30, [sp, #144]
  402b48:	stp	x28, x27, [sp, #160]
  402b4c:	stp	x26, x25, [sp, #176]
  402b50:	stp	x24, x23, [sp, #192]
  402b54:	stp	x22, x21, [sp, #208]
  402b58:	stp	x20, x19, [sp, #224]
  402b5c:	add	x29, sp, #0x90
  402b60:	mov	x19, x2
  402b64:	mov	x20, x1
  402b68:	mov	x23, x0
  402b6c:	bl	401640 <strlen@plt>
  402b70:	add	x24, x0, #0x101
  402b74:	mov	x22, x0
  402b78:	mov	x0, x24
  402b7c:	bl	401720 <malloc@plt>
  402b80:	mov	x21, x0
  402b84:	cbz	x24, 402b8c <ferror@plt+0x117c>
  402b88:	cbz	x21, 402e8c <ferror@plt+0x147c>
  402b8c:	mov	x0, x21
  402b90:	mov	x1, x23
  402b94:	mov	x2, x22
  402b98:	bl	401610 <memcpy@plt>
  402b9c:	adrp	x3, 403000 <ferror@plt+0x15f0>
  402ba0:	add	x22, x21, x22
  402ba4:	mov	w8, #0x2f                  	// #47
  402ba8:	add	x3, x3, #0x36c
  402bac:	sub	x1, x29, #0x8
  402bb0:	mov	x0, x23
  402bb4:	mov	x2, xzr
  402bb8:	strb	w8, [x22], #1
  402bbc:	bl	4018d0 <scandir@plt>
  402bc0:	tbnz	w0, #31, 402ea0 <ferror@plt+0x1490>
  402bc4:	cbz	w0, 402e10 <ferror@plt+0x1400>
  402bc8:	mov	w8, w0
  402bcc:	mov	x28, xzr
  402bd0:	mov	w23, wzr
  402bd4:	lsl	x24, x8, #3
  402bd8:	b	402c10 <ferror@plt+0x1200>
  402bdc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402be0:	mov	w2, #0x5                   	// #5
  402be4:	mov	x0, xzr
  402be8:	add	x1, x1, #0x2b1
  402bec:	bl	401970 <dcgettext@plt>
  402bf0:	mov	x1, x22
  402bf4:	bl	401880 <warn@plt>
  402bf8:	mov	w8, #0x1                   	// #1
  402bfc:	adrp	x9, 417000 <ferror@plt+0x155f0>
  402c00:	strb	w8, [x9, #624]
  402c04:	add	x28, x28, #0x8
  402c08:	cmp	x24, x28
  402c0c:	b.eq	402e14 <ferror@plt+0x1404>  // b.none
  402c10:	ldur	x8, [x29, #-8]
  402c14:	ldr	x8, [x8, x28]
  402c18:	mov	x27, x8
  402c1c:	ldrb	w9, [x27, #19]!
  402c20:	cmp	w9, #0x2e
  402c24:	b.ne	402c40 <ferror@plt+0x1230>  // b.any
  402c28:	ldrb	w9, [x8, #20]
  402c2c:	cbz	w9, 402c04 <ferror@plt+0x11f4>
  402c30:	cmp	w9, #0x2e
  402c34:	b.ne	402c40 <ferror@plt+0x1230>  // b.any
  402c38:	ldrb	w8, [x8, #21]
  402c3c:	cbz	w8, 402c04 <ferror@plt+0x11f4>
  402c40:	mov	x0, x27
  402c44:	bl	401640 <strlen@plt>
  402c48:	mov	x26, x0
  402c4c:	cmp	x0, #0x100
  402c50:	b.cc	402c64 <ferror@plt+0x1254>  // b.lo, b.ul, b.last
  402c54:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402c58:	mov	w9, #0x1                   	// #1
  402c5c:	mov	w26, #0xff                  	// #255
  402c60:	strb	w9, [x8, #620]
  402c64:	add	x2, x26, #0x1
  402c68:	mov	x0, x22
  402c6c:	mov	x1, x27
  402c70:	bl	401610 <memcpy@plt>
  402c74:	add	x2, sp, #0x8
  402c78:	mov	w0, wzr
  402c7c:	mov	x1, x21
  402c80:	bl	401940 <__lxstat@plt>
  402c84:	tbnz	w0, #31, 402bdc <ferror@plt+0x11cc>
  402c88:	mov	w0, #0x1                   	// #1
  402c8c:	mov	w1, #0x60                  	// #96
  402c90:	bl	4017c0 <calloc@plt>
  402c94:	cbz	x0, 402e58 <ferror@plt+0x1448>
  402c98:	mov	x25, x0
  402c9c:	mov	x0, x27
  402ca0:	mov	x1, x26
  402ca4:	bl	4018f0 <strndup@plt>
  402ca8:	cbz	x0, 402e48 <ferror@plt+0x1438>
  402cac:	ldr	w9, [sp, #32]
  402cb0:	ldr	w8, [sp, #24]
  402cb4:	ldr	x10, [sp, #56]
  402cb8:	str	x0, [x25]
  402cbc:	cmp	w9, #0x10, lsl #12
  402cc0:	str	w9, [x25, #16]
  402cc4:	stp	w8, w10, [x25, #8]
  402cc8:	b.cc	402cd8 <ferror@plt+0x12c8>  // b.lo, b.ul, b.last
  402ccc:	mov	w9, #0x1                   	// #1
  402cd0:	adrp	x10, 417000 <ferror@plt+0x155f0>
  402cd4:	strb	w9, [x10, #632]
  402cd8:	ldr	w9, [sp, #36]
  402cdc:	cmp	w9, #0x100
  402ce0:	str	w9, [x25, #20]
  402ce4:	b.cc	402cf4 <ferror@plt+0x12e4>  // b.lo, b.ul, b.last
  402ce8:	mov	w9, #0x1                   	// #1
  402cec:	adrp	x10, 417000 <ferror@plt+0x155f0>
  402cf0:	strb	w9, [x10, #636]
  402cf4:	ldr	x10, [x19]
  402cf8:	and	w8, w8, #0xf000
  402cfc:	add	w9, w26, #0xf
  402d00:	sub	w8, w8, #0x1, lsl #12
  402d04:	and	w26, w9, #0xfffffffc
  402d08:	lsr	w8, w8, #12
  402d0c:	add	x9, x10, w26, sxtw
  402d10:	cmp	w8, #0xb
  402d14:	str	x9, [x19]
  402d18:	b.hi	402d3c <ferror@plt+0x132c>  // b.pmore
  402d1c:	adrp	x11, 406000 <ferror@plt+0x45f0>
  402d20:	add	x11, x11, #0x1d0
  402d24:	adr	x9, 402d34 <ferror@plt+0x1324>
  402d28:	ldrb	w10, [x11, x8]
  402d2c:	add	x9, x9, x10, lsl #2
  402d30:	br	x9
  402d34:	str	wzr, [x25, #12]
  402d38:	b	402dbc <ferror@plt+0x13ac>
  402d3c:	ldr	w8, [sp, #40]
  402d40:	lsr	w9, w8, #24
  402d44:	str	w8, [x25, #12]
  402d48:	cbz	w9, 402dbc <ferror@plt+0x13ac>
  402d4c:	mov	w8, #0x1                   	// #1
  402d50:	adrp	x9, 417000 <ferror@plt+0x155f0>
  402d54:	strb	w8, [x9, #640]
  402d58:	b	402dbc <ferror@plt+0x13ac>
  402d5c:	add	x1, x25, #0x50
  402d60:	mov	x0, x21
  402d64:	mov	x2, x19
  402d68:	bl	402b40 <ferror@plt+0x1130>
  402d6c:	str	w0, [x25, #12]
  402d70:	b	402dbc <ferror@plt+0x13ac>
  402d74:	cbz	x21, 402e6c <ferror@plt+0x145c>
  402d78:	mov	x0, x21
  402d7c:	bl	401800 <strdup@plt>
  402d80:	cbz	x0, 402e48 <ferror@plt+0x1438>
  402d84:	ldrb	w8, [x25, #15]
  402d88:	str	x0, [x25, #48]
  402d8c:	cbz	w8, 402dbc <ferror@plt+0x13ac>
  402d90:	mov	w8, #0x1                   	// #1
  402d94:	adrp	x9, 417000 <ferror@plt+0x155f0>
  402d98:	strb	w8, [x9, #628]
  402d9c:	mov	w8, #0xffffff              	// #16777215
  402da0:	str	w8, [x25, #12]
  402da4:	b	402dbc <ferror@plt+0x13ac>
  402da8:	cbz	x21, 402e6c <ferror@plt+0x145c>
  402dac:	mov	x0, x21
  402db0:	bl	401800 <strdup@plt>
  402db4:	cbz	x0, 402e48 <ferror@plt+0x1438>
  402db8:	str	x0, [x25, #48]
  402dbc:	ldr	w8, [sp, #24]
  402dc0:	and	w8, w8, #0xf000
  402dc4:	orr	w8, w8, #0x2000
  402dc8:	cmp	w8, #0xa, lsl #12
  402dcc:	b.ne	402e00 <ferror@plt+0x13f0>  // b.any
  402dd0:	ldr	w8, [x25, #12]
  402dd4:	cbz	w8, 402e00 <ferror@plt+0x13f0>
  402dd8:	adrp	x9, 417000 <ferror@plt+0x155f0>
  402ddc:	ldr	w9, [x9, #644]
  402de0:	sub	w10, w8, #0x1
  402de4:	ldr	x11, [x19]
  402de8:	udiv	w9, w10, w9
  402dec:	mov	w10, #0x1e                  	// #30
  402df0:	madd	w8, w9, w10, w8
  402df4:	add	w8, w8, #0x21
  402df8:	add	x8, x11, x8
  402dfc:	str	x8, [x19]
  402e00:	str	x25, [x20]
  402e04:	add	x20, x25, #0x58
  402e08:	add	w23, w26, w23
  402e0c:	b	402c04 <ferror@plt+0x11f4>
  402e10:	mov	w23, wzr
  402e14:	mov	x0, x21
  402e18:	bl	4018c0 <free@plt>
  402e1c:	ldur	x0, [x29, #-8]
  402e20:	bl	4018c0 <free@plt>
  402e24:	mov	w0, w23
  402e28:	ldp	x20, x19, [sp, #224]
  402e2c:	ldp	x22, x21, [sp, #208]
  402e30:	ldp	x24, x23, [sp, #192]
  402e34:	ldp	x26, x25, [sp, #176]
  402e38:	ldp	x28, x27, [sp, #160]
  402e3c:	ldp	x29, x30, [sp, #144]
  402e40:	add	sp, sp, #0xf0
  402e44:	ret
  402e48:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402e4c:	add	x1, x1, #0x997
  402e50:	mov	w0, #0x8                   	// #8
  402e54:	bl	4019f0 <err@plt>
  402e58:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402e5c:	add	x1, x1, #0x94a
  402e60:	mov	w0, #0x8                   	// #8
  402e64:	mov	w2, #0x60                  	// #96
  402e68:	bl	4019f0 <err@plt>
  402e6c:	adrp	x0, 406000 <ferror@plt+0x45f0>
  402e70:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402e74:	adrp	x3, 406000 <ferror@plt+0x45f0>
  402e78:	add	x0, x0, #0x980
  402e7c:	add	x1, x1, #0x984
  402e80:	add	x3, x3, #0x9af
  402e84:	mov	w2, #0x4a                  	// #74
  402e88:	bl	4019b0 <__assert_fail@plt>
  402e8c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402e90:	add	x1, x1, #0x94a
  402e94:	mov	w0, #0x8                   	// #8
  402e98:	mov	x2, x24
  402e9c:	bl	4019f0 <err@plt>
  402ea0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402ea4:	add	x1, x1, #0x964
  402ea8:	mov	w2, #0x5                   	// #5
  402eac:	mov	x0, xzr
  402eb0:	bl	401970 <dcgettext@plt>
  402eb4:	mov	x1, x0
  402eb8:	mov	w0, #0x8                   	// #8
  402ebc:	mov	x2, x23
  402ec0:	bl	4019f0 <err@plt>
  402ec4:	stp	x29, x30, [sp, #-48]!
  402ec8:	str	x21, [sp, #16]
  402ecc:	stp	x20, x19, [sp, #32]
  402ed0:	mov	x29, sp
  402ed4:	cbz	x1, 402f24 <ferror@plt+0x1514>
  402ed8:	mov	x19, x2
  402edc:	mov	x20, x1
  402ee0:	mov	x21, x0
  402ee4:	b	402f00 <ferror@plt+0x14f0>
  402ee8:	ldr	x1, [x20, #80]
  402eec:	mov	x0, x21
  402ef0:	mov	x2, x19
  402ef4:	bl	402ec4 <ferror@plt+0x14b4>
  402ef8:	ldr	x20, [x20, #88]
  402efc:	cbz	x20, 402f24 <ferror@plt+0x1514>
  402f00:	ldr	w8, [x20, #12]
  402f04:	cbz	w8, 402ee8 <ferror@plt+0x14d8>
  402f08:	ldr	x8, [x20, #48]
  402f0c:	cbz	x8, 402ee8 <ferror@plt+0x14d8>
  402f10:	mov	x0, x21
  402f14:	mov	x1, x20
  402f18:	mov	x2, x19
  402f1c:	bl	403380 <ferror@plt+0x1970>
  402f20:	b	402ee8 <ferror@plt+0x14d8>
  402f24:	ldp	x20, x19, [sp, #32]
  402f28:	ldr	x21, [sp, #16]
  402f2c:	ldp	x29, x30, [sp], #48
  402f30:	ret
  402f34:	sub	sp, sp, #0x90
  402f38:	stp	x22, x21, [sp, #112]
  402f3c:	mov	w22, w2
  402f40:	stp	x29, x30, [sp, #48]
  402f44:	stp	x28, x27, [sp, #64]
  402f48:	stp	x26, x25, [sp, #80]
  402f4c:	stp	x24, x23, [sp, #96]
  402f50:	stp	x20, x19, [sp, #128]
  402f54:	add	x29, sp, #0x30
  402f58:	cbz	x0, 4031f4 <ferror@plt+0x17e4>
  402f5c:	mov	x19, x1
  402f60:	mov	x20, x0
  402f64:	adrp	x23, 417000 <ferror@plt+0x155f0>
  402f68:	adrp	x26, 417000 <ferror@plt+0x155f0>
  402f6c:	adrp	x25, 417000 <ferror@plt+0x155f0>
  402f70:	b	402fcc <ferror@plt+0x15bc>
  402f74:	ldr	w24, [x8, #72]
  402f78:	ldr	w8, [x20, #76]
  402f7c:	ldrb	w0, [x23, #600]
  402f80:	add	x21, x19, x8
  402f84:	mov	x1, x21
  402f88:	mov	x2, x21
  402f8c:	bl	403758 <ferror@plt+0x1d48>
  402f90:	lsr	w8, w24, #28
  402f94:	cbnz	w8, 40323c <ferror@plt+0x182c>
  402f98:	ldr	w8, [x21, #8]
  402f9c:	lsl	w9, w24, #4
  402fa0:	mov	x1, x21
  402fa4:	mov	x2, x21
  402fa8:	bfxil	w9, w8, #0, #6
  402fac:	str	w9, [x21, #8]
  402fb0:	ldrb	w0, [x23, #600]
  402fb4:	bl	4037f4 <ferror@plt+0x1de4>
  402fb8:	ldr	x8, [x20, #64]
  402fbc:	ldr	w8, [x8, #72]
  402fc0:	str	w8, [x20, #72]
  402fc4:	ldr	x20, [x20, #88]
  402fc8:	cbz	x20, 4031f4 <ferror@plt+0x17e4>
  402fcc:	ldr	x8, [x20, #48]
  402fd0:	cbz	x8, 403150 <ferror@plt+0x1740>
  402fd4:	ldr	x8, [x20, #64]
  402fd8:	cbnz	x8, 402f74 <ferror@plt+0x1564>
  402fdc:	ldr	w8, [x20, #12]
  402fe0:	cbz	w8, 402fc4 <ferror@plt+0x15b4>
  402fe4:	ldr	w8, [x20, #76]
  402fe8:	ldrb	w0, [x23, #600]
  402fec:	add	x21, x19, x8
  402ff0:	mov	x1, x21
  402ff4:	mov	x2, x21
  402ff8:	bl	403758 <ferror@plt+0x1d48>
  402ffc:	lsr	w8, w22, #28
  403000:	cbnz	w8, 40323c <ferror@plt+0x182c>
  403004:	ldr	w8, [x21, #8]
  403008:	mov	w24, w22
  40300c:	lsl	w9, w24, #4
  403010:	mov	x1, x21
  403014:	bfxil	w9, w8, #0, #6
  403018:	str	w9, [x21, #8]
  40301c:	ldrb	w0, [x23, #600]
  403020:	mov	x2, x21
  403024:	bl	4037f4 <ferror@plt+0x1de4>
  403028:	ldp	w27, w28, [x20, #8]
  40302c:	ldr	x0, [x20, #48]
  403030:	ldr	x21, [x20]
  403034:	str	w22, [x20, #72]
  403038:	mov	w1, w28
  40303c:	mov	w2, w27
  403040:	bl	4035e8 <ferror@plt+0x1bd8>
  403044:	cbz	x0, 402fc4 <ferror@plt+0x15b4>
  403048:	adrp	x11, 417000 <ferror@plt+0x155f0>
  40304c:	add	x11, x11, #0x284
  403050:	ldr	w8, [x11]
  403054:	ldur	x10, [x11, #12]
  403058:	sub	w9, w28, #0x1
  40305c:	str	w27, [sp, #20]
  403060:	udiv	w9, w9, w8
  403064:	add	w9, w9, #0x1
  403068:	stp	x24, x21, [sp]
  40306c:	add	x27, x24, w9, uxtw #2
  403070:	add	x9, x10, x9
  403074:	stur	x28, [x29, #-16]
  403078:	mov	w24, w28
  40307c:	mov	x28, x0
  403080:	stur	x9, [x11, #12]
  403084:	str	x0, [sp, #24]
  403088:	ldrb	w9, [x26, #616]
  40308c:	cmp	w24, w8
  403090:	lsl	w10, w8, #1
  403094:	csel	w21, w8, w24, hi  // hi = pmore
  403098:	cmp	w9, #0x1
  40309c:	stur	x10, [x29, #-8]
  4030a0:	b.ne	4030b0 <ferror@plt+0x16a0>  // b.any
  4030a4:	cbz	w21, 4030dc <ferror@plt+0x16cc>
  4030a8:	ldrb	w8, [x28]
  4030ac:	cbz	w8, 403104 <ferror@plt+0x16f4>
  4030b0:	add	x0, x19, x27
  4030b4:	sub	x1, x29, #0x8
  4030b8:	mov	x2, x28
  4030bc:	mov	x3, x21
  4030c0:	bl	401680 <compress@plt>
  4030c4:	ldr	w9, [x25, #644]
  4030c8:	ldur	x8, [x29, #-8]
  4030cc:	lsl	w9, w9, #1
  4030d0:	cmp	x8, x9
  4030d4:	b.hi	403218 <ferror@plt+0x1808>  // b.pmore
  4030d8:	add	x27, x8, x27
  4030dc:	ldrb	w0, [x23, #600]
  4030e0:	mov	w1, w27
  4030e4:	sub	w24, w24, w21
  4030e8:	bl	4036f8 <ferror@plt+0x1ce8>
  4030ec:	str	w0, [x19, w22, uxtw]
  4030f0:	cbz	w24, 40316c <ferror@plt+0x175c>
  4030f4:	ldr	w8, [x25, #644]
  4030f8:	add	w22, w22, #0x4
  4030fc:	add	x28, x28, x21
  403100:	b	403088 <ferror@plt+0x1678>
  403104:	cmp	w21, #0x1
  403108:	b.eq	4030dc <ferror@plt+0x16cc>  // b.none
  40310c:	ldrb	w8, [x28, #1]
  403110:	cbnz	w8, 4030b0 <ferror@plt+0x16a0>
  403114:	cmp	w21, #0x2
  403118:	b.eq	4030dc <ferror@plt+0x16cc>  // b.none
  40311c:	ldrb	w8, [x28, #2]
  403120:	cbnz	w8, 4030b0 <ferror@plt+0x16a0>
  403124:	cmp	w21, #0x3
  403128:	b.eq	4030dc <ferror@plt+0x16cc>  // b.none
  40312c:	ldrb	w8, [x28, #3]
  403130:	cbnz	w8, 4030b0 <ferror@plt+0x16a0>
  403134:	sub	w8, w21, #0x4
  403138:	add	x1, x28, #0x4
  40313c:	mov	w2, w8
  403140:	mov	x0, x28
  403144:	bl	4017d0 <bcmp@plt>
  403148:	cbnz	w0, 4030b0 <ferror@plt+0x16a0>
  40314c:	b	4030dc <ferror@plt+0x16cc>
  403150:	ldr	x0, [x20, #80]
  403154:	cbz	x0, 402fc4 <ferror@plt+0x15b4>
  403158:	mov	x1, x19
  40315c:	mov	w2, w22
  403160:	bl	402f34 <ferror@plt+0x1524>
  403164:	mov	w22, w0
  403168:	b	402fc4 <ferror@plt+0x15b4>
  40316c:	ldr	w8, [sp, #20]
  403170:	ldr	x0, [sp, #24]
  403174:	and	w8, w8, #0xf000
  403178:	cmp	w8, #0xa, lsl #12
  40317c:	b.ne	40318c <ferror@plt+0x177c>  // b.any
  403180:	bl	4018c0 <free@plt>
  403184:	ldur	x24, [x29, #-16]
  403188:	b	403198 <ferror@plt+0x1788>
  40318c:	ldur	x24, [x29, #-16]
  403190:	mov	x1, x24
  403194:	bl	401920 <munmap@plt>
  403198:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40319c:	ldrb	w8, [x8, #612]
  4031a0:	add	x9, x27, #0x3
  4031a4:	and	x22, x9, #0xfffffffffffffffc
  4031a8:	cmp	w8, #0x1
  4031ac:	b.ne	402fc4 <ferror@plt+0x15b4>  // b.any
  4031b0:	ldr	x8, [sp]
  4031b4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4031b8:	mov	w2, #0x5                   	// #5
  4031bc:	mov	x0, xzr
  4031c0:	sub	x8, x22, x8
  4031c4:	add	x1, x1, #0xa58
  4031c8:	sub	x21, x8, x24
  4031cc:	bl	401970 <dcgettext@plt>
  4031d0:	mov	w8, #0x64                  	// #100
  4031d4:	ldr	x2, [sp, #8]
  4031d8:	mul	x8, x21, x8
  4031dc:	scvtf	d0, x8
  4031e0:	ucvtf	d1, w24
  4031e4:	fdiv	d0, d0, d1
  4031e8:	mov	x1, x21
  4031ec:	bl	4019a0 <printf@plt>
  4031f0:	b	402fc4 <ferror@plt+0x15b4>
  4031f4:	mov	w0, w22
  4031f8:	ldp	x20, x19, [sp, #128]
  4031fc:	ldp	x22, x21, [sp, #112]
  403200:	ldp	x24, x23, [sp, #96]
  403204:	ldp	x26, x25, [sp, #80]
  403208:	ldp	x28, x27, [sp, #64]
  40320c:	ldp	x29, x30, [sp, #48]
  403210:	add	sp, sp, #0x90
  403214:	ret
  403218:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40321c:	add	x1, x1, #0xa24
  403220:	mov	w2, #0x5                   	// #5
  403224:	mov	x0, xzr
  403228:	bl	401970 <dcgettext@plt>
  40322c:	ldur	x1, [x29, #-8]
  403230:	bl	4019a0 <printf@plt>
  403234:	mov	w0, #0x8                   	// #8
  403238:	bl	401660 <exit@plt>
  40323c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  403240:	add	x1, x1, #0xa06
  403244:	mov	w2, #0x5                   	// #5
  403248:	mov	x0, xzr
  40324c:	bl	401970 <dcgettext@plt>
  403250:	mov	x1, x0
  403254:	mov	w0, #0x8                   	// #8
  403258:	bl	401980 <errx@plt>
  40325c:	stp	x29, x30, [sp, #-32]!
  403260:	adrp	x8, 417000 <ferror@plt+0x155f0>
  403264:	stp	x20, x19, [sp, #16]
  403268:	ldr	x20, [x8, #576]
  40326c:	mov	x29, sp
  403270:	bl	4019c0 <__errno_location@plt>
  403274:	mov	x19, x0
  403278:	str	wzr, [x0]
  40327c:	mov	x0, x20
  403280:	bl	401a10 <ferror@plt>
  403284:	cbnz	w0, 403324 <ferror@plt+0x1914>
  403288:	mov	x0, x20
  40328c:	bl	401930 <fflush@plt>
  403290:	cbz	w0, 4032e4 <ferror@plt+0x18d4>
  403294:	ldr	w20, [x19]
  403298:	cmp	w20, #0x9
  40329c:	b.eq	4032a8 <ferror@plt+0x1898>  // b.none
  4032a0:	cmp	w20, #0x20
  4032a4:	b.ne	40333c <ferror@plt+0x192c>  // b.any
  4032a8:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4032ac:	ldr	x20, [x8, #552]
  4032b0:	str	wzr, [x19]
  4032b4:	mov	x0, x20
  4032b8:	bl	401a10 <ferror@plt>
  4032bc:	cbnz	w0, 403364 <ferror@plt+0x1954>
  4032c0:	mov	x0, x20
  4032c4:	bl	401930 <fflush@plt>
  4032c8:	cbz	w0, 403304 <ferror@plt+0x18f4>
  4032cc:	ldr	w8, [x19]
  4032d0:	cmp	w8, #0x9
  4032d4:	b.ne	403364 <ferror@plt+0x1954>  // b.any
  4032d8:	ldp	x20, x19, [sp, #16]
  4032dc:	ldp	x29, x30, [sp], #32
  4032e0:	ret
  4032e4:	mov	x0, x20
  4032e8:	bl	401700 <fileno@plt>
  4032ec:	tbnz	w0, #31, 403294 <ferror@plt+0x1884>
  4032f0:	bl	401670 <dup@plt>
  4032f4:	tbnz	w0, #31, 403294 <ferror@plt+0x1884>
  4032f8:	bl	401810 <close@plt>
  4032fc:	cbnz	w0, 403294 <ferror@plt+0x1884>
  403300:	b	4032a8 <ferror@plt+0x1898>
  403304:	mov	x0, x20
  403308:	bl	401700 <fileno@plt>
  40330c:	tbnz	w0, #31, 4032cc <ferror@plt+0x18bc>
  403310:	bl	401670 <dup@plt>
  403314:	tbnz	w0, #31, 4032cc <ferror@plt+0x18bc>
  403318:	bl	401810 <close@plt>
  40331c:	cbnz	w0, 4032cc <ferror@plt+0x18bc>
  403320:	b	4032d8 <ferror@plt+0x18c8>
  403324:	adrp	x1, 406000 <ferror@plt+0x45f0>
  403328:	add	x1, x1, #0x5ea
  40332c:	mov	w2, #0x5                   	// #5
  403330:	mov	x0, xzr
  403334:	bl	401970 <dcgettext@plt>
  403338:	b	403354 <ferror@plt+0x1944>
  40333c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  403340:	add	x1, x1, #0x5ea
  403344:	mov	w2, #0x5                   	// #5
  403348:	mov	x0, xzr
  40334c:	bl	401970 <dcgettext@plt>
  403350:	cbnz	w20, 403360 <ferror@plt+0x1950>
  403354:	bl	401950 <warnx@plt>
  403358:	mov	w0, #0x8                   	// #8
  40335c:	bl	401620 <_exit@plt>
  403360:	bl	401880 <warn@plt>
  403364:	mov	w0, #0x8                   	// #8
  403368:	bl	401620 <_exit@plt>
  40336c:	ldr	x8, [x0]
  403370:	ldr	x9, [x1]
  403374:	add	x0, x8, #0x13
  403378:	add	x1, x9, #0x13
  40337c:	b	401870 <strcmp@plt>
  403380:	stp	x29, x30, [sp, #-80]!
  403384:	cmp	x0, x1
  403388:	str	x25, [sp, #16]
  40338c:	stp	x24, x23, [sp, #32]
  403390:	stp	x22, x21, [sp, #48]
  403394:	stp	x20, x19, [sp, #64]
  403398:	mov	x29, sp
  40339c:	b.eq	403440 <ferror@plt+0x1a30>  // b.none
  4033a0:	mov	x21, x0
  4033a4:	cbz	x0, 4033e4 <ferror@plt+0x19d4>
  4033a8:	ldr	w8, [x21, #12]
  4033ac:	ldr	w9, [x1, #12]
  4033b0:	mov	x20, x1
  4033b4:	mov	x19, x2
  4033b8:	cmp	w8, w9
  4033bc:	b.ne	40342c <ferror@plt+0x1a1c>  // b.any
  4033c0:	ldr	x8, [x21, #48]
  4033c4:	cbz	x8, 40342c <ferror@plt+0x1a1c>
  4033c8:	ldrb	w8, [x21, #40]
  4033cc:	cbz	w8, 4033ec <ferror@plt+0x19dc>
  4033d0:	ldrb	w8, [x20, #40]
  4033d4:	cbz	w8, 4033fc <ferror@plt+0x19ec>
  4033d8:	ldrb	w8, [x21, #40]
  4033dc:	tbnz	w8, #0, 40340c <ferror@plt+0x19fc>
  4033e0:	b	40342c <ferror@plt+0x1a1c>
  4033e4:	mov	w0, wzr
  4033e8:	b	403444 <ferror@plt+0x1a34>
  4033ec:	mov	x0, x21
  4033f0:	bl	40354c <ferror@plt+0x1b3c>
  4033f4:	ldrb	w8, [x20, #40]
  4033f8:	cbnz	w8, 4033d8 <ferror@plt+0x19c8>
  4033fc:	mov	x0, x20
  403400:	bl	40354c <ferror@plt+0x1b3c>
  403404:	ldrb	w8, [x21, #40]
  403408:	tbz	w8, #0, 40342c <ferror@plt+0x1a1c>
  40340c:	ldrb	w8, [x20, #40]
  403410:	tbz	w8, #0, 40342c <ferror@plt+0x1a1c>
  403414:	ldp	x8, x9, [x21, #24]
  403418:	ldp	x10, x11, [x20, #24]
  40341c:	eor	x8, x8, x10
  403420:	eor	x9, x9, x11
  403424:	orr	x8, x8, x9
  403428:	cbz	x8, 403478 <ferror@plt+0x1a68>
  40342c:	ldr	x0, [x21, #80]
  403430:	mov	x1, x20
  403434:	mov	x2, x19
  403438:	bl	403380 <ferror@plt+0x1970>
  40343c:	cbz	w0, 40345c <ferror@plt+0x1a4c>
  403440:	mov	w0, #0x1                   	// #1
  403444:	ldp	x20, x19, [sp, #64]
  403448:	ldp	x22, x21, [sp, #48]
  40344c:	ldp	x24, x23, [sp, #32]
  403450:	ldr	x25, [sp, #16]
  403454:	ldp	x29, x30, [sp], #80
  403458:	ret
  40345c:	ldr	x0, [x21, #88]
  403460:	mov	x1, x20
  403464:	mov	x2, x19
  403468:	bl	403380 <ferror@plt+0x1970>
  40346c:	cmp	w0, #0x0
  403470:	cset	w0, ne  // ne = any
  403474:	b	403444 <ferror@plt+0x1a34>
  403478:	ldr	x0, [x21, #48]
  40347c:	ldp	w2, w1, [x21, #8]
  403480:	bl	4035e8 <ferror@plt+0x1bd8>
  403484:	cbz	x0, 40342c <ferror@plt+0x1a1c>
  403488:	mov	x22, x0
  40348c:	ldr	x0, [x20, #48]
  403490:	ldp	w2, w1, [x20, #8]
  403494:	bl	4035e8 <ferror@plt+0x1bd8>
  403498:	ldr	w25, [x21, #12]
  40349c:	cbz	x0, 4034d4 <ferror@plt+0x1ac4>
  4034a0:	mov	x23, x0
  4034a4:	mov	x0, x22
  4034a8:	mov	x1, x23
  4034ac:	mov	x2, x25
  4034b0:	bl	4017d0 <bcmp@plt>
  4034b4:	ldr	w8, [x21, #8]
  4034b8:	mov	w24, w0
  4034bc:	mov	x0, x22
  4034c0:	and	w8, w8, #0xf000
  4034c4:	cmp	w8, #0xa, lsl #12
  4034c8:	b.ne	4034f0 <ferror@plt+0x1ae0>  // b.any
  4034cc:	bl	4018c0 <free@plt>
  4034d0:	b	4034f8 <ferror@plt+0x1ae8>
  4034d4:	ldr	w8, [x21, #8]
  4034d8:	mov	x0, x22
  4034dc:	and	w8, w8, #0xf000
  4034e0:	cmp	w8, #0xa, lsl #12
  4034e4:	b.ne	403540 <ferror@plt+0x1b30>  // b.any
  4034e8:	bl	4018c0 <free@plt>
  4034ec:	b	40342c <ferror@plt+0x1a1c>
  4034f0:	mov	x1, x25
  4034f4:	bl	401920 <munmap@plt>
  4034f8:	ldr	w8, [x20, #8]
  4034fc:	and	w8, w8, #0xf000
  403500:	cmp	w8, #0xa, lsl #12
  403504:	b.ne	403514 <ferror@plt+0x1b04>  // b.any
  403508:	mov	x0, x23
  40350c:	bl	4018c0 <free@plt>
  403510:	b	403520 <ferror@plt+0x1b10>
  403514:	ldr	w1, [x20, #12]
  403518:	mov	x0, x23
  40351c:	bl	401920 <munmap@plt>
  403520:	cbnz	w24, 40342c <ferror@plt+0x1a1c>
  403524:	str	x21, [x20, #64]
  403528:	ldr	w8, [x20, #12]
  40352c:	ldr	x9, [x19]
  403530:	mov	w0, #0x1                   	// #1
  403534:	sub	x8, x9, x8
  403538:	str	x8, [x19]
  40353c:	b	403444 <ferror@plt+0x1a34>
  403540:	mov	x1, x25
  403544:	bl	401920 <munmap@plt>
  403548:	b	40342c <ferror@plt+0x1a1c>
  40354c:	sub	sp, sp, #0x80
  403550:	stp	x29, x30, [sp, #96]
  403554:	stp	x20, x19, [sp, #112]
  403558:	mov	x19, x0
  40355c:	ldr	x0, [x0, #48]
  403560:	ldp	w2, w1, [x19, #8]
  403564:	add	x29, sp, #0x60
  403568:	bl	4035e8 <ferror@plt+0x1bd8>
  40356c:	cbz	x0, 4035b4 <ferror@plt+0x1ba4>
  403570:	mov	x20, x0
  403574:	add	x0, sp, #0x8
  403578:	bl	403890 <ferror@plt+0x1e80>
  40357c:	ldr	w2, [x19, #12]
  403580:	add	x0, sp, #0x8
  403584:	mov	x1, x20
  403588:	bl	4038a4 <ferror@plt+0x1e94>
  40358c:	add	x0, x19, #0x18
  403590:	add	x1, sp, #0x8
  403594:	bl	404370 <ferror@plt+0x2960>
  403598:	ldr	w8, [x19, #8]
  40359c:	and	w8, w8, #0xf000
  4035a0:	cmp	w8, #0xa, lsl #12
  4035a4:	b.ne	4035c0 <ferror@plt+0x1bb0>  // b.any
  4035a8:	mov	x0, x20
  4035ac:	bl	4018c0 <free@plt>
  4035b0:	b	4035cc <ferror@plt+0x1bbc>
  4035b4:	ldrb	w8, [x19, #40]
  4035b8:	orr	w8, w8, #0x2
  4035bc:	b	4035d4 <ferror@plt+0x1bc4>
  4035c0:	ldr	w1, [x19, #12]
  4035c4:	mov	x0, x20
  4035c8:	bl	401920 <munmap@plt>
  4035cc:	ldrb	w8, [x19, #40]
  4035d0:	orr	w8, w8, #0x1
  4035d4:	strb	w8, [x19, #40]
  4035d8:	ldp	x20, x19, [sp, #112]
  4035dc:	ldp	x29, x30, [sp, #96]
  4035e0:	add	sp, sp, #0x80
  4035e4:	ret
  4035e8:	stp	x29, x30, [sp, #-48]!
  4035ec:	str	x21, [sp, #16]
  4035f0:	stp	x20, x19, [sp, #32]
  4035f4:	mov	x29, sp
  4035f8:	cbz	w1, 4036cc <ferror@plt+0x1cbc>
  4035fc:	and	w8, w2, #0xf000
  403600:	mov	w19, w1
  403604:	mov	x20, x0
  403608:	cmp	w8, #0xa, lsl #12
  40360c:	b.ne	403644 <ferror@plt+0x1c34>  // b.any
  403610:	mov	w21, w19
  403614:	mov	x0, x21
  403618:	bl	401720 <malloc@plt>
  40361c:	cbz	x0, 4036e4 <ferror@plt+0x1cd4>
  403620:	mov	x19, x0
  403624:	mov	x0, x20
  403628:	mov	x1, x19
  40362c:	mov	x2, x21
  403630:	bl	4016a0 <readlink@plt>
  403634:	tbz	x0, #63, 4036d0 <ferror@plt+0x1cc0>
  403638:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40363c:	add	x1, x1, #0x9cb
  403640:	b	4036a4 <ferror@plt+0x1c94>
  403644:	mov	x0, x20
  403648:	mov	w1, wzr
  40364c:	bl	401730 <open@plt>
  403650:	tbnz	w0, #31, 403698 <ferror@plt+0x1c88>
  403654:	mov	w21, w0
  403658:	mov	w1, w19
  40365c:	mov	w2, #0x1                   	// #1
  403660:	mov	w3, #0x2                   	// #2
  403664:	mov	x0, xzr
  403668:	mov	w4, w21
  40366c:	mov	x5, xzr
  403670:	bl	4018a0 <mmap@plt>
  403674:	mov	x19, x0
  403678:	mov	w0, w21
  40367c:	bl	401810 <close@plt>
  403680:	cmn	x19, #0x1
  403684:	b.ne	4036d0 <ferror@plt+0x1cc0>  // b.any
  403688:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40368c:	add	x1, x1, #0x9df
  403690:	mov	w0, #0x8                   	// #8
  403694:	bl	4019f0 <err@plt>
  403698:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40369c:	mov	x19, xzr
  4036a0:	add	x1, x1, #0x2f4
  4036a4:	mov	w2, #0x5                   	// #5
  4036a8:	mov	x0, xzr
  4036ac:	bl	401970 <dcgettext@plt>
  4036b0:	mov	x1, x20
  4036b4:	bl	401880 <warn@plt>
  4036b8:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4036bc:	mov	w9, #0x1                   	// #1
  4036c0:	mov	x0, x19
  4036c4:	strb	w9, [x8, #624]
  4036c8:	bl	4018c0 <free@plt>
  4036cc:	mov	x19, xzr
  4036d0:	mov	x0, x19
  4036d4:	ldp	x20, x19, [sp, #32]
  4036d8:	ldr	x21, [sp, #16]
  4036dc:	ldp	x29, x30, [sp], #48
  4036e0:	ret
  4036e4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4036e8:	add	x1, x1, #0x94a
  4036ec:	mov	w0, #0x8                   	// #8
  4036f0:	mov	x2, x21
  4036f4:	bl	4019f0 <err@plt>
  4036f8:	rev	w8, w1
  4036fc:	cmp	w0, #0x0
  403700:	csel	w0, w1, w8, eq  // eq = none
  403704:	ret
  403708:	cbz	w0, 403754 <ferror@plt+0x1d44>
  40370c:	ldp	w8, w9, [x1]
  403710:	rev	w8, w8
  403714:	str	w8, [x1]
  403718:	ldp	w10, w8, [x1, #8]
  40371c:	rev	w9, w9
  403720:	rev	w10, w10
  403724:	stp	w9, w10, [x1, #4]
  403728:	ldp	w9, w10, [x1, #32]
  40372c:	rev	w8, w8
  403730:	str	w8, [x1, #12]
  403734:	rev	w9, w9
  403738:	str	w9, [x1, #32]
  40373c:	ldp	w8, w9, [x1, #40]
  403740:	rev	w10, w10
  403744:	rev	w8, w8
  403748:	stp	w10, w8, [x1, #36]
  40374c:	rev	w8, w9
  403750:	str	w8, [x1, #44]
  403754:	ret
  403758:	cbz	w0, 4037e0 <ferror@plt+0x1dd0>
  40375c:	ldrb	w8, [x1, #1]
  403760:	ldrb	w9, [x1]
  403764:	ldrb	w10, [x1, #3]
  403768:	ldrb	w16, [x1, #8]
  40376c:	ldrb	w17, [x1, #11]
  403770:	ldrb	w18, [x1, #10]
  403774:	ldrb	w0, [x1, #9]
  403778:	ldrb	w11, [x1, #2]
  40377c:	ldrb	w12, [x1, #6]
  403780:	ldrb	w13, [x1, #5]
  403784:	ldrb	w14, [x1, #4]
  403788:	ldrb	w15, [x1, #7]
  40378c:	lsr	w1, w16, #2
  403790:	strb	w8, [x2]
  403794:	lsr	w8, w17, #2
  403798:	strb	w9, [x2, #1]
  40379c:	lsr	w9, w18, #2
  4037a0:	strb	w10, [x2, #2]
  4037a4:	lsr	w10, w0, #2
  4037a8:	bfi	w1, w17, #6, #8
  4037ac:	bfi	w8, w18, #6, #8
  4037b0:	bfi	w9, w0, #6, #8
  4037b4:	bfi	w10, w16, #6, #8
  4037b8:	strb	w11, [x2, #3]
  4037bc:	strb	w12, [x2, #4]
  4037c0:	strb	w13, [x2, #5]
  4037c4:	strb	w14, [x2, #6]
  4037c8:	strb	w15, [x2, #7]
  4037cc:	strb	w1, [x2, #8]
  4037d0:	strb	w8, [x2, #9]
  4037d4:	strb	w9, [x2, #10]
  4037d8:	strb	w10, [x2, #11]
  4037dc:	ret
  4037e0:	ldr	w8, [x1, #8]
  4037e4:	ldr	x9, [x1]
  4037e8:	str	w8, [x2, #8]
  4037ec:	str	x9, [x2]
  4037f0:	ret
  4037f4:	cbz	w0, 40387c <ferror@plt+0x1e6c>
  4037f8:	ldrb	w8, [x1, #1]
  4037fc:	ldrb	w9, [x1]
  403800:	ldrb	w16, [x1, #11]
  403804:	ldrb	w17, [x1, #10]
  403808:	ldrb	w18, [x1, #8]
  40380c:	ldrb	w0, [x1, #9]
  403810:	ldrb	w10, [x1, #3]
  403814:	ldrb	w11, [x1, #2]
  403818:	ldrb	w12, [x1, #6]
  40381c:	ldrb	w13, [x1, #5]
  403820:	ldrb	w14, [x1, #4]
  403824:	ldrb	w15, [x1, #7]
  403828:	lsr	w1, w16, #6
  40382c:	lsr	w3, w17, #6
  403830:	strb	w8, [x2]
  403834:	lsr	w8, w0, #6
  403838:	strb	w9, [x2, #1]
  40383c:	lsr	w9, w18, #6
  403840:	bfi	w1, w18, #2, #8
  403844:	bfi	w3, w16, #2, #8
  403848:	bfi	w8, w17, #2, #8
  40384c:	bfi	w9, w0, #2, #8
  403850:	strb	w10, [x2, #2]
  403854:	strb	w11, [x2, #3]
  403858:	strb	w12, [x2, #4]
  40385c:	strb	w13, [x2, #5]
  403860:	strb	w14, [x2, #6]
  403864:	strb	w15, [x2, #7]
  403868:	strb	w1, [x2, #8]
  40386c:	strb	w3, [x2, #9]
  403870:	strb	w8, [x2, #10]
  403874:	strb	w9, [x2, #11]
  403878:	ret
  40387c:	ldr	w8, [x1, #8]
  403880:	ldr	x9, [x1]
  403884:	str	w8, [x2, #8]
  403888:	str	x9, [x2]
  40388c:	ret
  403890:	adrp	x8, 406000 <ferror@plt+0x45f0>
  403894:	ldr	q0, [x8, #2704]
  403898:	str	xzr, [x0, #16]
  40389c:	str	q0, [x0]
  4038a0:	ret
  4038a4:	stp	x29, x30, [sp, #-64]!
  4038a8:	str	x23, [sp, #16]
  4038ac:	stp	x22, x21, [sp, #32]
  4038b0:	stp	x20, x19, [sp, #48]
  4038b4:	ldp	w8, w9, [x0, #16]
  4038b8:	mov	w20, w2
  4038bc:	mov	x19, x1
  4038c0:	mov	x21, x0
  4038c4:	adds	w10, w8, w2, lsl #3
  4038c8:	mov	x29, sp
  4038cc:	str	w10, [x0, #16]
  4038d0:	b.cc	4038dc <ferror@plt+0x1ecc>  // b.lo, b.ul, b.last
  4038d4:	add	w9, w9, #0x1
  4038d8:	str	w9, [x21, #20]
  4038dc:	add	w9, w9, w20, lsr #29
  4038e0:	ubfx	x8, x8, #3, #6
  4038e4:	str	w9, [x21, #20]
  4038e8:	cbz	w8, 403930 <ferror@plt+0x1f20>
  4038ec:	mov	w10, #0x40                  	// #64
  4038f0:	add	x9, x21, x8
  4038f4:	sub	w22, w10, w8
  4038f8:	cmp	w22, w20
  4038fc:	add	x0, x9, #0x18
  403900:	b.ls	40390c <ferror@plt+0x1efc>  // b.plast
  403904:	mov	w2, w20
  403908:	b	403974 <ferror@plt+0x1f64>
  40390c:	mov	x1, x19
  403910:	mov	x2, x22
  403914:	add	x23, x21, #0x18
  403918:	bl	401610 <memcpy@plt>
  40391c:	mov	x0, x21
  403920:	mov	x1, x23
  403924:	bl	40398c <ferror@plt+0x1f7c>
  403928:	add	x19, x19, x22
  40392c:	sub	w20, w20, w22
  403930:	cmp	w20, #0x40
  403934:	add	x22, x21, #0x18
  403938:	b.cc	40396c <ferror@plt+0x1f5c>  // b.lo, b.ul, b.last
  40393c:	mov	w23, w20
  403940:	ldp	q1, q0, [x19, #32]
  403944:	ldp	q3, q2, [x19], #64
  403948:	mov	x0, x21
  40394c:	mov	x1, x22
  403950:	stp	q1, q0, [x22, #32]
  403954:	stp	q3, q2, [x22]
  403958:	bl	40398c <ferror@plt+0x1f7c>
  40395c:	sub	w23, w23, #0x40
  403960:	cmp	w23, #0x3f
  403964:	b.hi	403940 <ferror@plt+0x1f30>  // b.pmore
  403968:	and	w20, w20, #0x3f
  40396c:	mov	w2, w20
  403970:	mov	x0, x22
  403974:	mov	x1, x19
  403978:	ldp	x20, x19, [sp, #48]
  40397c:	ldp	x22, x21, [sp, #32]
  403980:	ldr	x23, [sp, #16]
  403984:	ldp	x29, x30, [sp], #64
  403988:	b	401610 <memcpy@plt>
  40398c:	str	x27, [sp, #-80]!
  403990:	stp	x26, x25, [sp, #16]
  403994:	stp	x24, x23, [sp, #32]
  403998:	stp	x22, x21, [sp, #48]
  40399c:	stp	x20, x19, [sp, #64]
  4039a0:	ldp	w11, w8, [x0]
  4039a4:	ldp	w9, w10, [x0, #8]
  4039a8:	ldp	w4, w13, [x1]
  4039ac:	mov	w2, #0xa478                	// #42104
  4039b0:	movk	w2, #0xd76a, lsl #16
  4039b4:	bic	w25, w10, w8
  4039b8:	and	w26, w9, w8
  4039bc:	orr	w25, w26, w25
  4039c0:	add	w26, w11, w4
  4039c4:	add	w25, w26, w25
  4039c8:	add	w2, w25, w2
  4039cc:	ror	w2, w2, #25
  4039d0:	add	w2, w2, w8
  4039d4:	bic	w25, w9, w2
  4039d8:	and	w26, w8, w2
  4039dc:	mov	w5, #0xb756                	// #46934
  4039e0:	orr	w25, w26, w25
  4039e4:	add	w26, w10, w13
  4039e8:	movk	w5, #0xe8c7, lsl #16
  4039ec:	add	w25, w26, w25
  4039f0:	ldp	w12, w17, [x1, #8]
  4039f4:	add	w5, w25, w5
  4039f8:	ror	w5, w5, #20
  4039fc:	add	w5, w5, w2
  403a00:	bic	w25, w8, w5
  403a04:	and	w26, w2, w5
  403a08:	mov	w6, #0x70db                	// #28891
  403a0c:	orr	w25, w26, w25
  403a10:	add	w26, w9, w12
  403a14:	movk	w6, #0x2420, lsl #16
  403a18:	add	w25, w26, w25
  403a1c:	add	w6, w25, w6
  403a20:	ror	w6, w6, #15
  403a24:	add	w6, w6, w5
  403a28:	bic	w25, w2, w6
  403a2c:	and	w26, w5, w6
  403a30:	mov	w19, #0xceee                	// #52974
  403a34:	orr	w25, w26, w25
  403a38:	add	w26, w8, w17
  403a3c:	movk	w19, #0xc1bd, lsl #16
  403a40:	add	w25, w26, w25
  403a44:	ldp	w14, w3, [x1, #16]
  403a48:	add	w19, w25, w19
  403a4c:	ror	w19, w19, #10
  403a50:	add	w19, w19, w6
  403a54:	bic	w25, w5, w19
  403a58:	and	w26, w6, w19
  403a5c:	mov	w20, #0xfaf                 	// #4015
  403a60:	orr	w25, w26, w25
  403a64:	add	w2, w14, w2
  403a68:	movk	w20, #0xf57c, lsl #16
  403a6c:	add	w2, w2, w25
  403a70:	add	w2, w2, w20
  403a74:	ror	w2, w2, #25
  403a78:	add	w20, w2, w19
  403a7c:	bic	w2, w6, w20
  403a80:	and	w25, w19, w20
  403a84:	mov	w21, #0xc62a                	// #50730
  403a88:	orr	w2, w25, w2
  403a8c:	add	w5, w3, w5
  403a90:	movk	w21, #0x4787, lsl #16
  403a94:	add	w2, w5, w2
  403a98:	ldp	w15, w7, [x1, #24]
  403a9c:	add	w2, w2, w21
  403aa0:	ror	w2, w2, #20
  403aa4:	add	w5, w2, w20
  403aa8:	bic	w2, w19, w5
  403aac:	and	w21, w20, w5
  403ab0:	mov	w22, #0x4613                	// #17939
  403ab4:	add	w6, w15, w6
  403ab8:	orr	w2, w21, w2
  403abc:	movk	w22, #0xa830, lsl #16
  403ac0:	add	w2, w6, w2
  403ac4:	add	w2, w2, w22
  403ac8:	ror	w2, w2, #15
  403acc:	add	w21, w2, w5
  403ad0:	bic	w2, w20, w21
  403ad4:	and	w6, w5, w21
  403ad8:	mov	w23, #0x9501                	// #38145
  403adc:	orr	w22, w6, w2
  403ae0:	add	w19, w7, w19
  403ae4:	movk	w23, #0xfd46, lsl #16
  403ae8:	add	w19, w19, w22
  403aec:	ldp	w18, w16, [x1, #32]
  403af0:	add	w19, w19, w23
  403af4:	ror	w19, w19, #10
  403af8:	add	w22, w19, w21
  403afc:	bic	w19, w5, w22
  403b00:	and	w23, w21, w22
  403b04:	mov	w24, #0x98d8                	// #39128
  403b08:	orr	w19, w23, w19
  403b0c:	add	w20, w18, w20
  403b10:	movk	w24, #0x6980, lsl #16
  403b14:	add	w19, w20, w19
  403b18:	add	w19, w19, w24
  403b1c:	ror	w19, w19, #25
  403b20:	add	w20, w19, w22
  403b24:	bic	w19, w21, w20
  403b28:	and	w24, w22, w20
  403b2c:	mov	w26, #0xf7af                	// #63407
  403b30:	orr	w19, w24, w19
  403b34:	add	w5, w16, w5
  403b38:	movk	w26, #0x8b44, lsl #16
  403b3c:	add	w5, w5, w19
  403b40:	ldp	w6, w2, [x1, #40]
  403b44:	add	w5, w5, w26
  403b48:	ror	w5, w5, #20
  403b4c:	add	w26, w5, w20
  403b50:	bic	w5, w22, w26
  403b54:	and	w19, w20, w26
  403b58:	add	w21, w6, w21
  403b5c:	orr	w5, w19, w5
  403b60:	mov	w25, #0xffff5bb1            	// #-42063
  403b64:	add	w5, w21, w5
  403b68:	add	w5, w5, w25
  403b6c:	ror	w5, w5, #15
  403b70:	add	w21, w5, w26
  403b74:	bic	w5, w20, w21
  403b78:	and	w19, w26, w21
  403b7c:	mov	w23, #0xd7be                	// #55230
  403b80:	orr	w25, w19, w5
  403b84:	add	w22, w2, w22
  403b88:	movk	w23, #0x895c, lsl #16
  403b8c:	add	w22, w22, w25
  403b90:	ldp	w19, w5, [x1, #48]
  403b94:	add	w22, w22, w23
  403b98:	ror	w22, w22, #10
  403b9c:	add	w22, w22, w21
  403ba0:	bic	w23, w26, w22
  403ba4:	and	w25, w21, w22
  403ba8:	mov	w24, #0x1122                	// #4386
  403bac:	orr	w23, w25, w23
  403bb0:	add	w20, w19, w20
  403bb4:	movk	w24, #0x6b90, lsl #16
  403bb8:	add	w20, w20, w23
  403bbc:	add	w20, w20, w24
  403bc0:	ror	w20, w20, #25
  403bc4:	add	w23, w20, w22
  403bc8:	bic	w20, w21, w23
  403bcc:	and	w24, w22, w23
  403bd0:	mov	w25, #0x7193                	// #29075
  403bd4:	add	w26, w5, w26
  403bd8:	orr	w20, w24, w20
  403bdc:	movk	w25, #0xfd98, lsl #16
  403be0:	add	w20, w26, w20
  403be4:	add	w20, w20, w25
  403be8:	ror	w20, w20, #20
  403bec:	add	w24, w20, w23
  403bf0:	ldp	w20, w1, [x1, #56]
  403bf4:	bic	w25, w22, w24
  403bf8:	and	w26, w23, w24
  403bfc:	orr	w25, w26, w25
  403c00:	mov	w26, #0x438e                	// #17294
  403c04:	add	w21, w20, w21
  403c08:	movk	w26, #0xa679, lsl #16
  403c0c:	add	w21, w21, w25
  403c10:	add	w21, w21, w26
  403c14:	ror	w21, w21, #15
  403c18:	add	w21, w21, w24
  403c1c:	bic	w25, w23, w21
  403c20:	and	w26, w24, w21
  403c24:	orr	w25, w26, w25
  403c28:	mov	w26, #0x821                 	// #2081
  403c2c:	add	w22, w1, w22
  403c30:	movk	w26, #0x49b4, lsl #16
  403c34:	add	w22, w22, w25
  403c38:	add	w22, w22, w26
  403c3c:	ror	w22, w22, #10
  403c40:	add	w22, w22, w21
  403c44:	bic	w25, w21, w24
  403c48:	and	w26, w22, w24
  403c4c:	orr	w25, w26, w25
  403c50:	mov	w26, #0x2562                	// #9570
  403c54:	add	w23, w13, w23
  403c58:	movk	w26, #0xf61e, lsl #16
  403c5c:	add	w23, w23, w25
  403c60:	add	w23, w23, w26
  403c64:	ror	w23, w23, #27
  403c68:	add	w23, w23, w22
  403c6c:	bic	w25, w22, w21
  403c70:	and	w26, w23, w21
  403c74:	orr	w25, w26, w25
  403c78:	mov	w26, #0xb340                	// #45888
  403c7c:	add	w24, w15, w24
  403c80:	movk	w26, #0xc040, lsl #16
  403c84:	add	w24, w24, w25
  403c88:	add	w24, w24, w26
  403c8c:	ror	w24, w24, #23
  403c90:	add	w24, w24, w23
  403c94:	bic	w25, w23, w22
  403c98:	and	w26, w24, w22
  403c9c:	orr	w25, w26, w25
  403ca0:	mov	w26, #0x5a51                	// #23121
  403ca4:	add	w21, w2, w21
  403ca8:	movk	w26, #0x265e, lsl #16
  403cac:	add	w21, w21, w25
  403cb0:	add	w21, w21, w26
  403cb4:	ror	w21, w21, #18
  403cb8:	add	w21, w21, w24
  403cbc:	bic	w25, w24, w23
  403cc0:	and	w26, w21, w23
  403cc4:	orr	w25, w26, w25
  403cc8:	mov	w26, #0xc7aa                	// #51114
  403ccc:	add	w22, w4, w22
  403cd0:	movk	w26, #0xe9b6, lsl #16
  403cd4:	add	w22, w22, w25
  403cd8:	add	w22, w22, w26
  403cdc:	ror	w22, w22, #12
  403ce0:	add	w22, w22, w21
  403ce4:	bic	w25, w21, w24
  403ce8:	and	w26, w22, w24
  403cec:	orr	w25, w26, w25
  403cf0:	mov	w26, #0x105d                	// #4189
  403cf4:	add	w23, w3, w23
  403cf8:	movk	w26, #0xd62f, lsl #16
  403cfc:	add	w23, w23, w25
  403d00:	add	w23, w23, w26
  403d04:	ror	w23, w23, #27
  403d08:	add	w23, w23, w22
  403d0c:	bic	w25, w22, w21
  403d10:	and	w26, w23, w21
  403d14:	orr	w25, w26, w25
  403d18:	mov	w26, #0x1453                	// #5203
  403d1c:	add	w24, w6, w24
  403d20:	movk	w26, #0x244, lsl #16
  403d24:	add	w24, w24, w25
  403d28:	add	w24, w24, w26
  403d2c:	ror	w24, w24, #23
  403d30:	add	w24, w24, w23
  403d34:	bic	w25, w23, w22
  403d38:	and	w26, w24, w22
  403d3c:	orr	w25, w26, w25
  403d40:	mov	w26, #0xe681                	// #59009
  403d44:	add	w21, w1, w21
  403d48:	movk	w26, #0xd8a1, lsl #16
  403d4c:	add	w21, w21, w25
  403d50:	add	w21, w21, w26
  403d54:	ror	w21, w21, #18
  403d58:	add	w21, w21, w24
  403d5c:	bic	w25, w24, w23
  403d60:	and	w26, w21, w23
  403d64:	orr	w25, w26, w25
  403d68:	mov	w26, #0xfbc8                	// #64456
  403d6c:	add	w22, w14, w22
  403d70:	movk	w26, #0xe7d3, lsl #16
  403d74:	add	w22, w22, w25
  403d78:	add	w22, w22, w26
  403d7c:	ror	w22, w22, #12
  403d80:	add	w22, w22, w21
  403d84:	bic	w25, w21, w24
  403d88:	and	w26, w22, w24
  403d8c:	orr	w25, w26, w25
  403d90:	mov	w26, #0xcde6                	// #52710
  403d94:	add	w23, w16, w23
  403d98:	movk	w26, #0x21e1, lsl #16
  403d9c:	add	w23, w23, w25
  403da0:	add	w23, w23, w26
  403da4:	ror	w23, w23, #27
  403da8:	add	w23, w23, w22
  403dac:	bic	w25, w22, w21
  403db0:	and	w26, w23, w21
  403db4:	orr	w25, w26, w25
  403db8:	mov	w26, #0x7d6                 	// #2006
  403dbc:	add	w24, w20, w24
  403dc0:	movk	w26, #0xc337, lsl #16
  403dc4:	add	w24, w24, w25
  403dc8:	add	w24, w24, w26
  403dcc:	ror	w24, w24, #23
  403dd0:	add	w24, w24, w23
  403dd4:	bic	w25, w23, w22
  403dd8:	and	w26, w24, w22
  403ddc:	orr	w25, w26, w25
  403de0:	mov	w26, #0xd87                 	// #3463
  403de4:	add	w21, w17, w21
  403de8:	movk	w26, #0xf4d5, lsl #16
  403dec:	add	w21, w21, w25
  403df0:	add	w21, w21, w26
  403df4:	ror	w21, w21, #18
  403df8:	add	w21, w21, w24
  403dfc:	bic	w25, w24, w23
  403e00:	and	w26, w21, w23
  403e04:	orr	w25, w26, w25
  403e08:	mov	w26, #0x14ed                	// #5357
  403e0c:	add	w22, w18, w22
  403e10:	movk	w26, #0x455a, lsl #16
  403e14:	add	w22, w22, w25
  403e18:	add	w22, w22, w26
  403e1c:	ror	w22, w22, #12
  403e20:	add	w22, w22, w21
  403e24:	bic	w25, w21, w24
  403e28:	and	w26, w22, w24
  403e2c:	orr	w25, w26, w25
  403e30:	mov	w26, #0xe905                	// #59653
  403e34:	add	w23, w5, w23
  403e38:	movk	w26, #0xa9e3, lsl #16
  403e3c:	add	w23, w23, w25
  403e40:	add	w23, w23, w26
  403e44:	ror	w23, w23, #27
  403e48:	add	w23, w23, w22
  403e4c:	bic	w25, w22, w21
  403e50:	and	w26, w23, w21
  403e54:	orr	w25, w26, w25
  403e58:	mov	w26, #0xa3f8                	// #41976
  403e5c:	add	w24, w12, w24
  403e60:	movk	w26, #0xfcef, lsl #16
  403e64:	add	w24, w24, w25
  403e68:	add	w24, w24, w26
  403e6c:	ror	w24, w24, #23
  403e70:	add	w24, w24, w23
  403e74:	bic	w25, w23, w22
  403e78:	and	w26, w24, w22
  403e7c:	orr	w25, w26, w25
  403e80:	mov	w26, #0x2d9                 	// #729
  403e84:	add	w21, w7, w21
  403e88:	movk	w26, #0x676f, lsl #16
  403e8c:	add	w21, w21, w25
  403e90:	add	w21, w21, w26
  403e94:	ror	w21, w21, #18
  403e98:	add	w21, w21, w24
  403e9c:	eor	w25, w21, w24
  403ea0:	and	w26, w25, w23
  403ea4:	add	w22, w19, w22
  403ea8:	eor	w26, w26, w24
  403eac:	add	w22, w22, w26
  403eb0:	mov	w26, #0x4c8a                	// #19594
  403eb4:	movk	w26, #0x8d2a, lsl #16
  403eb8:	add	w22, w22, w26
  403ebc:	ror	w22, w22, #12
  403ec0:	add	w22, w22, w21
  403ec4:	mov	w26, #0x3942                	// #14658
  403ec8:	add	w23, w3, w23
  403ecc:	eor	w25, w25, w22
  403ed0:	movk	w26, #0xfffa, lsl #16
  403ed4:	add	w23, w23, w25
  403ed8:	add	w23, w23, w26
  403edc:	ror	w23, w23, #28
  403ee0:	eor	w26, w22, w21
  403ee4:	add	w23, w23, w22
  403ee8:	mov	w25, #0xf681                	// #63105
  403eec:	add	w24, w18, w24
  403ef0:	eor	w26, w26, w23
  403ef4:	movk	w25, #0x8771, lsl #16
  403ef8:	add	w24, w24, w26
  403efc:	add	w24, w24, w25
  403f00:	ror	w24, w24, #21
  403f04:	eor	w25, w23, w22
  403f08:	add	w24, w24, w23
  403f0c:	mov	w26, #0x6122                	// #24866
  403f10:	add	w21, w2, w21
  403f14:	eor	w25, w25, w24
  403f18:	movk	w26, #0x6d9d, lsl #16
  403f1c:	add	w21, w21, w25
  403f20:	add	w21, w21, w26
  403f24:	ror	w21, w21, #16
  403f28:	eor	w26, w24, w23
  403f2c:	add	w21, w21, w24
  403f30:	mov	w25, #0x380c                	// #14348
  403f34:	add	w22, w20, w22
  403f38:	eor	w26, w26, w21
  403f3c:	movk	w25, #0xfde5, lsl #16
  403f40:	add	w22, w22, w26
  403f44:	add	w22, w22, w25
  403f48:	ror	w22, w22, #9
  403f4c:	eor	w25, w21, w24
  403f50:	add	w22, w22, w21
  403f54:	mov	w26, #0xea44                	// #59972
  403f58:	add	w23, w13, w23
  403f5c:	eor	w25, w25, w22
  403f60:	movk	w26, #0xa4be, lsl #16
  403f64:	add	w23, w23, w25
  403f68:	add	w23, w23, w26
  403f6c:	ror	w23, w23, #28
  403f70:	eor	w26, w22, w21
  403f74:	add	w23, w23, w22
  403f78:	mov	w25, #0xcfa9                	// #53161
  403f7c:	add	w24, w14, w24
  403f80:	eor	w26, w26, w23
  403f84:	movk	w25, #0x4bde, lsl #16
  403f88:	add	w24, w24, w26
  403f8c:	add	w24, w24, w25
  403f90:	ror	w24, w24, #21
  403f94:	eor	w25, w23, w22
  403f98:	add	w24, w24, w23
  403f9c:	mov	w26, #0x4b60                	// #19296
  403fa0:	add	w21, w7, w21
  403fa4:	eor	w25, w25, w24
  403fa8:	movk	w26, #0xf6bb, lsl #16
  403fac:	add	w21, w21, w25
  403fb0:	add	w21, w21, w26
  403fb4:	ror	w21, w21, #16
  403fb8:	eor	w26, w24, w23
  403fbc:	add	w21, w21, w24
  403fc0:	mov	w25, #0xbc70                	// #48240
  403fc4:	add	w22, w6, w22
  403fc8:	eor	w26, w26, w21
  403fcc:	movk	w25, #0xbebf, lsl #16
  403fd0:	add	w22, w22, w26
  403fd4:	add	w22, w22, w25
  403fd8:	ror	w22, w22, #9
  403fdc:	eor	w25, w21, w24
  403fe0:	add	w22, w22, w21
  403fe4:	mov	w26, #0x7ec6                	// #32454
  403fe8:	add	w23, w5, w23
  403fec:	eor	w25, w25, w22
  403ff0:	movk	w26, #0x289b, lsl #16
  403ff4:	add	w23, w23, w25
  403ff8:	add	w23, w23, w26
  403ffc:	ror	w23, w23, #28
  404000:	eor	w26, w22, w21
  404004:	add	w23, w23, w22
  404008:	mov	w25, #0x27fa                	// #10234
  40400c:	add	w24, w4, w24
  404010:	eor	w26, w26, w23
  404014:	movk	w25, #0xeaa1, lsl #16
  404018:	add	w24, w24, w26
  40401c:	add	w24, w24, w25
  404020:	ror	w24, w24, #21
  404024:	eor	w25, w23, w22
  404028:	add	w24, w24, w23
  40402c:	mov	w26, #0x3085                	// #12421
  404030:	add	w21, w17, w21
  404034:	eor	w25, w25, w24
  404038:	movk	w26, #0xd4ef, lsl #16
  40403c:	add	w21, w21, w25
  404040:	add	w21, w21, w26
  404044:	ror	w21, w21, #16
  404048:	eor	w26, w24, w23
  40404c:	add	w21, w21, w24
  404050:	mov	w25, #0x1d05                	// #7429
  404054:	add	w22, w15, w22
  404058:	eor	w26, w26, w21
  40405c:	movk	w25, #0x488, lsl #16
  404060:	add	w22, w22, w26
  404064:	add	w22, w22, w25
  404068:	ror	w22, w22, #9
  40406c:	eor	w25, w21, w24
  404070:	add	w22, w22, w21
  404074:	mov	w26, #0xd039                	// #53305
  404078:	add	w23, w16, w23
  40407c:	eor	w25, w25, w22
  404080:	movk	w26, #0xd9d4, lsl #16
  404084:	add	w23, w23, w25
  404088:	add	w23, w23, w26
  40408c:	ror	w23, w23, #28
  404090:	eor	w26, w22, w21
  404094:	add	w23, w23, w22
  404098:	mov	w25, #0x99e5                	// #39397
  40409c:	add	w24, w19, w24
  4040a0:	eor	w26, w26, w23
  4040a4:	movk	w25, #0xe6db, lsl #16
  4040a8:	add	w24, w24, w26
  4040ac:	add	w24, w24, w25
  4040b0:	ror	w24, w24, #21
  4040b4:	eor	w25, w23, w22
  4040b8:	add	w24, w24, w23
  4040bc:	mov	w26, #0x7cf8                	// #31992
  4040c0:	add	w21, w1, w21
  4040c4:	eor	w25, w25, w24
  4040c8:	movk	w26, #0x1fa2, lsl #16
  4040cc:	add	w21, w21, w25
  4040d0:	add	w21, w21, w26
  4040d4:	ror	w21, w21, #16
  4040d8:	add	w4, w4, w23
  4040dc:	eor	w23, w24, w23
  4040e0:	add	w21, w21, w24
  4040e4:	mov	w25, #0x5665                	// #22117
  4040e8:	add	w22, w12, w22
  4040ec:	eor	w23, w23, w21
  4040f0:	movk	w25, #0xc4ac, lsl #16
  4040f4:	add	w22, w22, w23
  4040f8:	add	w22, w22, w25
  4040fc:	ror	w22, w22, #9
  404100:	add	w22, w22, w21
  404104:	add	w7, w7, w24
  404108:	orn	w24, w22, w24
  40410c:	mov	w26, #0x2244                	// #8772
  404110:	eor	w24, w24, w21
  404114:	movk	w26, #0xf429, lsl #16
  404118:	add	w4, w4, w24
  40411c:	add	w4, w4, w26
  404120:	ror	w4, w4, #26
  404124:	add	w27, w4, w22
  404128:	orn	w4, w27, w21
  40412c:	mov	w23, #0xff97                	// #65431
  404130:	eor	w4, w4, w22
  404134:	movk	w23, #0x432a, lsl #16
  404138:	add	w4, w7, w4
  40413c:	add	w20, w20, w21
  404140:	add	w21, w4, w23
  404144:	add	w23, w3, w22
  404148:	ror	w3, w21, #22
  40414c:	add	w21, w3, w27
  404150:	orn	w3, w21, w22
  404154:	mov	w25, #0x23a7                	// #9127
  404158:	eor	w3, w3, w27
  40415c:	movk	w25, #0xab94, lsl #16
  404160:	add	w20, w20, w3
  404164:	add	w20, w20, w25
  404168:	ror	w20, w20, #17
  40416c:	add	w20, w20, w21
  404170:	orn	w25, w20, w27
  404174:	mov	w24, #0xa039                	// #41017
  404178:	eor	w25, w25, w21
  40417c:	movk	w24, #0xfc93, lsl #16
  404180:	add	w23, w23, w25
  404184:	add	w23, w23, w24
  404188:	ror	w23, w23, #11
  40418c:	add	w23, w23, w20
  404190:	add	w17, w17, w21
  404194:	orn	w21, w23, w21
  404198:	mov	w26, #0x59c3                	// #22979
  40419c:	add	w19, w19, w27
  4041a0:	eor	w21, w21, w20
  4041a4:	movk	w26, #0x655b, lsl #16
  4041a8:	add	w19, w19, w21
  4041ac:	add	w19, w19, w26
  4041b0:	ror	w19, w19, #26
  4041b4:	add	w19, w19, w23
  4041b8:	add	w6, w6, w20
  4041bc:	orn	w20, w19, w20
  4041c0:	mov	w7, #0xcc92                	// #52370
  4041c4:	eor	w20, w20, w23
  4041c8:	movk	w7, #0x8f0c, lsl #16
  4041cc:	add	w17, w17, w20
  4041d0:	add	w17, w17, w7
  4041d4:	ror	w17, w17, #22
  4041d8:	add	w17, w17, w19
  4041dc:	add	w13, w13, w23
  4041e0:	orn	w23, w17, w23
  4041e4:	mov	w4, #0xf47d                	// #62589
  4041e8:	eor	w23, w23, w19
  4041ec:	movk	w4, #0xffef, lsl #16
  4041f0:	add	w6, w6, w23
  4041f4:	add	w4, w6, w4
  4041f8:	ror	w4, w4, #17
  4041fc:	add	w4, w4, w17
  404200:	orn	w6, w4, w19
  404204:	mov	w3, #0x5dd1                	// #24017
  404208:	eor	w6, w6, w17
  40420c:	movk	w3, #0x8584, lsl #16
  404210:	add	w13, w13, w6
  404214:	add	w13, w13, w3
  404218:	ror	w13, w13, #11
  40421c:	add	w13, w13, w4
  404220:	add	w1, w1, w17
  404224:	orn	w17, w13, w17
  404228:	mov	w22, #0x7e4f                	// #32335
  40422c:	add	w18, w18, w19
  404230:	eor	w17, w17, w4
  404234:	movk	w22, #0x6fa8, lsl #16
  404238:	add	w17, w18, w17
  40423c:	add	w17, w17, w22
  404240:	ror	w17, w17, #26
  404244:	add	w17, w17, w13
  404248:	orn	w18, w17, w4
  40424c:	mov	w25, #0xe6e0                	// #59104
  404250:	eor	w18, w18, w13
  404254:	movk	w25, #0xfe2c, lsl #16
  404258:	add	w18, w1, w18
  40425c:	add	w18, w18, w25
  404260:	ror	w18, w18, #22
  404264:	add	w18, w18, w17
  404268:	add	w3, w5, w13
  40426c:	orn	w13, w18, w13
  404270:	mov	w24, #0x4314                	// #17172
  404274:	add	w15, w15, w4
  404278:	eor	w13, w13, w17
  40427c:	movk	w24, #0xa301, lsl #16
  404280:	add	w13, w15, w13
  404284:	add	w13, w13, w24
  404288:	ror	w13, w13, #17
  40428c:	add	w13, w13, w18
  404290:	orn	w15, w13, w17
  404294:	mov	w21, #0x11a1                	// #4513
  404298:	eor	w15, w15, w18
  40429c:	movk	w21, #0x4e08, lsl #16
  4042a0:	add	w15, w3, w15
  4042a4:	add	w15, w15, w21
  4042a8:	ror	w15, w15, #11
  4042ac:	add	w15, w15, w13
  4042b0:	add	w14, w14, w17
  4042b4:	orn	w17, w15, w18
  4042b8:	mov	w26, #0x7e82                	// #32386
  4042bc:	eor	w17, w17, w13
  4042c0:	movk	w26, #0xf753, lsl #16
  4042c4:	add	w14, w14, w17
  4042c8:	add	w14, w14, w26
  4042cc:	ror	w14, w14, #26
  4042d0:	add	w14, w14, w15
  4042d4:	add	w12, w12, w13
  4042d8:	orn	w13, w14, w13
  4042dc:	mov	w20, #0xf235                	// #62005
  4042e0:	add	w1, w2, w18
  4042e4:	eor	w13, w13, w15
  4042e8:	movk	w20, #0xbd3a, lsl #16
  4042ec:	add	w13, w1, w13
  4042f0:	add	w13, w13, w20
  4042f4:	ror	w13, w13, #22
  4042f8:	add	w13, w13, w14
  4042fc:	add	w16, w16, w15
  404300:	orn	w15, w13, w15
  404304:	mov	w7, #0xd2bb                	// #53947
  404308:	eor	w15, w15, w14
  40430c:	movk	w7, #0x2ad7, lsl #16
  404310:	add	w12, w12, w15
  404314:	add	w12, w12, w7
  404318:	ror	w12, w12, #17
  40431c:	add	w12, w12, w13
  404320:	add	w11, w14, w11
  404324:	orn	w14, w12, w14
  404328:	mov	w23, #0xd391                	// #54161
  40432c:	add	w8, w12, w8
  404330:	add	w9, w12, w9
  404334:	eor	w12, w14, w13
  404338:	movk	w23, #0xeb86, lsl #16
  40433c:	add	w12, w16, w12
  404340:	add	w12, w12, w23
  404344:	ror	w12, w12, #11
  404348:	add	w10, w13, w10
  40434c:	add	w8, w8, w12
  404350:	stp	w11, w8, [x0]
  404354:	stp	w9, w10, [x0, #8]
  404358:	ldp	x20, x19, [sp, #64]
  40435c:	ldp	x22, x21, [sp, #48]
  404360:	ldp	x24, x23, [sp, #32]
  404364:	ldp	x26, x25, [sp, #16]
  404368:	ldr	x27, [sp], #80
  40436c:	ret
  404370:	stp	x29, x30, [sp, #-48]!
  404374:	stp	x22, x21, [sp, #16]
  404378:	stp	x20, x19, [sp, #32]
  40437c:	ldr	w22, [x1, #16]
  404380:	add	x21, x1, #0x18
  404384:	mov	x20, x0
  404388:	mov	w8, #0x80                  	// #128
  40438c:	ubfx	x9, x22, #3, #6
  404390:	add	x0, x21, x9
  404394:	eor	w2, w9, #0x3f
  404398:	mov	x19, x1
  40439c:	cmp	w2, #0x7
  4043a0:	strb	w8, [x0], #1
  4043a4:	mov	x29, sp
  4043a8:	b.hi	4043d8 <ferror@plt+0x29c8>  // b.pmore
  4043ac:	mov	w1, wzr
  4043b0:	bl	401790 <memset@plt>
  4043b4:	mov	x0, x19
  4043b8:	mov	x1, x21
  4043bc:	bl	40398c <ferror@plt+0x1f7c>
  4043c0:	movi	v0.2d, #0x0
  4043c4:	str	xzr, [x21, #48]
  4043c8:	stp	q0, q0, [x21, #16]
  4043cc:	str	q0, [x21]
  4043d0:	ldr	w22, [x19, #16]
  4043d4:	b	4043e4 <ferror@plt+0x29d4>
  4043d8:	sub	w2, w2, #0x8
  4043dc:	mov	w1, wzr
  4043e0:	bl	401790 <memset@plt>
  4043e4:	ldr	w8, [x19, #20]
  4043e8:	mov	x0, x19
  4043ec:	mov	x1, x21
  4043f0:	stp	w22, w8, [x19, #80]
  4043f4:	bl	40398c <ferror@plt+0x1f7c>
  4043f8:	ldr	q0, [x19]
  4043fc:	movi	v1.2d, #0x0
  404400:	str	q0, [x20]
  404404:	stp	q1, q1, [x19, #32]
  404408:	str	q1, [x19, #64]
  40440c:	str	xzr, [x19, #80]
  404410:	stp	q1, q1, [x19]
  404414:	ldp	x20, x19, [sp, #32]
  404418:	ldp	x22, x21, [sp, #16]
  40441c:	ldp	x29, x30, [sp], #48
  404420:	ret
  404424:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404428:	str	w0, [x8, #544]
  40442c:	ret
  404430:	sub	sp, sp, #0x70
  404434:	stp	x29, x30, [sp, #16]
  404438:	stp	x28, x27, [sp, #32]
  40443c:	stp	x26, x25, [sp, #48]
  404440:	stp	x24, x23, [sp, #64]
  404444:	stp	x22, x21, [sp, #80]
  404448:	stp	x20, x19, [sp, #96]
  40444c:	add	x29, sp, #0x10
  404450:	str	xzr, [x1]
  404454:	cbz	x0, 404498 <ferror@plt+0x2a88>
  404458:	ldrb	w22, [x0]
  40445c:	mov	x20, x0
  404460:	cbz	x22, 404498 <ferror@plt+0x2a88>
  404464:	mov	x21, x2
  404468:	mov	x19, x1
  40446c:	bl	401890 <__ctype_b_loc@plt>
  404470:	ldr	x8, [x0]
  404474:	mov	x23, x0
  404478:	ldrh	w9, [x8, x22, lsl #1]
  40447c:	tbz	w9, #13, 404490 <ferror@plt+0x2a80>
  404480:	add	x9, x20, #0x1
  404484:	ldrb	w22, [x9], #1
  404488:	ldrh	w10, [x8, x22, lsl #1]
  40448c:	tbnz	w10, #13, 404484 <ferror@plt+0x2a74>
  404490:	cmp	w22, #0x2d
  404494:	b.ne	4044cc <ferror@plt+0x2abc>  // b.any
  404498:	mov	w22, #0xffffffea            	// #-22
  40449c:	neg	w19, w22
  4044a0:	bl	4019c0 <__errno_location@plt>
  4044a4:	str	w19, [x0]
  4044a8:	mov	w0, w22
  4044ac:	ldp	x20, x19, [sp, #96]
  4044b0:	ldp	x22, x21, [sp, #80]
  4044b4:	ldp	x24, x23, [sp, #64]
  4044b8:	ldp	x26, x25, [sp, #48]
  4044bc:	ldp	x28, x27, [sp, #32]
  4044c0:	ldp	x29, x30, [sp, #16]
  4044c4:	add	sp, sp, #0x70
  4044c8:	ret
  4044cc:	bl	4019c0 <__errno_location@plt>
  4044d0:	mov	x24, x0
  4044d4:	str	wzr, [x0]
  4044d8:	add	x1, sp, #0x8
  4044dc:	mov	x0, x20
  4044e0:	mov	w2, wzr
  4044e4:	mov	w3, wzr
  4044e8:	str	xzr, [sp, #8]
  4044ec:	bl	4017b0 <__strtoul_internal@plt>
  4044f0:	ldr	x25, [sp, #8]
  4044f4:	ldr	w8, [x24]
  4044f8:	cmp	x25, x20
  4044fc:	b.eq	40467c <ferror@plt+0x2c6c>  // b.none
  404500:	add	x9, x0, #0x1
  404504:	mov	x20, x0
  404508:	cmp	x9, #0x1
  40450c:	b.hi	404514 <ferror@plt+0x2b04>  // b.pmore
  404510:	cbnz	w8, 404680 <ferror@plt+0x2c70>
  404514:	cbz	x25, 40468c <ferror@plt+0x2c7c>
  404518:	ldrb	w8, [x25]
  40451c:	cbz	w8, 40468c <ferror@plt+0x2c7c>
  404520:	mov	w27, wzr
  404524:	mov	x28, xzr
  404528:	b	404538 <ferror@plt+0x2b28>
  40452c:	mov	x28, xzr
  404530:	str	x22, [sp, #8]
  404534:	mov	x25, x22
  404538:	ldrb	w8, [x25, #1]
  40453c:	cmp	w8, #0x61
  404540:	b.le	404570 <ferror@plt+0x2b60>
  404544:	cmp	w8, #0x62
  404548:	b.eq	404578 <ferror@plt+0x2b68>  // b.none
  40454c:	cmp	w8, #0x69
  404550:	b.ne	404588 <ferror@plt+0x2b78>  // b.any
  404554:	ldrb	w8, [x25, #2]
  404558:	orr	w8, w8, #0x20
  40455c:	cmp	w8, #0x62
  404560:	b.ne	404588 <ferror@plt+0x2b78>  // b.any
  404564:	ldrb	w8, [x25, #3]
  404568:	cbnz	w8, 404588 <ferror@plt+0x2b78>
  40456c:	b	40469c <ferror@plt+0x2c8c>
  404570:	cmp	w8, #0x42
  404574:	b.ne	404584 <ferror@plt+0x2b74>  // b.any
  404578:	ldrb	w8, [x25, #2]
  40457c:	cbnz	w8, 404588 <ferror@plt+0x2b78>
  404580:	b	4046a4 <ferror@plt+0x2c94>
  404584:	cbz	w8, 40469c <ferror@plt+0x2c8c>
  404588:	bl	4016f0 <localeconv@plt>
  40458c:	cbz	x0, 4045ac <ferror@plt+0x2b9c>
  404590:	ldr	x22, [x0]
  404594:	cbz	x22, 4045b8 <ferror@plt+0x2ba8>
  404598:	mov	x0, x22
  40459c:	bl	401640 <strlen@plt>
  4045a0:	mov	x26, x0
  4045a4:	mov	w8, #0x1                   	// #1
  4045a8:	b	4045c0 <ferror@plt+0x2bb0>
  4045ac:	mov	w8, wzr
  4045b0:	mov	x22, xzr
  4045b4:	b	4045bc <ferror@plt+0x2bac>
  4045b8:	mov	w8, wzr
  4045bc:	mov	x26, xzr
  4045c0:	cbnz	x28, 404498 <ferror@plt+0x2a88>
  4045c4:	ldrb	w9, [x25]
  4045c8:	eor	w8, w8, #0x1
  4045cc:	cmp	w9, #0x0
  4045d0:	cset	w9, eq  // eq = none
  4045d4:	orr	w8, w8, w9
  4045d8:	tbnz	w8, #0, 404498 <ferror@plt+0x2a88>
  4045dc:	mov	x0, x22
  4045e0:	mov	x1, x25
  4045e4:	mov	x2, x26
  4045e8:	bl	401750 <strncmp@plt>
  4045ec:	cbnz	w0, 404498 <ferror@plt+0x2a88>
  4045f0:	add	x22, x25, x26
  4045f4:	ldrb	w8, [x22]
  4045f8:	cmp	w8, #0x30
  4045fc:	b.ne	404610 <ferror@plt+0x2c00>  // b.any
  404600:	ldrb	w8, [x22, #1]!
  404604:	add	w27, w27, #0x1
  404608:	cmp	w8, #0x30
  40460c:	b.eq	404600 <ferror@plt+0x2bf0>  // b.none
  404610:	ldr	x9, [x23]
  404614:	sxtb	x8, w8
  404618:	ldrh	w8, [x9, x8, lsl #1]
  40461c:	tbz	w8, #11, 40452c <ferror@plt+0x2b1c>
  404620:	add	x1, sp, #0x8
  404624:	mov	x0, x22
  404628:	mov	w2, wzr
  40462c:	mov	w3, wzr
  404630:	str	wzr, [x24]
  404634:	str	xzr, [sp, #8]
  404638:	bl	4017b0 <__strtoul_internal@plt>
  40463c:	ldr	x25, [sp, #8]
  404640:	ldr	w8, [x24]
  404644:	cmp	x25, x22
  404648:	b.eq	40467c <ferror@plt+0x2c6c>  // b.none
  40464c:	add	x9, x0, #0x1
  404650:	cmp	x9, #0x1
  404654:	b.hi	40465c <ferror@plt+0x2c4c>  // b.pmore
  404658:	cbnz	w8, 404680 <ferror@plt+0x2c70>
  40465c:	mov	x28, xzr
  404660:	cbz	x0, 404538 <ferror@plt+0x2b28>
  404664:	cbz	x25, 404498 <ferror@plt+0x2a88>
  404668:	ldrb	w8, [x25]
  40466c:	mov	w22, #0xffffffea            	// #-22
  404670:	mov	x28, x0
  404674:	cbnz	w8, 404538 <ferror@plt+0x2b28>
  404678:	b	40449c <ferror@plt+0x2a8c>
  40467c:	cbz	w8, 404498 <ferror@plt+0x2a88>
  404680:	neg	w22, w8
  404684:	tbz	w22, #31, 4044a8 <ferror@plt+0x2a98>
  404688:	b	40449c <ferror@plt+0x2a8c>
  40468c:	mov	w22, wzr
  404690:	str	x20, [x19]
  404694:	tbz	w22, #31, 4044a8 <ferror@plt+0x2a98>
  404698:	b	40449c <ferror@plt+0x2a8c>
  40469c:	mov	w24, #0x400                 	// #1024
  4046a0:	b	4046a8 <ferror@plt+0x2c98>
  4046a4:	mov	w24, #0x3e8                 	// #1000
  4046a8:	ldrsb	w22, [x25]
  4046ac:	adrp	x23, 406000 <ferror@plt+0x45f0>
  4046b0:	add	x23, x23, #0xaac
  4046b4:	mov	w2, #0x9                   	// #9
  4046b8:	mov	x0, x23
  4046bc:	mov	w1, w22
  4046c0:	bl	401960 <memchr@plt>
  4046c4:	cbnz	x0, 4046e4 <ferror@plt+0x2cd4>
  4046c8:	adrp	x23, 406000 <ferror@plt+0x45f0>
  4046cc:	add	x23, x23, #0xab5
  4046d0:	mov	w2, #0x9                   	// #9
  4046d4:	mov	x0, x23
  4046d8:	mov	w1, w22
  4046dc:	bl	401960 <memchr@plt>
  4046e0:	cbz	x0, 404498 <ferror@plt+0x2a88>
  4046e4:	sub	w8, w0, w23
  4046e8:	adds	w8, w8, #0x1
  4046ec:	b.cs	404710 <ferror@plt+0x2d00>  // b.hs, b.nlast
  4046f0:	mvn	w9, w0
  4046f4:	add	w9, w9, w23
  4046f8:	umulh	x10, x24, x20
  4046fc:	cmp	xzr, x10
  404700:	b.ne	404718 <ferror@plt+0x2d08>  // b.any
  404704:	adds	w9, w9, #0x1
  404708:	mul	x20, x20, x24
  40470c:	b.cc	4046f8 <ferror@plt+0x2ce8>  // b.lo, b.ul, b.last
  404710:	mov	w22, wzr
  404714:	b	40471c <ferror@plt+0x2d0c>
  404718:	mov	w22, #0xffffffde            	// #-34
  40471c:	cbz	x21, 404724 <ferror@plt+0x2d14>
  404720:	str	w8, [x21]
  404724:	cbz	x28, 404690 <ferror@plt+0x2c80>
  404728:	cbz	w8, 404690 <ferror@plt+0x2c80>
  40472c:	mvn	w8, w0
  404730:	add	w9, w8, w23
  404734:	mov	w8, #0x1                   	// #1
  404738:	umulh	x10, x24, x8
  40473c:	cmp	xzr, x10
  404740:	b.ne	404750 <ferror@plt+0x2d40>  // b.any
  404744:	adds	w9, w9, #0x1
  404748:	mul	x8, x8, x24
  40474c:	b.cc	404738 <ferror@plt+0x2d28>  // b.lo, b.ul, b.last
  404750:	mov	w9, #0xa                   	// #10
  404754:	cmp	x28, #0xb
  404758:	b.cc	40476c <ferror@plt+0x2d5c>  // b.lo, b.ul, b.last
  40475c:	add	x9, x9, x9, lsl #2
  404760:	lsl	x9, x9, #1
  404764:	cmp	x9, x28
  404768:	b.cc	40475c <ferror@plt+0x2d4c>  // b.lo, b.ul, b.last
  40476c:	cmp	w27, #0x1
  404770:	b.lt	40481c <ferror@plt+0x2e0c>  // b.tstop
  404774:	cmp	w27, #0x3
  404778:	b.hi	404784 <ferror@plt+0x2d74>  // b.pmore
  40477c:	mov	w10, wzr
  404780:	b	404808 <ferror@plt+0x2df8>
  404784:	mov	w10, #0x1                   	// #1
  404788:	dup	v0.2d, x10
  40478c:	and	w10, w27, #0xfffffffc
  404790:	mov	v1.16b, v0.16b
  404794:	mov	v1.d[0], x9
  404798:	mov	w9, w10
  40479c:	fmov	x12, d1
  4047a0:	mov	x11, v1.d[1]
  4047a4:	add	x12, x12, x12, lsl #2
  4047a8:	fmov	x13, d0
  4047ac:	lsl	x12, x12, #1
  4047b0:	add	x11, x11, x11, lsl #2
  4047b4:	add	x13, x13, x13, lsl #2
  4047b8:	mov	x14, v0.d[1]
  4047bc:	fmov	d1, x12
  4047c0:	lsl	x11, x11, #1
  4047c4:	lsl	x13, x13, #1
  4047c8:	mov	v1.d[1], x11
  4047cc:	add	x11, x14, x14, lsl #2
  4047d0:	fmov	d0, x13
  4047d4:	lsl	x11, x11, #1
  4047d8:	subs	w9, w9, #0x4
  4047dc:	mov	v0.d[1], x11
  4047e0:	b.ne	40479c <ferror@plt+0x2d8c>  // b.any
  4047e4:	mov	x9, v1.d[1]
  4047e8:	mov	x11, v0.d[1]
  4047ec:	fmov	x12, d1
  4047f0:	fmov	x13, d0
  4047f4:	mul	x12, x13, x12
  4047f8:	mul	x9, x11, x9
  4047fc:	cmp	w27, w10
  404800:	mul	x9, x12, x9
  404804:	b.eq	40481c <ferror@plt+0x2e0c>  // b.none
  404808:	sub	w10, w27, w10
  40480c:	add	x9, x9, x9, lsl #2
  404810:	subs	w10, w10, #0x1
  404814:	lsl	x9, x9, #1
  404818:	b.ne	40480c <ferror@plt+0x2dfc>  // b.any
  40481c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404820:	mov	w12, #0x1                   	// #1
  404824:	movk	x10, #0xcccd
  404828:	mov	w11, #0xa                   	// #10
  40482c:	b	404840 <ferror@plt+0x2e30>
  404830:	cmp	x28, #0x9
  404834:	mov	x28, x13
  404838:	mov	x12, x14
  40483c:	b.ls	404690 <ferror@plt+0x2c80>  // b.plast
  404840:	umulh	x13, x28, x10
  404844:	lsr	x13, x13, #3
  404848:	add	x14, x12, x12, lsl #2
  40484c:	msub	x15, x13, x11, x28
  404850:	lsl	x14, x14, #1
  404854:	cbz	x15, 404830 <ferror@plt+0x2e20>
  404858:	udiv	x12, x9, x12
  40485c:	udiv	x12, x12, x15
  404860:	udiv	x12, x8, x12
  404864:	add	x20, x12, x20
  404868:	b	404830 <ferror@plt+0x2e20>
  40486c:	mov	x2, xzr
  404870:	b	404430 <ferror@plt+0x2a20>
  404874:	stp	x29, x30, [sp, #-48]!
  404878:	stp	x20, x19, [sp, #32]
  40487c:	mov	x20, x1
  404880:	mov	x19, x0
  404884:	str	x21, [sp, #16]
  404888:	mov	x29, sp
  40488c:	cbz	x0, 4048c0 <ferror@plt+0x2eb0>
  404890:	ldrb	w21, [x19]
  404894:	mov	x8, x19
  404898:	cbz	w21, 4048c4 <ferror@plt+0x2eb4>
  40489c:	bl	401890 <__ctype_b_loc@plt>
  4048a0:	ldr	x9, [x0]
  4048a4:	mov	x8, x19
  4048a8:	and	x10, x21, #0xff
  4048ac:	ldrh	w10, [x9, x10, lsl #1]
  4048b0:	tbz	w10, #11, 4048c4 <ferror@plt+0x2eb4>
  4048b4:	ldrb	w21, [x8, #1]!
  4048b8:	cbnz	w21, 4048a8 <ferror@plt+0x2e98>
  4048bc:	b	4048c4 <ferror@plt+0x2eb4>
  4048c0:	mov	x8, xzr
  4048c4:	cbz	x20, 4048cc <ferror@plt+0x2ebc>
  4048c8:	str	x8, [x20]
  4048cc:	cmp	x8, x19
  4048d0:	b.ls	4048f0 <ferror@plt+0x2ee0>  // b.plast
  4048d4:	ldrb	w8, [x8]
  4048d8:	cmp	w8, #0x0
  4048dc:	cset	w0, eq  // eq = none
  4048e0:	ldp	x20, x19, [sp, #32]
  4048e4:	ldr	x21, [sp, #16]
  4048e8:	ldp	x29, x30, [sp], #48
  4048ec:	ret
  4048f0:	mov	w0, wzr
  4048f4:	ldp	x20, x19, [sp, #32]
  4048f8:	ldr	x21, [sp, #16]
  4048fc:	ldp	x29, x30, [sp], #48
  404900:	ret
  404904:	stp	x29, x30, [sp, #-48]!
  404908:	stp	x20, x19, [sp, #32]
  40490c:	mov	x20, x1
  404910:	mov	x19, x0
  404914:	str	x21, [sp, #16]
  404918:	mov	x29, sp
  40491c:	cbz	x0, 404950 <ferror@plt+0x2f40>
  404920:	ldrb	w21, [x19]
  404924:	mov	x8, x19
  404928:	cbz	w21, 404954 <ferror@plt+0x2f44>
  40492c:	bl	401890 <__ctype_b_loc@plt>
  404930:	ldr	x9, [x0]
  404934:	mov	x8, x19
  404938:	and	x10, x21, #0xff
  40493c:	ldrh	w10, [x9, x10, lsl #1]
  404940:	tbz	w10, #12, 404954 <ferror@plt+0x2f44>
  404944:	ldrb	w21, [x8, #1]!
  404948:	cbnz	w21, 404938 <ferror@plt+0x2f28>
  40494c:	b	404954 <ferror@plt+0x2f44>
  404950:	mov	x8, xzr
  404954:	cbz	x20, 40495c <ferror@plt+0x2f4c>
  404958:	str	x8, [x20]
  40495c:	cmp	x8, x19
  404960:	b.ls	404980 <ferror@plt+0x2f70>  // b.plast
  404964:	ldrb	w8, [x8]
  404968:	cmp	w8, #0x0
  40496c:	cset	w0, eq  // eq = none
  404970:	ldp	x20, x19, [sp, #32]
  404974:	ldr	x21, [sp, #16]
  404978:	ldp	x29, x30, [sp], #48
  40497c:	ret
  404980:	mov	w0, wzr
  404984:	ldp	x20, x19, [sp, #32]
  404988:	ldr	x21, [sp, #16]
  40498c:	ldp	x29, x30, [sp], #48
  404990:	ret
  404994:	sub	sp, sp, #0x110
  404998:	stp	x29, x30, [sp, #208]
  40499c:	add	x29, sp, #0xd0
  4049a0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4049a4:	mov	x9, sp
  4049a8:	sub	x10, x29, #0x50
  4049ac:	stp	x28, x23, [sp, #224]
  4049b0:	stp	x22, x21, [sp, #240]
  4049b4:	stp	x20, x19, [sp, #256]
  4049b8:	mov	x20, x1
  4049bc:	mov	x19, x0
  4049c0:	movk	x8, #0xff80, lsl #32
  4049c4:	add	x11, x29, #0x40
  4049c8:	add	x9, x9, #0x80
  4049cc:	add	x22, x10, #0x30
  4049d0:	mov	w23, #0xffffffd0            	// #-48
  4049d4:	stp	x2, x3, [x29, #-80]
  4049d8:	stp	x4, x5, [x29, #-64]
  4049dc:	stp	x6, x7, [x29, #-48]
  4049e0:	stp	q1, q2, [sp, #16]
  4049e4:	stp	q3, q4, [sp, #48]
  4049e8:	str	q0, [sp]
  4049ec:	stp	q5, q6, [sp, #80]
  4049f0:	str	q7, [sp, #112]
  4049f4:	stp	x9, x8, [x29, #-16]
  4049f8:	stp	x11, x22, [x29, #-32]
  4049fc:	tbnz	w23, #31, 404a08 <ferror@plt+0x2ff8>
  404a00:	mov	w8, w23
  404a04:	b	404a20 <ferror@plt+0x3010>
  404a08:	add	w8, w23, #0x8
  404a0c:	cmn	w23, #0x8
  404a10:	stur	w8, [x29, #-8]
  404a14:	b.gt	404a20 <ferror@plt+0x3010>
  404a18:	add	x9, x22, w23, sxtw
  404a1c:	b	404a2c <ferror@plt+0x301c>
  404a20:	ldur	x9, [x29, #-32]
  404a24:	add	x10, x9, #0x8
  404a28:	stur	x10, [x29, #-32]
  404a2c:	ldr	x1, [x9]
  404a30:	cbz	x1, 404aa8 <ferror@plt+0x3098>
  404a34:	tbnz	w8, #31, 404a40 <ferror@plt+0x3030>
  404a38:	mov	w23, w8
  404a3c:	b	404a58 <ferror@plt+0x3048>
  404a40:	add	w23, w8, #0x8
  404a44:	cmn	w8, #0x8
  404a48:	stur	w23, [x29, #-8]
  404a4c:	b.gt	404a58 <ferror@plt+0x3048>
  404a50:	add	x8, x22, w8, sxtw
  404a54:	b	404a64 <ferror@plt+0x3054>
  404a58:	ldur	x8, [x29, #-32]
  404a5c:	add	x9, x8, #0x8
  404a60:	stur	x9, [x29, #-32]
  404a64:	ldr	x21, [x8]
  404a68:	cbz	x21, 404aa8 <ferror@plt+0x3098>
  404a6c:	mov	x0, x19
  404a70:	bl	401870 <strcmp@plt>
  404a74:	cbz	w0, 404a8c <ferror@plt+0x307c>
  404a78:	mov	x0, x19
  404a7c:	mov	x1, x21
  404a80:	bl	401870 <strcmp@plt>
  404a84:	cbnz	w0, 4049fc <ferror@plt+0x2fec>
  404a88:	b	404a90 <ferror@plt+0x3080>
  404a8c:	mov	w0, #0x1                   	// #1
  404a90:	ldp	x20, x19, [sp, #256]
  404a94:	ldp	x22, x21, [sp, #240]
  404a98:	ldp	x28, x23, [sp, #224]
  404a9c:	ldp	x29, x30, [sp, #208]
  404aa0:	add	sp, sp, #0x110
  404aa4:	ret
  404aa8:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404aac:	ldr	w0, [x8, #544]
  404ab0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404ab4:	add	x1, x1, #0xabe
  404ab8:	mov	x2, x20
  404abc:	mov	x3, x19
  404ac0:	bl	401980 <errx@plt>
  404ac4:	cbz	x1, 404ae8 <ferror@plt+0x30d8>
  404ac8:	sxtb	w8, w2
  404acc:	ldrsb	w9, [x0]
  404ad0:	cbz	w9, 404ae8 <ferror@plt+0x30d8>
  404ad4:	cmp	w8, w9
  404ad8:	b.eq	404aec <ferror@plt+0x30dc>  // b.none
  404adc:	sub	x1, x1, #0x1
  404ae0:	add	x0, x0, #0x1
  404ae4:	cbnz	x1, 404acc <ferror@plt+0x30bc>
  404ae8:	mov	x0, xzr
  404aec:	ret
  404af0:	stp	x29, x30, [sp, #-32]!
  404af4:	stp	x20, x19, [sp, #16]
  404af8:	mov	x29, sp
  404afc:	mov	x20, x1
  404b00:	mov	x19, x0
  404b04:	bl	404c60 <ferror@plt+0x3250>
  404b08:	cmp	x0, w0, sxtw
  404b0c:	b.ne	404b24 <ferror@plt+0x3114>  // b.any
  404b10:	cmp	w0, w0, sxth
  404b14:	b.ne	404b24 <ferror@plt+0x3114>  // b.any
  404b18:	ldp	x20, x19, [sp, #16]
  404b1c:	ldp	x29, x30, [sp], #32
  404b20:	ret
  404b24:	bl	4019c0 <__errno_location@plt>
  404b28:	mov	w8, #0x22                  	// #34
  404b2c:	str	w8, [x0]
  404b30:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404b34:	ldr	w0, [x8, #544]
  404b38:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404b3c:	add	x1, x1, #0xabe
  404b40:	mov	x2, x20
  404b44:	mov	x3, x19
  404b48:	bl	4019f0 <err@plt>
  404b4c:	stp	x29, x30, [sp, #-32]!
  404b50:	stp	x20, x19, [sp, #16]
  404b54:	mov	x29, sp
  404b58:	mov	x20, x1
  404b5c:	mov	x19, x0
  404b60:	bl	404c60 <ferror@plt+0x3250>
  404b64:	cmp	x0, w0, sxtw
  404b68:	b.ne	404b78 <ferror@plt+0x3168>  // b.any
  404b6c:	ldp	x20, x19, [sp, #16]
  404b70:	ldp	x29, x30, [sp], #32
  404b74:	ret
  404b78:	bl	4019c0 <__errno_location@plt>
  404b7c:	mov	w8, #0x22                  	// #34
  404b80:	str	w8, [x0]
  404b84:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404b88:	ldr	w0, [x8, #544]
  404b8c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404b90:	add	x1, x1, #0xabe
  404b94:	mov	x2, x20
  404b98:	mov	x3, x19
  404b9c:	bl	4019f0 <err@plt>
  404ba0:	stp	x29, x30, [sp, #-32]!
  404ba4:	mov	w2, #0xa                   	// #10
  404ba8:	stp	x20, x19, [sp, #16]
  404bac:	mov	x29, sp
  404bb0:	mov	x20, x1
  404bb4:	mov	x19, x0
  404bb8:	bl	404dd0 <ferror@plt+0x33c0>
  404bbc:	lsr	x8, x0, #32
  404bc0:	cbnz	x8, 404bd8 <ferror@plt+0x31c8>
  404bc4:	cmp	w0, #0x10, lsl #12
  404bc8:	b.cs	404bd8 <ferror@plt+0x31c8>  // b.hs, b.nlast
  404bcc:	ldp	x20, x19, [sp, #16]
  404bd0:	ldp	x29, x30, [sp], #32
  404bd4:	ret
  404bd8:	bl	4019c0 <__errno_location@plt>
  404bdc:	mov	w8, #0x22                  	// #34
  404be0:	str	w8, [x0]
  404be4:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404be8:	ldr	w0, [x8, #544]
  404bec:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404bf0:	add	x1, x1, #0xabe
  404bf4:	mov	x2, x20
  404bf8:	mov	x3, x19
  404bfc:	bl	4019f0 <err@plt>
  404c00:	stp	x29, x30, [sp, #-32]!
  404c04:	mov	w2, #0x10                  	// #16
  404c08:	stp	x20, x19, [sp, #16]
  404c0c:	mov	x29, sp
  404c10:	mov	x20, x1
  404c14:	mov	x19, x0
  404c18:	bl	404dd0 <ferror@plt+0x33c0>
  404c1c:	lsr	x8, x0, #32
  404c20:	cbnz	x8, 404c38 <ferror@plt+0x3228>
  404c24:	cmp	w0, #0x10, lsl #12
  404c28:	b.cs	404c38 <ferror@plt+0x3228>  // b.hs, b.nlast
  404c2c:	ldp	x20, x19, [sp, #16]
  404c30:	ldp	x29, x30, [sp], #32
  404c34:	ret
  404c38:	bl	4019c0 <__errno_location@plt>
  404c3c:	mov	w8, #0x22                  	// #34
  404c40:	str	w8, [x0]
  404c44:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404c48:	ldr	w0, [x8, #544]
  404c4c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404c50:	add	x1, x1, #0xabe
  404c54:	mov	x2, x20
  404c58:	mov	x3, x19
  404c5c:	bl	4019f0 <err@plt>
  404c60:	stp	x29, x30, [sp, #-48]!
  404c64:	mov	x29, sp
  404c68:	str	x21, [sp, #16]
  404c6c:	stp	x20, x19, [sp, #32]
  404c70:	mov	x20, x1
  404c74:	mov	x19, x0
  404c78:	str	xzr, [x29, #24]
  404c7c:	bl	4019c0 <__errno_location@plt>
  404c80:	str	wzr, [x0]
  404c84:	cbz	x19, 404cd8 <ferror@plt+0x32c8>
  404c88:	ldrb	w8, [x19]
  404c8c:	cbz	w8, 404cd8 <ferror@plt+0x32c8>
  404c90:	mov	x21, x0
  404c94:	add	x1, x29, #0x18
  404c98:	mov	w2, #0xa                   	// #10
  404c9c:	mov	x0, x19
  404ca0:	mov	w3, wzr
  404ca4:	bl	401740 <__strtol_internal@plt>
  404ca8:	ldr	w8, [x21]
  404cac:	cbnz	w8, 404cf4 <ferror@plt+0x32e4>
  404cb0:	ldr	x8, [x29, #24]
  404cb4:	cmp	x8, x19
  404cb8:	b.eq	404cd8 <ferror@plt+0x32c8>  // b.none
  404cbc:	cbz	x8, 404cc8 <ferror@plt+0x32b8>
  404cc0:	ldrb	w8, [x8]
  404cc4:	cbnz	w8, 404cd8 <ferror@plt+0x32c8>
  404cc8:	ldp	x20, x19, [sp, #32]
  404ccc:	ldr	x21, [sp, #16]
  404cd0:	ldp	x29, x30, [sp], #48
  404cd4:	ret
  404cd8:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404cdc:	ldr	w0, [x8, #544]
  404ce0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404ce4:	add	x1, x1, #0xabe
  404ce8:	mov	x2, x20
  404cec:	mov	x3, x19
  404cf0:	bl	401980 <errx@plt>
  404cf4:	adrp	x9, 417000 <ferror@plt+0x155f0>
  404cf8:	ldr	w0, [x9, #544]
  404cfc:	cmp	w8, #0x22
  404d00:	b.ne	404ce0 <ferror@plt+0x32d0>  // b.any
  404d04:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404d08:	add	x1, x1, #0xabe
  404d0c:	mov	x2, x20
  404d10:	mov	x3, x19
  404d14:	bl	4019f0 <err@plt>
  404d18:	stp	x29, x30, [sp, #-32]!
  404d1c:	mov	w2, #0xa                   	// #10
  404d20:	stp	x20, x19, [sp, #16]
  404d24:	mov	x29, sp
  404d28:	mov	x20, x1
  404d2c:	mov	x19, x0
  404d30:	bl	404dd0 <ferror@plt+0x33c0>
  404d34:	lsr	x8, x0, #32
  404d38:	cbnz	x8, 404d48 <ferror@plt+0x3338>
  404d3c:	ldp	x20, x19, [sp, #16]
  404d40:	ldp	x29, x30, [sp], #32
  404d44:	ret
  404d48:	bl	4019c0 <__errno_location@plt>
  404d4c:	mov	w8, #0x22                  	// #34
  404d50:	str	w8, [x0]
  404d54:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404d58:	ldr	w0, [x8, #544]
  404d5c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404d60:	add	x1, x1, #0xabe
  404d64:	mov	x2, x20
  404d68:	mov	x3, x19
  404d6c:	bl	4019f0 <err@plt>
  404d70:	stp	x29, x30, [sp, #-32]!
  404d74:	mov	w2, #0x10                  	// #16
  404d78:	stp	x20, x19, [sp, #16]
  404d7c:	mov	x29, sp
  404d80:	mov	x20, x1
  404d84:	mov	x19, x0
  404d88:	bl	404dd0 <ferror@plt+0x33c0>
  404d8c:	lsr	x8, x0, #32
  404d90:	cbnz	x8, 404da0 <ferror@plt+0x3390>
  404d94:	ldp	x20, x19, [sp, #16]
  404d98:	ldp	x29, x30, [sp], #32
  404d9c:	ret
  404da0:	bl	4019c0 <__errno_location@plt>
  404da4:	mov	w8, #0x22                  	// #34
  404da8:	str	w8, [x0]
  404dac:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404db0:	ldr	w0, [x8, #544]
  404db4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404db8:	add	x1, x1, #0xabe
  404dbc:	mov	x2, x20
  404dc0:	mov	x3, x19
  404dc4:	bl	4019f0 <err@plt>
  404dc8:	mov	w2, #0xa                   	// #10
  404dcc:	b	404dd0 <ferror@plt+0x33c0>
  404dd0:	sub	sp, sp, #0x40
  404dd4:	stp	x29, x30, [sp, #16]
  404dd8:	stp	x22, x21, [sp, #32]
  404ddc:	stp	x20, x19, [sp, #48]
  404de0:	add	x29, sp, #0x10
  404de4:	mov	w21, w2
  404de8:	mov	x20, x1
  404dec:	mov	x19, x0
  404df0:	str	xzr, [sp, #8]
  404df4:	bl	4019c0 <__errno_location@plt>
  404df8:	str	wzr, [x0]
  404dfc:	cbz	x19, 404e54 <ferror@plt+0x3444>
  404e00:	ldrb	w8, [x19]
  404e04:	cbz	w8, 404e54 <ferror@plt+0x3444>
  404e08:	mov	x22, x0
  404e0c:	add	x1, sp, #0x8
  404e10:	mov	x0, x19
  404e14:	mov	w2, w21
  404e18:	mov	w3, wzr
  404e1c:	bl	4017b0 <__strtoul_internal@plt>
  404e20:	ldr	w8, [x22]
  404e24:	cbnz	w8, 404e70 <ferror@plt+0x3460>
  404e28:	ldr	x8, [sp, #8]
  404e2c:	cmp	x8, x19
  404e30:	b.eq	404e54 <ferror@plt+0x3444>  // b.none
  404e34:	cbz	x8, 404e40 <ferror@plt+0x3430>
  404e38:	ldrb	w8, [x8]
  404e3c:	cbnz	w8, 404e54 <ferror@plt+0x3444>
  404e40:	ldp	x20, x19, [sp, #48]
  404e44:	ldp	x22, x21, [sp, #32]
  404e48:	ldp	x29, x30, [sp, #16]
  404e4c:	add	sp, sp, #0x40
  404e50:	ret
  404e54:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404e58:	ldr	w0, [x8, #544]
  404e5c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404e60:	add	x1, x1, #0xabe
  404e64:	mov	x2, x20
  404e68:	mov	x3, x19
  404e6c:	bl	401980 <errx@plt>
  404e70:	adrp	x9, 417000 <ferror@plt+0x155f0>
  404e74:	ldr	w0, [x9, #544]
  404e78:	cmp	w8, #0x22
  404e7c:	b.ne	404e5c <ferror@plt+0x344c>  // b.any
  404e80:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404e84:	add	x1, x1, #0xabe
  404e88:	mov	x2, x20
  404e8c:	mov	x3, x19
  404e90:	bl	4019f0 <err@plt>
  404e94:	mov	w2, #0x10                  	// #16
  404e98:	b	404dd0 <ferror@plt+0x33c0>
  404e9c:	stp	x29, x30, [sp, #-48]!
  404ea0:	mov	x29, sp
  404ea4:	str	x21, [sp, #16]
  404ea8:	stp	x20, x19, [sp, #32]
  404eac:	mov	x20, x1
  404eb0:	mov	x19, x0
  404eb4:	str	xzr, [x29, #24]
  404eb8:	bl	4019c0 <__errno_location@plt>
  404ebc:	str	wzr, [x0]
  404ec0:	cbz	x19, 404f0c <ferror@plt+0x34fc>
  404ec4:	ldrb	w8, [x19]
  404ec8:	cbz	w8, 404f0c <ferror@plt+0x34fc>
  404ecc:	mov	x21, x0
  404ed0:	add	x1, x29, #0x18
  404ed4:	mov	x0, x19
  404ed8:	bl	401690 <strtod@plt>
  404edc:	ldr	w8, [x21]
  404ee0:	cbnz	w8, 404f28 <ferror@plt+0x3518>
  404ee4:	ldr	x8, [x29, #24]
  404ee8:	cmp	x8, x19
  404eec:	b.eq	404f0c <ferror@plt+0x34fc>  // b.none
  404ef0:	cbz	x8, 404efc <ferror@plt+0x34ec>
  404ef4:	ldrb	w8, [x8]
  404ef8:	cbnz	w8, 404f0c <ferror@plt+0x34fc>
  404efc:	ldp	x20, x19, [sp, #32]
  404f00:	ldr	x21, [sp, #16]
  404f04:	ldp	x29, x30, [sp], #48
  404f08:	ret
  404f0c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404f10:	ldr	w0, [x8, #544]
  404f14:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404f18:	add	x1, x1, #0xabe
  404f1c:	mov	x2, x20
  404f20:	mov	x3, x19
  404f24:	bl	401980 <errx@plt>
  404f28:	adrp	x9, 417000 <ferror@plt+0x155f0>
  404f2c:	ldr	w0, [x9, #544]
  404f30:	cmp	w8, #0x22
  404f34:	b.ne	404f14 <ferror@plt+0x3504>  // b.any
  404f38:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404f3c:	add	x1, x1, #0xabe
  404f40:	mov	x2, x20
  404f44:	mov	x3, x19
  404f48:	bl	4019f0 <err@plt>
  404f4c:	stp	x29, x30, [sp, #-48]!
  404f50:	mov	x29, sp
  404f54:	str	x21, [sp, #16]
  404f58:	stp	x20, x19, [sp, #32]
  404f5c:	mov	x20, x1
  404f60:	mov	x19, x0
  404f64:	str	xzr, [x29, #24]
  404f68:	bl	4019c0 <__errno_location@plt>
  404f6c:	str	wzr, [x0]
  404f70:	cbz	x19, 404fc0 <ferror@plt+0x35b0>
  404f74:	ldrb	w8, [x19]
  404f78:	cbz	w8, 404fc0 <ferror@plt+0x35b0>
  404f7c:	mov	x21, x0
  404f80:	add	x1, x29, #0x18
  404f84:	mov	w2, #0xa                   	// #10
  404f88:	mov	x0, x19
  404f8c:	bl	4018b0 <strtol@plt>
  404f90:	ldr	w8, [x21]
  404f94:	cbnz	w8, 404fdc <ferror@plt+0x35cc>
  404f98:	ldr	x8, [x29, #24]
  404f9c:	cmp	x8, x19
  404fa0:	b.eq	404fc0 <ferror@plt+0x35b0>  // b.none
  404fa4:	cbz	x8, 404fb0 <ferror@plt+0x35a0>
  404fa8:	ldrb	w8, [x8]
  404fac:	cbnz	w8, 404fc0 <ferror@plt+0x35b0>
  404fb0:	ldp	x20, x19, [sp, #32]
  404fb4:	ldr	x21, [sp, #16]
  404fb8:	ldp	x29, x30, [sp], #48
  404fbc:	ret
  404fc0:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404fc4:	ldr	w0, [x8, #544]
  404fc8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404fcc:	add	x1, x1, #0xabe
  404fd0:	mov	x2, x20
  404fd4:	mov	x3, x19
  404fd8:	bl	401980 <errx@plt>
  404fdc:	adrp	x9, 417000 <ferror@plt+0x155f0>
  404fe0:	ldr	w0, [x9, #544]
  404fe4:	cmp	w8, #0x22
  404fe8:	b.ne	404fc8 <ferror@plt+0x35b8>  // b.any
  404fec:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404ff0:	add	x1, x1, #0xabe
  404ff4:	mov	x2, x20
  404ff8:	mov	x3, x19
  404ffc:	bl	4019f0 <err@plt>
  405000:	stp	x29, x30, [sp, #-48]!
  405004:	mov	x29, sp
  405008:	str	x21, [sp, #16]
  40500c:	stp	x20, x19, [sp, #32]
  405010:	mov	x20, x1
  405014:	mov	x19, x0
  405018:	str	xzr, [x29, #24]
  40501c:	bl	4019c0 <__errno_location@plt>
  405020:	str	wzr, [x0]
  405024:	cbz	x19, 405074 <ferror@plt+0x3664>
  405028:	ldrb	w8, [x19]
  40502c:	cbz	w8, 405074 <ferror@plt+0x3664>
  405030:	mov	x21, x0
  405034:	add	x1, x29, #0x18
  405038:	mov	w2, #0xa                   	// #10
  40503c:	mov	x0, x19
  405040:	bl	401630 <strtoul@plt>
  405044:	ldr	w8, [x21]
  405048:	cbnz	w8, 405090 <ferror@plt+0x3680>
  40504c:	ldr	x8, [x29, #24]
  405050:	cmp	x8, x19
  405054:	b.eq	405074 <ferror@plt+0x3664>  // b.none
  405058:	cbz	x8, 405064 <ferror@plt+0x3654>
  40505c:	ldrb	w8, [x8]
  405060:	cbnz	w8, 405074 <ferror@plt+0x3664>
  405064:	ldp	x20, x19, [sp, #32]
  405068:	ldr	x21, [sp, #16]
  40506c:	ldp	x29, x30, [sp], #48
  405070:	ret
  405074:	adrp	x8, 417000 <ferror@plt+0x155f0>
  405078:	ldr	w0, [x8, #544]
  40507c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  405080:	add	x1, x1, #0xabe
  405084:	mov	x2, x20
  405088:	mov	x3, x19
  40508c:	bl	401980 <errx@plt>
  405090:	adrp	x9, 417000 <ferror@plt+0x155f0>
  405094:	ldr	w0, [x9, #544]
  405098:	cmp	w8, #0x22
  40509c:	b.ne	40507c <ferror@plt+0x366c>  // b.any
  4050a0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4050a4:	add	x1, x1, #0xabe
  4050a8:	mov	x2, x20
  4050ac:	mov	x3, x19
  4050b0:	bl	4019f0 <err@plt>
  4050b4:	sub	sp, sp, #0x30
  4050b8:	stp	x20, x19, [sp, #32]
  4050bc:	mov	x20, x1
  4050c0:	add	x1, sp, #0x8
  4050c4:	mov	x2, xzr
  4050c8:	stp	x29, x30, [sp, #16]
  4050cc:	add	x29, sp, #0x10
  4050d0:	mov	x19, x0
  4050d4:	bl	404430 <ferror@plt+0x2a20>
  4050d8:	cbnz	w0, 4050f0 <ferror@plt+0x36e0>
  4050dc:	ldr	x0, [sp, #8]
  4050e0:	ldp	x20, x19, [sp, #32]
  4050e4:	ldp	x29, x30, [sp, #16]
  4050e8:	add	sp, sp, #0x30
  4050ec:	ret
  4050f0:	bl	4019c0 <__errno_location@plt>
  4050f4:	adrp	x9, 417000 <ferror@plt+0x155f0>
  4050f8:	ldr	w8, [x0]
  4050fc:	ldr	w0, [x9, #544]
  405100:	adrp	x1, 406000 <ferror@plt+0x45f0>
  405104:	add	x1, x1, #0xabe
  405108:	mov	x2, x20
  40510c:	mov	x3, x19
  405110:	cbnz	w8, 405118 <ferror@plt+0x3708>
  405114:	bl	401980 <errx@plt>
  405118:	bl	4019f0 <err@plt>
  40511c:	stp	x29, x30, [sp, #-32]!
  405120:	str	x19, [sp, #16]
  405124:	mov	x19, x1
  405128:	mov	x1, x2
  40512c:	mov	x29, sp
  405130:	bl	404e9c <ferror@plt+0x348c>
  405134:	fcvtzs	x8, d0
  405138:	mov	x9, #0x848000000000        	// #145685290680320
  40513c:	movk	x9, #0x412e, lsl #48
  405140:	scvtf	d1, x8
  405144:	fmov	d2, x9
  405148:	fsub	d0, d0, d1
  40514c:	fmul	d0, d0, d2
  405150:	fcvtzs	x9, d0
  405154:	stp	x8, x9, [x19]
  405158:	ldr	x19, [sp, #16]
  40515c:	ldp	x29, x30, [sp], #32
  405160:	ret
  405164:	and	w8, w0, #0xf000
  405168:	sub	w8, w8, #0x1, lsl #12
  40516c:	lsr	w9, w8, #12
  405170:	cmp	w9, #0xb
  405174:	mov	w8, wzr
  405178:	b.hi	4051cc <ferror@plt+0x37bc>  // b.pmore
  40517c:	adrp	x10, 406000 <ferror@plt+0x45f0>
  405180:	add	x10, x10, #0xaa0
  405184:	adr	x11, 405198 <ferror@plt+0x3788>
  405188:	ldrb	w12, [x10, x9]
  40518c:	add	x11, x11, x12, lsl #2
  405190:	mov	w9, #0x64                  	// #100
  405194:	br	x11
  405198:	mov	w9, #0x70                  	// #112
  40519c:	b	4051c4 <ferror@plt+0x37b4>
  4051a0:	mov	w9, #0x63                  	// #99
  4051a4:	b	4051c4 <ferror@plt+0x37b4>
  4051a8:	mov	w9, #0x62                  	// #98
  4051ac:	b	4051c4 <ferror@plt+0x37b4>
  4051b0:	mov	w9, #0x6c                  	// #108
  4051b4:	b	4051c4 <ferror@plt+0x37b4>
  4051b8:	mov	w9, #0x73                  	// #115
  4051bc:	b	4051c4 <ferror@plt+0x37b4>
  4051c0:	mov	w9, #0x2d                  	// #45
  4051c4:	mov	w8, #0x1                   	// #1
  4051c8:	strb	w9, [x1]
  4051cc:	tst	w0, #0x100
  4051d0:	mov	w9, #0x72                  	// #114
  4051d4:	mov	w10, #0x2d                  	// #45
  4051d8:	add	x11, x1, x8
  4051dc:	mov	w12, #0x77                  	// #119
  4051e0:	csel	w17, w10, w9, eq  // eq = none
  4051e4:	tst	w0, #0x80
  4051e8:	mov	w14, #0x53                  	// #83
  4051ec:	mov	w15, #0x73                  	// #115
  4051f0:	mov	w16, #0x78                  	// #120
  4051f4:	strb	w17, [x11]
  4051f8:	csel	w17, w10, w12, eq  // eq = none
  4051fc:	tst	w0, #0x40
  405200:	orr	x13, x8, #0x2
  405204:	strb	w17, [x11, #1]
  405208:	csel	w11, w15, w14, ne  // ne = any
  40520c:	csel	w17, w16, w10, ne  // ne = any
  405210:	tst	w0, #0x800
  405214:	csel	w11, w17, w11, eq  // eq = none
  405218:	add	x13, x13, x1
  40521c:	tst	w0, #0x20
  405220:	strb	w11, [x13]
  405224:	csel	w11, w10, w9, eq  // eq = none
  405228:	tst	w0, #0x10
  40522c:	strb	w11, [x13, #1]
  405230:	csel	w11, w10, w12, eq  // eq = none
  405234:	tst	w0, #0x8
  405238:	csel	w14, w15, w14, ne  // ne = any
  40523c:	csel	w15, w16, w10, ne  // ne = any
  405240:	tst	w0, #0x400
  405244:	orr	x8, x8, #0x6
  405248:	csel	w14, w15, w14, eq  // eq = none
  40524c:	tst	w0, #0x4
  405250:	add	x8, x8, x1
  405254:	csel	w9, w10, w9, eq  // eq = none
  405258:	tst	w0, #0x2
  40525c:	mov	w17, #0x54                  	// #84
  405260:	strb	w11, [x13, #2]
  405264:	mov	w11, #0x74                  	// #116
  405268:	strb	w14, [x13, #3]
  40526c:	strb	w9, [x8]
  405270:	csel	w9, w10, w12, eq  // eq = none
  405274:	tst	w0, #0x1
  405278:	strb	w9, [x8, #1]
  40527c:	csel	w9, w11, w17, ne  // ne = any
  405280:	csel	w10, w16, w10, ne  // ne = any
  405284:	tst	w0, #0x200
  405288:	csel	w9, w10, w9, eq  // eq = none
  40528c:	mov	x0, x1
  405290:	strb	w9, [x8, #2]
  405294:	strb	wzr, [x8, #3]
  405298:	ret
  40529c:	sub	sp, sp, #0x50
  4052a0:	add	x8, sp, #0x8
  4052a4:	stp	x29, x30, [sp, #48]
  4052a8:	stp	x20, x19, [sp, #64]
  4052ac:	add	x29, sp, #0x30
  4052b0:	tbz	w0, #1, 4052c0 <ferror@plt+0x38b0>
  4052b4:	orr	x8, x8, #0x1
  4052b8:	mov	w9, #0x20                  	// #32
  4052bc:	strb	w9, [sp, #8]
  4052c0:	cmp	x1, #0x400
  4052c4:	b.cs	4052d8 <ferror@plt+0x38c8>  // b.hs, b.nlast
  4052c8:	mov	w9, #0x42                  	// #66
  4052cc:	mov	w19, w1
  4052d0:	strh	w9, [x8]
  4052d4:	b	405438 <ferror@plt+0x3a28>
  4052d8:	cmp	x1, #0x100, lsl #12
  4052dc:	b.cs	4052e8 <ferror@plt+0x38d8>  // b.hs, b.nlast
  4052e0:	mov	w9, #0xa                   	// #10
  4052e4:	b	40532c <ferror@plt+0x391c>
  4052e8:	lsr	x9, x1, #30
  4052ec:	cbnz	x9, 4052f8 <ferror@plt+0x38e8>
  4052f0:	mov	w9, #0x14                  	// #20
  4052f4:	b	40532c <ferror@plt+0x391c>
  4052f8:	lsr	x9, x1, #40
  4052fc:	cbnz	x9, 405308 <ferror@plt+0x38f8>
  405300:	mov	w9, #0x1e                  	// #30
  405304:	b	40532c <ferror@plt+0x391c>
  405308:	lsr	x9, x1, #50
  40530c:	cbnz	x9, 405318 <ferror@plt+0x3908>
  405310:	mov	w9, #0x28                  	// #40
  405314:	b	40532c <ferror@plt+0x391c>
  405318:	lsr	x9, x1, #60
  40531c:	mov	w10, #0x3c                  	// #60
  405320:	cmp	x9, #0x0
  405324:	mov	w9, #0x32                  	// #50
  405328:	csel	w9, w9, w10, eq  // eq = none
  40532c:	mov	w10, #0xcccd                	// #52429
  405330:	movk	w10, #0xcccc, lsl #16
  405334:	adrp	x11, 406000 <ferror@plt+0x45f0>
  405338:	umull	x10, w9, w10
  40533c:	add	x11, x11, #0xac7
  405340:	lsr	x10, x10, #35
  405344:	ldrb	w12, [x11, x10]
  405348:	mov	x10, #0xffffffffffffffff    	// #-1
  40534c:	lsl	x10, x10, x9
  405350:	mov	x11, x8
  405354:	lsr	x19, x1, x9
  405358:	bic	x10, x1, x10
  40535c:	strb	w12, [x11], #1
  405360:	tbz	w0, #0, 405378 <ferror@plt+0x3968>
  405364:	cmp	w9, #0xa
  405368:	b.cc	405378 <ferror@plt+0x3968>  // b.lo, b.ul, b.last
  40536c:	mov	w11, #0x4269                	// #17001
  405370:	sturh	w11, [x8, #1]
  405374:	add	x11, x8, #0x3
  405378:	strb	wzr, [x11]
  40537c:	cbz	x10, 405438 <ferror@plt+0x3a28>
  405380:	sub	w8, w9, #0xa
  405384:	lsr	x8, x10, x8
  405388:	tbnz	w0, #2, 4053a0 <ferror@plt+0x3990>
  40538c:	sub	x9, x8, #0x3b6
  405390:	cmp	x9, #0x64
  405394:	b.cs	405414 <ferror@plt+0x3a04>  // b.hs, b.nlast
  405398:	add	w19, w19, #0x1
  40539c:	b	405438 <ferror@plt+0x3a28>
  4053a0:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4053a4:	add	x8, x8, #0x5
  4053a8:	movk	x9, #0xcccd
  4053ac:	umulh	x10, x8, x9
  4053b0:	lsr	x20, x10, #3
  4053b4:	mul	x9, x20, x9
  4053b8:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4053bc:	ror	x9, x9, #1
  4053c0:	movk	x10, #0x1999, lsl #48
  4053c4:	cmp	x9, x10
  4053c8:	b.ls	405418 <ferror@plt+0x3a08>  // b.plast
  4053cc:	cbz	x20, 405438 <ferror@plt+0x3a28>
  4053d0:	bl	4016f0 <localeconv@plt>
  4053d4:	cbz	x0, 4053e8 <ferror@plt+0x39d8>
  4053d8:	ldr	x4, [x0]
  4053dc:	cbz	x4, 4053e8 <ferror@plt+0x39d8>
  4053e0:	ldrb	w8, [x4]
  4053e4:	cbnz	w8, 4053f0 <ferror@plt+0x39e0>
  4053e8:	adrp	x4, 406000 <ferror@plt+0x45f0>
  4053ec:	add	x4, x4, #0x4e9
  4053f0:	adrp	x2, 406000 <ferror@plt+0x45f0>
  4053f4:	add	x2, x2, #0xacf
  4053f8:	add	x0, sp, #0x10
  4053fc:	add	x6, sp, #0x8
  405400:	mov	w1, #0x20                  	// #32
  405404:	mov	w3, w19
  405408:	mov	x5, x20
  40540c:	bl	4016e0 <snprintf@plt>
  405410:	b	405454 <ferror@plt+0x3a44>
  405414:	add	x8, x8, #0x32
  405418:	mov	x9, #0xf5c3                	// #62915
  40541c:	movk	x9, #0x5c28, lsl #16
  405420:	movk	x9, #0xc28f, lsl #32
  405424:	lsr	x8, x8, #2
  405428:	movk	x9, #0x28f5, lsl #48
  40542c:	umulh	x8, x8, x9
  405430:	lsr	x20, x8, #2
  405434:	cbnz	x20, 4053d0 <ferror@plt+0x39c0>
  405438:	adrp	x2, 406000 <ferror@plt+0x45f0>
  40543c:	add	x2, x2, #0xad9
  405440:	add	x0, sp, #0x10
  405444:	add	x4, sp, #0x8
  405448:	mov	w1, #0x20                  	// #32
  40544c:	mov	w3, w19
  405450:	bl	4016e0 <snprintf@plt>
  405454:	add	x0, sp, #0x10
  405458:	bl	401800 <strdup@plt>
  40545c:	ldp	x20, x19, [sp, #64]
  405460:	ldp	x29, x30, [sp, #48]
  405464:	add	sp, sp, #0x50
  405468:	ret
  40546c:	stp	x29, x30, [sp, #-64]!
  405470:	stp	x24, x23, [sp, #16]
  405474:	stp	x22, x21, [sp, #32]
  405478:	stp	x20, x19, [sp, #48]
  40547c:	mov	x29, sp
  405480:	cbz	x0, 40553c <ferror@plt+0x3b2c>
  405484:	mov	x19, x3
  405488:	mov	x9, x0
  40548c:	mov	w0, #0xffffffff            	// #-1
  405490:	cbz	x3, 405540 <ferror@plt+0x3b30>
  405494:	mov	x20, x2
  405498:	cbz	x2, 405540 <ferror@plt+0x3b30>
  40549c:	mov	x21, x1
  4054a0:	cbz	x1, 405540 <ferror@plt+0x3b30>
  4054a4:	ldrb	w10, [x9]
  4054a8:	cbz	w10, 405540 <ferror@plt+0x3b30>
  4054ac:	mov	x23, xzr
  4054b0:	mov	x8, xzr
  4054b4:	add	x22, x9, #0x1
  4054b8:	b	4054cc <ferror@plt+0x3abc>
  4054bc:	mov	x0, x23
  4054c0:	add	x22, x22, #0x1
  4054c4:	mov	x23, x0
  4054c8:	cbz	w10, 405540 <ferror@plt+0x3b30>
  4054cc:	cmp	x23, x20
  4054d0:	b.cs	405554 <ferror@plt+0x3b44>  // b.hs, b.nlast
  4054d4:	and	w11, w10, #0xff
  4054d8:	ldrb	w10, [x22]
  4054dc:	sub	x9, x22, #0x1
  4054e0:	cmp	x8, #0x0
  4054e4:	csel	x8, x9, x8, eq  // eq = none
  4054e8:	cmp	w11, #0x2c
  4054ec:	csel	x9, x9, xzr, eq  // eq = none
  4054f0:	cmp	w10, #0x0
  4054f4:	csel	x24, x22, x9, eq  // eq = none
  4054f8:	cbz	x8, 4054bc <ferror@plt+0x3aac>
  4054fc:	cbz	x24, 4054bc <ferror@plt+0x3aac>
  405500:	subs	x1, x24, x8
  405504:	b.ls	40553c <ferror@plt+0x3b2c>  // b.plast
  405508:	mov	x0, x8
  40550c:	blr	x19
  405510:	cmn	w0, #0x1
  405514:	b.eq	40553c <ferror@plt+0x3b2c>  // b.none
  405518:	str	w0, [x21, x23, lsl #2]
  40551c:	ldrb	w8, [x24]
  405520:	add	x0, x23, #0x1
  405524:	cbz	w8, 405540 <ferror@plt+0x3b30>
  405528:	ldrb	w10, [x22], #1
  40552c:	mov	x8, xzr
  405530:	mov	x23, x0
  405534:	cbnz	w10, 4054cc <ferror@plt+0x3abc>
  405538:	b	405540 <ferror@plt+0x3b30>
  40553c:	mov	w0, #0xffffffff            	// #-1
  405540:	ldp	x20, x19, [sp, #48]
  405544:	ldp	x22, x21, [sp, #32]
  405548:	ldp	x24, x23, [sp, #16]
  40554c:	ldp	x29, x30, [sp], #64
  405550:	ret
  405554:	mov	w0, #0xfffffffe            	// #-2
  405558:	b	405540 <ferror@plt+0x3b30>
  40555c:	stp	x29, x30, [sp, #-80]!
  405560:	str	x25, [sp, #16]
  405564:	stp	x24, x23, [sp, #32]
  405568:	stp	x22, x21, [sp, #48]
  40556c:	stp	x20, x19, [sp, #64]
  405570:	mov	x29, sp
  405574:	cbz	x0, 40559c <ferror@plt+0x3b8c>
  405578:	mov	x19, x3
  40557c:	mov	x9, x0
  405580:	mov	w0, #0xffffffff            	// #-1
  405584:	cbz	x3, 4055a0 <ferror@plt+0x3b90>
  405588:	ldrb	w8, [x9]
  40558c:	cbz	w8, 4055a0 <ferror@plt+0x3b90>
  405590:	ldr	x11, [x19]
  405594:	cmp	x11, x2
  405598:	b.ls	4055b8 <ferror@plt+0x3ba8>  // b.plast
  40559c:	mov	w0, #0xffffffff            	// #-1
  4055a0:	ldp	x20, x19, [sp, #64]
  4055a4:	ldp	x22, x21, [sp, #48]
  4055a8:	ldp	x24, x23, [sp, #32]
  4055ac:	ldr	x25, [sp, #16]
  4055b0:	ldp	x29, x30, [sp], #80
  4055b4:	ret
  4055b8:	mov	x20, x4
  4055bc:	cmp	w8, #0x2b
  4055c0:	b.ne	4055cc <ferror@plt+0x3bbc>  // b.any
  4055c4:	add	x9, x9, #0x1
  4055c8:	b	4055d4 <ferror@plt+0x3bc4>
  4055cc:	mov	x11, xzr
  4055d0:	str	xzr, [x19]
  4055d4:	mov	w0, #0xffffffff            	// #-1
  4055d8:	cbz	x20, 4055a0 <ferror@plt+0x3b90>
  4055dc:	sub	x21, x2, x11
  4055e0:	cbz	x21, 4055a0 <ferror@plt+0x3b90>
  4055e4:	cbz	x1, 4055a0 <ferror@plt+0x3b90>
  4055e8:	ldrb	w10, [x9]
  4055ec:	cbz	w10, 4055a0 <ferror@plt+0x3b90>
  4055f0:	mov	x24, xzr
  4055f4:	mov	x8, xzr
  4055f8:	add	x22, x1, x11, lsl #2
  4055fc:	add	x23, x9, #0x1
  405600:	b	405614 <ferror@plt+0x3c04>
  405604:	mov	x0, x24
  405608:	add	x23, x23, #0x1
  40560c:	mov	x24, x0
  405610:	cbz	w10, 405680 <ferror@plt+0x3c70>
  405614:	cmp	x24, x21
  405618:	b.cs	405698 <ferror@plt+0x3c88>  // b.hs, b.nlast
  40561c:	and	w11, w10, #0xff
  405620:	ldrb	w10, [x23]
  405624:	sub	x9, x23, #0x1
  405628:	cmp	x8, #0x0
  40562c:	csel	x8, x9, x8, eq  // eq = none
  405630:	cmp	w11, #0x2c
  405634:	csel	x9, x9, xzr, eq  // eq = none
  405638:	cmp	w10, #0x0
  40563c:	csel	x25, x23, x9, eq  // eq = none
  405640:	cbz	x8, 405604 <ferror@plt+0x3bf4>
  405644:	cbz	x25, 405604 <ferror@plt+0x3bf4>
  405648:	subs	x1, x25, x8
  40564c:	b.ls	40559c <ferror@plt+0x3b8c>  // b.plast
  405650:	mov	x0, x8
  405654:	blr	x20
  405658:	cmn	w0, #0x1
  40565c:	b.eq	40559c <ferror@plt+0x3b8c>  // b.none
  405660:	str	w0, [x22, x24, lsl #2]
  405664:	ldrb	w8, [x25]
  405668:	add	x0, x24, #0x1
  40566c:	cbz	w8, 405680 <ferror@plt+0x3c70>
  405670:	ldrb	w10, [x23], #1
  405674:	mov	x8, xzr
  405678:	mov	x24, x0
  40567c:	cbnz	w10, 405614 <ferror@plt+0x3c04>
  405680:	cmp	w0, #0x1
  405684:	b.lt	4055a0 <ferror@plt+0x3b90>  // b.tstop
  405688:	ldr	x8, [x19]
  40568c:	add	x8, x8, w0, uxtw
  405690:	str	x8, [x19]
  405694:	b	4055a0 <ferror@plt+0x3b90>
  405698:	mov	w0, #0xfffffffe            	// #-2
  40569c:	b	4055a0 <ferror@plt+0x3b90>
  4056a0:	stp	x29, x30, [sp, #-64]!
  4056a4:	mov	x8, x0
  4056a8:	mov	w0, #0xffffffea            	// #-22
  4056ac:	str	x23, [sp, #16]
  4056b0:	stp	x22, x21, [sp, #32]
  4056b4:	stp	x20, x19, [sp, #48]
  4056b8:	mov	x29, sp
  4056bc:	cbz	x1, 405764 <ferror@plt+0x3d54>
  4056c0:	cbz	x8, 405764 <ferror@plt+0x3d54>
  4056c4:	mov	x19, x2
  4056c8:	cbz	x2, 405764 <ferror@plt+0x3d54>
  4056cc:	ldrb	w9, [x8]
  4056d0:	cbz	w9, 405760 <ferror@plt+0x3d50>
  4056d4:	mov	x20, x1
  4056d8:	mov	x0, xzr
  4056dc:	add	x21, x8, #0x1
  4056e0:	mov	w22, #0x1                   	// #1
  4056e4:	b	4056f0 <ferror@plt+0x3ce0>
  4056e8:	add	x21, x21, #0x1
  4056ec:	cbz	w9, 405760 <ferror@plt+0x3d50>
  4056f0:	mov	x8, x21
  4056f4:	ldrb	w10, [x8], #-1
  4056f8:	and	w9, w9, #0xff
  4056fc:	cmp	x0, #0x0
  405700:	csel	x0, x8, x0, eq  // eq = none
  405704:	cmp	w9, #0x2c
  405708:	csel	x8, x8, xzr, eq  // eq = none
  40570c:	cmp	w10, #0x0
  405710:	mov	w9, w10
  405714:	csel	x23, x21, x8, eq  // eq = none
  405718:	cbz	x0, 4056e8 <ferror@plt+0x3cd8>
  40571c:	cbz	x23, 4056e8 <ferror@plt+0x3cd8>
  405720:	subs	x1, x23, x0
  405724:	b.ls	405778 <ferror@plt+0x3d68>  // b.plast
  405728:	blr	x19
  40572c:	tbnz	w0, #31, 405764 <ferror@plt+0x3d54>
  405730:	mov	w8, w0
  405734:	lsr	x8, x8, #3
  405738:	ldrb	w9, [x20, x8]
  40573c:	and	w10, w0, #0x7
  405740:	lsl	w10, w22, w10
  405744:	orr	w9, w9, w10
  405748:	strb	w9, [x20, x8]
  40574c:	ldrb	w8, [x23]
  405750:	cbz	w8, 405760 <ferror@plt+0x3d50>
  405754:	ldrb	w9, [x21]
  405758:	mov	x0, xzr
  40575c:	b	4056e8 <ferror@plt+0x3cd8>
  405760:	mov	w0, wzr
  405764:	ldp	x20, x19, [sp, #48]
  405768:	ldp	x22, x21, [sp, #32]
  40576c:	ldr	x23, [sp, #16]
  405770:	ldp	x29, x30, [sp], #64
  405774:	ret
  405778:	mov	w0, #0xffffffff            	// #-1
  40577c:	b	405764 <ferror@plt+0x3d54>
  405780:	stp	x29, x30, [sp, #-48]!
  405784:	mov	x8, x0
  405788:	mov	w0, #0xffffffea            	// #-22
  40578c:	stp	x22, x21, [sp, #16]
  405790:	stp	x20, x19, [sp, #32]
  405794:	mov	x29, sp
  405798:	cbz	x1, 40582c <ferror@plt+0x3e1c>
  40579c:	cbz	x8, 40582c <ferror@plt+0x3e1c>
  4057a0:	mov	x19, x2
  4057a4:	cbz	x2, 40582c <ferror@plt+0x3e1c>
  4057a8:	ldrb	w9, [x8]
  4057ac:	cbz	w9, 405828 <ferror@plt+0x3e18>
  4057b0:	mov	x20, x1
  4057b4:	mov	x0, xzr
  4057b8:	add	x21, x8, #0x1
  4057bc:	b	4057c8 <ferror@plt+0x3db8>
  4057c0:	add	x21, x21, #0x1
  4057c4:	cbz	w9, 405828 <ferror@plt+0x3e18>
  4057c8:	mov	x8, x21
  4057cc:	ldrb	w10, [x8], #-1
  4057d0:	and	w9, w9, #0xff
  4057d4:	cmp	x0, #0x0
  4057d8:	csel	x0, x8, x0, eq  // eq = none
  4057dc:	cmp	w9, #0x2c
  4057e0:	csel	x8, x8, xzr, eq  // eq = none
  4057e4:	cmp	w10, #0x0
  4057e8:	mov	w9, w10
  4057ec:	csel	x22, x21, x8, eq  // eq = none
  4057f0:	cbz	x0, 4057c0 <ferror@plt+0x3db0>
  4057f4:	cbz	x22, 4057c0 <ferror@plt+0x3db0>
  4057f8:	subs	x1, x22, x0
  4057fc:	b.ls	40583c <ferror@plt+0x3e2c>  // b.plast
  405800:	blr	x19
  405804:	tbnz	x0, #63, 40582c <ferror@plt+0x3e1c>
  405808:	ldr	x8, [x20]
  40580c:	orr	x8, x8, x0
  405810:	str	x8, [x20]
  405814:	ldrb	w8, [x22]
  405818:	cbz	w8, 405828 <ferror@plt+0x3e18>
  40581c:	ldrb	w9, [x21]
  405820:	mov	x0, xzr
  405824:	b	4057c0 <ferror@plt+0x3db0>
  405828:	mov	w0, wzr
  40582c:	ldp	x20, x19, [sp, #32]
  405830:	ldp	x22, x21, [sp, #16]
  405834:	ldp	x29, x30, [sp], #48
  405838:	ret
  40583c:	mov	w0, #0xffffffff            	// #-1
  405840:	ldp	x20, x19, [sp, #32]
  405844:	ldp	x22, x21, [sp, #16]
  405848:	ldp	x29, x30, [sp], #48
  40584c:	ret
  405850:	stp	x29, x30, [sp, #-64]!
  405854:	mov	x29, sp
  405858:	str	x23, [sp, #16]
  40585c:	stp	x22, x21, [sp, #32]
  405860:	stp	x20, x19, [sp, #48]
  405864:	str	xzr, [x29, #24]
  405868:	cbz	x0, 405940 <ferror@plt+0x3f30>
  40586c:	mov	w21, w3
  405870:	mov	x19, x2
  405874:	mov	x23, x1
  405878:	mov	x22, x0
  40587c:	str	w3, [x1]
  405880:	str	w3, [x2]
  405884:	bl	4019c0 <__errno_location@plt>
  405888:	str	wzr, [x0]
  40588c:	ldrb	w8, [x22]
  405890:	mov	x20, x0
  405894:	cmp	w8, #0x3a
  405898:	b.ne	4058a4 <ferror@plt+0x3e94>  // b.any
  40589c:	add	x21, x22, #0x1
  4058a0:	b	405900 <ferror@plt+0x3ef0>
  4058a4:	add	x1, x29, #0x18
  4058a8:	mov	w2, #0xa                   	// #10
  4058ac:	mov	x0, x22
  4058b0:	bl	4018b0 <strtol@plt>
  4058b4:	str	w0, [x23]
  4058b8:	str	w0, [x19]
  4058bc:	ldr	x8, [x29, #24]
  4058c0:	mov	w0, #0xffffffff            	// #-1
  4058c4:	cmp	x8, x22
  4058c8:	b.eq	405940 <ferror@plt+0x3f30>  // b.none
  4058cc:	ldr	w9, [x20]
  4058d0:	cbnz	w9, 405940 <ferror@plt+0x3f30>
  4058d4:	cbz	x8, 405940 <ferror@plt+0x3f30>
  4058d8:	ldrb	w9, [x8]
  4058dc:	cmp	w9, #0x2d
  4058e0:	b.eq	4058f4 <ferror@plt+0x3ee4>  // b.none
  4058e4:	cmp	w9, #0x3a
  4058e8:	b.ne	40593c <ferror@plt+0x3f2c>  // b.any
  4058ec:	ldrb	w9, [x8, #1]
  4058f0:	cbz	w9, 405954 <ferror@plt+0x3f44>
  4058f4:	add	x21, x8, #0x1
  4058f8:	str	xzr, [x29, #24]
  4058fc:	str	wzr, [x20]
  405900:	add	x1, x29, #0x18
  405904:	mov	w2, #0xa                   	// #10
  405908:	mov	x0, x21
  40590c:	bl	4018b0 <strtol@plt>
  405910:	str	w0, [x19]
  405914:	ldr	w8, [x20]
  405918:	mov	w0, #0xffffffff            	// #-1
  40591c:	cbnz	w8, 405940 <ferror@plt+0x3f30>
  405920:	ldr	x8, [x29, #24]
  405924:	cbz	x8, 405940 <ferror@plt+0x3f30>
  405928:	cmp	x8, x21
  40592c:	mov	w0, #0xffffffff            	// #-1
  405930:	b.eq	405940 <ferror@plt+0x3f30>  // b.none
  405934:	ldrb	w8, [x8]
  405938:	cbnz	w8, 405940 <ferror@plt+0x3f30>
  40593c:	mov	w0, wzr
  405940:	ldp	x20, x19, [sp, #48]
  405944:	ldp	x22, x21, [sp, #32]
  405948:	ldr	x23, [sp, #16]
  40594c:	ldp	x29, x30, [sp], #64
  405950:	ret
  405954:	str	w21, [x19]
  405958:	b	40593c <ferror@plt+0x3f2c>
  40595c:	stp	x29, x30, [sp, #-48]!
  405960:	mov	w8, wzr
  405964:	str	x21, [sp, #16]
  405968:	stp	x20, x19, [sp, #32]
  40596c:	mov	x29, sp
  405970:	cbz	x1, 405aa4 <ferror@plt+0x4094>
  405974:	cbz	x0, 405aa4 <ferror@plt+0x4094>
  405978:	ldrb	w8, [x0]
  40597c:	and	w8, w8, #0xff
  405980:	cmp	w8, #0x2f
  405984:	mov	x19, x0
  405988:	b.ne	4059a4 <ferror@plt+0x3f94>  // b.any
  40598c:	mov	x0, x19
  405990:	ldrb	w8, [x0, #1]!
  405994:	cmp	w8, #0x2f
  405998:	mov	w8, #0x2f                  	// #47
  40599c:	b.eq	40597c <ferror@plt+0x3f6c>  // b.none
  4059a0:	b	4059b4 <ferror@plt+0x3fa4>
  4059a4:	cbnz	w8, 4059b4 <ferror@plt+0x3fa4>
  4059a8:	mov	x20, xzr
  4059ac:	mov	x19, xzr
  4059b0:	b	4059d4 <ferror@plt+0x3fc4>
  4059b4:	mov	w20, #0x1                   	// #1
  4059b8:	ldrb	w8, [x19, x20]
  4059bc:	cbz	w8, 4059d4 <ferror@plt+0x3fc4>
  4059c0:	cmp	w8, #0x2f
  4059c4:	b.eq	4059d4 <ferror@plt+0x3fc4>  // b.none
  4059c8:	add	x20, x20, #0x1
  4059cc:	ldrb	w8, [x19, x20]
  4059d0:	cbnz	w8, 4059c0 <ferror@plt+0x3fb0>
  4059d4:	ldrb	w8, [x1]
  4059d8:	and	w8, w8, #0xff
  4059dc:	cmp	w8, #0x2f
  4059e0:	mov	x21, x1
  4059e4:	b.ne	405a00 <ferror@plt+0x3ff0>  // b.any
  4059e8:	mov	x1, x21
  4059ec:	ldrb	w8, [x1, #1]!
  4059f0:	cmp	w8, #0x2f
  4059f4:	mov	w8, #0x2f                  	// #47
  4059f8:	b.eq	4059d8 <ferror@plt+0x3fc8>  // b.none
  4059fc:	b	405a10 <ferror@plt+0x4000>
  405a00:	cbnz	w8, 405a10 <ferror@plt+0x4000>
  405a04:	mov	x8, xzr
  405a08:	mov	x21, xzr
  405a0c:	b	405a30 <ferror@plt+0x4020>
  405a10:	mov	w8, #0x1                   	// #1
  405a14:	ldrb	w9, [x21, x8]
  405a18:	cbz	w9, 405a30 <ferror@plt+0x4020>
  405a1c:	cmp	w9, #0x2f
  405a20:	b.eq	405a30 <ferror@plt+0x4020>  // b.none
  405a24:	add	x8, x8, #0x1
  405a28:	ldrb	w9, [x21, x8]
  405a2c:	cbnz	w9, 405a1c <ferror@plt+0x400c>
  405a30:	add	x9, x8, x20
  405a34:	cmp	x9, #0x1
  405a38:	b.eq	405a44 <ferror@plt+0x4034>  // b.none
  405a3c:	cbnz	x9, 405a64 <ferror@plt+0x4054>
  405a40:	b	405a98 <ferror@plt+0x4088>
  405a44:	cbz	x19, 405a54 <ferror@plt+0x4044>
  405a48:	ldrb	w9, [x19]
  405a4c:	cmp	w9, #0x2f
  405a50:	b.eq	405a98 <ferror@plt+0x4088>  // b.none
  405a54:	cbz	x21, 405aa0 <ferror@plt+0x4090>
  405a58:	ldrb	w9, [x21]
  405a5c:	cmp	w9, #0x2f
  405a60:	b.eq	405a98 <ferror@plt+0x4088>  // b.none
  405a64:	cmp	x20, x8
  405a68:	mov	w8, wzr
  405a6c:	b.ne	405aa4 <ferror@plt+0x4094>  // b.any
  405a70:	cbz	x19, 405aa4 <ferror@plt+0x4094>
  405a74:	cbz	x21, 405aa4 <ferror@plt+0x4094>
  405a78:	mov	x0, x19
  405a7c:	mov	x1, x21
  405a80:	mov	x2, x20
  405a84:	bl	401750 <strncmp@plt>
  405a88:	cbnz	w0, 405aa0 <ferror@plt+0x4090>
  405a8c:	add	x0, x19, x20
  405a90:	add	x1, x21, x20
  405a94:	b	405978 <ferror@plt+0x3f68>
  405a98:	mov	w8, #0x1                   	// #1
  405a9c:	b	405aa4 <ferror@plt+0x4094>
  405aa0:	mov	w8, wzr
  405aa4:	ldp	x20, x19, [sp, #32]
  405aa8:	ldr	x21, [sp, #16]
  405aac:	mov	w0, w8
  405ab0:	ldp	x29, x30, [sp], #48
  405ab4:	ret
  405ab8:	stp	x29, x30, [sp, #-64]!
  405abc:	orr	x8, x0, x1
  405ac0:	stp	x24, x23, [sp, #16]
  405ac4:	stp	x22, x21, [sp, #32]
  405ac8:	stp	x20, x19, [sp, #48]
  405acc:	mov	x29, sp
  405ad0:	cbz	x8, 405b04 <ferror@plt+0x40f4>
  405ad4:	mov	x19, x1
  405ad8:	mov	x21, x0
  405adc:	mov	x20, x2
  405ae0:	cbz	x0, 405b20 <ferror@plt+0x4110>
  405ae4:	cbz	x19, 405b3c <ferror@plt+0x412c>
  405ae8:	mov	x0, x21
  405aec:	bl	401640 <strlen@plt>
  405af0:	mvn	x8, x0
  405af4:	cmp	x8, x20
  405af8:	b.cs	405b44 <ferror@plt+0x4134>  // b.hs, b.nlast
  405afc:	mov	x22, xzr
  405b00:	b	405b80 <ferror@plt+0x4170>
  405b04:	adrp	x0, 406000 <ferror@plt+0x45f0>
  405b08:	add	x0, x0, #0xa57
  405b0c:	ldp	x20, x19, [sp, #48]
  405b10:	ldp	x22, x21, [sp, #32]
  405b14:	ldp	x24, x23, [sp, #16]
  405b18:	ldp	x29, x30, [sp], #64
  405b1c:	b	401800 <strdup@plt>
  405b20:	mov	x0, x19
  405b24:	mov	x1, x20
  405b28:	ldp	x20, x19, [sp, #48]
  405b2c:	ldp	x22, x21, [sp, #32]
  405b30:	ldp	x24, x23, [sp, #16]
  405b34:	ldp	x29, x30, [sp], #64
  405b38:	b	4018f0 <strndup@plt>
  405b3c:	mov	x0, x21
  405b40:	b	405b0c <ferror@plt+0x40fc>
  405b44:	add	x24, x0, x20
  405b48:	mov	x23, x0
  405b4c:	add	x0, x24, #0x1
  405b50:	bl	401720 <malloc@plt>
  405b54:	mov	x22, x0
  405b58:	cbz	x0, 405b80 <ferror@plt+0x4170>
  405b5c:	mov	x0, x22
  405b60:	mov	x1, x21
  405b64:	mov	x2, x23
  405b68:	bl	401610 <memcpy@plt>
  405b6c:	add	x0, x22, x23
  405b70:	mov	x1, x19
  405b74:	mov	x2, x20
  405b78:	bl	401610 <memcpy@plt>
  405b7c:	strb	wzr, [x22, x24]
  405b80:	mov	x0, x22
  405b84:	ldp	x20, x19, [sp, #48]
  405b88:	ldp	x22, x21, [sp, #32]
  405b8c:	ldp	x24, x23, [sp, #16]
  405b90:	ldp	x29, x30, [sp], #64
  405b94:	ret
  405b98:	stp	x29, x30, [sp, #-64]!
  405b9c:	stp	x20, x19, [sp, #48]
  405ba0:	mov	x20, x0
  405ba4:	stp	x24, x23, [sp, #16]
  405ba8:	stp	x22, x21, [sp, #32]
  405bac:	mov	x29, sp
  405bb0:	cbz	x1, 405be4 <ferror@plt+0x41d4>
  405bb4:	mov	x0, x1
  405bb8:	mov	x19, x1
  405bbc:	bl	401640 <strlen@plt>
  405bc0:	mov	x21, x0
  405bc4:	cbz	x20, 405bf0 <ferror@plt+0x41e0>
  405bc8:	mov	x0, x20
  405bcc:	bl	401640 <strlen@plt>
  405bd0:	mvn	x8, x0
  405bd4:	cmp	x21, x8
  405bd8:	b.ls	405c0c <ferror@plt+0x41fc>  // b.plast
  405bdc:	mov	x22, xzr
  405be0:	b	405c48 <ferror@plt+0x4238>
  405be4:	cbz	x20, 405c60 <ferror@plt+0x4250>
  405be8:	mov	x0, x20
  405bec:	b	405c68 <ferror@plt+0x4258>
  405bf0:	mov	x0, x19
  405bf4:	mov	x1, x21
  405bf8:	ldp	x20, x19, [sp, #48]
  405bfc:	ldp	x22, x21, [sp, #32]
  405c00:	ldp	x24, x23, [sp, #16]
  405c04:	ldp	x29, x30, [sp], #64
  405c08:	b	4018f0 <strndup@plt>
  405c0c:	add	x24, x0, x21
  405c10:	mov	x23, x0
  405c14:	add	x0, x24, #0x1
  405c18:	bl	401720 <malloc@plt>
  405c1c:	mov	x22, x0
  405c20:	cbz	x0, 405c48 <ferror@plt+0x4238>
  405c24:	mov	x0, x22
  405c28:	mov	x1, x20
  405c2c:	mov	x2, x23
  405c30:	bl	401610 <memcpy@plt>
  405c34:	add	x0, x22, x23
  405c38:	mov	x1, x19
  405c3c:	mov	x2, x21
  405c40:	bl	401610 <memcpy@plt>
  405c44:	strb	wzr, [x22, x24]
  405c48:	mov	x0, x22
  405c4c:	ldp	x20, x19, [sp, #48]
  405c50:	ldp	x22, x21, [sp, #32]
  405c54:	ldp	x24, x23, [sp, #16]
  405c58:	ldp	x29, x30, [sp], #64
  405c5c:	ret
  405c60:	adrp	x0, 406000 <ferror@plt+0x45f0>
  405c64:	add	x0, x0, #0xa57
  405c68:	ldp	x20, x19, [sp, #48]
  405c6c:	ldp	x22, x21, [sp, #32]
  405c70:	ldp	x24, x23, [sp, #16]
  405c74:	ldp	x29, x30, [sp], #64
  405c78:	b	401800 <strdup@plt>
  405c7c:	sub	sp, sp, #0x140
  405c80:	stp	x29, x30, [sp, #240]
  405c84:	add	x29, sp, #0xf0
  405c88:	sub	x9, x29, #0x70
  405c8c:	mov	x10, sp
  405c90:	mov	x11, #0xffffffffffffffd0    	// #-48
  405c94:	add	x8, x29, #0x50
  405c98:	movk	x11, #0xff80, lsl #32
  405c9c:	add	x9, x9, #0x30
  405ca0:	add	x10, x10, #0x80
  405ca4:	stp	x8, x9, [x29, #-32]
  405ca8:	stp	x10, x11, [x29, #-16]
  405cac:	stp	x2, x3, [x29, #-112]
  405cb0:	stp	x4, x5, [x29, #-96]
  405cb4:	stp	x6, x7, [x29, #-80]
  405cb8:	stp	q1, q2, [sp, #16]
  405cbc:	str	q0, [sp]
  405cc0:	ldp	q0, q1, [x29, #-32]
  405cc4:	stp	x20, x19, [sp, #304]
  405cc8:	mov	x19, x0
  405ccc:	add	x0, x29, #0x18
  405cd0:	sub	x2, x29, #0x40
  405cd4:	str	x28, [sp, #256]
  405cd8:	stp	x24, x23, [sp, #272]
  405cdc:	stp	x22, x21, [sp, #288]
  405ce0:	stp	q3, q4, [sp, #48]
  405ce4:	stp	q5, q6, [sp, #80]
  405ce8:	str	q7, [sp, #112]
  405cec:	stp	q0, q1, [x29, #-64]
  405cf0:	bl	4018e0 <vasprintf@plt>
  405cf4:	tbnz	w0, #31, 405d2c <ferror@plt+0x431c>
  405cf8:	ldr	x21, [x29, #24]
  405cfc:	orr	x8, x19, x21
  405d00:	cbz	x8, 405d34 <ferror@plt+0x4324>
  405d04:	mov	w22, w0
  405d08:	cbz	x19, 405d48 <ferror@plt+0x4338>
  405d0c:	cbz	x21, 405d5c <ferror@plt+0x434c>
  405d10:	mov	x0, x19
  405d14:	bl	401640 <strlen@plt>
  405d18:	mvn	x8, x0
  405d1c:	cmp	x8, x22
  405d20:	b.cs	405d64 <ferror@plt+0x4354>  // b.hs, b.nlast
  405d24:	mov	x20, xzr
  405d28:	b	405da0 <ferror@plt+0x4390>
  405d2c:	mov	x20, xzr
  405d30:	b	405da8 <ferror@plt+0x4398>
  405d34:	adrp	x0, 406000 <ferror@plt+0x45f0>
  405d38:	add	x0, x0, #0xa57
  405d3c:	bl	401800 <strdup@plt>
  405d40:	mov	x20, x0
  405d44:	b	405da0 <ferror@plt+0x4390>
  405d48:	mov	x0, x21
  405d4c:	mov	x1, x22
  405d50:	bl	4018f0 <strndup@plt>
  405d54:	mov	x20, x0
  405d58:	b	405da0 <ferror@plt+0x4390>
  405d5c:	mov	x0, x19
  405d60:	b	405d3c <ferror@plt+0x432c>
  405d64:	add	x24, x0, x22
  405d68:	mov	x23, x0
  405d6c:	add	x0, x24, #0x1
  405d70:	bl	401720 <malloc@plt>
  405d74:	mov	x20, x0
  405d78:	cbz	x0, 405da0 <ferror@plt+0x4390>
  405d7c:	mov	x0, x20
  405d80:	mov	x1, x19
  405d84:	mov	x2, x23
  405d88:	bl	401610 <memcpy@plt>
  405d8c:	add	x0, x20, x23
  405d90:	mov	x1, x21
  405d94:	mov	x2, x22
  405d98:	bl	401610 <memcpy@plt>
  405d9c:	strb	wzr, [x20, x24]
  405da0:	ldr	x0, [x29, #24]
  405da4:	bl	4018c0 <free@plt>
  405da8:	mov	x0, x20
  405dac:	ldp	x20, x19, [sp, #304]
  405db0:	ldp	x22, x21, [sp, #288]
  405db4:	ldp	x24, x23, [sp, #272]
  405db8:	ldr	x28, [sp, #256]
  405dbc:	ldp	x29, x30, [sp, #240]
  405dc0:	add	sp, sp, #0x140
  405dc4:	ret
  405dc8:	sub	sp, sp, #0x60
  405dcc:	stp	x29, x30, [sp, #16]
  405dd0:	stp	x26, x25, [sp, #32]
  405dd4:	stp	x24, x23, [sp, #48]
  405dd8:	stp	x22, x21, [sp, #64]
  405ddc:	stp	x20, x19, [sp, #80]
  405de0:	ldr	x23, [x0]
  405de4:	add	x29, sp, #0x10
  405de8:	ldrb	w8, [x23]
  405dec:	cbz	w8, 405fac <ferror@plt+0x459c>
  405df0:	mov	x20, x0
  405df4:	mov	x22, x1
  405df8:	mov	x0, x23
  405dfc:	mov	x1, x2
  405e00:	mov	w24, w3
  405e04:	mov	x21, x2
  405e08:	bl	401900 <strspn@plt>
  405e0c:	add	x19, x23, x0
  405e10:	ldrb	w25, [x19]
  405e14:	cbz	x25, 405fa8 <ferror@plt+0x4598>
  405e18:	cbz	w24, 405ea8 <ferror@plt+0x4498>
  405e1c:	cmp	w25, #0x3f
  405e20:	b.hi	405ec4 <ferror@plt+0x44b4>  // b.pmore
  405e24:	mov	w8, #0x1                   	// #1
  405e28:	mov	x9, #0x1                   	// #1
  405e2c:	lsl	x8, x8, x25
  405e30:	movk	x9, #0x84, lsl #32
  405e34:	and	x8, x8, x9
  405e38:	cbz	x8, 405ec4 <ferror@plt+0x44b4>
  405e3c:	sturb	w25, [x29, #-4]
  405e40:	sturb	wzr, [x29, #-3]
  405e44:	mov	x24, x19
  405e48:	ldrb	w9, [x24, #1]!
  405e4c:	cbz	w9, 405f44 <ferror@plt+0x4534>
  405e50:	add	x10, x0, x23
  405e54:	mov	x26, xzr
  405e58:	mov	w8, wzr
  405e5c:	add	x23, x10, #0x2
  405e60:	b	405e84 <ferror@plt+0x4474>
  405e64:	sxtb	w1, w9
  405e68:	sub	x0, x29, #0x4
  405e6c:	bl	401910 <strchr@plt>
  405e70:	cbnz	x0, 405f58 <ferror@plt+0x4548>
  405e74:	mov	w8, wzr
  405e78:	ldrb	w9, [x23, x26]
  405e7c:	add	x26, x26, #0x1
  405e80:	cbz	w9, 405ea4 <ferror@plt+0x4494>
  405e84:	cbnz	w8, 405e74 <ferror@plt+0x4464>
  405e88:	and	w8, w9, #0xff
  405e8c:	cmp	w8, #0x5c
  405e90:	b.ne	405e64 <ferror@plt+0x4454>  // b.any
  405e94:	mov	w8, #0x1                   	// #1
  405e98:	ldrb	w9, [x23, x26]
  405e9c:	add	x26, x26, #0x1
  405ea0:	cbnz	w9, 405e84 <ferror@plt+0x4474>
  405ea4:	b	405f5c <ferror@plt+0x454c>
  405ea8:	mov	x0, x19
  405eac:	mov	x1, x21
  405eb0:	bl	401990 <strcspn@plt>
  405eb4:	add	x8, x19, x0
  405eb8:	str	x0, [x22]
  405ebc:	str	x8, [x20]
  405ec0:	b	405fb0 <ferror@plt+0x45a0>
  405ec4:	add	x9, x0, x23
  405ec8:	mov	x24, xzr
  405ecc:	mov	w8, wzr
  405ed0:	add	x23, x9, #0x1
  405ed4:	b	405ef8 <ferror@plt+0x44e8>
  405ed8:	sxtb	w1, w25
  405edc:	mov	x0, x21
  405ee0:	bl	401910 <strchr@plt>
  405ee4:	cbnz	x0, 405f50 <ferror@plt+0x4540>
  405ee8:	mov	w8, wzr
  405eec:	ldrb	w25, [x23, x24]
  405ef0:	add	x24, x24, #0x1
  405ef4:	cbz	w25, 405f18 <ferror@plt+0x4508>
  405ef8:	cbnz	w8, 405ee8 <ferror@plt+0x44d8>
  405efc:	and	w8, w25, #0xff
  405f00:	cmp	w8, #0x5c
  405f04:	b.ne	405ed8 <ferror@plt+0x44c8>  // b.any
  405f08:	mov	w8, #0x1                   	// #1
  405f0c:	ldrb	w25, [x23, x24]
  405f10:	add	x24, x24, #0x1
  405f14:	cbnz	w25, 405ef8 <ferror@plt+0x44e8>
  405f18:	sub	w8, w24, w8
  405f1c:	sxtw	x8, w8
  405f20:	str	x8, [x22]
  405f24:	add	x22, x19, x8
  405f28:	ldrsb	w1, [x22]
  405f2c:	cbz	w1, 405f3c <ferror@plt+0x452c>
  405f30:	mov	x0, x21
  405f34:	bl	401910 <strchr@plt>
  405f38:	cbz	x0, 405fa8 <ferror@plt+0x4598>
  405f3c:	str	x22, [x20]
  405f40:	b	405fb0 <ferror@plt+0x45a0>
  405f44:	mov	w8, wzr
  405f48:	mov	w26, wzr
  405f4c:	b	405f5c <ferror@plt+0x454c>
  405f50:	mov	w8, wzr
  405f54:	b	405f18 <ferror@plt+0x4508>
  405f58:	mov	w8, wzr
  405f5c:	sub	w8, w26, w8
  405f60:	sxtw	x23, w8
  405f64:	str	x23, [x22]
  405f68:	add	x8, x23, x19
  405f6c:	ldrb	w8, [x8, #1]
  405f70:	cbz	w8, 405fa8 <ferror@plt+0x4598>
  405f74:	cmp	w8, w25
  405f78:	b.ne	405fa8 <ferror@plt+0x4598>  // b.any
  405f7c:	add	x8, x23, x19
  405f80:	ldrsb	w1, [x8, #2]
  405f84:	cbz	w1, 405f94 <ferror@plt+0x4584>
  405f88:	mov	x0, x21
  405f8c:	bl	401910 <strchr@plt>
  405f90:	cbz	x0, 405fa8 <ferror@plt+0x4598>
  405f94:	add	x8, x19, x23
  405f98:	add	x8, x8, #0x2
  405f9c:	str	x8, [x20]
  405fa0:	mov	x19, x24
  405fa4:	b	405fb0 <ferror@plt+0x45a0>
  405fa8:	str	x19, [x20]
  405fac:	mov	x19, xzr
  405fb0:	mov	x0, x19
  405fb4:	ldp	x20, x19, [sp, #80]
  405fb8:	ldp	x22, x21, [sp, #64]
  405fbc:	ldp	x24, x23, [sp, #48]
  405fc0:	ldp	x26, x25, [sp, #32]
  405fc4:	ldp	x29, x30, [sp, #16]
  405fc8:	add	sp, sp, #0x60
  405fcc:	ret
  405fd0:	stp	x29, x30, [sp, #-32]!
  405fd4:	str	x19, [sp, #16]
  405fd8:	mov	x19, x0
  405fdc:	mov	x29, sp
  405fe0:	mov	x0, x19
  405fe4:	bl	401780 <fgetc@plt>
  405fe8:	cmp	w0, #0xa
  405fec:	b.eq	406008 <ferror@plt+0x45f8>  // b.none
  405ff0:	cmn	w0, #0x1
  405ff4:	b.ne	405fe0 <ferror@plt+0x45d0>  // b.any
  405ff8:	mov	w0, #0x1                   	// #1
  405ffc:	ldr	x19, [sp, #16]
  406000:	ldp	x29, x30, [sp], #32
  406004:	ret
  406008:	mov	w0, wzr
  40600c:	ldr	x19, [sp, #16]
  406010:	ldp	x29, x30, [sp], #32
  406014:	ret
  406018:	stp	x29, x30, [sp, #-64]!
  40601c:	mov	x29, sp
  406020:	stp	x19, x20, [sp, #16]
  406024:	adrp	x20, 416000 <ferror@plt+0x145f0>
  406028:	add	x20, x20, #0xde0
  40602c:	stp	x21, x22, [sp, #32]
  406030:	adrp	x21, 416000 <ferror@plt+0x145f0>
  406034:	add	x21, x21, #0xdd8
  406038:	sub	x20, x20, x21
  40603c:	mov	w22, w0
  406040:	stp	x23, x24, [sp, #48]
  406044:	mov	x23, x1
  406048:	mov	x24, x2
  40604c:	bl	4015d8 <memcpy@plt-0x38>
  406050:	cmp	xzr, x20, asr #3
  406054:	b.eq	406080 <ferror@plt+0x4670>  // b.none
  406058:	asr	x20, x20, #3
  40605c:	mov	x19, #0x0                   	// #0
  406060:	ldr	x3, [x21, x19, lsl #3]
  406064:	mov	x2, x24
  406068:	add	x19, x19, #0x1
  40606c:	mov	x1, x23
  406070:	mov	w0, w22
  406074:	blr	x3
  406078:	cmp	x20, x19
  40607c:	b.ne	406060 <ferror@plt+0x4650>  // b.any
  406080:	ldp	x19, x20, [sp, #16]
  406084:	ldp	x21, x22, [sp, #32]
  406088:	ldp	x23, x24, [sp, #48]
  40608c:	ldp	x29, x30, [sp], #64
  406090:	ret
  406094:	nop
  406098:	ret
  40609c:	nop
  4060a0:	adrp	x2, 417000 <ferror@plt+0x155f0>
  4060a4:	mov	x1, #0x0                   	// #0
  4060a8:	ldr	x2, [x2, #528]
  4060ac:	b	4016b0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004060b0 <.fini>:
  4060b0:	stp	x29, x30, [sp, #-16]!
  4060b4:	mov	x29, sp
  4060b8:	ldp	x29, x30, [sp], #16
  4060bc:	ret
