library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity GATEDEMO is 
	port(SW : in std_logic_vector(1 down to 0);
		LEDR : out std_logic_vector(0 down to 0);

end AND2Gate;

architecture Shell of GATEDemo is 
begin
	system_core : entity Work.AND2Gate(Behavioral)
							portmap(inPort0 => SW(0),
							inPort1 => SW(1),
							outPort => LEDR(0)
							);
end Shell;	
