

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Apr 26 10:09:44 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_7b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1548|  1548|  1549|  1549|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  1546|  1546|        17|          6|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    987|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     64|       0|      0|
|Memory           |        0|      -|    1024|    128|
|Multiplexer      |        -|      -|       -|    303|
|Register         |        -|      -|    2376|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     64|    3400|   1419|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     26|       2|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sdEe_U1   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U2   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U3   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U4   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U5   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U6   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U7   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U8   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U9   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U10  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U11  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U12  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U13  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U14  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U15  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U16  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|     64|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |b_copy_0_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_1_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_2_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_3_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_4_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_5_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_6_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_7_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_8_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_9_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_10_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_11_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_12_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_13_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_14_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_15_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                    |        0|1024| 128|   256|  512|    16|         8192|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_907_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_901_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_1296_p2                 |     +    |      0|  0|   5|           5|           1|
    |tmp10_fu_1532_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp11_fu_1559_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp12_fu_1540_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp13_fu_1519_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp14_fu_1536_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp1_fu_1554_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_1527_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp3_fu_1511_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_1523_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp5_fu_1549_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_1545_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_1515_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_1568_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1563_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_10_fu_1089_p2              |     +    |      0|  0|   8|           8|           2|
    |tmp_11_fu_1144_p2              |     +    |      0|  0|   8|           8|           3|
    |tmp_12_fu_1224_p2              |     +    |      0|  0|   8|           8|           3|
    |tmp_22_fu_1035_p2              |     +    |      0|  0|   6|           6|           5|
    |tmp_24_fu_1122_p2              |     +    |      0|  0|   7|           7|           6|
    |tmp_26_fu_1270_p2              |     +    |      0|  0|   7|           7|           7|
    |tmp_27_fu_1462_p2              |     +    |      0|  0|  10|          10|          10|
    |tmp_5_s_fu_1573_p2             |     +    |      0|  0|  16|          32|          32|
    |tmp_8_fu_1048_p2               |     +    |      0|  0|   8|           8|           2|
    |tmp_5_fu_975_p2                |     -    |      0|  0|   8|           8|           8|
    |exitcond_flatten_fu_895_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_913_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp_3_fu_1114_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_fu_933_p2                  |   icmp   |      0|  0|   2|           5|           1|
    |tmp_mid1_fu_927_p2             |   icmp   |      0|  0|   2|           5|           1|
    |tmp_15_fu_1018_p2              |    or    |      0|  0|  10|           7|           1|
    |tmp_17_fu_1059_p2              |    or    |      0|  0|  10|           7|           2|
    |tmp_19_fu_1100_p2              |    or    |      0|  0|  10|           7|           2|
    |tmp_7_fu_1007_p2               |    or    |      0|  0|  12|           8|           1|
    |a_row_0_1_fu_1169_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_10_1_fu_1362_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_11_1_fu_1355_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_12_1_fu_1155_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_13_1_fu_1235_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_14_1_fu_1349_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_15_1_fu_1342_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_1248_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_1403_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_1396_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_4_1_fu_1389_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_5_1_fu_1382_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_6_1_fu_1162_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_7_1_fu_1241_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_8_1_fu_1376_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_9_1_fu_1369_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_919_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_1_mid2_v_fu_947_p3         |  select  |      0|  0|   5|           1|           5|
    |tmp_mid2_fu_939_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 987|         646|        1073|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          7|   32|        224|
    |a_1_Addr_A_orig               |  32|          7|   32|        224|
    |a_2_Addr_A_orig               |  32|          5|   32|        160|
    |ap_NS_fsm                     |   4|          9|    1|          9|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  32|          7|   32|        224|
    |b_1_Addr_A_orig               |  32|          7|   32|        224|
    |b_2_Addr_A_orig               |  32|          5|   32|        160|
    |b_copy_0_address0             |   4|          3|    4|         12|
    |b_copy_10_address0            |   4|          3|    4|         12|
    |b_copy_11_address0            |   4|          3|    4|         12|
    |b_copy_12_address0            |   4|          3|    4|         12|
    |b_copy_13_address0            |   4|          3|    4|         12|
    |b_copy_14_address0            |   4|          3|    4|         12|
    |b_copy_15_address0            |   4|          3|    4|         12|
    |b_copy_1_address0             |   4|          3|    4|         12|
    |b_copy_2_address0             |   4|          3|    4|         12|
    |b_copy_3_address0             |   4|          3|    4|         12|
    |b_copy_4_address0             |   4|          3|    4|         12|
    |b_copy_5_address0             |   4|          3|    4|         12|
    |b_copy_6_address0             |   4|          3|    4|         12|
    |b_copy_7_address0             |   4|          3|    4|         12|
    |b_copy_8_address0             |   4|          3|    4|         12|
    |b_copy_9_address0             |   4|          3|    4|         12|
    |c_WEN_A                       |   4|          2|    4|          8|
    |i_phi_fu_857_p4               |   5|          2|    5|         10|
    |i_reg_853                     |   5|          2|    5|         10|
    |indvar_flatten_phi_fu_846_p4  |   9|          2|    9|         18|
    |indvar_flatten_reg_842        |   9|          2|    9|         18|
    |j_phi_fu_868_p4               |   5|          2|    5|         10|
    |j_reg_864                     |   5|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 303|        111|  300|       1503|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_118                           |  32|   0|   32|          0|
    |a_row_10_1_reg_2123                        |  32|   0|   32|          0|
    |a_row_10_2_fu_158                          |  32|   0|   32|          0|
    |a_row_11_1_reg_2118                        |  32|   0|   32|          0|
    |a_row_11_2_fu_162                          |  32|   0|   32|          0|
    |a_row_12_2_fu_166                          |  32|   0|   32|          0|
    |a_row_13_2_fu_170                          |  32|   0|   32|          0|
    |a_row_13_reg_1821                          |  32|   0|   32|          0|
    |a_row_14_2_fu_174                          |  32|   0|   32|          0|
    |a_row_14_reg_1918                          |  32|   0|   32|          0|
    |a_row_15_1_reg_2108                        |  32|   0|   32|          0|
    |a_row_15_2_fu_178                          |  32|   0|   32|          0|
    |a_row_1_2_fu_122                           |  32|   0|   32|          0|
    |a_row_2_2_fu_126                           |  32|   0|   32|          0|
    |a_row_2_reg_1908                           |  32|   0|   32|          0|
    |a_row_3_1_reg_2148                         |  32|   0|   32|          0|
    |a_row_3_2_fu_130                           |  32|   0|   32|          0|
    |a_row_4_1_reg_2143                         |  32|   0|   32|          0|
    |a_row_4_2_fu_134                           |  32|   0|   32|          0|
    |a_row_5_1_reg_2138                         |  32|   0|   32|          0|
    |a_row_5_2_fu_138                           |  32|   0|   32|          0|
    |a_row_6_2_fu_142                           |  32|   0|   32|          0|
    |a_row_7_2_fu_146                           |  32|   0|   32|          0|
    |a_row_8_2_fu_150                           |  32|   0|   32|          0|
    |a_row_8_reg_1913                           |  32|   0|   32|          0|
    |a_row_9_1_reg_2128                         |  32|   0|   32|          0|
    |a_row_9_2_fu_154                           |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_27_reg_2158  |  10|   0|   10|          0|
    |b_copy_0_load_reg_1943                     |  32|   0|   32|          0|
    |b_copy_10_load_reg_2198                    |  32|   0|   32|          0|
    |b_copy_11_load_reg_2213                    |  32|   0|   32|          0|
    |b_copy_12_load_reg_1963                    |  32|   0|   32|          0|
    |b_copy_13_load_reg_2028                    |  32|   0|   32|          0|
    |b_copy_14_load_reg_2093                    |  32|   0|   32|          0|
    |b_copy_15_load_reg_2183                    |  32|   0|   32|          0|
    |b_copy_1_load_reg_2008                     |  32|   0|   32|          0|
    |b_copy_2_load_reg_2073                     |  32|   0|   32|          0|
    |b_copy_3_load_reg_2163                     |  32|   0|   32|          0|
    |b_copy_4_load_reg_2188                     |  32|   0|   32|          0|
    |b_copy_5_load_reg_2208                     |  32|   0|   32|          0|
    |b_copy_6_load_reg_1953                     |  32|   0|   32|          0|
    |b_copy_7_load_reg_2018                     |  32|   0|   32|          0|
    |b_copy_8_load_reg_2083                     |  32|   0|   32|          0|
    |b_copy_9_load_reg_2173                     |  32|   0|   32|          0|
    |exitcond_flatten_reg_1679                  |   1|   0|    1|          0|
    |i_reg_853                                  |   5|   0|    5|          0|
    |indvar_flatten_next_reg_1683               |   9|   0|    9|          0|
    |indvar_flatten_reg_842                     |   9|   0|    9|          0|
    |j_1_reg_2103                               |   5|   0|    5|          0|
    |j_mid2_reg_1688                            |   5|   0|    5|          0|
    |j_reg_864                                  |   5|   0|    5|          0|
    |reg_875                                    |  32|   0|   32|          0|
    |reg_879                                    |  32|   0|   32|          0|
    |reg_883                                    |  32|   0|   32|          0|
    |reg_887                                    |  32|   0|   32|          0|
    |reg_891                                    |  32|   0|   32|          0|
    |tmp10_reg_2308                             |  32|   0|   32|          0|
    |tmp12_reg_2313                             |  32|   0|   32|          0|
    |tmp13_reg_2273                             |  32|   0|   32|          0|
    |tmp2_reg_2303                              |  32|   0|   32|          0|
    |tmp3_reg_2263                              |  32|   0|   32|          0|
    |tmp7_reg_2268                              |  32|   0|   32|          0|
    |tmp_13_reg_1729                            |   5|   0|    7|          2|
    |tmp_1_mid2_v_reg_1704                      |   5|   0|    5|          0|
    |tmp_27_reg_2158                            |  10|   0|   10|          0|
    |tmp_2_10_reg_2323                          |  32|   0|   32|          0|
    |tmp_2_11_reg_2228                          |  32|   0|   32|          0|
    |tmp_2_12_reg_2243                          |  32|   0|   32|          0|
    |tmp_2_13_reg_2258                          |  32|   0|   32|          0|
    |tmp_2_14_reg_2288                          |  32|   0|   32|          0|
    |tmp_2_1_reg_2233                           |  32|   0|   32|          0|
    |tmp_2_2_reg_2248                           |  32|   0|   32|          0|
    |tmp_2_3_reg_2278                           |  32|   0|   32|          0|
    |tmp_2_4_reg_2293                           |  32|   0|   32|          0|
    |tmp_2_5_reg_2318                           |  32|   0|   32|          0|
    |tmp_2_6_reg_2223                           |  32|   0|   32|          0|
    |tmp_2_7_reg_2238                           |  32|   0|   32|          0|
    |tmp_2_8_reg_2253                           |  32|   0|   32|          0|
    |tmp_2_9_reg_2283                           |  32|   0|   32|          0|
    |tmp_2_s_reg_2298                           |  32|   0|   32|          0|
    |tmp_3_reg_1888                             |   1|   0|    1|          0|
    |tmp_5_reg_1710                             |   7|   0|    8|          1|
    |tmp_5_s_reg_2328                           |  32|   0|   32|          0|
    |tmp_6_cast1_reg_1923                       |   5|   0|    7|          2|
    |tmp_6_reg_1741                             |   5|   0|   64|         59|
    |tmp_9_reg_1841                             |   5|   0|   64|         59|
    |tmp_mid2_reg_1700                          |   1|   0|    1|          0|
    |tmp_s_reg_2218                             |  32|   0|   32|          0|
    |exitcond_flatten_reg_1679                  |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |2376|   1| 2500|        123|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|b_2_Addr_A  | out |   32|    bram    |      b_2     |     array    |
|b_2_EN_A    | out |    1|    bram    |      b_2     |     array    |
|b_2_WEN_A   | out |    4|    bram    |      b_2     |     array    |
|b_2_Din_A   | out |   32|    bram    |      b_2     |     array    |
|b_2_Dout_A  |  in |   32|    bram    |      b_2     |     array    |
|b_2_Clk_A   | out |    1|    bram    |      b_2     |     array    |
|b_2_Rst_A   | out |    1|    bram    |      b_2     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

