// Seed: 1507460661
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4 = id_1;
  assign module_1.id_2 = 0;
  wire id_5;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    id_2 <= 0;
  end
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri0 id_4
);
  assign id_3 = 1 ? id_0 : id_4 == id_0 ? 1 : id_4;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
