-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_module_generic_remainder_float_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of top_module_generic_remainder_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_87 : STD_LOGIC_VECTOR (7 downto 0) := "10000111";
    constant ap_const_lv9_87 : STD_LOGIC_VECTOR (8 downto 0) := "010000111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv23_7FFFFF : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111111111";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv25_1FFFFFF : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111111111111";
    constant ap_const_lv25_FFFFFF : STD_LOGIC_VECTOR (24 downto 0) := "0111111111111111111111111";
    constant ap_const_lv9_179 : STD_LOGIC_VECTOR (8 downto 0) := "101111001";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_7FFFFFFF : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111111111111";
    constant ap_const_lv9_115 : STD_LOGIC_VECTOR (8 downto 0) := "100010101";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv25_1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_const_lv25_1000000 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000000000000000000";
    constant ap_const_lv25_1800000 : STD_LOGIC_VECTOR (24 downto 0) := "1100000000000000000000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv25_800000 : STD_LOGIC_VECTOR (24 downto 0) := "0100000000000000000000000";
    constant ap_const_lv25_800001 : STD_LOGIC_VECTOR (24 downto 0) := "0100000000000000000000001";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv9_9 : STD_LOGIC_VECTOR (8 downto 0) := "000001001";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_82 : STD_LOGIC_VECTOR (7 downto 0) := "10000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ret_17_fu_194_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_17_reg_1126 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_165_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_49_reg_1133 : STD_LOGIC_VECTOR (0 downto 0);
    signal isZ_e_x_V_fu_213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isZ_e_x_V_reg_1139 : STD_LOGIC_VECTOR (0 downto 0);
    signal isF_e_x_V_fu_219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isF_e_x_V_reg_1143 : STD_LOGIC_VECTOR (0 downto 0);
    signal isyBx_1e_V_fu_241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isyBx_1e_V_reg_1147 : STD_LOGIC_VECTOR (0 downto 0);
    signal isyBx_2e_V_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isyBx_2e_V_reg_1151 : STD_LOGIC_VECTOR (0 downto 0);
    signal isxEy_m_V_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isxEy_m_V_reg_1155 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln414_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln414_reg_1159 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_55_fu_301_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1039_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_reg_1168 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_fu_563_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_21_reg_1194 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_54_fu_592_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_53_fu_602_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_52_fu_610_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_retval_2_in_phi_fu_147_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal retval_2_in_reg_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_61_fu_1113_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln1027_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_11_fu_927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_63_fu_1102_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_sh_V_1_fu_126 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_sh_V_16_fu_671_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln368_fu_573_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal i_V_fu_130 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_3_fu_679_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1496_1_fu_569_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal loop_V_fu_134 : STD_LOGIC_VECTOR (8 downto 0);
    signal loop_V_2_fu_627_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_165_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_178_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_9_fu_199_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln186_fu_231_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_fu_235_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_247_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_18_fu_209_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_50_fu_269_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln1019_fu_225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_291_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_51_fu_273_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln628_fu_309_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_s_fu_319_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_56_fu_329_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1198_fu_337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal op_assign_fu_341_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal LZ_V_fu_349_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal LZ_V_cast_fu_353_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_neg_fu_357_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln461_fu_367_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln628_fu_377_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal lshr_ln628_fu_381_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_57_fu_387_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln461_fu_371_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln368_fu_403_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln368_fu_397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln368_fu_407_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln368_1_fu_429_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln368_1_fu_421_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln368_fu_413_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln368_2_fu_435_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln186_1_fu_393_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln368_1_fu_443_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln368_fu_455_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_15_fu_461_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln368_2_fu_447_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln368_3_fu_451_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln368_1_fu_479_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal lshr_ln368_fu_485_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln368_3_fu_471_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal and_ln368_fu_491_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln345_fu_503_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln345_fu_507_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln345_fu_513_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal lshr_ln345_fu_517_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Result_58_fu_497_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal xor_ln345_fu_523_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Result_59_fu_529_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln345_1_fu_535_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_60_fu_539_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1496_fu_363_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln1019_1_fu_555_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_mx_V_fu_547_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_sh_V_22_fu_645_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln1035_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1031_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sh_V_fu_651_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_sh_V_15_fu_663_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal i_V_2_fu_639_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1019_7_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln503_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sh_V_5_fu_714_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_sh_V_12_fu_720_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_18_fu_739_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_V_fu_728_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal s_r_V_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_774_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1019_9_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_10_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_3_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1027_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sh_V_17_fu_790_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_sh_V_19_fu_814_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln1035_2_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1027_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1035_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1035_1_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sh_V_18_fu_802_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_sh_V_20_fu_834_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln1027_2_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_8_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1027_1_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1019_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_r_V_2_fu_767_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_r_V_3_fu_880_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_3_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1035_fu_902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1035_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1035_1_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_r_V_4_fu_888_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sh_V_23_fu_860_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Result_43_fu_936_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Result_62_fu_946_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1198_1_fu_954_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_958_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln841_fu_972_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal iy_V_fu_976_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln840_fu_982_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1669_fu_1006_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln534_fu_966_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1669_fu_1016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1669_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1669_fu_1010_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln1669_fu_1022_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1669_fu_1028_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal iy_V_1_fu_994_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln840_2_fu_990_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln840_1_fu_986_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1495_fu_1046_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_17_fu_1036_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal n_V_fu_1058_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln998_fu_1064_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln553_fu_1068_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1031_2_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal fz_exp_V_fu_1052_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln998_fu_1072_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1031_fu_1086_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln1031_1_fu_1090_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal s_r_V_6_fu_920_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_14_fu_1078_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal fz_sig_V_fu_1094_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln356_fu_1122_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_condition_134 : BOOLEAN;
    signal ap_condition_142 : BOOLEAN;
    signal ap_condition_152 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((isF_e_x_V_reg_1143 = ap_const_lv1_1) or ((ap_const_lv1_1 = and_ln414_reg_1159) or ((isyBx_2e_V_reg_1151 = ap_const_lv1_1) or (((icmp_ln1027_fu_621_p2 = ap_const_lv1_1) or ((icmp_ln1039_reg_1168 = ap_const_lv1_1) and (isyBx_1e_V_reg_1147 = ap_const_lv1_1) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1))) or ((isxEy_m_V_reg_1155 = ap_const_lv1_1) and (isyBx_1e_V_reg_1147 = ap_const_lv1_1) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0)))))))) then 
                    ap_return_preg <= bitcast_ln356_fu_1122_p1;
                end if; 
            end if;
        end if;
    end process;


    i_V_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((((icmp_ln1039_fu_313_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_fu_285_p2) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (isZ_e_x_V_fu_213_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln414_fu_285_p2) and (isxEy_m_V_fu_263_p2 = ap_const_lv1_0) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (isZ_e_x_V_fu_213_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln414_fu_285_p2) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isyBx_1e_V_fu_241_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0))))) then 
                i_V_fu_130 <= sext_ln1496_1_fu_569_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and ((((icmp_ln1039_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isxEy_m_V_reg_1155 = ap_const_lv1_0) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isyBx_1e_V_reg_1147 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_0))))) then 
                i_V_fu_130 <= i_V_3_fu_679_p3;
            end if; 
        end if;
    end process;

    loop_V_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((((icmp_ln1039_fu_313_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_fu_285_p2) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (isZ_e_x_V_fu_213_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln414_fu_285_p2) and (isxEy_m_V_fu_263_p2 = ap_const_lv1_0) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (isZ_e_x_V_fu_213_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln414_fu_285_p2) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isyBx_1e_V_fu_241_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0))))) then 
                loop_V_fu_134 <= ap_const_lv9_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and ((((icmp_ln1039_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isxEy_m_V_reg_1155 = ap_const_lv1_0) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isyBx_1e_V_reg_1147 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_0))))) then 
                loop_V_fu_134 <= loop_V_2_fu_627_p2;
            end if; 
        end if;
    end process;

    r_sh_V_1_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((((icmp_ln1039_fu_313_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_fu_285_p2) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (isZ_e_x_V_fu_213_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln414_fu_285_p2) and (isxEy_m_V_fu_263_p2 = ap_const_lv1_0) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (isZ_e_x_V_fu_213_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln414_fu_285_p2) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isyBx_1e_V_fu_241_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0))))) then 
                r_sh_V_1_fu_126 <= zext_ln368_fu_573_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and ((((icmp_ln1039_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isxEy_m_V_reg_1155 = ap_const_lv1_0) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isyBx_1e_V_reg_1147 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_0))))) then 
                r_sh_V_1_fu_126 <= r_sh_V_16_fu_671_p3;
            end if; 
        end if;
    end process;

    retval_2_in_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((((icmp_ln1039_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_1) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isxEy_m_V_reg_1155 = ap_const_lv1_0) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_1) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isyBx_1e_V_reg_1147 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_1) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1))))) then 
                retval_2_in_reg_144 <= ret_17_reg_1126;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_lv1_0 = and_ln414_fu_285_p2) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_1) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                retval_2_in_reg_144 <= ret_17_fu_194_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and ((((icmp_ln1039_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_0) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isxEy_m_V_reg_1155 = ap_const_lv1_0) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_0) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isyBx_1e_V_reg_1147 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_0) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1))))) then 
                retval_2_in_reg_144 <= p_Result_63_fu_1102_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and ((((icmp_ln1039_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_1) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isxEy_m_V_reg_1155 = ap_const_lv1_0) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_1) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isyBx_1e_V_reg_1147 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_1) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1))))) then 
                retval_2_in_reg_144 <= p_Result_61_fu_1113_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_lv1_0 = and_ln414_fu_285_p2) and (isxEy_m_V_fu_263_p2 = ap_const_lv1_1) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isyBx_1e_V_fu_241_p2 = ap_const_lv1_1) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (isZ_e_x_V_fu_213_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                retval_2_in_reg_144 <= p_Result_55_fu_301_p3;
            elsif (((ap_start = ap_const_logic_1) and (icmp_ln1039_fu_313_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln414_fu_285_p2) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isyBx_1e_V_fu_241_p2 = ap_const_lv1_1) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (isZ_e_x_V_fu_213_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                retval_2_in_reg_144 <= p_Result_54_fu_592_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_lv1_1 = and_ln414_fu_285_p2) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                retval_2_in_reg_144 <= p_Result_53_fu_602_p3;
            elsif (((ap_start = ap_const_logic_1) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                retval_2_in_reg_144 <= p_Result_52_fu_610_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                and_ln414_reg_1159 <= and_ln414_fu_285_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln414_fu_285_p2) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isyBx_1e_V_fu_241_p2 = ap_const_lv1_1) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (isZ_e_x_V_fu_213_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln1039_reg_1168 <= icmp_ln1039_fu_313_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                isF_e_x_V_reg_1143 <= isF_e_x_V_fu_219_p2;
                isZ_e_x_V_reg_1139 <= isZ_e_x_V_fu_213_p2;
                isxEy_m_V_reg_1155 <= isxEy_m_V_fu_263_p2;
                isyBx_1e_V_reg_1147 <= isyBx_1e_V_fu_241_p2;
                isyBx_2e_V_reg_1151 <= isyBx_2e_V_fu_257_p2;
                p_Result_49_reg_1133 <= grp_fu_165_p1(31 downto 31);
                ret_17_reg_1126 <= ret_17_fu_194_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and ((((icmp_ln1039_fu_313_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_fu_285_p2) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (isZ_e_x_V_fu_213_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln414_fu_285_p2) and (isxEy_m_V_fu_263_p2 = ap_const_lv1_0) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0) and (isZ_e_x_V_fu_213_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln414_fu_285_p2) and (isyBx_2e_V_fu_257_p2 = ap_const_lv1_0) and (isyBx_1e_V_fu_241_p2 = ap_const_lv1_0) and (isF_e_x_V_fu_219_p2 = ap_const_lv1_0))))) then
                ret_V_21_reg_1194 <= ret_V_21_fu_563_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, isZ_e_x_V_reg_1139, isF_e_x_V_reg_1143, isyBx_1e_V_reg_1147, isyBx_2e_V_reg_1151, isxEy_m_V_reg_1155, and_ln414_reg_1159, icmp_ln1039_reg_1168, ap_CS_fsm_state2, icmp_ln1027_fu_621_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((isF_e_x_V_reg_1143 = ap_const_lv1_1) or ((ap_const_lv1_1 = and_ln414_reg_1159) or ((isyBx_2e_V_reg_1151 = ap_const_lv1_1) or (((icmp_ln1027_fu_621_p2 = ap_const_lv1_1) or ((icmp_ln1039_reg_1168 = ap_const_lv1_1) and (isyBx_1e_V_reg_1147 = ap_const_lv1_1) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1))) or ((isxEy_m_V_reg_1155 = ap_const_lv1_1) and (isyBx_1e_V_reg_1147 = ap_const_lv1_1) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0)))))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    LZ_V_cast_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LZ_V_fu_349_p1),7));
    LZ_V_fu_349_p1 <= op_assign_fu_341_p3(6 - 1 downto 0);
    add_ln1495_fu_1046_p2 <= std_logic_vector(unsigned(trunc_ln840_2_fu_990_p1) + unsigned(trunc_ln840_1_fu_986_p1));
    add_ln461_fu_371_p2 <= std_logic_vector(unsigned(LZ_V_cast_fu_353_p1) + unsigned(ap_const_lv7_1));
    add_ln534_fu_966_p2 <= std_logic_vector(unsigned(tmp_4_fu_958_p3) + unsigned(ap_const_lv32_FFFFFFFF));
    and_ln1019_fu_874_p2 <= (xor_ln1027_1_fu_868_p2 and icmp_ln1019_8_fu_755_p2);
    and_ln1027_fu_828_p2 <= (icmp_ln1027_3_fu_784_p2 and icmp_ln1019_10_fu_822_p2);
    and_ln1031_fu_657_p2 <= (icmp_ln1035_fu_633_p2 and grp_fu_188_p2);
    and_ln1035_1_fu_854_p2 <= (icmp_ln1019_10_fu_822_p2 and and_ln1035_fu_848_p2);
    and_ln1035_fu_848_p2 <= (xor_ln1027_fu_842_p2 and icmp_ln1035_2_fu_796_p2);
    and_ln368_fu_491_p2 <= (shl_ln368_1_fu_479_p2 and lshr_ln368_fu_485_p2);
    and_ln414_fu_285_p2 <= (isxEy_m_V_fu_263_p2 and icmp_ln1019_fu_225_p2);
    and_ln503_fu_708_p2 <= (icmp_ln1019_7_fu_702_p2 and grp_fu_188_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_condition_134_assign_proc : process(isZ_e_x_V_reg_1139, isF_e_x_V_reg_1143, isyBx_1e_V_reg_1147, isyBx_2e_V_reg_1151, isxEy_m_V_reg_1155, and_ln414_reg_1159, icmp_ln1039_reg_1168, icmp_ln1027_fu_621_p2, icmp_ln1027_1_fu_734_p2, icmp_ln1019_11_fu_927_p2)
    begin
                ap_condition_134 <= ((((icmp_ln1039_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_1) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isxEy_m_V_reg_1155 = ap_const_lv1_0) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_1) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isyBx_1e_V_reg_1147 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_1) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1)));
    end process;


    ap_condition_142_assign_proc : process(isZ_e_x_V_reg_1139, isF_e_x_V_reg_1143, isyBx_1e_V_reg_1147, isyBx_2e_V_reg_1151, isxEy_m_V_reg_1155, and_ln414_reg_1159, icmp_ln1039_reg_1168, icmp_ln1027_fu_621_p2, icmp_ln1027_1_fu_734_p2, icmp_ln1019_11_fu_927_p2)
    begin
                ap_condition_142 <= ((((icmp_ln1039_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_0) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isxEy_m_V_reg_1155 = ap_const_lv1_0) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_0) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isyBx_1e_V_reg_1147 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (icmp_ln1019_11_fu_927_p2 = ap_const_lv1_0) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1)));
    end process;


    ap_condition_152_assign_proc : process(isZ_e_x_V_reg_1139, isF_e_x_V_reg_1143, isyBx_1e_V_reg_1147, isyBx_2e_V_reg_1151, isxEy_m_V_reg_1155, and_ln414_reg_1159, icmp_ln1039_reg_1168, icmp_ln1027_fu_621_p2, icmp_ln1027_1_fu_734_p2)
    begin
                ap_condition_152 <= ((((icmp_ln1039_reg_1168 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_1) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isxEy_m_V_reg_1155 = ap_const_lv1_0) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_1) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln414_reg_1159) and (isyBx_2e_V_reg_1151 = ap_const_lv1_0) and (isyBx_1e_V_reg_1147 = ap_const_lv1_0) and (isF_e_x_V_reg_1143 = ap_const_lv1_0) and (icmp_ln1027_1_fu_734_p2 = ap_const_lv1_1) and (icmp_ln1027_fu_621_p2 = ap_const_lv1_1)));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, isZ_e_x_V_reg_1139, isF_e_x_V_reg_1143, isyBx_1e_V_reg_1147, isyBx_2e_V_reg_1151, isxEy_m_V_reg_1155, and_ln414_reg_1159, icmp_ln1039_reg_1168, ap_CS_fsm_state2, icmp_ln1027_fu_621_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and ((isF_e_x_V_reg_1143 = ap_const_lv1_1) or ((ap_const_lv1_1 = and_ln414_reg_1159) or ((isyBx_2e_V_reg_1151 = ap_const_lv1_1) or (((icmp_ln1027_fu_621_p2 = ap_const_lv1_1) or ((icmp_ln1039_reg_1168 = ap_const_lv1_1) and (isyBx_1e_V_reg_1147 = ap_const_lv1_1) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1))) or ((isxEy_m_V_reg_1155 = ap_const_lv1_1) and (isyBx_1e_V_reg_1147 = ap_const_lv1_1) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0))))))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_mx_V_fu_547_p3 <= 
        trunc_ln345_1_fu_535_p1 when (isZ_e_x_V_fu_213_p2(0) = '1') else 
        p_Result_60_fu_539_p3;

    ap_phi_mux_retval_2_in_phi_fu_147_p16_assign_proc : process(ret_17_reg_1126, retval_2_in_reg_144, p_Result_61_fu_1113_p3, ap_CS_fsm_state2, p_Result_63_fu_1102_p4, ap_condition_134, ap_condition_142, ap_condition_152)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_boolean_1 = ap_condition_152)) then 
                ap_phi_mux_retval_2_in_phi_fu_147_p16 <= ret_17_reg_1126;
            elsif ((ap_const_boolean_1 = ap_condition_142)) then 
                ap_phi_mux_retval_2_in_phi_fu_147_p16 <= p_Result_63_fu_1102_p4;
            elsif ((ap_const_boolean_1 = ap_condition_134)) then 
                ap_phi_mux_retval_2_in_phi_fu_147_p16 <= p_Result_61_fu_1113_p3;
            else 
                ap_phi_mux_retval_2_in_phi_fu_147_p16 <= retval_2_in_reg_144;
            end if;
        else 
            ap_phi_mux_retval_2_in_phi_fu_147_p16 <= retval_2_in_reg_144;
        end if; 
    end process;


    ap_ready_assign_proc : process(isZ_e_x_V_reg_1139, isF_e_x_V_reg_1143, isyBx_1e_V_reg_1147, isyBx_2e_V_reg_1151, isxEy_m_V_reg_1155, and_ln414_reg_1159, icmp_ln1039_reg_1168, ap_CS_fsm_state2, icmp_ln1027_fu_621_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((isF_e_x_V_reg_1143 = ap_const_lv1_1) or ((ap_const_lv1_1 = and_ln414_reg_1159) or ((isyBx_2e_V_reg_1151 = ap_const_lv1_1) or (((icmp_ln1027_fu_621_p2 = ap_const_lv1_1) or ((icmp_ln1039_reg_1168 = ap_const_lv1_1) and (isyBx_1e_V_reg_1147 = ap_const_lv1_1) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1))) or ((isxEy_m_V_reg_1155 = ap_const_lv1_1) and (isyBx_1e_V_reg_1147 = ap_const_lv1_1) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0)))))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(isZ_e_x_V_reg_1139, isF_e_x_V_reg_1143, isyBx_1e_V_reg_1147, isyBx_2e_V_reg_1151, isxEy_m_V_reg_1155, and_ln414_reg_1159, icmp_ln1039_reg_1168, ap_CS_fsm_state2, icmp_ln1027_fu_621_p2, bitcast_ln356_fu_1122_p1, ap_return_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((isF_e_x_V_reg_1143 = ap_const_lv1_1) or ((ap_const_lv1_1 = and_ln414_reg_1159) or ((isyBx_2e_V_reg_1151 = ap_const_lv1_1) or (((icmp_ln1027_fu_621_p2 = ap_const_lv1_1) or ((icmp_ln1039_reg_1168 = ap_const_lv1_1) and (isyBx_1e_V_reg_1147 = ap_const_lv1_1) and (isZ_e_x_V_reg_1139 = ap_const_lv1_1))) or ((isxEy_m_V_reg_1155 = ap_const_lv1_1) and (isyBx_1e_V_reg_1147 = ap_const_lv1_1) and (isZ_e_x_V_reg_1139 = ap_const_lv1_0)))))))) then 
            ap_return <= bitcast_ln356_fu_1122_p1;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    bitcast_ln356_fu_1122_p1 <= ap_phi_mux_retval_2_in_phi_fu_147_p16;
    fz_exp_V_fu_1052_p2 <= std_logic_vector(unsigned(add_ln1495_fu_1046_p2) + unsigned(ap_const_lv8_7F));
    fz_sig_V_fu_1094_p3 <= 
        trunc_ln1031_fu_1086_p1 when (icmp_ln1031_2_fu_1040_p2(0) = '1') else 
        trunc_ln1031_1_fu_1090_p1;

    grp_fu_165_p1_assign_proc : process(ap_CS_fsm_state1, ret_17_fu_194_p1, ret_17_reg_1126, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_165_p1 <= ret_17_reg_1126;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_165_p1 <= ret_17_fu_194_p1;
        else 
            grp_fu_165_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_165_p3 <= grp_fu_165_p1(31 downto 31);
    grp_fu_178_p4 <= r_sh_V_1_fu_126(24 downto 23);
    grp_fu_188_p2 <= "0" when (grp_fu_178_p4 = ap_const_lv2_0) else "1";
    i_V_2_fu_639_p2 <= std_logic_vector(unsigned(i_V_fu_130) + unsigned(ap_const_lv10_3FF));
    i_V_3_fu_679_p3 <= 
        i_V_2_fu_639_p2 when (icmp_ln1035_fu_633_p2(0) = '1') else 
        i_V_fu_130;
    icmp_ln1019_10_fu_822_p2 <= "1" when (unsigned(r_V_fu_728_p2) > unsigned(ap_const_lv25_800000)) else "0";
    icmp_ln1019_11_fu_927_p2 <= "1" when (r_sh_V_23_fu_860_p3 = ap_const_lv25_0) else "0";
    icmp_ln1019_7_fu_702_p2 <= "1" when (i_V_fu_130 = ap_const_lv10_0) else "0";
    icmp_ln1019_8_fu_755_p2 <= "1" when (r_V_fu_728_p2 = ap_const_lv25_800000) else "0";
    icmp_ln1019_9_fu_808_p2 <= "1" when (unsigned(r_V_fu_728_p2) < unsigned(ap_const_lv25_800001)) else "0";
    icmp_ln1019_fu_225_p2 <= "1" when (ret_9_fu_199_p4 = ap_const_lv8_87) else "0";
    icmp_ln1027_1_fu_734_p2 <= "1" when (signed(ret_V_21_reg_1194) < signed(ap_const_lv9_1FF)) else "0";
    icmp_ln1027_2_fu_749_p2 <= "1" when (tmp_18_fu_739_p4 = ap_const_lv2_0) else "0";
    icmp_ln1027_3_fu_784_p2 <= "1" when (tmp_20_fu_774_p4 = ap_const_lv2_0) else "0";
    icmp_ln1027_fu_621_p2 <= "1" when (loop_V_fu_134 = ap_const_lv9_115) else "0";
    icmp_ln1031_2_fu_1040_p2 <= "1" when (signed(iy_V_1_fu_994_p2) > signed(ap_const_lv9_181)) else "0";
    icmp_ln1035_2_fu_796_p2 <= "1" when (unsigned(r_sh_V_12_fu_720_p3) > unsigned(ap_const_lv25_800000)) else "0";
    icmp_ln1035_3_fu_896_p2 <= "0" when (r_sh_V_12_fu_720_p3 = ap_const_lv25_800000) else "1";
    icmp_ln1035_fu_633_p2 <= "1" when (signed(i_V_fu_130) > signed(ap_const_lv10_0)) else "0";
    icmp_ln1039_fu_313_p2 <= "1" when (trunc_ln628_fu_309_p1 = ap_const_lv23_0) else "0";
    icmp_ln1669_fu_1000_p2 <= "0" when (tmp_4_fu_958_p3 = ap_const_lv32_0) else "1";
    icmp_ln368_fu_397_p2 <= "1" when (unsigned(add_ln461_fu_371_p2) > unsigned(ap_const_lv7_17)) else "0";
    isF_e_x_V_fu_219_p2 <= "1" when (ret_9_fu_199_p4 = ap_const_lv8_FF) else "0";
    isZ_e_x_V_fu_213_p2 <= "1" when (ret_9_fu_199_p4 = ap_const_lv8_0) else "0";
    isxEy_m_V_fu_263_p2 <= "1" when (ret_18_fu_209_p1 = ap_const_lv23_0) else "0";
    isyBx_1e_V_fu_241_p2 <= "1" when (ret_V_fu_235_p2 = ap_const_lv9_1) else "0";
    isyBx_2e_V_fu_257_p2 <= "1" when (signed(tmp_fu_247_p4) > signed(ap_const_lv8_0)) else "0";
    iy_V_1_fu_994_p2 <= std_logic_vector(unsigned(iy_V_fu_976_p2) + unsigned(trunc_ln840_fu_982_p1));
    iy_V_fu_976_p2 <= std_logic_vector(unsigned(ap_const_lv9_9) - unsigned(trunc_ln841_fu_972_p1));
    loop_V_2_fu_627_p2 <= std_logic_vector(unsigned(loop_V_fu_134) + unsigned(ap_const_lv9_1));
    lshr_ln1669_fu_1022_p2 <= std_logic_vector(shift_right(unsigned(zext_ln1669_fu_1006_p1),to_integer(unsigned('0' & sub_ln1669_fu_1016_p2(31-1 downto 0)))));
    lshr_ln345_fu_517_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv25_1FFFFFF),to_integer(unsigned('0' & zext_ln345_fu_513_p1(25-1 downto 0)))));
    lshr_ln368_fu_485_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv25_1FFFFFF),to_integer(unsigned('0' & zext_ln368_3_fu_451_p1(25-1 downto 0)))));
    lshr_ln628_fu_381_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv23_7FFFFF),to_integer(unsigned('0' & zext_ln628_fu_377_p1(23-1 downto 0)))));
    lshr_ln998_fu_1072_p2 <= std_logic_vector(shift_right(unsigned(zext_ln998_fu_1064_p1),to_integer(unsigned('0' & zext_ln553_fu_1068_p1(31-1 downto 0)))));
    n_V_fu_1058_p2 <= std_logic_vector(signed(ap_const_lv8_82) - signed(add_ln1495_fu_1046_p2));
    
    op_assign_fu_341_p3_proc : process(sext_ln1198_fu_337_p1)
    begin
        op_assign_fu_341_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if sext_ln1198_fu_337_p1(i) = '1' then
                op_assign_fu_341_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    or_ln1035_1_fu_914_p2 <= (xor_ln1035_fu_908_p2 or icmp_ln1027_2_fu_749_p2);
    or_ln1035_fu_902_p2 <= (icmp_ln1035_3_fu_896_p2 or icmp_ln1019_8_fu_755_p2);
    
    p_Result_43_fu_936_p4_proc : process(r_sh_V_23_fu_860_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(25+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(25+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(25 - 1 downto 0);
    variable p_Result_43_fu_936_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(25 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(25 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(25 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_18(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := r_sh_V_23_fu_860_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(25-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(25-1-unsigned(ap_const_lv32_18(5-1 downto 0)));
            for p_Result_43_fu_936_p4_i in 0 to 25-1 loop
                v0_cpy(p_Result_43_fu_936_p4_i) := r_sh_V_23_fu_860_p3(25-1-p_Result_43_fu_936_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(25-1 downto 0)))));
        res_mask := res_mask(25-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_43_fu_936_p4 <= resvalue(25-1 downto 0);
    end process;

    p_Result_50_fu_269_p1 <= ret_17_fu_194_p1(23 - 1 downto 0);
    p_Result_51_fu_273_p5 <= (p_Result_50_fu_269_p1 & ap_const_lv24_0(0 downto 0));
    p_Result_52_fu_610_p3 <= (grp_fu_165_p3 & ap_const_lv31_7FFFFFFF);
    p_Result_53_fu_602_p3 <= (grp_fu_165_p3 & ap_const_lv31_0);
    p_Result_54_fu_592_p4 <= ((grp_fu_165_p3 & ap_const_lv8_0) & ret_18_fu_209_p1);
    p_Result_55_fu_301_p3 <= (tmp_13_fu_291_p4 & ap_const_lv23_0);
    p_Result_56_fu_329_p3 <= (ap_const_lv1_1 & p_Result_s_fu_319_p4);
    p_Result_57_fu_387_p2 <= (ret_18_fu_209_p1 and lshr_ln628_fu_381_p2);
    p_Result_58_fu_497_p2 <= (select_ln368_3_fu_471_p3 and and_ln368_fu_491_p2);
    p_Result_59_fu_529_p2 <= (xor_ln345_fu_523_p2 and p_Result_58_fu_497_p2);
    p_Result_60_fu_539_p3 <= (ap_const_lv1_1 & ret_18_fu_209_p1);
    p_Result_61_fu_1113_p3 <= (s_r_V_6_fu_920_p3 & ap_const_lv31_0);
    p_Result_62_fu_946_p3 <= (ap_const_lv1_1 & p_Result_43_fu_936_p4);
    p_Result_63_fu_1102_p4 <= ((s_r_V_6_fu_920_p3 & ret_14_fu_1078_p3) & fz_sig_V_fu_1094_p3);
    
    p_Result_s_fu_319_p4_proc : process(ret_17_fu_194_p1)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_s_fu_319_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_16(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := ret_17_fu_194_p1;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_16(5-1 downto 0)));
            for p_Result_s_fu_319_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_s_fu_319_p4_i) := ret_17_fu_194_p1(32-1-p_Result_s_fu_319_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_319_p4 <= resvalue(23-1 downto 0);
    end process;

    p_neg_fu_357_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(LZ_V_cast_fu_353_p1));
    r_V_17_fu_1036_p1 <= select_ln1669_fu_1028_p3(25 - 1 downto 0);
    r_V_fu_728_p2 <= std_logic_vector(shift_left(unsigned(r_sh_V_12_fu_720_p3),to_integer(unsigned('0' & ap_const_lv25_1(25-1 downto 0)))));
    r_sh_V_12_fu_720_p3 <= 
        r_sh_V_5_fu_714_p2 when (and_ln503_fu_708_p2(0) = '1') else 
        r_sh_V_1_fu_126;
    r_sh_V_15_fu_663_p3 <= 
        r_sh_V_fu_651_p2 when (and_ln1031_fu_657_p2(0) = '1') else 
        r_sh_V_22_fu_645_p2;
    r_sh_V_16_fu_671_p3 <= 
        r_sh_V_15_fu_663_p3 when (icmp_ln1035_fu_633_p2(0) = '1') else 
        r_sh_V_1_fu_126;
    r_sh_V_17_fu_790_p2 <= std_logic_vector(unsigned(ap_const_lv25_800000) - unsigned(r_sh_V_12_fu_720_p3));
    r_sh_V_18_fu_802_p2 <= std_logic_vector(signed(ap_const_lv25_1000000) - signed(r_sh_V_12_fu_720_p3));
    r_sh_V_19_fu_814_p3 <= 
        r_sh_V_12_fu_720_p3 when (icmp_ln1019_9_fu_808_p2(0) = '1') else 
        ap_const_lv25_800000;
    r_sh_V_20_fu_834_p3 <= 
        r_sh_V_17_fu_790_p2 when (and_ln1027_fu_828_p2(0) = '1') else 
        r_sh_V_19_fu_814_p3;
    r_sh_V_22_fu_645_p2 <= std_logic_vector(shift_left(unsigned(r_sh_V_1_fu_126),to_integer(unsigned('0' & ap_const_lv25_1(25-1 downto 0)))));
    r_sh_V_23_fu_860_p3 <= 
        r_sh_V_18_fu_802_p2 when (and_ln1035_1_fu_854_p2(0) = '1') else 
        r_sh_V_20_fu_834_p3;
    r_sh_V_5_fu_714_p2 <= std_logic_vector(unsigned(r_sh_V_1_fu_126) + unsigned(ap_const_lv25_1800000));
    r_sh_V_fu_651_p2 <= (r_sh_V_22_fu_645_p2 xor ap_const_lv25_1000000);
    ret_14_fu_1078_p3 <= 
        fz_exp_V_fu_1052_p2 when (icmp_ln1031_2_fu_1040_p2(0) = '1') else 
        ap_const_lv8_0;
    ret_17_fu_194_p1 <= x;
    ret_18_fu_209_p1 <= ret_17_fu_194_p1(23 - 1 downto 0);
    ret_9_fu_199_p4 <= ret_17_fu_194_p1(30 downto 23);
    ret_V_21_fu_563_p2 <= std_logic_vector(unsigned(select_ln1019_1_fu_555_p3) + unsigned(ap_const_lv9_179));
    ret_V_fu_235_p2 <= std_logic_vector(unsigned(ap_const_lv9_87) - unsigned(zext_ln186_fu_231_p1));
    s_r_V_2_fu_767_p3 <= 
        s_r_V_fu_761_p2 when (and_ln503_fu_708_p2(0) = '1') else 
        p_Result_49_reg_1133;
    s_r_V_3_fu_880_p3 <= 
        s_r_V_2_fu_767_p3 when (and_ln1019_fu_874_p2(0) = '1') else 
        s_r_V_fu_761_p2;
    s_r_V_4_fu_888_p3 <= 
        s_r_V_fu_761_p2 when (and_ln1027_fu_828_p2(0) = '1') else 
        s_r_V_3_fu_880_p3;
    s_r_V_6_fu_920_p3 <= 
        p_Result_49_reg_1133 when (or_ln1035_1_fu_914_p2(0) = '1') else 
        s_r_V_4_fu_888_p3;
    s_r_V_fu_761_p2 <= (grp_fu_165_p3 xor ap_const_lv1_1);
    select_ln1019_1_fu_555_p3 <= 
        sext_ln1496_fu_363_p1 when (isZ_e_x_V_fu_213_p2(0) = '1') else 
        zext_ln186_fu_231_p1;
    select_ln1669_fu_1028_p3 <= 
        shl_ln1669_fu_1010_p2 when (icmp_ln1669_fu_1000_p2(0) = '1') else 
        lshr_ln1669_fu_1022_p2;
    select_ln368_1_fu_421_p3 <= 
        sub_ln368_fu_407_p2 when (icmp_ln368_fu_397_p2(0) = '1') else 
        trunc_ln368_fu_403_p1;
    select_ln368_2_fu_435_p3 <= 
        sub_ln368_1_fu_429_p2 when (icmp_ln368_fu_397_p2(0) = '1') else 
        ap_const_lv5_1;
    select_ln368_3_fu_471_p3 <= 
        tmp_15_fu_461_p4 when (icmp_ln368_fu_397_p2(0) = '1') else 
        shl_ln368_fu_455_p2;
    select_ln368_fu_413_p3 <= 
        ap_const_lv5_17 when (icmp_ln368_fu_397_p2(0) = '1') else 
        trunc_ln368_fu_403_p1;
        sext_ln1198_1_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_62_fu_946_p3),32));

        sext_ln1198_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_56_fu_329_p3),32));

        sext_ln1496_1_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_21_fu_563_p2),10));

        sext_ln1496_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_neg_fu_357_p2),9));

    shl_ln1669_fu_1010_p2 <= std_logic_vector(shift_left(unsigned(zext_ln1669_fu_1006_p1),to_integer(unsigned('0' & add_ln534_fu_966_p2(31-1 downto 0)))));
    shl_ln368_1_fu_479_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv25_1FFFFFF),to_integer(unsigned('0' & zext_ln368_2_fu_447_p1(25-1 downto 0)))));
    shl_ln368_fu_455_p2 <= std_logic_vector(shift_left(unsigned(zext_ln186_1_fu_393_p1),to_integer(unsigned('0' & zext_ln368_1_fu_443_p1(25-1 downto 0)))));
    sub_ln1669_fu_1016_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(tmp_4_fu_958_p3));
    sub_ln345_fu_507_p2 <= std_logic_vector(signed(ap_const_lv5_18) - signed(trunc_ln345_fu_503_p1));
    sub_ln368_1_fu_429_p2 <= std_logic_vector(signed(ap_const_lv5_18) - signed(trunc_ln368_fu_403_p1));
    sub_ln368_fu_407_p2 <= std_logic_vector(signed(ap_const_lv5_18) - signed(trunc_ln368_fu_403_p1));
    tmp_13_fu_291_p4 <= ret_17_fu_194_p1(31 downto 23);
    
    tmp_15_fu_461_p4_proc : process(shl_ln368_fu_455_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(25+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(25+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(25 - 1 downto 0);
    variable tmp_15_fu_461_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(25 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(25 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(25 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_18(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := shl_ln368_fu_455_p2;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(25-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(25-1-unsigned(ap_const_lv32_18(5-1 downto 0)));
            for tmp_15_fu_461_p4_i in 0 to 25-1 loop
                v0_cpy(tmp_15_fu_461_p4_i) := shl_ln368_fu_455_p2(25-1-tmp_15_fu_461_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(25-1 downto 0)))));
        res_mask := res_mask(25-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_15_fu_461_p4 <= resvalue(25-1 downto 0);
    end process;

    tmp_18_fu_739_p4 <= r_sh_V_12_fu_720_p3(23 downto 22);
    tmp_20_fu_774_p4 <= r_sh_V_12_fu_720_p3(24 downto 23);
    
    tmp_4_fu_958_p3_proc : process(sext_ln1198_1_fu_954_p1)
    begin
        tmp_4_fu_958_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if sext_ln1198_1_fu_954_p1(i) = '1' then
                tmp_4_fu_958_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    tmp_fu_247_p4 <= ret_V_fu_235_p2(8 downto 1);
    trunc_ln1031_1_fu_1090_p1 <= lshr_ln998_fu_1072_p2(23 - 1 downto 0);
    trunc_ln1031_fu_1086_p1 <= select_ln1669_fu_1028_p3(23 - 1 downto 0);
    trunc_ln345_1_fu_535_p1 <= p_Result_59_fu_529_p2(24 - 1 downto 0);
    trunc_ln345_fu_503_p1 <= op_assign_fu_341_p3(5 - 1 downto 0);
    trunc_ln368_fu_403_p1 <= add_ln461_fu_371_p2(5 - 1 downto 0);
    trunc_ln461_fu_367_p1 <= op_assign_fu_341_p3(5 - 1 downto 0);
    trunc_ln628_fu_309_p1 <= p_Result_51_fu_273_p5(23 - 1 downto 0);
    trunc_ln840_1_fu_986_p1 <= i_V_fu_130(8 - 1 downto 0);
    trunc_ln840_2_fu_990_p1 <= iy_V_fu_976_p2(8 - 1 downto 0);
    trunc_ln840_fu_982_p1 <= i_V_fu_130(9 - 1 downto 0);
    trunc_ln841_fu_972_p1 <= tmp_4_fu_958_p3(9 - 1 downto 0);
    xor_ln1027_1_fu_868_p2 <= (icmp_ln1027_2_fu_749_p2 xor ap_const_lv1_1);
    xor_ln1027_fu_842_p2 <= (icmp_ln1027_3_fu_784_p2 xor ap_const_lv1_1);
    xor_ln1035_fu_908_p2 <= (or_ln1035_fu_902_p2 xor ap_const_lv1_1);
    xor_ln345_fu_523_p2 <= (lshr_ln345_fu_517_p2 xor ap_const_lv25_FFFFFF);
    zext_ln1669_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_sh_V_23_fu_860_p3),32));
    zext_ln186_1_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_57_fu_387_p2),25));
    zext_ln186_fu_231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_9_fu_199_p4),9));
    zext_ln345_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln345_fu_507_p2),25));
    zext_ln368_1_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln368_1_fu_421_p3),25));
    zext_ln368_2_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln368_fu_413_p3),25));
    zext_ln368_3_fu_451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln368_2_fu_435_p3),25));
    zext_ln368_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_mx_V_fu_547_p3),25));
    zext_ln553_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_V_fu_1058_p2),32));
    zext_ln628_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln461_fu_367_p1),23));
    zext_ln998_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_17_fu_1036_p1),32));
end behav;
