#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 24 20:42:08 2023
# Process ID: 17788
# Current directory: C:/Users/admin/Desktop/Basic_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4716 C:\Users\admin\Desktop\Basic_Test\Basic_Test.xpr
# Log file: C:/Users/admin/Desktop/Basic_Test/vivado.log
# Journal file: C:/Users/admin/Desktop/Basic_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/Basic_Test/Basic_Test.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/admin/Desktop/Basic_Test/Basic_Test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
add_files -norecurse C:/Users/admin/Desktop/UartParamters.vh
add_files -norecurse {C:/Users/admin/Desktop/Uart8.v C:/Users/admin/Desktop/BaudRateGenerator.v}
update_compile_order -fileset sources_1
file mkdir C:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/new
close [ open C:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/new/Uart8Receiver.v w ]
add_files C:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/new/Uart8Receiver.v
close [ open C:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/new/Uart8Transmitter.v w ]
add_files C:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/new/Uart8Transmitter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/new/Uart8.v w ]
add_files C:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/new/Uart8.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/Uart8.v] -no_script -reset -force -quiet
remove_files  C:/Users/admin/Desktop/Uart8.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_diff_clock} CONFIG.USE_LOCKED {false} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.PRIM_IN_FREQ {200.000} CONFIG.CLKIN1_JITTER_PS {50.0} CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} CONFIG.MMCM_CLKIN1_PERIOD {5.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {112.316} CONFIG.CLKOUT1_PHASE_ERROR {89.971}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
[Wed May 24 20:48:53 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/admin/Desktop/Basic_Test/Basic_Test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/Basic_Test/Basic_Test.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/Basic_Test/Basic_Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/questa} {riviera=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {8} CONFIG.Output_Data_Width {8} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Full_Threshold_Assert_Value {1023} CONFIG.Full_Threshold_Negate_Value {1022} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs fifo_generator_0_synth_1 -jobs 8
[Wed May 24 20:49:40 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/admin/Desktop/Basic_Test/Basic_Test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/Basic_Test/Basic_Test.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/Basic_Test/Basic_Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/questa} {riviera=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
[Wed May 24 20:49:54 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/fifo_generator_0_synth_1/runme.log
[Wed May 24 20:49:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/synth_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/admin/Desktop/Genesys2_Master.xdc
reset_run synth_1
launch_runs impl_1 -jobs 8
[Wed May 24 20:51:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/synth_1/runme.log
[Wed May 24 20:51:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 20:52:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1415.602 ; gain = 3.465
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AFF240B
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3034.371 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 20:55:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/synth_1/runme.log
[Wed May 24 20:55:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3034.371 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:00:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/synth_1/runme.log
[Wed May 24 21:00:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3034.371 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list CONFIG.Performance_Options {Standard_FIFO} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_generator_0]
generate_target all [get_files  c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs fifo_generator_0_synth_1 -jobs 8
[Wed May 24 21:06:25 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/admin/Desktop/Basic_Test/Basic_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/admin/Desktop/Basic_Test/Basic_Test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/Basic_Test/Basic_Test.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/Basic_Test/Basic_Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/questa} {riviera=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Desktop/Basic_Test/Basic_Test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:06:34 2023] Launched fifo_generator_0_synth_1, synth_1...
Run output will be captured here:
fifo_generator_0_synth_1: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/fifo_generator_0_synth_1/runme.log
synth_1: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/synth_1/runme.log
[Wed May 24 21:06:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3075.461 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AFF240B
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Basic_Test/Basic_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3075.461 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 24 21:16:31 2023...
