// Seed: 3536157962
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output uwire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = 1'h0 == -1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_3,
      id_2,
      id_2,
      id_4,
      id_5
  );
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [-1 : -1] id_7;
endmodule
