digraph "a-matmul-v2.cpp.290r.ira" {
overlap=false;
subgraph "cluster_main" {
	style="dashed";
	color="black";
	label="main ()";
	fn_0_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_0_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{\ \ \ \ 3:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ \ \ 2:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ \ 5:\ r0:SI=0x4\l\
|\ \ \ \ 6:\ r0:SI=call\ [`_Znwj']\ argc:0\l\
|\ \ \ \ 7:\ r146:SI=r0:SI\l\
\ \ \ \ \ \ REG_DEAD\ r0:SI\l\
\ \ \ \ \ \ REG_NOALIAS\ r146:SI\l\
|\ \ \ \ 8:\ r142:SI=r146:SI\l\
\ \ \ \ \ \ REG_DEAD\ r146:SI\l\
|\ \ \ \ 9:\ r147:SI=0x2710\l\
|\ \ \ 10:\ [r142:SI]=r147:SI\l\
\ \ \ \ \ \ REG_DEAD\ r147:SI\l\
|\ \ \ 11:\ [sfp:SI-0x8]=r142:SI\l\
\ \ \ \ \ \ REG_DEAD\ r142:SI\l\
|\ \ \ 12:\ r0:SI=0x4\l\
|\ \ \ 13:\ r0:SI=call\ [`_Znwj']\ argc:0\l\
|\ \ \ 14:\ r148:SI=r0:SI\l\
\ \ \ \ \ \ REG_DEAD\ r0:SI\l\
\ \ \ \ \ \ REG_NOALIAS\ r148:SI\l\
|\ \ \ 15:\ r143:SI=r148:SI\l\
\ \ \ \ \ \ REG_DEAD\ r148:SI\l\
|\ \ \ 16:\ r149:SI=0x64\l\
|\ \ \ 17:\ [r143:SI]=r149:SI\l\
\ \ \ \ \ \ REG_DEAD\ r149:SI\l\
|\ \ \ 18:\ [sfp:SI-0x4]=r143:SI\l\
\ \ \ \ \ \ REG_DEAD\ r143:SI\l\
|\ \ \ 19:\ r150:SI=0\l\
|\ \ \ 20:\ [sfp:SI-0x10]=r150:SI\l\
\ \ \ \ \ \ REG_DEAD\ r150:SI\l\
|\ \ 148:\ pc=L113\l\
}"];

	fn_0_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{\ \ 113:\ L113:\l\
|\ \ 114:\ NOTE_INSN_BASIC_BLOCK\ 7\l\
|\ \ 118:\ r185:SI=[sfp:SI-0x10]\l\
|\ \ 119:\ cc:CC=cmp(r185:SI,0x63)\l\
\ \ \ \ \ \ REG_DEAD\ r185:SI\l\
|\ \ 120:\ pc=\{(cc:CC\<=0)?L115:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ cc:CC\l\
}"];

	fn_0_basic_block_8 [shape=record,style=filled,fillcolor=lightgrey,label="{\ \ 121:\ NOTE_INSN_BASIC_BLOCK\ 8\l\
|\ \ 122:\ r186:SI=[sfp:SI-0x8]\l\
|\ \ 123:\ cc:CC=cmp(r186:SI,0)\l\
\ \ \ \ \ \ REG_DEAD\ r186:SI\l\
|\ \ 124:\ pc=\{(cc:CC==0)?L128:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ cc:CC\l\
}"];

	fn_0_basic_block_9 [shape=record,style=filled,fillcolor=lightgrey,label="{\ \ 125:\ NOTE_INSN_BASIC_BLOCK\ 9\l\
|\ \ 126:\ r0:SI=[sfp:SI-0x8]\l\
|\ \ 127:\ call\ [`_ZdaPv']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ r0:SI\l\
\ \ \ \ \ \ REG_EH_REGION\ 0\l\
}"];

	fn_0_basic_block_10 [shape=record,style=filled,fillcolor=lightgrey,label="{\ \ 128:\ L128:\l\
|\ \ 129:\ NOTE_INSN_BASIC_BLOCK\ 10\l\
|\ \ 130:\ r187:SI=[sfp:SI-0x4]\l\
|\ \ 131:\ cc:CC=cmp(r187:SI,0)\l\
\ \ \ \ \ \ REG_DEAD\ r187:SI\l\
|\ \ 132:\ pc=\{(cc:CC==0)?L136:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ cc:CC\l\
}"];

	fn_0_basic_block_11 [shape=record,style=filled,fillcolor=lightgrey,label="{\ \ 133:\ NOTE_INSN_BASIC_BLOCK\ 11\l\
|\ \ 134:\ r0:SI=[sfp:SI-0x4]\l\
|\ \ 135:\ call\ [`_ZdaPv']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ r0:SI\l\
\ \ \ \ \ \ REG_EH_REGION\ 0\l\
}"];

	fn_0_basic_block_12 [shape=record,style=filled,fillcolor=lightgrey,label="{\ \ 136:\ L136:\l\
|\ \ 137:\ NOTE_INSN_BASIC_BLOCK\ 12\l\
|\ \ 138:\ r144:SI=0\l\
|\ \ 141:\ r145:SI=r144:SI\l\
\ \ \ \ \ \ REG_DEAD\ r144:SI\l\
|\ \ 145:\ r0:SI=r145:SI\l\
\ \ \ \ \ \ REG_DEAD\ r145:SI\l\
|\ \ 146:\ use\ r0:SI\l\
}"];

	fn_0_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{\ \ 115:\ L115:\l\
|\ \ \ 23:\ NOTE_INSN_BASIC_BLOCK\ 3\l\
|\ \ \ 24:\ r113:SI=[sfp:SI-0x10]\l\
|\ \ \ 25:\ r114:SI=r113:SI\<\<0x2\l\
\ \ \ \ \ \ REG_DEAD\ r113:SI\l\
|\ \ \ 26:\ r151:SI=[sfp:SI-0x4]\l\
|\ \ \ 27:\ r115:SI=r151:SI+r114:SI\l\
\ \ \ \ \ \ REG_DEAD\ r151:SI\l\
\ \ \ \ \ \ REG_DEAD\ r114:SI\l\
|\ \ \ 28:\ r152:SI=[sfp:SI-0x10]\l\
|\ \ \ 29:\ r154:SI=0xec4f\l\
|\ \ \ 30:\ zero_extract(r154:SI,0x10,0x10)=0x4ec4\l\
\ \ \ \ \ \ REG_EQUAL\ 0x4ec4ec4f\l\
|\ \ \ 31:\ \{r153:SI=trunc(sign_extend(r152:SI)*sign_extend(r154:SI)\ 0\>\>0x20);clobber\ r189:SI;\}\l\
\ \ \ \ \ \ REG_DEAD\ r154:SI\l\
\ \ \ \ \ \ REG_UNUSED\ r189:SI\l\
|\ \ \ 32:\ r155:SI=r153:SI\>\>0x2\l\
\ \ \ \ \ \ REG_DEAD\ r153:SI\l\
|\ \ \ 33:\ r156:SI=r152:SI\>\>0x1f\l\
|\ \ \ 34:\ r116:SI=r155:SI-r156:SI\l\
\ \ \ \ \ \ REG_DEAD\ r156:SI\l\
\ \ \ \ \ \ REG_DEAD\ r155:SI\l\
\ \ \ \ \ \ REG_EQUAL\ r152:SI/0xd\l\
|\ \ \ 35:\ r158:SI=0xd\l\
|\ \ \ 36:\ r157:SI=r158:SI*r116:SI\l\
\ \ \ \ \ \ REG_DEAD\ r158:SI\l\
\ \ \ \ \ \ REG_DEAD\ r116:SI\l\
|\ \ \ 37:\ r116:SI=r152:SI-r157:SI\l\
\ \ \ \ \ \ REG_DEAD\ r157:SI\l\
\ \ \ \ \ \ REG_DEAD\ r152:SI\l\
|\ \ \ 38:\ [r115:SI]=r116:SI\l\
\ \ \ \ \ \ REG_DEAD\ r116:SI\l\
\ \ \ \ \ \ REG_DEAD\ r115:SI\l\
|\ \ \ 39:\ r159:SI=0\l\
|\ \ \ 40:\ [sfp:SI-0xc]=r159:SI\l\
\ \ \ \ \ \ REG_DEAD\ r159:SI\l\
|\ \ 150:\ pc=L99\l\
}"];

	fn_0_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{\ \ \ 99:\ L99:\l\
|\ \ 100:\ NOTE_INSN_BASIC_BLOCK\ 5\l\
|\ \ 104:\ r182:SI=[sfp:SI-0xc]\l\
|\ \ 105:\ cc:CC=cmp(r182:SI,0x63)\l\
\ \ \ \ \ \ REG_DEAD\ r182:SI\l\
|\ \ 106:\ pc=\{(cc:CC\<=0)?L101:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ cc:CC\l\
}"];

	fn_0_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{\ \ 107:\ NOTE_INSN_BASIC_BLOCK\ 6\l\
|\ \ 108:\ r0:SI=0xa\l\
|\ \ 109:\ r0:SI=call\ [`putchar']\ argc:0\l\
\ \ \ \ \ \ REG_UNUSED\ r0:SI\l\
|\ \ 110:\ r184:SI=[sfp:SI-0x10]\l\
|\ \ 111:\ r183:SI=r184:SI+0x1\l\
\ \ \ \ \ \ REG_DEAD\ r184:SI\l\
|\ \ 112:\ [sfp:SI-0x10]=r183:SI\l\
\ \ \ \ \ \ REG_DEAD\ r183:SI\l\
}"];

	fn_0_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{\ \ 101:\ L101:\l\
|\ \ \ 43:\ NOTE_INSN_BASIC_BLOCK\ 4\l\
|\ \ \ 44:\ r160:SI=[sfp:SI-0x10]\l\
|\ \ \ 45:\ r161:SI=[sfp:SI-0xc]\l\
|\ \ \ 46:\ r117:SI=r160:SI+r161:SI\l\
\ \ \ \ \ \ REG_DEAD\ r161:SI\l\
\ \ \ \ \ \ REG_DEAD\ r160:SI\l\
|\ \ \ 47:\ r118:SI=[sfp:SI-0xc]\l\
|\ \ \ 48:\ r119:SI=r118:SI\<\<0x2\l\
\ \ \ \ \ \ REG_DEAD\ r118:SI\l\
|\ \ \ 49:\ r162:SI=[sfp:SI-0x8]\l\
|\ \ \ 50:\ r120:SI=r162:SI+r119:SI\l\
\ \ \ \ \ \ REG_DEAD\ r162:SI\l\
\ \ \ \ \ \ REG_DEAD\ r119:SI\l\
|\ \ \ 51:\ r164:SI=0x6667\l\
|\ \ \ 52:\ zero_extract(r164:SI,0x10,0x10)=0x6666\l\
\ \ \ \ \ \ REG_EQUAL\ 0x66666667\l\
|\ \ \ 53:\ \{r163:SI=trunc(sign_extend(r117:SI)*sign_extend(r164:SI)\ 0\>\>0x20);clobber\ r190:SI;\}\l\
\ \ \ \ \ \ REG_DEAD\ r164:SI\l\
\ \ \ \ \ \ REG_UNUSED\ r190:SI\l\
|\ \ \ 54:\ r165:SI=r163:SI\>\>0x3\l\
\ \ \ \ \ \ REG_DEAD\ r163:SI\l\
|\ \ \ 55:\ r166:SI=r117:SI\>\>0x1f\l\
|\ \ \ 56:\ r121:SI=r165:SI-r166:SI\l\
\ \ \ \ \ \ REG_DEAD\ r166:SI\l\
\ \ \ \ \ \ REG_DEAD\ r165:SI\l\
\ \ \ \ \ \ REG_EQUAL\ r117:SI/0x14\l\
|\ \ \ 57:\ r168:SI=0x14\l\
|\ \ \ 58:\ r167:SI=r168:SI*r121:SI\l\
\ \ \ \ \ \ REG_DEAD\ r168:SI\l\
\ \ \ \ \ \ REG_DEAD\ r121:SI\l\
|\ \ \ 59:\ r121:SI=r117:SI-r167:SI\l\
\ \ \ \ \ \ REG_DEAD\ r167:SI\l\
\ \ \ \ \ \ REG_DEAD\ r117:SI\l\
|\ \ \ 60:\ [r120:SI]=r121:SI\l\
\ \ \ \ \ \ REG_DEAD\ r121:SI\l\
\ \ \ \ \ \ REG_DEAD\ r120:SI\l\
|\ \ \ 61:\ r122:SI=[sfp:SI-0x10]\l\
|\ \ \ 62:\ r123:SI=r122:SI\<\<0x2\l\
\ \ \ \ \ \ REG_DEAD\ r122:SI\l\
|\ \ \ 63:\ r169:SI=[sfp:SI-0x4]\l\
|\ \ \ 64:\ r124:SI=r169:SI+r123:SI\l\
\ \ \ \ \ \ REG_DEAD\ r169:SI\l\
\ \ \ \ \ \ REG_DEAD\ r123:SI\l\
|\ \ \ 65:\ r125:SI=[r124:SI]\l\
\ \ \ \ \ \ REG_DEAD\ r124:SI\l\
|\ \ \ 66:\ r126:SI=[sfp:SI-0xc]\l\
|\ \ \ 67:\ r127:SI=r126:SI\<\<0x2\l\
\ \ \ \ \ \ REG_DEAD\ r126:SI\l\
|\ \ \ 68:\ r170:SI=[sfp:SI-0x8]\l\
|\ \ \ 69:\ r128:SI=r170:SI+r127:SI\l\
\ \ \ \ \ \ REG_DEAD\ r170:SI\l\
\ \ \ \ \ \ REG_DEAD\ r127:SI\l\
|\ \ \ 70:\ r129:SI=[r128:SI]\l\
\ \ \ \ \ \ REG_DEAD\ r128:SI\l\
|\ \ \ 71:\ r171:SI=[sfp:SI-0x10]\l\
|\ \ \ 72:\ r172:SI=0x64\l\
|\ \ \ 73:\ r130:SI=r172:SI*r171:SI\l\
\ \ \ \ \ \ REG_DEAD\ r172:SI\l\
\ \ \ \ \ \ REG_DEAD\ r171:SI\l\
|\ \ \ 74:\ r173:SI=[sfp:SI-0xc]\l\
|\ \ \ 75:\ r131:SI=r130:SI+r173:SI\l\
\ \ \ \ \ \ REG_DEAD\ r173:SI\l\
\ \ \ \ \ \ REG_DEAD\ r130:SI\l\
|\ \ \ 76:\ r132:SI=r131:SI\l\
\ \ \ \ \ \ REG_DEAD\ r131:SI\l\
|\ \ \ 77:\ r133:SI=r132:SI\<\<0x2\l\
\ \ \ \ \ \ REG_DEAD\ r132:SI\l\
|\ \ \ 78:\ r174:SI=[sfp:SI-0x8]\l\
|\ \ \ 79:\ r134:SI=r174:SI+r133:SI\l\
\ \ \ \ \ \ REG_DEAD\ r174:SI\l\
\ \ \ \ \ \ REG_DEAD\ r133:SI\l\
|\ \ \ 80:\ r135:SI=r129:SI*r125:SI\l\
\ \ \ \ \ \ REG_DEAD\ r129:SI\l\
\ \ \ \ \ \ REG_DEAD\ r125:SI\l\
|\ \ \ 81:\ [r134:SI]=r135:SI\l\
\ \ \ \ \ \ REG_DEAD\ r135:SI\l\
\ \ \ \ \ \ REG_DEAD\ r134:SI\l\
|\ \ \ 82:\ r175:SI=[sfp:SI-0x10]\l\
|\ \ \ 83:\ r176:SI=0x64\l\
|\ \ \ 84:\ r136:SI=r176:SI*r175:SI\l\
\ \ \ \ \ \ REG_DEAD\ r176:SI\l\
\ \ \ \ \ \ REG_DEAD\ r175:SI\l\
|\ \ \ 85:\ r177:SI=[sfp:SI-0xc]\l\
|\ \ \ 86:\ r137:SI=r136:SI+r177:SI\l\
\ \ \ \ \ \ REG_DEAD\ r177:SI\l\
\ \ \ \ \ \ REG_DEAD\ r136:SI\l\
|\ \ \ 87:\ r138:SI=r137:SI\l\
\ \ \ \ \ \ REG_DEAD\ r137:SI\l\
|\ \ \ 88:\ r139:SI=r138:SI\<\<0x2\l\
\ \ \ \ \ \ REG_DEAD\ r138:SI\l\
|\ \ \ 89:\ r178:SI=[sfp:SI-0x8]\l\
|\ \ \ 90:\ r140:SI=r178:SI+r139:SI\l\
\ \ \ \ \ \ REG_DEAD\ r178:SI\l\
\ \ \ \ \ \ REG_DEAD\ r139:SI\l\
|\ \ \ 91:\ r141:SI=[r140:SI]\l\
\ \ \ \ \ \ REG_DEAD\ r140:SI\l\
|\ \ \ 92:\ r1:SI=r141:SI\l\
\ \ \ \ \ \ REG_DEAD\ r141:SI\l\
|\ \ \ 93:\ r179:SI=unspec[const(unspec[`*.LC0',const(unspec[0]\ 18+0x4)]\ 23),0]\ 27\l\
\ \ \ \ \ \ REG_EQUAL\ `*.LC0'\l\
|\ \ \ 94:\ r0:SI=r179:SI\l\
\ \ \ \ \ \ REG_DEAD\ r179:SI\l\
\ \ \ \ \ \ REG_EQUAL\ `*.LC0'\l\
|\ \ \ 95:\ r0:SI=call\ [`printf']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ r1:SI\l\
\ \ \ \ \ \ REG_UNUSED\ r0:SI\l\
|\ \ \ 96:\ r181:SI=[sfp:SI-0xc]\l\
|\ \ \ 97:\ r180:SI=r181:SI+0x1\l\
\ \ \ \ \ \ REG_DEAD\ r181:SI\l\
|\ \ \ 98:\ [sfp:SI-0xc]=r180:SI\l\
\ \ \ \ \ \ REG_DEAD\ r180:SI\l\
}"];

	fn_0_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_0_basic_block_0:s -> fn_0_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true];
	fn_0_basic_block_2:s -> fn_0_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_0_basic_block_3:s -> fn_0_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_0_basic_block_4:s -> fn_0_basic_block_5:n [style="dotted,bold",color=blue,weight=10,constraint=false];
	fn_0_basic_block_5:s -> fn_0_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true];
	fn_0_basic_block_5:s -> fn_0_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true];
	fn_0_basic_block_6:s -> fn_0_basic_block_7:n [style="dotted,bold",color=blue,weight=10,constraint=false];
	fn_0_basic_block_7:s -> fn_0_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true];
	fn_0_basic_block_7:s -> fn_0_basic_block_8:n [style="solid,bold",color=blue,weight=100,constraint=true];
	fn_0_basic_block_8:s -> fn_0_basic_block_9:n [style="solid,bold",color=blue,weight=100,constraint=true];
	fn_0_basic_block_8:s -> fn_0_basic_block_10:n [style="solid,bold",color=black,weight=10,constraint=true];
	fn_0_basic_block_9:s -> fn_0_basic_block_10:n [style="solid,bold",color=blue,weight=100,constraint=true];
	fn_0_basic_block_10:s -> fn_0_basic_block_11:n [style="solid,bold",color=blue,weight=100,constraint=true];
	fn_0_basic_block_10:s -> fn_0_basic_block_12:n [style="solid,bold",color=black,weight=10,constraint=true];
	fn_0_basic_block_11:s -> fn_0_basic_block_12:n [style="solid,bold",color=blue,weight=100,constraint=true];
	fn_0_basic_block_12:s -> fn_0_basic_block_1:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_0_basic_block_0:s -> fn_0_basic_block_1:n [style="invis",constraint=true];
}
}
