Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: VGA_KYBD_LAB.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_KYBD_LAB.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_KYBD_LAB"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : VGA_KYBD_LAB
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/CS401/VGA_KYBD_LAB/XSA_LIB/ps2_kbd.vhd" in Library work.
Architecture arch of Entity ps2_kbd is up to date.
Compiling vhdl file "C:/CS401/VGA_KYBD_LAB/keybrd.vhd" in Library work.
Architecture arch of Entity test_kbd is up to date.
Compiling vhdl file "C:/CS401/VGA_KYBD_LAB/vga.vhd" in Library work.
Architecture behavioral of Entity vgatest is up to date.
Compiling vhdl file "C:/CS401/VGA_KYBD_LAB/VGA_KYBD_LAB.vhd" in Library work.
Architecture behavioral of Entity vga_kybd_lab is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VGA_KYBD_LAB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <test_kbd> in library <work> (architecture <arch>) with generics.
	FREQ = 100000

Analyzing hierarchy for entity <vgatest> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ps2_kbd> in library <work> (architecture <arch>) with generics.
	FREQ = 100000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VGA_KYBD_LAB> in library <work> (Architecture <behavioral>).
Entity <VGA_KYBD_LAB> analyzed. Unit <VGA_KYBD_LAB> generated.

Analyzing generic Entity <test_kbd> in library <work> (Architecture <arch>).
	FREQ = 100000
WARNING:Xst:753 - "C:/CS401/VGA_KYBD_LAB/keybrd.vhd" line 56: Unconnected output port 'parity' of component 'ps2_kbd'.
WARNING:Xst:753 - "C:/CS401/VGA_KYBD_LAB/keybrd.vhd" line 56: Unconnected output port 'busy' of component 'ps2_kbd'.
Entity <test_kbd> analyzed. Unit <test_kbd> generated.

Analyzing generic Entity <ps2_kbd> in library <work> (Architecture <arch>).
	FREQ = 100000
Entity <ps2_kbd> analyzed. Unit <ps2_kbd> generated.

Analyzing Entity <vgatest> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <blue_out> in unit <vgatest> has a constant value of 000 during circuit operation. The register is replaced by logic.
Entity <vgatest> analyzed. Unit <vgatest> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vgatest>.
    Related source file is "C:/CS401/VGA_KYBD_LAB/vga.vhd".
WARNING:Xst:647 - Input <scancode<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <red_out>.
    Found 1-bit register for signal <vs_out>.
    Found 3-bit register for signal <green_out>.
    Found 1-bit register for signal <hs_out>.
    Found 1-bit register for signal <clk25>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit adder for signal <cnt$addsub0000> created at line 58.
    Found 3-bit up counter for signal <color>.
    Found 10-bit up counter for signal <hcounter>.
    Found 10-bit comparator greater for signal <hs_out$cmp_gt0000> created at line 99.
    Found 10-bit comparator less for signal <hs_out$cmp_lt0000> created at line 99.
    Found 10-bit subtractor for signal <red_out$addsub0000> created at line 74.
    Found 9-bit subtractor for signal <red_out$addsub0001> created at line 75.
    Found 10-bit comparator greater for signal <red_out$cmp_gt0000> created at line 81.
    Found 9-bit comparator greater for signal <red_out$cmp_gt0001> created at line 81.
    Found 10-bit comparator less for signal <red_out$cmp_lt0000> created at line 81.
    Found 9-bit comparator less for signal <red_out$cmp_lt0001> created at line 81.
    Found 10-bit up counter for signal <vcounter>.
    Found 10-bit comparator greater for signal <vs_out$cmp_gt0000> created at line 111.
    Found 10-bit comparator less for signal <vs_out$cmp_lt0000> created at line 111.
    Summary:
	inferred   4 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <vgatest> synthesized.


Synthesizing Unit <ps2_kbd>.
    Related source file is "C:/CS401/VGA_KYBD_LAB/XSA_LIB/ps2_kbd.vhd".
    Found 4-bit up counter for signal <bitcnt_r>.
    Found 1-bit register for signal <error_r>.
    Found 1-bit register for signal <keyrel_r>.
    Found 5-bit register for signal <ps2_clk_r>.
    Found 1-bit register for signal <rdy_r>.
    Found 10-bit register for signal <sc_r>.
    Found 14-bit register for signal <timer_r>.
    Found 14-bit adder for signal <timer_x$addsub0000> created at line 112.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ps2_kbd> synthesized.


Synthesizing Unit <test_kbd>.
    Related source file is "C:/CS401/VGA_KYBD_LAB/keybrd.vhd".
    Found 7-bit register for signal <s>.
    Found 8-bit register for signal <scancode_bus>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <test_kbd> synthesized.


Synthesizing Unit <VGA_KYBD_LAB>.
    Related source file is "C:/CS401/VGA_KYBD_LAB/VGA_KYBD_LAB.vhd".
Unit <VGA_KYBD_LAB> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 14-bit adder                                          : 1
 32-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 13
 1-bit register                                        : 6
 10-bit register                                       : 1
 14-bit register                                       : 1
 3-bit register                                        : 2
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 3
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <scancode_bus_3> of sequential type is unconnected in block <test_kbd_object>.
WARNING:Xst:2677 - Node <scancode_bus_4> of sequential type is unconnected in block <test_kbd_object>.
WARNING:Xst:2677 - Node <scancode_bus_5> of sequential type is unconnected in block <test_kbd_object>.
WARNING:Xst:2677 - Node <scancode_bus_6> of sequential type is unconnected in block <test_kbd_object>.
WARNING:Xst:2677 - Node <scancode_bus_7> of sequential type is unconnected in block <test_kbd_object>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 14-bit adder                                          : 1
 32-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 56
 Flip-Flops                                            : 56
# Comparators                                          : 8
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 3
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VGA_KYBD_LAB> ...

Optimizing unit <vgatest> ...

Optimizing unit <ps2_kbd> ...

Optimizing unit <test_kbd> ...
WARNING:Xst:2677 - Node <test_kbd_object/scancode_bus_7> of sequential type is unconnected in block <VGA_KYBD_LAB>.
WARNING:Xst:2677 - Node <test_kbd_object/scancode_bus_6> of sequential type is unconnected in block <VGA_KYBD_LAB>.
WARNING:Xst:2677 - Node <test_kbd_object/scancode_bus_5> of sequential type is unconnected in block <VGA_KYBD_LAB>.
WARNING:Xst:2677 - Node <test_kbd_object/scancode_bus_4> of sequential type is unconnected in block <VGA_KYBD_LAB>.
WARNING:Xst:2677 - Node <test_kbd_object/scancode_bus_3> of sequential type is unconnected in block <VGA_KYBD_LAB>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_KYBD_LAB, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 110
 Flip-Flops                                            : 110

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGA_KYBD_LAB.ngr
Top Level Output File Name         : VGA_KYBD_LAB
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 404
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 93
#      LUT2                        : 22
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 7
#      LUT3_L                      : 3
#      LUT4                        : 57
#      LUT4_D                      : 3
#      LUT4_L                      : 5
#      MUXCY                       : 101
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 98
# FlipFlops/Latches                : 110
#      FDC                         : 15
#      FDCE                        : 16
#      FDE                         : 13
#      FDP                         : 5
#      FDR                         : 51
#      FDRE                        : 10
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 20
#      IBUF                        : 2
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                      120  out of   7680     1%  
 Number of Slice Flip Flops:            110  out of  15360     0%  
 Number of 4 input LUTs:                200  out of  15360     1%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    173    12%  
 Number of GCLKs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
vgatest_object/clk251              | BUFG                   | 63    |
clk50_in                           | BUFGP                  | 1     |
clk                                | BUFGP                  | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------+------------------------------------+-------+
Control Signal                                          | Buffer(FF name)                    | Load  |
--------------------------------------------------------+------------------------------------+-------+
test_kbd_object/u0/error_r(test_kbd_object/u0/error_r:Q)| NONE(test_kbd_object/u0/bitcnt_r_0)| 36    |
--------------------------------------------------------+------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.859ns (Maximum Frequency: 92.087MHz)
   Minimum input arrival time before clock: 1.825ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'vgatest_object/clk251'
  Clock period: 10.859ns (frequency: 92.087MHz)
  Total number of paths / destination ports: 19646 / 131
-------------------------------------------------------------------------
Delay:               10.859ns (Levels of Logic = 31)
  Source:            vgatest_object/cnt_1 (FF)
  Destination:       vgatest_object/cnt_31 (FF)
  Source Clock:      vgatest_object/clk251 rising
  Destination Clock: vgatest_object/clk251 rising

  Data Path: vgatest_object/cnt_1 to vgatest_object/cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  vgatest_object/cnt_1 (vgatest_object/cnt_1)
     LUT1:I0->O            1   0.551   0.000  vgatest_object/Madd_cnt_addsub0000_cy<1>_rt (vgatest_object/Madd_cnt_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  vgatest_object/Madd_cnt_addsub0000_cy<1> (vgatest_object/Madd_cnt_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<2> (vgatest_object/Madd_cnt_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<3> (vgatest_object/Madd_cnt_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<4> (vgatest_object/Madd_cnt_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<5> (vgatest_object/Madd_cnt_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<6> (vgatest_object/Madd_cnt_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<7> (vgatest_object/Madd_cnt_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<8> (vgatest_object/Madd_cnt_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<9> (vgatest_object/Madd_cnt_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<10> (vgatest_object/Madd_cnt_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<11> (vgatest_object/Madd_cnt_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<12> (vgatest_object/Madd_cnt_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<13> (vgatest_object/Madd_cnt_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<14> (vgatest_object/Madd_cnt_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<15> (vgatest_object/Madd_cnt_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<16> (vgatest_object/Madd_cnt_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<17> (vgatest_object/Madd_cnt_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<18> (vgatest_object/Madd_cnt_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<19> (vgatest_object/Madd_cnt_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/Madd_cnt_addsub0000_cy<20> (vgatest_object/Madd_cnt_addsub0000_cy<20>)
     XORCY:CI->O           1   0.904   1.140  vgatest_object/Madd_cnt_addsub0000_xor<21> (vgatest_object/cnt_addsub0000<21>)
     LUT4:I0->O            1   0.551   0.000  vgatest_object/cnt_cmp_eq0000_wg_lut<0> (vgatest_object/cnt_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  vgatest_object/cnt_cmp_eq0000_wg_cy<0> (vgatest_object/cnt_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/cnt_cmp_eq0000_wg_cy<1> (vgatest_object/cnt_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/cnt_cmp_eq0000_wg_cy<2> (vgatest_object/cnt_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/cnt_cmp_eq0000_wg_cy<3> (vgatest_object/cnt_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/cnt_cmp_eq0000_wg_cy<4> (vgatest_object/cnt_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/cnt_cmp_eq0000_wg_cy<5> (vgatest_object/cnt_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  vgatest_object/cnt_cmp_eq0000_wg_cy<6> (vgatest_object/cnt_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          35   0.281   1.870  vgatest_object/cnt_cmp_eq0000_wg_cy<7> (vgatest_object/cnt_cmp_eq0000)
     FDR:R                     1.026          vgatest_object/cnt_0
    ----------------------------------------
    Total                     10.859ns (6.633ns logic, 4.226ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50_in'
  Clock period: 2.623ns (frequency: 381.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.623ns (Levels of Logic = 0)
  Source:            vgatest_object/clk25 (FF)
  Destination:       vgatest_object/clk25 (FF)
  Source Clock:      clk50_in rising
  Destination Clock: clk50_in rising

  Data Path: vgatest_object/clk25 to vgatest_object/clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   0.877  vgatest_object/clk25 (vgatest_object/clk251)
     FDR:R                     1.026          vgatest_object/clk25
    ----------------------------------------
    Total                      2.623ns (1.746ns logic, 0.877ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.783ns (frequency: 128.485MHz)
  Total number of paths / destination ports: 605 / 69
-------------------------------------------------------------------------
Delay:               7.783ns (Levels of Logic = 4)
  Source:            test_kbd_object/u0/timer_r_5 (FF)
  Destination:       test_kbd_object/u0/bitcnt_r_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: test_kbd_object/u0/timer_r_5 to test_kbd_object/u0/bitcnt_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  test_kbd_object/u0/timer_r_5 (test_kbd_object/u0/timer_r_5)
     LUT4:I0->O            1   0.551   0.996  test_kbd_object/u0/ps2_clk_quiet_cmp_eq000019 (test_kbd_object/u0/ps2_clk_quiet_cmp_eq000019)
     LUT4:I1->O            6   0.551   1.198  test_kbd_object/u0/ps2_clk_quiet_cmp_eq000056 (test_kbd_object/u0/ps2_clk_quiet_cmp_eq0000)
     LUT4_D:I1->O          3   0.551   1.246  test_kbd_object/u0/bitcnt_r_and00001 (test_kbd_object/u0/bitcnt_r_and0000)
     LUT2:I0->O            1   0.551   0.000  test_kbd_object/u0/Mcount_bitcnt_r_eqn_01 (test_kbd_object/u0/Mcount_bitcnt_r_eqn_0)
     FDCE:D                    0.203          test_kbd_object/u0/bitcnt_r_0
    ----------------------------------------
    Total                      7.783ns (3.127ns logic, 4.656ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            ps2_data (PAD)
  Destination:       test_kbd_object/u0/sc_r_9 (FF)
  Destination Clock: clk rising

  Data Path: ps2_data to test_kbd_object/u0/sc_r_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  ps2_data_IBUF (ps2_data_IBUF)
     FDCE:D                    0.203          test_kbd_object/u0/sc_r_9
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vgatest_object/clk251'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            vgatest_object/vs_out (FF)
  Destination:       vs_out (PAD)
  Source Clock:      vgatest_object/clk251 rising

  Data Path: vgatest_object/vs_out to vs_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.720   0.801  vgatest_object/vs_out (vgatest_object/vs_out)
     OBUF:I->O                 5.644          vs_out_OBUF (vs_out)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            test_kbd_object/s_6 (FF)
  Destination:       s<6> (PAD)
  Source Clock:      clk rising

  Data Path: test_kbd_object/s_6 to s<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.801  test_kbd_object/s_6 (test_kbd_object/s_6)
     OBUF:I->O                 5.644          s_6_OBUF (s<6>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.84 secs
 
--> 

Total memory usage is 264768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

