$date
	Thu Jul  4 16:34:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module signed_adder_tb $end
$var wire 6 ! sum [5:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ cin $end
$var reg 256 % vcd_file [255:0] $end
$var integer 32 & i [31:0] $end
$scope module u_signed_adder $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 1 $ cin $end
$var wire 6 ) sum [5:0] $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b1 (
b100 '
b0 &
b101110001011110111011001100011011001000010111101110011011010010110011101101110011001010110010001011111011000010110010001100100011001010111001000101110011101100110001101100100 %
1$
b1 #
b100 "
b0 !
$end
#10000
b1 !
b1 )
b1101 #
b1101 (
b11 "
b11 '
b1 &
#20000
b0 !
b0 )
b10 #
b10 (
b101 "
b101 '
b10 &
#30000
b110 #
b110 (
b1101 "
b1101 '
b11 &
#40000
b1100 #
b1100 (
b100 &
#50000
0$
b101 #
b101 (
b110 "
b110 '
b101 &
#60000
b1 !
b1 )
b111 #
b111 (
b101 "
b101 '
b110 &
#70000
b10 #
b10 (
b0 !
b0 )
b1111 "
b1111 '
b111 &
#80000
b101 #
b101 (
b1000 "
b1000 '
b1000 &
#90000
1$
b1101 #
b1101 (
b1101 "
b1101 '
b1001 &
#100000
b1010 &
