# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:57:56 on Sep 18,2025
# vlog -reportprogress 300 as.v "+acc" 
# -- Compiling module fa
# -- Compiling module as
# -- Compiling module tb
# ** Error: as.v(60): (vlog-2730) Undefined variable: 'in'.
# ** Error: as.v(61): (vlog-2730) Undefined variable: 'out'.
# End time: 16:57:56 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 2
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog as.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:59:00 on Sep 18,2025
# vlog -reportprogress 300 as.v "+acc" 
# -- Compiling module fa
# -- Compiling module as
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:59:00 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:59:00 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.as(fast)
# Loading work.fa(fast)
# a=38 b=11 bin=1 diff=27 bout=1 Time=0
# a=57 b=3 bin=1 diff=54 bout=1 Time=10
# a=96 b=11 bin=1 diff=85 bout=1 Time=20
# a=33 b=3 bin=1 diff=30 bout=1 Time=30
# a=85 b=19 bin=1 diff=66 bout=1 Time=40
# a=98 b=9 bin=1 diff=89 bout=1 Time=50
# a=50 b=3 bin=1 diff=47 bout=1 Time=60
# a=80 b=5 bin=1 diff=75 bout=1 Time=70
# a=71 b=2 bin=1 diff=69 bout=1 Time=80
# a=91 b=10 bin=1 diff=81 bout=1 Time=90
# a=52 b=17 bin=1 diff=35 bout=1 Time=100
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:59:46 on Sep 18,2025
# vlog -reportprogress 300 as.v "+acc" 
# -- Compiling module fa
# -- Compiling module as
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:59:46 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:59:48 on Sep 18,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:59:48 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.as(fast)
# Loading work.fa(fast)
# a=38 b=11 bin=1 diff=27 bout=1 Time=0
# a=57 b=3 bin=1 diff=54 bout=1 Time=11
# a=96 b=11 bin=1 diff=85 bout=1 Time=22
# a=33 b=3 bin=1 diff=30 bout=1 Time=33
# a=85 b=19 bin=1 diff=66 bout=1 Time=44
# a=98 b=9 bin=1 diff=89 bout=1 Time=55
# a=50 b=3 bin=1 diff=47 bout=1 Time=66
# a=80 b=5 bin=1 diff=75 bout=1 Time=77
# a=71 b=2 bin=1 diff=69 bout=1 Time=88
# a=91 b=10 bin=1 diff=81 bout=1 Time=99
# a=52 b=17 bin=1 diff=35 bout=1 Time=110
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:00:14 on Sep 18,2025
# vlog -reportprogress 300 as.v "+acc" 
# -- Compiling module fa
# -- Compiling module as
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:00:14 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:00:15 on Sep 18,2025, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 17:00:15 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.as(fast)
# Loading work.fa(fast)
# a=2 b=88 cin=0 sum=90 carry=0 Time=0
# a=2 b=67 cin=1 sum=70 carry=0 Time=12
# a=45 b=82 cin=1 sum=128 carry=0 Time=24
# a=17 b=27 cin=1 sum=45 carry=0 Time=36
# a=68 b=30 cin=1 sum=99 carry=0 Time=48
# a=44 b=6 cin=1 sum=51 carry=0 Time=60
# a=74 b=20 cin=1 sum=95 carry=0 Time=72
# a=91 b=1 cin=0 sum=92 carry=0 Time=84
# a=47 b=97 cin=1 sum=145 carry=0 Time=96
# a=23 b=100 cin=1 sum=124 carry=0 Time=108
# a=67 b=24 cin=0 sum=91 carry=0 Time=120
vsim -debugdb tb
# End time: 17:08:13 on Sep 18,2025, Elapsed time: 0:07:58
# Errors: 0, Warnings: 0
# vsim -debugdb tb 
# Start time: 17:08:14 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.tb(fast)
# Loading work.as(fast)
# Loading work.fa(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# End time: 17:24:38 on Sep 18,2025, Elapsed time: 0:16:24
# Errors: 0, Warnings: 2
