@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO111 :"c:\users\fuhu\desktop\373final\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\fuhu\desktop\373final\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\fuhu\desktop\373final\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\fuhu\desktop\373final\irc\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v":443:18:443:30|Removing instance u_mux_p_to_b3 (in view: COREAPB3_LIB.CoreAPB3_Z1(verilog)) of type view:COREAPB3_LIB.COREAPB3_MUXPTOB3(verilog) because it does not drive other instances.
@N: BN225 |Writing default property annotation file C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.sap.
