REG_A3XX_VBIF_CLKON	,	V_31
ENOMEM	,	V_92
CP_ME_INIT	,	V_6
REG_A3XX_RBBM_INT_CLEAR_CMD	,	V_77
ring	,	V_4
ocmem_free	,	F_29
REG_AXXX_CP_ME_CNTL	,	V_67
OUT_RING	,	F_3
reg_offsets	,	V_96
"status:   %08x\n"	,	L_7
REG_AXXX_CP_ME_RAM_WADDR	,	V_61
select_val	,	V_51
drm_device	,	V_81
len	,	V_13
dev	,	V_82
REG_AXXX_CP_SCRATCH_REG0	,	V_69
adreno_show	,	F_39
REG_A3XX_VBIF_OUT_AXI_AOOO	,	V_27
REG_A3XX_VBIF_OUT_WR_LIM_CONF0	,	V_20
A3XX_RBBM_STATUS_GPU_BUSY	,	V_74
ARRAY_SIZE	,	F_44
perfcntrs	,	V_49
gpu_read	,	F_23
adreno_recover	,	F_25
a3xx_registers	,	V_95
REG_A3XX_UCHE_CACHE_MODE_CONTROL_REG	,	V_39
REG_A3XX_VBIF_ROUND_ROBIN_QOS_ARB	,	V_28
REG_A3XX_RBBM_SP_HYST_CNT	,	V_33
IRQ_HANDLED	,	V_78
rb	,	V_5
AXXX_CP_DEBUG_DYNAMIC_CLK_DISABLE	,	V_59
gpu_pdev	,	V_88
fail	,	V_90
size	,	V_57
adreno_dump	,	F_40
a3xx_me_init	,	F_1
adreno_gpu_init	,	F_45
adreno_is_a330	,	F_13
msm_gpu_retire	,	F_36
to_a3xx_gpu	,	F_6
REG_AXXX_CP_QUEUE_THRESHOLDS	,	V_66
pfp	,	V_63
GFP_KERNEL	,	V_91
REG_A3XX_VBIF_IN_WR_LIM_CONF0	,	V_22
gmem	,	V_99
perfcntr	,	V_48
status	,	V_75
a3xx_show	,	F_37
"%s: timeout waiting for GPU to idle!\n"	,	L_5
a3xx_dump	,	F_24
kfree	,	F_30
REG_A3XX_RB_GMEM_BASE_ADDR	,	V_43
aspace	,	V_101
REG_AXXX_CP_DEBUG	,	V_58
REG_A3XX_VBIF_IN_RD_LIM_CONF1	,	V_18
REG_A3XX_RBBM_AHB_CTL0	,	V_35
seq_printf	,	F_38
REG_A3XX_VBIF_IN_RD_LIM_CONF0	,	V_17
REG_A3XX_CP_PROTECT	,	F_16
BUG	,	F_14
adreno_is_a320	,	F_11
REG_A3XX_RBBM_AHB_CTL1	,	V_36
adreno_idle	,	F_32
REG_A3XX_RBBM_INT_0_STATUS	,	V_76
OCMEM_GRAPHICS	,	V_72
AXXX_CP_DEBUG_MIU_128BIT_WRITE_ENABLE	,	V_60
REG_A3XX_CP_PFP_UCODE_DATA	,	V_65
ocmem_allocate	,	F_46
REG_A3XX_CP_PFP_UCODE_ADDR	,	V_64
"No memory protection without IOMMU\n"	,	L_10
to_adreno_gpu	,	F_5
REG_A3XX_VBIF_OUT_AXI_AOOO_EN	,	V_26
a3xx_idle	,	F_31
seq_file	,	V_79
uint32_t	,	T_1
i	,	V_14
m	,	V_80
adreno_is_a306	,	F_10
adreno_is_a305	,	F_8
EINVAL	,	V_68
REG_A3XX_RBBM_SW_RESET_CMD	,	V_71
"loading PFP ucode version: %x"	,	L_3
platform_device	,	V_86
REG_A3XX_VBIF_OUT_RD_LIM_CONF0	,	V_19
REG_A3XX_VBIF_ARB_CTL	,	V_25
ocmem_hdl	,	V_42
ERR_PTR	,	F_47
select_reg	,	V_50
"%s"	,	L_1
REG_A3XX_RBBM_PERFCTR_CTL	,	V_45
data	,	V_56
msm_gpu	,	V_1
REG_A3XX_VBIF_ABIT_SORT_CONF	,	V_30
adreno_hw_init	,	F_15
REG_A3XX_CP_PROTECT_CTRL	,	V_54
a3xx_gpu_init	,	F_41
"CP_SCRATCH_REG%d: %u\n"	,	L_4
a3xx_hw_init	,	F_4
DBG	,	F_7
num_perfcntrs	,	V_46
REG_A3XX_RBBM_INTERFACE_HANG_INT_CTL	,	V_38
REG_A3XX_RBBM_RBBM_CTL	,	V_37
pdev	,	V_87
adreno_gpu_cleanup	,	F_27
REG_A3XX_VBIF_GATE_OFF_WRREQ_EN	,	V_24
msm_gpu_perfcntr	,	V_47
registers	,	V_94
priv	,	V_84
adreno_is_a330v2	,	F_12
ret	,	V_15
REG_A3XX_VBIF_DDR_OUT_MAX_BURST	,	V_21
REG_A3XX_RBBM_CLOCK_CTL	,	V_40
ocmem_base	,	V_44
a3xx_irq	,	F_35
gpu_write	,	F_9
AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START	,	F_19
gpu	,	V_2
OUT_PKT3	,	F_2
hang_debug	,	V_70
DRM_ERROR	,	F_34
name	,	V_16
"no a3xx device\n"	,	L_8
REG_AXXX_CP_ME_RAM_DATA	,	V_62
CONFIG_MSM_OCMEM	,	F_28
REG_A3XX_VBIF_IN_WR_LIM_CONF1	,	V_23
REG_A3XX_RBBM_GPR0_CTL	,	V_41
REG_A3XX_VBIF_ABIT_SORT	,	V_29
ENXIO	,	V_89
printk	,	F_22
"using %dK of OCMEM at 0x%08x"	,	L_9
dev_err	,	F_42
AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START	,	F_17
REG_A3XX_RBBM_INT_0_MASK	,	V_52
"%s: %08x"	,	L_6
flush	,	V_8
kzalloc	,	F_43
pm4	,	V_55
adreno_dump_info	,	F_21
spin_until	,	F_33
REG_A3XX_RBBM_WAIT_IDLE_CLOCKS_CTL	,	V_34
addr	,	V_100
REG_A3XX_RBBM_GPU_BUSY_MASKED	,	V_32
a3xx_recover	,	F_20
REG_A3XX_RBBM_STATUS	,	V_73
a3xx_gpu	,	V_11
"loading PM4 ucode version: %x"	,	L_2
idle	,	V_9
irqreturn_t	,	T_2
msm_drm_private	,	V_83
AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START	,	F_18
adreno_gpu	,	V_10
a3xx_destroy	,	F_26
ptr	,	V_12
a3xx_register_offsets	,	V_97
dev_private	,	V_85
A3XX_INT0_MASK	,	V_53
ocmem_buf	,	V_98
msm_ringbuffer	,	V_3
funcs	,	V_7
base	,	V_93
