{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520621956303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520621956305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  9 12:59:16 2018 " "Processing started: Fri Mar  9 12:59:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520621956305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621956305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xlr8_top -c xlr8_16MHz " "Command: quartus_map --read_settings_files=on --write_settings_files=off xlr8_top -c xlr8_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621956305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520621956530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520621956530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_atmega328clone " "Found entity 1: xlr8_atmega328clone" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621964839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621964839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_osc " "Found entity 1: int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621964841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621964841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621964842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621964842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/pll16/pll16.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/pll16/pll16.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16 " "Found entity 1: pll16" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/pll16/pll16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621964843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621964843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p16384x16 " "Found entity 1: ram2p16384x16" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621964844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621964844 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "xlr8_alorium_top.v(423) " "Verilog HDL warning at xlr8_alorium_top.v(423): extended using \"x\" or \"z\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 423 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1520621964846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_alorium_top " "Found entity 1: xlr8_alorium_top" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621964848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621964848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/openxlr8.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/openxlr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 openxlr8 " "Found entity 1: openxlr8" {  } { { "../rtl/openxlr8.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/openxlr8.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621964849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621964849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package " "Found design unit 1: dspba_library_package" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library_package.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd 22 11 " "Found 22 design units, including 11 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_mux2-mux2 " "Found design unit 2: dspba_mux2-mux2" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_mux3-mux3 " "Found design unit 3: dspba_mux3-mux3" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dspba_mux4-mux4 " "Found design unit 4: dspba_mux4-mux4" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 dspba_intadd_u-intadd_u " "Found design unit 5: dspba_intadd_u-intadd_u" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 dspba_intadd_s-intadd_s " "Found design unit 6: dspba_intadd_s-intadd_s" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 312 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 dspba_intsub_u-intsub_u " "Found design unit 7: dspba_intsub_u-intsub_u" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 dspba_intsub_s-intsub_s " "Found design unit 8: dspba_intsub_s-intsub_s" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 dspba_intaddsub_u-intaddsub_u " "Found design unit 9: dspba_intaddsub_u-intaddsub_u" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 dspba_intaddsub_s-intaddsub_s " "Found design unit 10: dspba_intaddsub_s-intaddsub_s" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dspba_sync_reg-sync_reg " "Found design unit 11: dspba_sync_reg-sync_reg" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 549 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_mux2 " "Found entity 2: dspba_mux2" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_mux3 " "Found entity 3: dspba_mux3" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_mux4 " "Found entity 4: dspba_mux4" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_ENTITY_NAME" "5 dspba_intadd_u " "Found entity 5: dspba_intadd_u" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_ENTITY_NAME" "6 dspba_intadd_s " "Found entity 6: dspba_intadd_s" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_ENTITY_NAME" "7 dspba_intsub_u " "Found entity 7: dspba_intsub_u" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_ENTITY_NAME" "8 dspba_intsub_s " "Found entity 8: dspba_intsub_s" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_ENTITY_NAME" "9 dspba_intaddsub_u " "Found entity 9: dspba_intaddsub_u" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_ENTITY_NAME" "10 dspba_intaddsub_s " "Found entity 10: dspba_intaddsub_s" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""} { "Info" "ISGN_ENTITY_NAME" "11 dspba_sync_reg " "Found entity 11: dspba_sync_reg" {  } { { "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Servo/extras/rtl/xlr8_servo.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Servo/extras/rtl/xlr8_servo.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_servo " "Found entity 1: xlr8_servo" {  } { { "../../../XLR8Servo/extras/rtl/xlr8_servo.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Servo/extras/rtl/xlr8_servo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8NeoPixel/extras/rtl/xlr8_neopixel.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8NeoPixel/extras/rtl/xlr8_neopixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_neopixel " "Found entity 1: xlr8_neopixel" {  } { { "../../../XLR8NeoPixel/extras/rtl/xlr8_neopixel.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8NeoPixel/extras/rtl/xlr8_neopixel.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Quadrature/extras/rtl/xlr8_quadrature.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Quadrature/extras/rtl/xlr8_quadrature.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_quadrature " "Found entity 1: xlr8_quadrature" {  } { { "../../../XLR8Quadrature/extras/rtl/xlr8_quadrature.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Quadrature/extras/rtl/xlr8_quadrature.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8PID/extras/rtl/xlr8_pid.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8PID/extras/rtl/xlr8_pid.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_pid " "Found entity 1: xlr8_pid" {  } { { "../../../XLR8PID/extras/rtl/xlr8_pid.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8PID/extras/rtl/xlr8_pid.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alorium_lfsr " "Found entity 1: alorium_lfsr" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965299 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "xlr8_lfsr xlr8_lfsr.v(19) " "Verilog Module Declaration warning at xlr8_lfsr.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"xlr8_lfsr\"" {  } { { "../rtl/xlr8_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/xlr8_lfsr.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/xlr8_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/xlr8_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_lfsr " "Found entity 1: xlr8_lfsr" {  } { { "../rtl/xlr8_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/xlr8_lfsr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965300 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "openxlr8 openxlr8.v(154) " "Verilog HDL Parameter Declaration warning at openxlr8.v(154): Parameter Declaration in module \"openxlr8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/openxlr8.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/openxlr8.v" 154 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1520621965312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xlr8_alorium_top " "Elaborating entity \"xlr8_alorium_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520621965356 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_clocks.v 1 1 " "Using design file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_clocks.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_clocks " "Found entity 1: xlr8_clocks" {  } { { "xlr8_clocks.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_clocks.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1520621965402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_clocks xlr8_clocks:clocks_inst " "Elaborating entity \"xlr8_clocks\" for hierarchy \"xlr8_clocks:clocks_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "clocks_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 xlr8_clocks.v(215) " "Verilog HDL assignment warning at xlr8_clocks.v(215): truncated value with size 32 to match size of target (4)" {  } { { "xlr8_clocks.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_clocks.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520621965406 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 xlr8_clocks.v(304) " "Verilog HDL assignment warning at xlr8_clocks.v(304): truncated value with size 32 to match size of target (6)" {  } { { "xlr8_clocks.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_clocks.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520621965406 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkx1 xlr8_clocks.v(54) " "Output port \"clkx1\" at xlr8_clocks.v(54) has no driver" {  } { { "xlr8_clocks.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_clocks.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520621965407 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16 xlr8_clocks:clocks_inst\|pll16:pll_inst " "Elaborating entity \"pll16\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\"" {  } { { "xlr8_clocks.v" "pll_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_clocks.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "altpll_component" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 1953 " "Parameter \"clk2_phase_shift\" = \"1953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 1953 " "Parameter \"clk4_phase_shift\" = \"1953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 62500 " "Parameter \"inclk0_input_frequency\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll16 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965506 ""}  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520621965506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll16_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll16_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16_altpll " "Found entity 1: pll16_altpll" {  } { { "db/pll16_altpll.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/pll16_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16_altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated " "Elaborating entity \"pll16_altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/scratch/cad/tools/altera/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst " "Elaborating entity \"int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\"" {  } { { "xlr8_clocks.v" "int_osc_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_clocks.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\"" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "int_osc_0" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965559 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/synch.v 1 1 " "Using design file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/synch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "synch.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/synch.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965564 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1520621965564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synch xlr8_clocks:clocks_inst\|synch:lock_sync " "Elaborating entity \"synch\" for hierarchy \"xlr8_clocks:clocks_inst\|synch:lock_sync\"" {  } { { "xlr8_clocks.v" "lock_sync" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_clocks.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965565 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_xb_pinmux.v 1 1 " "Using design file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_xb_pinmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_xb_pinmux " "Found entity 1: xlr8_xb_pinmux" {  } { { "xlr8_xb_pinmux.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_xb_pinmux.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1520621965570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_xb_pinmux xlr8_xb_pinmux:xb_pinmux_inst " "Elaborating entity \"xlr8_xb_pinmux\" for hierarchy \"xlr8_xb_pinmux:xb_pinmux_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xb_pinmux_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965571 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_irq.v 1 1 " "Using design file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_irq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_irq " "Found entity 1: xlr8_irq" {  } { { "xlr8_irq.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_irq.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1520621965582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_irq xlr8_irq:xlr8_irq_inst " "Elaborating entity \"xlr8_irq\" for hierarchy \"xlr8_irq:xlr8_irq_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xlr8_irq_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965583 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xack_re xlr8_irq.v(83) " "Verilog HDL or VHDL warning at xlr8_irq.v(83): object \"xack_re\" assigned a value but never read" {  } { { "xlr8_irq.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_irq.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520621965584 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(131) " "Verilog HDL assignment warning at xlr8_irq.v(131): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_irq.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520621965585 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(133) " "Verilog HDL assignment warning at xlr8_irq.v(133): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_irq.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520621965585 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(134) " "Verilog HDL assignment warning at xlr8_irq.v(134): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_irq.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520621965585 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(135) " "Verilog HDL assignment warning at xlr8_irq.v(135): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_irq.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520621965585 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_iomux328.v 1 1 " "Using design file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_iomux328.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_iomux328 " "Found entity 1: xlr8_iomux328" {  } { { "xlr8_iomux328.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_iomux328.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1520621965593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_iomux328 xlr8_iomux328:iomux328_inst " "Elaborating entity \"xlr8_iomux328\" for hierarchy \"xlr8_iomux328:iomux328_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "iomux328_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_iomux328.v(418) " "Verilog HDL or VHDL warning at xlr8_iomux328.v(418): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_iomux328.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_iomux328.v" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520621965595 "|xlr8_alorium_top|xlr8_iomux328:iomux328_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_d_mem.v 1 1 " "Using design file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_d_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_d_mem " "Found entity 1: xlr8_d_mem" {  } { { "xlr8_d_mem.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_d_mem.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1520621965612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_d_mem xlr8_d_mem:d_mem_inst " "Elaborating entity \"xlr8_d_mem\" for hierarchy \"xlr8_d_mem:d_mem_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "d_mem_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965613 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_d_mem.v(100) " "Verilog HDL or VHDL warning at xlr8_d_mem.v(100): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_d_mem.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_d_mem.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520621965614 "|xlr8_alorium_top|xlr8_d_mem:d_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "altsyncram_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborated megafunction instantiation \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Instantiated megafunction \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965659 ""}  } { { "xlr8_d_mem.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520621965659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4h1 " "Found entity 1: altsyncram_s4h1" {  } { { "db/altsyncram_s4h1.tdf" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/altsyncram_s4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4h1 xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated " "Elaborating entity \"altsyncram_s4h1\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/scratch/cad/tools/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965697 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_p_mem.v 1 1 " "Using design file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_p_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_p_mem " "Found entity 1: xlr8_p_mem" {  } { { "xlr8_p_mem.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_p_mem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1520621965708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_p_mem xlr8_p_mem:p_mem_inst " "Elaborating entity \"xlr8_p_mem\" for hierarchy \"xlr8_p_mem:p_mem_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "p_mem_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_p_mem.v(52) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(52): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_p_mem.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520621965709 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_rd_addr xlr8_p_mem.v(66) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(66): object \"core_rd_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_p_mem.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520621965710 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw_addr xlr8_p_mem.v(67) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(67): object \"rw_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_p_mem.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520621965710 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2p16384x16 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst " "Elaborating entity \"ram2p16384x16\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\"" {  } { { "xlr8_p_mem.v" "ram16k.ram2p16384x16_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_p_mem.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "altsyncram_component" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520621965766 ""}  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520621965766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4hh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4hh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4hh2 " "Found entity 1: altsyncram_4hh2" {  } { { "db/altsyncram_4hh2.tdf" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4hh2 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated " "Elaborating entity \"altsyncram_4hh2\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/scratch/cad/tools/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_97a:decode2 " "Elaborating entity \"decode_97a\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_97a:decode2\"" {  } { { "db/altsyncram_4hh2.tdf" "decode2" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_2j9:rden_decode_a " "Elaborating entity \"decode_2j9\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_2j9:rden_decode_a\"" {  } { { "db/altsyncram_4hh2.tdf" "rden_decode_a" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_83b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83b " "Found entity 1: mux_83b" {  } { { "db/mux_83b.tdf" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/mux_83b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621965946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621965946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_83b xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|mux_83b:mux4 " "Elaborating entity \"mux_83b\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|mux_83b:mux4\"" {  } { { "db/altsyncram_4hh2.tdf" "mux4" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_atmega328clone xlr8_atmega328clone:uc_top_wrp_vlog_inst " "Elaborating entity \"xlr8_atmega328clone\" for hierarchy \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "uc_top_wrp_vlog_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621965952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_gpio.v 1 1 " "Using design file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_gpio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_gpio " "Found entity 1: xlr8_gpio" {  } { { "xlr8_gpio.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_gpio.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520621972613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1520621972613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_gpio xlr8_gpio:gpio_inst " "Elaborating entity \"xlr8_gpio\" for hierarchy \"xlr8_gpio:gpio_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "gpio_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621972614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openxlr8 openxlr8:xb_openxlr8_inst " "Elaborating entity \"openxlr8\" for hierarchy \"openxlr8:xb_openxlr8_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xb_openxlr8_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621972622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_lfsr openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst " "Elaborating entity \"xlr8_lfsr\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\"" {  } { { "../rtl/openxlr8.v" "lfsr_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/openxlr8.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621972630 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_we xlr8_lfsr.v(53) " "Verilog HDL or VHDL warning at xlr8_lfsr.v(53): object \"data_we\" assigned a value but never read" {  } { { "../rtl/xlr8_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/xlr8_lfsr.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520621972631 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alorium_lfsr openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst " "Elaborating entity \"alorium_lfsr\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\"" {  } { { "../rtl/xlr8_lfsr.v" "lfsr_inst" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/xlr8_lfsr.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621972635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 alorium_lfsr.v(46) " "Verilog HDL assignment warning at alorium_lfsr.v(46): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520621972636 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 alorium_lfsr.v(50) " "Verilog HDL assignment warning at alorium_lfsr.v(50): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520621972636 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1520621973041 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT9 " "Inserted always-enabled tri-state buffer between \"JT9\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1520621973639 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT6 " "Inserted always-enabled tri-state buffer between \"JT6\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1520621973639 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT5 " "Inserted always-enabled tri-state buffer between \"JT5\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1520621973639 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT1 " "Inserted always-enabled tri-state buffer between \"JT1\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1520621973639 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1520621973639 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D13 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D13\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1520621973640 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1520621973640 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portd_pads\[2\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portd_pads\[2\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_iomux328.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520621973722 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1520621973722 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portb_pads\[5\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portb_pads\[5\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_iomux328.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520621973722 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT9~synth " "Node \"JT9~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520621973722 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT7~synth " "Node \"JT7~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520621973722 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT6~synth " "Node \"JT6~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520621973722 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT5~synth " "Node \"JT5~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520621973722 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT3~synth " "Node \"JT3~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520621973722 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT1~synth " "Node \"JT1~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1520621973722 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1520621973722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621973827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1520621974263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/output_files/xlr8_16MHz.map.smsg " "Generated suppressed messages file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/output_files/xlr8_16MHz.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621974341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520621974791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520621974791 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "48 " "Optimize away 48 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[22\] " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[22\]\"" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1520621974846 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[23\] " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[23\]\"" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1520621974846 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|msts_dbusout\[5\] " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|msts_dbusout\[5\]\"" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1520621974846 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1520621974846 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll16_altpll.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/scratch/cad/tools/altera/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } } { "xlr8_clocks.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_clocks.v" 193 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 386 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1520621974868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7147 " "Implemented 7147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520621975223 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520621975223 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1520621975223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7008 " "Implemented 7008 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520621975223 ""} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Implemented 84 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1520621975223 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1520621975223 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1520621975223 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1520621975223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520621975223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1249 " "Peak virtual memory: 1249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520621975266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  9 12:59:35 2018 " "Processing ended: Fri Mar  9 12:59:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520621975266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520621975266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520621975266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520621975266 ""}
