# ‚úÖ –§–ò–ù–ê–õ–¨–ù–´–ô –ß–ï–ö–õ–ò–°–¢: Device Tree –¥–ª—è LiteX + Zephyr

## –ß—Ç–æ —Å–æ–∑–¥–∞–Ω–æ

### üìÅ Board Definition (–ø–æ–ª–Ω—ã–π –∫–æ–º–ø–ª–µ–∫—Ç)

```
app/boards/riscv/litex_vexriscv_sdio/
‚îú‚îÄ‚îÄ ‚≠ê litex_vexriscv_sdio.dts         (5.4 KB) - Device Tree Source
‚îú‚îÄ‚îÄ ‚úÖ litex_vexriscv_sdio_defconfig   (477 B)  - Default config
‚îú‚îÄ‚îÄ ‚úÖ board.cmake                      (433 B)  - Build system
‚îú‚îÄ‚îÄ ‚úÖ board.yml                        (196 B)  - Metadata
‚îú‚îÄ‚îÄ ‚úÖ Kconfig.board                    (512 B)  - Kconfig entry
‚îú‚îÄ‚îÄ ‚úÖ Kconfig.defconfig                (546 B)  - Kconfig defaults
‚îî‚îÄ‚îÄ ‚úÖ README.md                        (6.4 KB) - Board docs
```

### üìö –î–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è

```
‚úÖ DTS_SUMMARY.md                      - –†–µ–∑—é–º–µ DTS —Ñ–∞–π–ª–∞
‚úÖ HOWTO_USE_DTS.md                    - –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è ‚≠ê
‚úÖ QUICKSTART_LITEX_ZEPHYR.md          - –ë—ã—Å—Ç—Ä—ã–π —Å—Ç–∞—Ä—Ç
‚úÖ ZEPHYR_LITEX_INTEGRATION.md         - –ü–æ–ª–Ω–æ–µ —Ä—É–∫–æ–≤–æ–¥—Å—Ç–≤–æ
‚úÖ SUMMARY.md                          - –û–±—â–µ–µ —Ä–µ–∑—é–º–µ –ø—Ä–æ–µ–∫—Ç–∞
```

### üõ†Ô∏è –£—Ç–∏–ª–∏—Ç—ã

```
‚úÖ update_dts_from_litex.sh            - –°–∫—Ä–∏–ø—Ç –æ–±–Ω–æ–≤–ª–µ–Ω–∏—è –∞–¥—Ä–µ—Å–æ–≤
```

---

## –ß—Ç–æ –æ–ø–∏—Å–∞–Ω–æ –≤ .dts

### ‚úÖ CPU Configuration
- VexRiscv RV32IM
- 48 MHz clock
- RISC-V interrupt controller

### ‚úÖ Memory Map
- ROM/Flash: 0x00000000 (128 KB)
- SRAM: 0x10000000 (8 KB)

### ‚úÖ Standard Peripherals
- UART: 0xf0001000 (LiteX UART)
- Timer: 0xf0000800 (LiteX Timer)

### ‚úÖ SDIO Controller @ 0x80000000
–° –ø–æ–ª–Ω—ã–º –æ–ø–∏—Å–∞–Ω–∏–µ–º –≤—Å–µ—Ö 15 —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤:
- 0x0000: MAIN_CLOCK_FREQ
- 0x1000: SD_CLOCK_FREQ
- 0x2000: CMD_INDEX
- 0x3000: CMD_ARGUMENT
- 0x4000: DATA_BUFFER (2KB FIFO)
- 0x5000: SEND_CMD_OP
- 0x6000: SEND_CMD_READ_DATA_OP
- 0x7000: SEND_CMD_SEND_DATA_OP
- 0x8000: READ_DATA_OP
- 0x9000: SEND_DATA_OP
- 0xA000: CMD_BUSY
- 0xB000: DATA_BUSY
- 0xC000: CMD_STATUS
- 0xD000: DATA_STATUS
- 0xE000: DATA_LENGTH

---

## –ö–∞–∫ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞—Ç—å

### –ú–µ—Ç–æ–¥ 1: –ü–æ–ª–Ω–æ—Ü–µ–Ω–Ω—ã–π board (—Ä–µ–∫–æ–º–µ–Ω–¥—É–µ—Ç—Å—è)

```bash
# 1. –£—Å—Ç–∞–Ω–æ–≤–∏—Ç—å BOARD_ROOT
export BOARD_ROOT=/home/arnurloq/sdio_zephyr/app

# 2. –ü—Ä–æ–≤–µ—Ä–∏—Ç—å, —á—Ç–æ board –≤–∏–¥–Ω–æ
west boards | grep litex_vexriscv_sdio

# 3. –°–æ–±—Ä–∞—Ç—å
cd app/
west build -b litex_vexriscv_sdio .
```

### –ú–µ—Ç–æ–¥ 2: Overlay

```bash
cd app/
west build -b litex_vexriscv . -- \
    -DDTC_OVERLAY_FILE="boards/riscv/litex_vexriscv_sdio/litex_vexriscv_sdio.dts"
```

---

## Workflow: –û—Ç LiteX –¥–æ Zephyr

### –®–∞–≥ 1: –°–æ–±—Ä–∞—Ç—å LiteX SoC
```bash
cd litex/
python3 sipeed_tang_primer_20k.py --build --csr-csv=build/csr.csv
```

### –®–∞–≥ 2: –ü—Ä–æ–≤–µ—Ä–∏—Ç—å –∞–¥—Ä–µ—Å–∞
```bash
cat litex/build/csr.csv
```

–û–∂–∏–¥–∞–µ–º—ã–µ –∞–¥—Ä–µ—Å–∞:
```
csr_base,uart,0xf0001000,
csr_base,timer0,0xf0000800,
csr_base,my_slave,0x80000000,
```

### –®–∞–≥ 3: –û–±–Ω–æ–≤–∏—Ç—å DTS (–µ—Å–ª–∏ –Ω—É–∂–Ω–æ)
```bash
./update_dts_from_litex.sh
```

### –®–∞–≥ 4: –°–æ–±—Ä–∞—Ç—å Zephyr
```bash
export BOARD_ROOT=$(pwd)/app
cd app/
west build -b litex_vexriscv_sdio .
```

### –®–∞–≥ 5: –ü—Ä–æ—à–∏—Ç—å FPGA
```bash
cd ../litex/
python3 sipeed_tang_primer_20k.py --load
```

### –®–∞–≥ 6: –ó–∞–≥—Ä—É–∑–∏—Ç—å firmware
```bash
litex_term --kernel ../app/build/zephyr/zephyr.bin /dev/ttyUSB1
```

---

## –ü—Ä–æ–≤–µ—Ä–∫–∞ –∫–æ—Ä—Ä–µ–∫—Ç–Ω–æ—Å—Ç–∏

### ‚úÖ Checklist –ø–æ—Å–ª–µ —Å–±–æ—Ä–∫–∏

- [ ] LiteX —Å–æ–±—Ä–∞–ª—Å—è –±–µ–∑ –æ—à–∏–±–æ–∫
- [ ] csr.csv —Å–æ–¥–µ—Ä–∂–∏—Ç my_slave @ 0x80000000
- [ ] Zephyr board –≤–∏–¥–µ–Ω: `west boards | grep litex`
- [ ] Zephyr —Å–æ–±—Ä–∞–ª—Å—è –±–µ–∑ –æ—à–∏–±–æ–∫
- [ ] –†–∞–∑–º–µ—Ä firmware < 128 KB (—Ä–∞–∑–º–µ—Ä ROM)
- [ ] FPGA –ø—Ä–æ—à–∏—Ç–∞ (bitstream –∑–∞–≥—Ä—É–∂–µ–Ω)
- [ ] UART console —Ä–∞–±–æ—Ç–∞–µ—Ç

### ‚úÖ –ö–æ–º–∞–Ω–¥—ã –ø—Ä–æ–≤–µ—Ä–∫–∏

```bash
# –ü—Ä–æ–≤–µ—Ä–∏—Ç—å board
west boards | grep litex_vexriscv_sdio

# –ü—Ä–æ–≤–µ—Ä–∏—Ç—å DTS
cat app/build/zephyr/zephyr.dts | grep "sdio@" -A 20

# –ü—Ä–æ–≤–µ—Ä–∏—Ç—å —Ä–∞–∑–º–µ—Ä
ls -lh app/build/zephyr/zephyr.bin

# –ü—Ä–æ–≤–µ—Ä–∏—Ç—å memory map
riscv64-unknown-elf-objdump -h app/build/zephyr/zephyr.elf
```

---

## –í–∞–∂–Ω—ã–µ –∞–¥—Ä–µ—Å–∞

| –ö–æ–º–ø–æ–Ω–µ–Ω—Ç | –ê–¥—Ä–µ—Å | –ò–∑–º–µ–Ω—è–µ—Ç—Å—è? | –ò—Å—Ç–æ—á–Ω–∏–∫ |
|-----------|-------|-------------|----------|
| SDIO | 0x80000000 | ‚ùå –ù–µ—Ç | sipeed_tang_primer_20k.py:247 |
| UART | 0xf0001000 | ‚ö†Ô∏è –ú–æ–∂–µ—Ç | LiteX CSR –∞–≤—Ç–æ–≥–µ–Ω–µ—Ä–∞—Ü–∏—è |
| Timer | 0xf0000800 | ‚ö†Ô∏è –ú–æ–∂–µ—Ç | LiteX CSR –∞–≤—Ç–æ–≥–µ–Ω–µ—Ä–∞—Ü–∏—è |
| ROM | 0x00000000 | ‚ùå –ù–µ—Ç | VexRiscv default |
| SRAM | 0x10000000 | ‚ùå –ù–µ—Ç | LiteX config |

**–ü—Ä–∞–≤–∏–ª–æ:** –ü–æ—Å–ª–µ –∏–∑–º–µ–Ω–µ–Ω–∏—è LiteX –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏ –≤—Å–µ–≥–¥–∞ –ø—Ä–æ–≤–µ—Ä—è–π—Ç–µ csr.csv!

---

## –ò—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ –≤ –∫–æ–¥–µ

### –ü—Ä–∏–º–µ—Ä 1: Device Tree API

```c
#include <zephyr/devicetree.h>

#define SDIO_NODE DT_NODELABEL(sdio0)
#define SDIO_BASE DT_REG_ADDR(SDIO_NODE)

printk("SDIO at: 0x%08x\n", SDIO_BASE);
```

### –ü—Ä–∏–º–µ—Ä 2: –ü—Ä—è–º–æ–π –¥–æ—Å—Ç—É–ø (—Å–æ–≤–º–µ—Å—Ç–∏–º–æ —Å HAL)

```c
#define SDIO_BASE 0x80000000
#include "sdio_hal.h"

int main(void) {
    sdio_init(48000000, 100000);
    // ...
}
```

### –ü—Ä–∏–º–µ—Ä 3: –ü–æ–ª–Ω–æ–µ –ø—Ä–∏–ª–æ–∂–µ–Ω–∏–µ

–°–º. `app/src/main_litex.c` - –≥–æ—Ç–æ–≤—ã–π –ø—Ä–∏–º–µ—Ä —Å:
- –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏–µ–π SDIO
- –ü–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—å—é –∫–æ–º–∞–Ω–¥ CMD0‚ÜíCMD5‚ÜíCMD3‚ÜíCMD7
- –ß—Ç–µ–Ω–∏–µ–º CCCR
- –í–∫–ª—é—á–µ–Ω–∏–µ–º Function 1

---

## Troubleshooting

### ‚ùå Board not found

**–ü—Ä–æ–±–ª–µ–º–∞:** `west boards` –Ω–µ –ø–æ–∫–∞–∑—ã–≤–∞–µ—Ç litex_vexriscv_sdio

**–†–µ—à–µ–Ω–∏–µ:**
```bash
export BOARD_ROOT=/home/arnurloq/sdio_zephyr/app
west boards | grep litex
```

### ‚ùå Region 'rom' overflowed

**–ü—Ä–æ–±–ª–µ–º–∞:** –ü—Ä–∏–ª–æ–∂–µ–Ω–∏–µ > 128 KB

**–†–µ—à–µ–Ω–∏–µ:** –£–≤–µ–ª–∏—á–∏—Ç—å ROM –≤ DTS –∏–ª–∏ —É–º–µ–Ω—å—à–∏—Ç—å –∫–æ–¥

### ‚ùå UART –∞–¥—Ä–µ—Å –Ω–µ–≤–µ—Ä–Ω—ã–π

**–ü—Ä–æ–±–ª–µ–º–∞:** UART –Ω–µ —Ä–∞–±–æ—Ç–∞–µ—Ç, –∞–¥—Ä–µ—Å –∏–∑–º–µ–Ω–∏–ª—Å—è

**–†–µ—à–µ–Ω–∏–µ:**
```bash
grep CSR_UART_BASE litex/build/software/include/generated/csr.h
./update_dts_from_litex.sh
```

---

## –î–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è

–ß–∏—Ç–∞–π—Ç–µ –ø–æ –ø–æ—Ä—è–¥–∫—É:

1. **HOWTO_USE_DTS.md** ‚≠ê - –ù–∞—á–Ω–∏—Ç–µ –∑–¥–µ—Å—å!
2. **DTS_SUMMARY.md** - –ß—Ç–æ –≤ DTS
3. **app/boards/.../README.md** - Board docs
4. **QUICKSTART_LITEX_ZEPHYR.md** - –û–±—â–∞—è —à–ø–∞—Ä–≥–∞–ª–∫–∞

---

## –ß—Ç–æ –¥–∞–ª—å—à–µ?

### –°–ª–µ–¥—É—é—â–∏–µ —à–∞–≥–∏ —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–∏:

1. ‚úÖ Device Tree —Å–æ–∑–¥–∞–Ω
2. ‚è≠Ô∏è –ü—Ä–æ—Ç–µ—Å—Ç–∏—Ä–æ–≤–∞—Ç—å –Ω–∞ LiteX hardware
3. ‚è≠Ô∏è –†–µ–∞–ª–∏–∑–æ–≤–∞—Ç—å CMD53 (multi-byte transfer)
4. ‚è≠Ô∏è –î–æ–±–∞–≤–∏—Ç—å backplane access
5. ‚è≠Ô∏è –ó–∞–≥—Ä—É–∑–∏—Ç—å firmware –≤ CYW55500
6. ‚è≠Ô∏è –†–µ–∞–ª–∏–∑–æ–≤–∞—Ç—å SDPCM protocol
7. ‚è≠Ô∏è WiFi –æ–ø–µ—Ä–∞—Ü–∏–∏ (scan, connect)

### –û–ø—Ü–∏–æ–Ω–∞–ª—å–Ω—ã–µ —É–ª—É—á—à–µ–Ω–∏—è:

- [ ] –°–æ–∑–¥–∞—Ç—å Zephyr driver wrapper –¥–ª—è SDIO
- [ ] –î–æ–±–∞–≤–∏—Ç—å Device Tree bindings
- [ ] –ü–æ–¥–¥–µ—Ä–∂–∫–∞ interrupts
- [ ] DMA –¥–ª—è –±–æ–ª—å—à–∏—Ö –ø–µ—Ä–µ–¥–∞—á
- [ ] Power management

---

**‚úÖ –í—Å—ë –≥–æ—Ç–æ–≤–æ –¥–ª—è –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è!**

–ó–∞–ø—É—Å—Ç–∏—Ç–µ:
```bash
export BOARD_ROOT=/home/arnurloq/sdio_zephyr/app
cd app/
west build -b litex_vexriscv_sdio .
```
