+incdir+../../../../../../rtl/verilog/pkg/peripheral/ahb3

../../../../../../rtl/verilog/peripheral/bb/fuse/peripheral_sync_cell.sv
../../../../../../rtl/verilog/peripheral/bb/main/peripheral_uart_bb.sv

../../../../../../bench/verilog/tests/peripheral/bb/peripheral_uart_testbench.sv
