# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab0.srcs/sources_1/new/lab0.vhd"
vhdl xil_defaultlib  "../../../lab0.srcs/sim_1/new/counter_testbench.vhd"

# Do not sort compile order
nosort
