set ::env(DESIGN_NAME) "self_recovering_fsm"

set ::env(VERILOG_FILES) [list $::env(DESIGN_DIR)/src/self_recovering_fsm.v]

set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "20.000"
set ::env(CLOCK_NET) "clk"

set ::env(FP_CORE_UTIL) 10
set ::env(PL_TARGET_DENSITY) 0.35
set ::env(FP_IO_MODE) 0
