git clone --depth 1 --no-tags https://github.com/standanley/oscillator_model.git f:/verilog_sva_gh_scraper/data/full_repos/373328510
git clone --depth 1 --no-tags https://github.com/yovikas1730/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/371776550
git clone --depth 1 --no-tags https://github.com/raae7742/study-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/371376892
git clone --depth 1 --no-tags https://github.com/PrashantMata/Pico_compressed_cache.git f:/verilog_sva_gh_scraper/data/full_repos/373477990
git clone --depth 1 --no-tags https://github.com/tecbarry/git_study.git f:/verilog_sva_gh_scraper/data/full_repos/374260909
git clone --depth 1 --no-tags https://github.com/martinribelotta/apio-test.git f:/verilog_sva_gh_scraper/data/full_repos/374209054
git clone --depth 1 --no-tags https://github.com/rogerpease/PYNQSubtractBranchNegative.git f:/verilog_sva_gh_scraper/data/full_repos/374471518
git clone --depth 1 --no-tags https://github.com/russellfiras12/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/366195314
git clone --depth 1 --no-tags https://github.com/neovasudeva/Nanium.git f:/verilog_sva_gh_scraper/data/full_repos/367456293
git clone --depth 1 --no-tags https://github.com/amar-singh-wisesciencewise/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/367612953
git clone --depth 1 --no-tags https://github.com/vonmon2/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/370870783
git clone --depth 1 --no-tags https://github.com/mohamedayman15069/Pipelined-RISC-V-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/372597682
git clone --depth 1 --no-tags https://github.com/longshiine/COSE222_Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/372360853
git clone --depth 1 --no-tags https://github.com/MohammadAliKazmi/TLC-Project.git f:/verilog_sva_gh_scraper/data/full_repos/369868619
git clone --depth 1 --no-tags https://github.com/Yangxuhao/verilog_lessons.git f:/verilog_sva_gh_scraper/data/full_repos/368881217
git clone --depth 1 --no-tags https://github.com/arjun1995237/interesting-.git f:/verilog_sva_gh_scraper/data/full_repos/369151597
git clone --depth 1 --no-tags https://github.com/lipijain2/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/370009950
git clone --depth 1 --no-tags https://github.com/manig1729/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/368955348
git clone --depth 1 --no-tags https://github.com/ponpon1980/N26091607_ponpon.git f:/verilog_sva_gh_scraper/data/full_repos/364448995
git clone --depth 1 --no-tags https://github.com/MaxMorning/Seme4CPU.git f:/verilog_sva_gh_scraper/data/full_repos/366982753
git clone --depth 1 --no-tags https://github.com/hudongyue1/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/366981391
git clone --depth 1 --no-tags https://github.com/NTUEE-DSD-G1/Pipelined-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/369480888
git clone --depth 1 --no-tags https://github.com/MuhmmtKara-zz/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/370673078
git clone --depth 1 --no-tags https://github.com/cyanvestige/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/365092411
git clone --depth 1 --no-tags https://github.com/CansWang/skywater-130nm-adk.git f:/verilog_sva_gh_scraper/data/full_repos/365686332
git clone --depth 1 --no-tags https://github.com/yangyang0611/Raiden.git f:/verilog_sva_gh_scraper/data/full_repos/366798399
git clone --depth 1 --no-tags https://github.com/korey-corkscrew/5-Stage_Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/372094249
git clone --depth 1 --no-tags https://github.com/3bdlslam/FFT_32_cooly_tukey_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/372039670
git clone --depth 1 --no-tags https://github.com/calinbucur/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/369275311
git clone --depth 1 --no-tags https://github.com/Sevzera/aoc2-cefet.git f:/verilog_sva_gh_scraper/data/full_repos/371483438
git clone --depth 1 --no-tags https://github.com/njomzaismailii/CPU16bit.git f:/verilog_sva_gh_scraper/data/full_repos/373640489
git clone --depth 1 --no-tags https://github.com/craciunoiuc/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/373465855
git clone --depth 1 --no-tags https://github.com/habeebasakr/riscvprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/365403677
git clone --depth 1 --no-tags https://github.com/ShervinAmbrose/FloatingPointAddition.git f:/verilog_sva_gh_scraper/data/full_repos/368287932
git clone --depth 1 --no-tags https://github.com/williamtien23/HDL-SDRAM_Pt2.git f:/verilog_sva_gh_scraper/data/full_repos/368687541
git clone --depth 1 --no-tags https://github.com/kovagoz/fpga-blink.git f:/verilog_sva_gh_scraper/data/full_repos/364388260
git clone --depth 1 --no-tags https://github.com/KeithLin724/Verilog-Lib.git f:/verilog_sva_gh_scraper/data/full_repos/364666122
git clone --depth 1 --no-tags https://github.com/SujayAmbekar/Sequence-Generator-Even-Number-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/364441431
git clone --depth 1 --no-tags https://github.com/faberc/ece544_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/367490323
git clone --depth 1 --no-tags https://github.com/dvarshney1/PACMAN.git f:/verilog_sva_gh_scraper/data/full_repos/367555154
git clone --depth 1 --no-tags https://github.com/karentp/Validation-bits-Management-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/367542115
git clone --depth 1 --no-tags https://github.com/PE-611/I2C-Master.git f:/verilog_sva_gh_scraper/data/full_repos/366964164
git clone --depth 1 --no-tags https://github.com/zappos23/uart.git f:/verilog_sva_gh_scraper/data/full_repos/367283568
git clone --depth 1 --no-tags https://github.com/pixel-debug/Processador.git f:/verilog_sva_gh_scraper/data/full_repos/370511389
git clone --depth 1 --no-tags https://github.com/BeatrizMartinsA/Processador-.git f:/verilog_sva_gh_scraper/data/full_repos/370195409
git clone --depth 1 --no-tags https://github.com/pingzhili/Greedy_Snake-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/371891168
git clone --depth 1 --no-tags https://github.com/bmcswee/cpu-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/372027106
git clone --depth 1 --no-tags https://github.com/Zebio/ALU-Assincrona.git f:/verilog_sva_gh_scraper/data/full_repos/371146115
git clone --depth 1 --no-tags https://github.com/bmsce-vlsi-projects/32-bit-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/372477668
git clone --depth 1 --no-tags https://github.com/haowoo0112/verilog_DW8051_IR_LCM.git f:/verilog_sva_gh_scraper/data/full_repos/368480583
git clone --depth 1 --no-tags https://github.com/nishitnathwani/FIR-FILTER.git f:/verilog_sva_gh_scraper/data/full_repos/368518973
git clone --depth 1 --no-tags https://github.com/Brubzick/perfect.git f:/verilog_sva_gh_scraper/data/full_repos/370727858
git clone --depth 1 --no-tags https://github.com/Pigdrum/Digital-Answering-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/367074430
git clone --depth 1 --no-tags https://github.com/UnnamedOrange/Vivado-Easy-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/367238079
git clone --depth 1 --no-tags https://github.com/andy1309mhp/Local-Binary-Pattern.git f:/verilog_sva_gh_scraper/data/full_repos/365180913
git clone --depth 1 --no-tags https://github.com/skuro96/FPGA_Animation.git f:/verilog_sva_gh_scraper/data/full_repos/374338865
git clone --depth 1 --no-tags https://github.com/MinHanLiWesley/Pipelined-RiscV-Preprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/373216597
git clone --depth 1 --no-tags https://github.com/ceasergarcia/ECEN676.git f:/verilog_sva_gh_scraper/data/full_repos/365636730
git clone --depth 1 --no-tags https://github.com/OMGwitness/CPU-Course-Design.git f:/verilog_sva_gh_scraper/data/full_repos/365963027
git clone --depth 1 --no-tags https://github.com/kiever1962/TestTM1637---FPGA-Altera.git f:/verilog_sva_gh_scraper/data/full_repos/365324956
git clone --depth 1 --no-tags https://github.com/alirezasalamat/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/365334790
git clone --depth 1 --no-tags https://github.com/WinterSoldier-2021/EE705-Bellman-Ford.git f:/verilog_sva_gh_scraper/data/full_repos/366319477
git clone --depth 1 --no-tags https://github.com/apilashh/FPGA-Snake-Game.git f:/verilog_sva_gh_scraper/data/full_repos/364693674
git clone --depth 1 --no-tags https://github.com/khanhdang1012/8b-10b-encoder-verification.git f:/verilog_sva_gh_scraper/data/full_repos/364742399
git clone --depth 1 --no-tags https://github.com/bmsce-vlsi-projects/Floating-point-alu.git f:/verilog_sva_gh_scraper/data/full_repos/364559616
git clone --depth 1 --no-tags https://github.com/petertsai1998/109_Spring_Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/366739323
git clone --depth 1 --no-tags https://github.com/Raziel-had-a-bad-day/fpga-synthdev.git f:/verilog_sva_gh_scraper/data/full_repos/366764741
git clone --depth 1 --no-tags https://github.com/AmoghLonkar/control_logic.git f:/verilog_sva_gh_scraper/data/full_repos/368397307
git clone --depth 1 --no-tags https://github.com/Warthog710/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/368343213
git clone --depth 1 --no-tags https://github.com/18520460/IEEE-754-multiplication-and-addition.git f:/verilog_sva_gh_scraper/data/full_repos/369558635
git clone --depth 1 --no-tags https://github.com/ikle/test-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/367559708
git clone --depth 1 --no-tags https://github.com/SevcanDogramaci/Processor-Verilog-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/367634788
git clone --depth 1 --no-tags https://github.com/Faduma-Ahmed/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/366537453
git clone --depth 1 --no-tags https://github.com/OikawaLab/NexysVideo_helloworld.git f:/verilog_sva_gh_scraper/data/full_repos/366959515
git clone --depth 1 --no-tags https://github.com/Kokainym/FRAM-with-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/371653030
git clone --depth 1 --no-tags https://github.com/reedas/vgabase.git f:/verilog_sva_gh_scraper/data/full_repos/372313759
git clone --depth 1 --no-tags https://github.com/VadimCurca/OC_Proiect.git f:/verilog_sva_gh_scraper/data/full_repos/371282464
git clone --depth 1 --no-tags https://github.com/opiuclv/Computer-organization-CPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/370348664
git clone --depth 1 --no-tags https://github.com/huai0216/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/368787033
git clone --depth 1 --no-tags https://github.com/MasoudHeidary/FPGA-Verilog-Simple-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/373267058
git clone --depth 1 --no-tags https://github.com/nadatamerr/RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/374113470
git clone --depth 1 --no-tags https://github.com/samlam723/rca_64bit.git f:/verilog_sva_gh_scraper/data/full_repos/374140141
git clone --depth 1 --no-tags https://github.com/teja963/LD-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/369966350
git clone --depth 1 --no-tags https://github.com/shubhi704/Lemmings-2D.git f:/verilog_sva_gh_scraper/data/full_repos/370243907
git clone --depth 1 --no-tags https://github.com/dairin007/PipelineProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/370071459
git clone --depth 1 --no-tags https://github.com/Sahil-001/Avmm_sha3-uvm-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/373458332
git clone --depth 1 --no-tags https://github.com/yichi170/5-stage_Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/367837967
git clone --depth 1 --no-tags https://github.com/an3ol/PV-Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/371744099
git clone --depth 1 --no-tags https://github.com/Iris-Song/54-single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/371882319
git clone --depth 1 --no-tags https://github.com/hareshnayak/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/370768559
git clone --depth 1 --no-tags https://github.com/18520591/Use_the_CORDIC_algorithm_calculate_sinx.git f:/verilog_sva_gh_scraper/data/full_repos/366725639
git clone --depth 1 --no-tags https://github.com/harithmanoj/Verilog-Samples.git f:/verilog_sva_gh_scraper/data/full_repos/366948630
git clone --depth 1 --no-tags https://github.com/Cosmo991119/TheReal_sustc_cs202_singleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/369882916
git clone --depth 1 --no-tags https://github.com/Gabb97/PGE.git f:/verilog_sva_gh_scraper/data/full_repos/369797925
git clone --depth 1 --no-tags https://github.com/agkaminski/Brainfuck-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/370512672
git clone --depth 1 --no-tags https://github.com/leahlt/DigitalCommunicationsProject.git f:/verilog_sva_gh_scraper/data/full_repos/373222906
git clone --depth 1 --no-tags https://github.com/LeeHub09/seven-segment-counter.git f:/verilog_sva_gh_scraper/data/full_repos/370069812
git clone --depth 1 --no-tags https://github.com/Wenky1996/FpgaCourse2021.git f:/verilog_sva_gh_scraper/data/full_repos/368047607
git clone --depth 1 --no-tags https://github.com/zyd2001/ECE552.git f:/verilog_sva_gh_scraper/data/full_repos/370597313
git clone --depth 1 --no-tags https://github.com/psujith1804/Router-1x3.git f:/verilog_sva_gh_scraper/data/full_repos/370599977
