#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 21 08:19:34 2023
# Process ID: 7828
# Current directory: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9808 C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.xpr
# Log file: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado.log
# Journal file: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.xpr
open_bd_design {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0 [current_project]
update_ip_catalog
ipx::edit_ip_in_project -upgrade true -name inverter_rtl_v1_0_project -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.tmp/inverter_rtl_v1_0_project c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/component.xml
update_compile_order -fileset sources_1
current_project TP_Video_Chaine
current_project inverter_rtl_v1_0_project
ipx::remove_bus_interface M_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface M_AXIS_CLK [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
set_property value_validation_list {} [ipx::get_user_parameters C_S_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_pairs 8 [ipx::get_user_parameters C_S_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list 8 [ipx::get_user_parameters C_S_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list 8 [ipx::get_user_parameters C_M_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_S_AXIS_TDATA_WIDTH" -component [ipx::current_core] ]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_M_AXIS_TDATA_WIDTH" -component [ipx::current_core] ]
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
update_compile_order -fileset sources_1
ipx::remove_bus_interface S_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface S_AXIS_CLK [ipx::current_core]
set_msg_config -suppress -id {IP_Flow 19-3158} -string {{WARNING: [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.} } 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_user_parameter C_M_START_COUNT [ipx::current_core]
ipx::remove_bus_interface M_AXIS_ARESETN [ipx::current_core]
ipx::remove_bus_interface M_AXIS_ACLK [ipx::current_core]
export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_S_AXIS.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0.vhd] -no_script -reset -force -quiet
remove_files  {c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_S_AXIS.vhd c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0.vhd}
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0
update_module_reference VGA_source_mux_video_0_0
set_property  ip_repo_paths  {c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0 C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:inverter:1.1 inverter_0
endgroup
ipx::edit_ip_in_project -upgrade true -name inverter_rtl_v1_0_project -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.tmp/inverter_rtl_v1_0_project c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_interface S_AXIS [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_READ_OUTSTANDING [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
close_project
set_property  ip_repo_paths  c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls [current_project]
update_ip_catalog
create_peripheral xilinx.com user inverter_rtl 1.0 -dir C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo
add_peripheral_interface m_axis -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
add_peripheral_interface s_axis -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
set_property  ip_repo_paths  {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0 c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_inverter_rtl_v1_0 -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_m_axis.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_s_axis.vhd] -no_script -reset -force -quiet
remove_files  {c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_m_axis.vhd c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_s_axis.vhd}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property value_validation_list 8 [ipx::get_user_parameters C_m_axis_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list 8 [ipx::get_user_parameters C_s_axis_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0
report_ip_status -name ip_status 
upgrade_ip [get_ips  VGA_source_inverter_rtl_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips VGA_source_inverter_rtl_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd]
delete_bd_objs [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_1
endgroup
ipx::edit_ip_in_project -upgrade true -name inverter_rtl_v1_0_project -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.tmp/inverter_rtl_v1_0_project c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/component.xml
update_compile_order -fileset sources_1
ipx::infer_bus_interface m_axis_tuser xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
current_project TP_Video_Chaine
connect_bd_intf_net [get_bd_intf_pins inverter_rtl_1/m_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins inverter_rtl_1/s_axis]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tuser] [get_bd_pins inverter_rtl_1/m_axis_tuser]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tready]
delete_bd_objs [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tuser]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins inverter_rtl_1/s_axis_tuser]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_1/m_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_1/s_axis_aclk]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
delete_bd_objs [get_bd_intf_nets inverter_rtl_1_m_axis] [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_nets inverter_rtl_1_m_axis_tuser] [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tuser] [get_bd_cells inverter_rtl_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_1
endgroup
set_property location {5 1180 92} [get_bd_cells inverter_rtl_1]
connect_bd_net [get_bd_pins inverter_rtl_1/m_axis_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins inverter_rtl_1/s_axis_aclk]
startgroup
connect_bd_net [get_bd_pins inverter_rtl_1/s_axis_aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
endgroup
connect_bd_net [get_bd_pins inverter_rtl_1/m_axis_aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins inverter_rtl_1/s_axis_tuser]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tuser] [get_bd_pins inverter_rtl_1/m_axis_tuser]
connect_bd_intf_net [get_bd_intf_pins inverter_rtl_1/m_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins inverter_rtl_1/s_axis]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
delete_bd_objs [get_bd_nets inverter_rtl_1_m_axis_tuser] [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tuser] [get_bd_intf_nets inverter_rtl_1_m_axis] [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_cells inverter_rtl_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:inverter:1.1 inverter_0
endgroup
connect_bd_intf_net [get_bd_intf_pins inverter_0/s_axis_video] [get_bd_intf_pins v_vid_in_axi4s_0/video_out]
connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_ports sw1] [get_bd_pins inverter_0/VidOrig_nVideoInv_V]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_0/ap_clk]
report_ip_status -name ip_status 
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
validate_bd_design
delete_bd_objs [get_bd_cells inverter_rtl_0]
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis_video] [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_nets sw1_1] [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_0
endgroup
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins inverter_rtl_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins inverter_rtl_0/m_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins inverter_rtl_0/s_axis_tuser]
connect_bd_net [get_bd_pins inverter_rtl_0/m_axis_tuser] [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tuser]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_0/m_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_0/s_axis_aclk]
endgroup
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
current_project inverter_rtl_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0
