
// Begin - Internal PLL (used in design) Reset Assertion

// End   - Internal PLL (used in design) Reset Assertion

// Begin - SOFT reset assertion...

//       - (GPSS1 Quad)...

// PMA_CMN_SOFT_RESET_PERIPH( LANE_GPSS1_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1090000


// PCSCMN_SOFT_RESET_PERIPH( LANE_GPSS1_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x90000


//       - (GPSS3 Quad)...

// PMA_CMN_SOFT_RESET_PERIPH( LANE_GPSS3_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1210000


// PCSCMN_SOFT_RESET_PERIPH( LANE_GPSS3_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x210000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS1_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS1_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x82000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS1_2 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS1_2 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x84000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS1_3 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS1_3 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x88000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS1_0 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS1_0 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x81000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS3_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS3_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x202000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS3_0 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS3_0 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x103

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x201000


// End   - SOFT reset assertion.

// Begin - Deserializer Reset Assertion

// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108204C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108404C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108804C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108104C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120204C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120104C


// End   - Deserializer Reset Assertion

// Begin - Serializer Reset Assertion

// PMA_SER_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082078


// PMA_SER_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084078


// PMA_SER_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088078


// PMA_SER_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081078


// PMA_SER_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202078


// PMA_SER_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201078


// End   - Serializer Reset Assertion

// Begin - Disable Fabric Resets 

// PCS_LRST_OPT Reset Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8206C


// PCS_LRST_OPT Reset Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8406C


// PCS_LRST_OPT Reset Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8806C


// PCS_LRST_OPT Reset Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8106C


// PCS_LRST_OPT Reset Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x20206C


// PCS_LRST_OPT Reset Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x20106C


// End   - Disable Fabric Resets 

// Wait Instruction - 1 uSecs was not added.


// Begin - PLL (instantiated for Rx only lane) reset de-assertion ...

// De-Assert reset for QUADPLL QUADPLL_GPSS1_I for Rx only instance - REFCLK source MICROCHIP_AUTO_INST_RXONLY_QUADPLL_GPSS1_I
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x00860010

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1090008


// De-Assert reset for QUADPLL QUADPLL_GPSS3_I for Rx only instance - REFCLK source MICROCHIP_AUTO_INST_RXONLY_QUADPLL_GPSS3_I
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x00860010

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1210008


// End - PLL (instantiated for Rx only lane) reset de-assertion ...
// 80 instructions related to PCIe / PLL but PCIE_INIT_DONE is not asserted.

//
// UIC commands for SERDES (GPSS Quad) instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1
//    15 registers need to be updated.

// 1. PCS_L64_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x12

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x82010

// 2. PCS_LCLK_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x51E11

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x82058

// 3. PCS_LCLK_R1
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xF00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8205C

// 4. PCS_LOVR_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x44

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x82008

// 5. PCS_LPIP_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x58

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8200C

// 6. PCS_LRST_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x405

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x82068

// 7. PCS_PMA_CTRL_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x47

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x82088

// 8. PMA_DES_CDR_CTRL_3
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x50000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108200C

// 9. PMA_DES_DFE_CAL_BYPASS
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x200000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10820E0

// 10. PMA_DES_DFE_CTRL_2
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082024

// 11. PMA_DES_PKDET
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xAD

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082034

// 12. PMA_DES_RTL_LOCK_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108203C

// 13. PMA_DES_RXPLL_DIV
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x27D

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082040

// 14. PMA_SERDES_RTL_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10820C0

// 15. PMA_SER_DRV_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108209C

// Begin - PMA register settings from good defaults data for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1


// 1. PMA_DES_CDR_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5036F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108200C


// 2. PMA_DES_DFEEM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082014


// 3. PMA_DES_DFEEM_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6F00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082018


// 4. PMA_DES_DFE_CAL_BYPASS set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x213201

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10820E0


// 5. PMA_DES_DFE_CAL_CTRL_0 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xFF3F0715

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10820D0


// 6. PMA_DES_DFE_CAL_CTRL_1 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x10149FC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10820D4


// 7. PMA_DES_DFE_CAL_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x800010

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10820D8


// 8. PMA_DES_DFE_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000003

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082024


// 9. PMA_DES_EM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108202C


// 10. PMA_DES_IN_TERM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xB7

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082030


// 11. PMA_DES_PKDET set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x41

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082034


// 12. Skip creating instructions during good defaults for PMA_DES_RSTPD

// 13. PMA_DES_RTL_EM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7D0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082038


// 14. PMA_SERDES_RTL_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10820C0


// 15. PMA_SER_DRV_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108209C


// 16. PMA_SER_TERM_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7300

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082090


// End   - PMA register settings from good defaults data.

// Begin - PMA register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1

// End   - PMA register settings from override file.


//
// UIC commands for SERDES (GPSS Quad) instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2
//    15 registers need to be updated.

// 1. PCS_L64_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x12

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x84010

// 2. PCS_LCLK_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x51E11

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x84058

// 3. PCS_LCLK_R1
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xF00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8405C

// 4. PCS_LOVR_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x44

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x84008

// 5. PCS_LPIP_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x58

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8400C

// 6. PCS_LRST_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x405

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x84068

// 7. PCS_PMA_CTRL_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x47

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x84088

// 8. PMA_DES_CDR_CTRL_3
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x50000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108400C

// 9. PMA_DES_DFE_CAL_BYPASS
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x200000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10840E0

// 10. PMA_DES_DFE_CTRL_2
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084024

// 11. PMA_DES_PKDET
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xAD

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084034

// 12. PMA_DES_RTL_LOCK_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108403C

// 13. PMA_DES_RXPLL_DIV
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x27D

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084040

// 14. PMA_SERDES_RTL_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10840C0

// 15. PMA_SER_DRV_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108409C

// Begin - PMA register settings from good defaults data for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2


// 1. PMA_DES_CDR_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5036F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108400C


// 2. PMA_DES_DFEEM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084014


// 3. PMA_DES_DFEEM_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6F00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084018


// 4. PMA_DES_DFE_CAL_BYPASS set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x213201

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10840E0


// 5. PMA_DES_DFE_CAL_CTRL_0 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xFF3F0715

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10840D0


// 6. PMA_DES_DFE_CAL_CTRL_1 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x10149FC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10840D4


// 7. PMA_DES_DFE_CAL_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x800010

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10840D8


// 8. PMA_DES_DFE_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000003

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084024


// 9. PMA_DES_EM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108402C


// 10. PMA_DES_IN_TERM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xB7

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084030


// 11. PMA_DES_PKDET set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x41

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084034


// 12. Skip creating instructions during good defaults for PMA_DES_RSTPD

// 13. PMA_DES_RTL_EM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7D0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084038


// 14. PMA_SERDES_RTL_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10840C0


// 15. PMA_SER_DRV_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108409C


// 16. PMA_SER_TERM_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7300

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084090


// End   - PMA register settings from good defaults data.

// Begin - PMA register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2

// End   - PMA register settings from override file.


//
// UIC commands for SERDES (GPSS Quad) instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3
//    15 registers need to be updated.

// 1. PCS_L64_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x12

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x88010

// 2. PCS_LCLK_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x51E11

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x88058

// 3. PCS_LCLK_R1
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xF00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8805C

// 4. PCS_LOVR_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x44

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x88008

// 5. PCS_LPIP_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x58

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8800C

// 6. PCS_LRST_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x405

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x88068

// 7. PCS_PMA_CTRL_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x47

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x88088

// 8. PMA_DES_CDR_CTRL_3
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x50000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108800C

// 9. PMA_DES_DFE_CAL_BYPASS
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x200000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10880E0

// 10. PMA_DES_DFE_CTRL_2
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088024

// 11. PMA_DES_PKDET
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xAD

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088034

// 12. PMA_DES_RTL_LOCK_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108803C

// 13. PMA_DES_RXPLL_DIV
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x27D

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088040

// 14. PMA_SERDES_RTL_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10880C0

// 15. PMA_SER_DRV_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108809C

// Begin - PMA register settings from good defaults data for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3


// 1. PMA_DES_CDR_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5036F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108800C


// 2. PMA_DES_DFEEM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088014


// 3. PMA_DES_DFEEM_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6F00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088018


// 4. PMA_DES_DFE_CAL_BYPASS set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x213201

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10880E0


// 5. PMA_DES_DFE_CAL_CTRL_0 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xFF3F0715

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10880D0


// 6. PMA_DES_DFE_CAL_CTRL_1 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x10149FC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10880D4


// 7. PMA_DES_DFE_CAL_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x800010

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10880D8


// 8. PMA_DES_DFE_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000003

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088024


// 9. PMA_DES_EM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108802C


// 10. PMA_DES_IN_TERM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xB7

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088030


// 11. PMA_DES_PKDET set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x41

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088034


// 12. Skip creating instructions during good defaults for PMA_DES_RSTPD

// 13. PMA_DES_RTL_EM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7D0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088038


// 14. PMA_SERDES_RTL_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10880C0


// 15. PMA_SER_DRV_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108809C


// 16. PMA_SER_TERM_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7300

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088090


// End   - PMA register settings from good defaults data.

// Begin - PMA register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3

// End   - PMA register settings from override file.


//
// UIC commands for SERDES (GPSS Quad) instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0
//    15 registers need to be updated.

// 1. PCS_L64_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x12

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x81010

// 2. PCS_LCLK_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x51E11

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x81058

// 3. PCS_LCLK_R1
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xF00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8105C

// 4. PCS_LOVR_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x44

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x81008

// 5. PCS_LPIP_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x58

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8100C

// 6. PCS_LRST_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x405

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x81068

// 7. PCS_PMA_CTRL_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x47

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x81088

// 8. PMA_DES_CDR_CTRL_3
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x50000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108100C

// 9. PMA_DES_DFE_CAL_BYPASS
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x200000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10810E0

// 10. PMA_DES_DFE_CTRL_2
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081024

// 11. PMA_DES_PKDET
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xAD

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081034

// 12. PMA_DES_RTL_LOCK_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108103C

// 13. PMA_DES_RXPLL_DIV
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x27D

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081040

// 14. PMA_SERDES_RTL_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10810C0

// 15. PMA_SER_DRV_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108109C

// Begin - PMA register settings from good defaults data for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0


// 1. PMA_DES_CDR_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5036F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108100C


// 2. PMA_DES_DFEEM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081014


// 3. PMA_DES_DFEEM_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6F00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081018


// 4. PMA_DES_DFE_CAL_BYPASS set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x213201

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10810E0


// 5. PMA_DES_DFE_CAL_CTRL_0 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xFF3F0715

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10810D0


// 6. PMA_DES_DFE_CAL_CTRL_1 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x10149FC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10810D4


// 7. PMA_DES_DFE_CAL_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x800010

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10810D8


// 8. PMA_DES_DFE_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000003

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081024


// 9. PMA_DES_EM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108102C


// 10. PMA_DES_IN_TERM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xB7

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081030


// 11. PMA_DES_PKDET set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x41

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081034


// 12. Skip creating instructions during good defaults for PMA_DES_RSTPD

// 13. PMA_DES_RTL_EM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7D0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081038


// 14. PMA_SERDES_RTL_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x10810C0


// 15. PMA_SER_DRV_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108109C


// 16. PMA_SER_TERM_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7300

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081090


// End   - PMA register settings from good defaults data.

// Begin - PMA register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0

// End   - PMA register settings from override file.


//
// UIC commands for SERDES (GPSS Quad) instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1
//    15 registers need to be updated.

// 1. PCS_L64_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x12

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x202010

// 2. PCS_LCLK_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x51E11

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x202058

// 3. PCS_LCLK_R1
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xF00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x20205C

// 4. PCS_LOVR_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x44

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x202008

// 5. PCS_LPIP_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x58

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x20200C

// 6. PCS_LRST_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x405

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x202068

// 7. PCS_PMA_CTRL_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x47

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x202088

// 8. PMA_DES_CDR_CTRL_3
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x50000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120200C

// 9. PMA_DES_DFE_CAL_BYPASS
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x200000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12020E0

// 10. PMA_DES_DFE_CTRL_2
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202024

// 11. PMA_DES_PKDET
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xAD

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202034

// 12. PMA_DES_RTL_LOCK_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120203C

// 13. PMA_DES_RXPLL_DIV
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x27D

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202040

// 14. PMA_SERDES_RTL_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12020C0

// 15. PMA_SER_DRV_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120209C

// Begin - PMA register settings from good defaults data for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1


// 1. PMA_DES_CDR_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5036F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120200C


// 2. PMA_DES_DFEEM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202014


// 3. PMA_DES_DFEEM_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6F00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202018


// 4. PMA_DES_DFE_CAL_BYPASS set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x213201

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12020E0


// 5. PMA_DES_DFE_CAL_CTRL_0 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xFF3F0715

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12020D0


// 6. PMA_DES_DFE_CAL_CTRL_1 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x10149FC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12020D4


// 7. PMA_DES_DFE_CAL_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x800010

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12020D8


// 8. PMA_DES_DFE_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000003

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202024


// 9. PMA_DES_EM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120202C


// 10. PMA_DES_IN_TERM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xB7

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202030


// 11. PMA_DES_PKDET set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x41

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202034


// 12. Skip creating instructions during good defaults for PMA_DES_RSTPD

// 13. PMA_DES_RTL_EM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7D0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202038


// 14. PMA_SERDES_RTL_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12020C0


// 15. PMA_SER_DRV_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120209C


// 16. PMA_SER_TERM_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7300

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202090


// End   - PMA register settings from good defaults data.

// Begin - PMA register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1

// End   - PMA register settings from override file.


//
// UIC commands for SERDES (GPSS Quad) instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0
//    15 registers need to be updated.

// 1. PCS_L64_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x12

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x201010

// 2. PCS_LCLK_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x51E11

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x201058

// 3. PCS_LCLK_R1
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xF00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x20105C

// 4. PCS_LOVR_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x44

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x201008

// 5. PCS_LPIP_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x58

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x20100C

// 6. PCS_LRST_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x405

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x201068

// 7. PCS_PMA_CTRL_R0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x47

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x201088

// 8. PMA_DES_CDR_CTRL_3
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x50000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120100C

// 9. PMA_DES_DFE_CAL_BYPASS
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x200000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12010E0

// 10. PMA_DES_DFE_CTRL_2
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201024

// 11. PMA_DES_PKDET
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xAD

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201034

// 12. PMA_DES_RTL_LOCK_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120103C

// 13. PMA_DES_RXPLL_DIV
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x27D

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201040

// 14. PMA_SERDES_RTL_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12010C0

// 15. PMA_SER_DRV_CTRL
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120109C

// Begin - PMA register settings from good defaults data for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0


// 1. PMA_DES_CDR_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5036F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120100C


// 2. PMA_DES_DFEEM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201014


// 3. PMA_DES_DFEEM_CTRL_3 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x6F00

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201018


// 4. PMA_DES_DFE_CAL_BYPASS set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x213201

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12010E0


// 5. PMA_DES_DFE_CAL_CTRL_0 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xFF3F0715

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12010D0


// 6. PMA_DES_DFE_CAL_CTRL_1 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x10149FC

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12010D4


// 7. PMA_DES_DFE_CAL_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x800010

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12010D8


// 8. PMA_DES_DFE_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x5000003

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201024


// 9. PMA_DES_EM_CTRL_2 set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120102C


// 10. PMA_DES_IN_TERM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0xB7

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201030


// 11. PMA_DES_PKDET set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x41

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201034


// 12. Skip creating instructions during good defaults for PMA_DES_RSTPD

// 13. PMA_DES_RTL_EM set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7D0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201038


// 14. PMA_SERDES_RTL_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x12010C0


// 15. PMA_SER_DRV_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x11000000

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120109C


// 16. PMA_SER_TERM_CTRL set from UIC Good Default.
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x7300

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201090


// End   - PMA register settings from good defaults data.

// Begin - PMA register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0

// End   - PMA register settings from override file.

// Begin - PCS and other register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1

// End   - PCS and other register settings from override file.

// Begin - PCS and other register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2

// End   - PCS and other register settings from override file.

// Begin - PCS and other register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3

// End   - PCS and other register settings from override file.

// Begin - PCS and other register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0

// End   - PCS and other register settings from override file.

// Begin - PCS and other register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1

// End   - PCS and other register settings from override file.

// Begin - PCS and other register settings from override file for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0

// End   - PCS and other register settings from override file.


// Begin - PMA SOFT reset de-assertion...

//       - (GPSS1)

// PMA_CMN_SOFT_RESET_PERIPH( LANE_GPSS1_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1090000


//       - (GPSS3)

// PMA_CMN_SOFT_RESET_PERIPH( LANE_GPSS3_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1210000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS1_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1082000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS1_2 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1084000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS1_3 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1088000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS1_0 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1081000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS3_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1202000


// PMA_SOFT_RESET_PERIPH( LANE_GPSS3_0 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1201000


// End   - PMA SOFT reset de-assertion.

// Begin - PCS SOFT reset de-assertion...

//       - (GPSS1)

// PCSCMN_SOFT_RESET_PERIPH( LANE_GPSS1_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x90000


//       - (GPSS3)

// PCSCMN_SOFT_RESET_PERIPH( LANE_GPSS3_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x210000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS1_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x82000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS1_2 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x84000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS1_3 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x88000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS1_0 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x81000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS3_1 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x202000


// PCS_SOFT_RESET_PERIPH( LANE_GPSS3_0 )
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x0

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x201000


// End   - PCS SOFT reset de-assertion.

// Begin - Enable Input Buffers 

// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108204C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108404C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108804C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108104C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120204C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120104C


// End   - Enable Input Buffers 

// Begin - Internal PLL (used in design) PowerUp

// End   - Internal PLL (used in design) PowerUp

// Begin - Deserializer PowerUp

// PMA_DES_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3E

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108204C


// PMA_DES_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3E

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108404C


// PMA_DES_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3E

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108804C


// PMA_DES_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3E

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108104C


// PMA_DES_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3E

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120204C


// PMA_DES_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3E

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120104C


// End   - Deserializer PowerUp

// Begin - Serializer PowerUp

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1

//    Transceiver in 'Rx only' mode - Serializer will not be PoweredUp

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2

//    Transceiver in 'Rx only' mode - Serializer will not be PoweredUp

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3

//    Transceiver in 'Rx only' mode - Serializer will not be PoweredUp

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0

//    Transceiver in 'Rx only' mode - Serializer will not be PoweredUp

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1

//    Transceiver in 'Rx only' mode - Serializer will not be PoweredUp

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0

//    Transceiver in 'Rx only' mode - Serializer will not be PoweredUp

// End   - Serializer PowerUp

// Wait Instruction - 1 uSecs was not added.


// Found Fabric REFCLK source for Rx only instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1

// Found Fabric REFCLK source for Rx only instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2

// Found Fabric REFCLK source for Rx only instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3

// Found Fabric REFCLK source for Rx only instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0

// Found Fabric REFCLK source for Rx only instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1

// Found Fabric REFCLK source for Rx only instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0

// Begin - PLL (instantiated for Rx only lane) reset de-assertion ...

// De-Assert reset for QUADPLL QUADPLL_GPSS1_I for Rx only instance - REFCLK source MICROCHIP_AUTO_INST_RXONLY_QUADPLL_GPSS1_I
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x00860010

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1090008


// De-Assert reset for QUADPLL QUADPLL_GPSS3_I for Rx only instance - REFCLK source MICROCHIP_AUTO_INST_RXONLY_QUADPLL_GPSS3_I
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x00860010

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x1210008


// End - PLL (instantiated for Rx only lane) reset de-assertion ...

// Begin - Internal PLL (used in design) Reset De-Assertion

// End   - Internal PLL (used in design) Reset De-Assertion

// Begin - Deserializer Reset De-Assertion

// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3C

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108204C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3C

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108404C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3C

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108804C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3C

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x108104C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3C

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120204C


// PMA_DES_RSTPD
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x3C

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x120104C


// End   - Deserializer Reset De-Assertion

// Begin - Serializer Reset De-Assertion

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1

//    Transceiver in 'Rx only' mode - Serializer will not be De-Asserted

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2

//    Transceiver in 'Rx only' mode - Serializer will not be De-Asserted

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3

//    Transceiver in 'Rx only' mode - Serializer will not be De-Asserted

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0

//    Transceiver in 'Rx only' mode - Serializer will not be De-Asserted

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1

//    Transceiver in 'Rx only' mode - Serializer will not be De-Asserted

// PMA_SER_RSTPD for instance Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0

//    Transceiver in 'Rx only' mode - Serializer will not be De-Asserted

// End   - Serializer Reset De-Assertion

// Begin - Enable Fabric Resets

// PCS_PMA_CTRL_R0 Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x303037F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x82088


// PCS_LRST_OPT Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8206C


// PCS_PMA_CTRL_R0 Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x303037F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x84088


// PCS_LRST_OPT Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8406C


// PCS_PMA_CTRL_R0 Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x303037F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x88088


// PCS_LRST_OPT Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8806C


// PCS_PMA_CTRL_R0 Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x303037F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x81088


// PCS_LRST_OPT Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x8106C


// PCS_PMA_CTRL_R0 Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x303037F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x202088


// PCS_LRST_OPT Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x20206C


// PCS_PMA_CTRL_R0 Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x303037F

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x201088


// PCS_LRST_OPT Reset De-Assertion
BITWISE_LOAD DEST_ACC_ID-0x2
		DATA-0x2

STORE BUS_ID-0x0 XFER_SIZE-0x2 ACC_ID-0x2
		ADDRESS-0x20106C


// End   - Enable Fabric Resets

// Wait Instruction - 1 uSecs was not added.

// XCVR_INIT_DONE.
BITWISE_LOAD DEST_ACC_ID-0x0
		DATA-0x11

STORE BUS_ID-0x2 XFER_SIZE-0x2 ACC_ID-0x0
		ADDRESS-0x0


// 540 instructions before XCVR_INIT_DONE.

// Wait Instruction - 2 uSecs
WAIT MICRO_SECONDS-0x0000002

END
