#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  switch ((WaveGetLaneIndex() % 4)) {
  case 0: {
      if ((WaveGetLaneIndex() < 8)) {
        result = (result + WaveActiveSum(1));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (9 << 6);
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      break;
    }
  case 1: {
      if (((WaveGetLaneIndex() % 2) == 0)) {
        result = (result + WaveActiveSum(2));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (18 << 6);
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      break;
    }
  case 2: {
      if (true) {
        result = (result + WaveActiveSum(3));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (23 << 6);
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      break;
    }
  case 3: {
      uint counter0 = 0;
      while ((counter0 < 3)) {
        counter0 = (counter0 + 1);
        if (((WaveGetLaneIndex() & 1) == 1)) {
          result = (result + WaveActiveMin(WaveGetLaneIndex()));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = ((39 << 6) | (counter0 << 4));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
        if ((WaveGetLaneIndex() >= 40)) {
          if ((WaveGetLaneIndex() >= 33)) {
            result = (result + WaveActiveMin(result));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = ((49 << 6) | (counter0 << 4));
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
          if ((WaveGetLaneIndex() >= 41)) {
            result = (result + WaveActiveMax((WaveGetLaneIndex() + 5)));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = ((58 << 6) | (counter0 << 4));
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
        }
      }
      break;
    }
  default: {
      result = (result + WaveActiveSum(99));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = (62 << 6);
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
      break;
    }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 306
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [576, 17, 0, 576, 17, 0, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 1472, 1145324612, 1145324612, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2512, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2528, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 2544, 2290649224, 2290649224, 3152, 0, 2290649088, 3152, 0, 2290649088, 3152, 0, 2290649088, 3152, 0, 2290649088, 3152, 0, 2290649088, 3152, 0, 2290649088, 3168, 0, 2290649088, 3168, 0, 2290649088, 3168, 0, 2290649088, 3168, 0, 2290649088, 3168, 0, 2290649088, 3168, 0, 2290649088, 3184, 0, 2290649088, 3184, 0, 2290649088, 3184, 0, 2290649088, 3184, 0, 2290649088, 3184, 0, 2290649088, 3184, 0, 2290649088, 3728, 0, 2290649088, 3728, 0, 2290649088, 3728, 0, 2290649088, 3728, 0, 2290649088, 3728, 0, 2290649088, 3728, 0, 2290649088, 3744, 0, 2290649088, 3744, 0, 2290649088, 3744, 0, 2290649088, 3744, 0, 2290649088, 3744, 0, 2290649088, 3744, 0, 2290649088, 3760, 0, 2290649088, 3760, 0, 2290649088, 3760, 0, 2290649088, 3760, 0, 2290649088, 3760, 0, 2290649088, 3760, 0, 2290649088]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
