\doxysubsubsubsection{GPIO bit number for I/O setting in standby/shutdown mode}
\hypertarget{group__PWREx__GPIO__Bit__Number}{}\label{group__PWREx__GPIO__Bit__Number}\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_ga1fa6087f4fa74f3b65462710a0e959ca}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+0}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga511b67a6d2a4745e92351a619b4aaa97}{PWR\+\_\+\+PUCRB\+\_\+\+PB0}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_gaf2023d0967581927b0859e13d1a299f0}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4868b26376c5ce38025c617d9a45a81}{PWR\+\_\+\+PUCRB\+\_\+\+PB1}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_ga96bbf59d35b1db690af6a5dc68544740}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ee1eaf52a2e5d28819edc4c0de2e2bd}{PWR\+\_\+\+PUCRB\+\_\+\+PB2}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_gaa656ee12dbb621b2263a8a4573725975}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90577c39614de0671db781f5168a2086}{PWR\+\_\+\+PUCRB\+\_\+\+PB3}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_ga46c681a84ba69e0ec01eb1989f4aa655}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ffa2061e37dad37437f5cb47be294a6}{PWR\+\_\+\+PUCRB\+\_\+\+PB4}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_ga72b3082415af11419cc44cbc93a686fa}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9178627a0718dfff48a9adf6bc0f963b}{PWR\+\_\+\+PUCRB\+\_\+\+PB5}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_gad62d178535498ea4cebdfbcb55138a98}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdeb9e492aedae104ed536c66f8603db}{PWR\+\_\+\+PUCRB\+\_\+\+PB6}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_ga6dd617d5f95dd04ab5aa28833ccf38e6}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga263cdba9a8ee852bb343a38ebab11833}{PWR\+\_\+\+PUCRB\+\_\+\+PB7}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_gae1a99549c3ee84422febc7c0f89c1439}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga325bd47d4e80182dd0d4df86de234f08}{PWR\+\_\+\+PUCRB\+\_\+\+PB8}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_gafa5d2bc0805d660550ef54dd2f4dd60b}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+9}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd07d527d46866c35a88f22f54f984b0}{PWR\+\_\+\+PUCRB\+\_\+\+PB9}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_gad6dec1b7d168b59c1701e3dc01abfec4}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+10}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0656dd1959661573b20a5db7ac20708}{PWR\+\_\+\+PUCRB\+\_\+\+PB10}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_ga652acbecfc801fe6e6e32b23abaad253}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+11}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7891d31a8e1a142f7b0fa18bda9e959}{PWR\+\_\+\+PUCRB\+\_\+\+PB11}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_ga7b9a90b33ac29fe6b89aa2faf1442316}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+12}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bc4091b0e1fbab30f23af34741e3173}{PWR\+\_\+\+PUCRB\+\_\+\+PB12}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_ga18b050531d8313a5c33100662cc7dfd8}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+13}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b1ef48ac1593f33850cd9bf05343b3}{PWR\+\_\+\+PUCRB\+\_\+\+PB13}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_gad479628a265d0bfcaaf854a53eefd4bf}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+14}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1da678c53f34c77f39409eda53f793e2}{PWR\+\_\+\+PDCRB\+\_\+\+PB14}}
\item 
\#define \mbox{\hyperlink{group__PWREx__GPIO__Bit__Number_gac6c1915f32e6234822682795bc691e68}{PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+15}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a82158bc0e841126c7cf09e466d11ba}{PWR\+\_\+\+PUCRB\+\_\+\+PB15}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__PWREx__GPIO__Bit__Number_ga1fa6087f4fa74f3b65462710a0e959ca}\label{group__PWREx__GPIO__Bit__Number_ga1fa6087f4fa74f3b65462710a0e959ca} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_0@{PWR\_GPIO\_BIT\_0}}
\index{PWR\_GPIO\_BIT\_0@{PWR\_GPIO\_BIT\_0}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_0}{PWR\_GPIO\_BIT\_0}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+0~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga511b67a6d2a4745e92351a619b4aaa97}{PWR\+\_\+\+PUCRB\+\_\+\+PB0}}}

GPIO port I/O pin 0 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00191}{191}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_gaf2023d0967581927b0859e13d1a299f0}\label{group__PWREx__GPIO__Bit__Number_gaf2023d0967581927b0859e13d1a299f0} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_1@{PWR\_GPIO\_BIT\_1}}
\index{PWR\_GPIO\_BIT\_1@{PWR\_GPIO\_BIT\_1}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_1}{PWR\_GPIO\_BIT\_1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4868b26376c5ce38025c617d9a45a81}{PWR\+\_\+\+PUCRB\+\_\+\+PB1}}}

GPIO port I/O pin 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00192}{192}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_gad6dec1b7d168b59c1701e3dc01abfec4}\label{group__PWREx__GPIO__Bit__Number_gad6dec1b7d168b59c1701e3dc01abfec4} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_10@{PWR\_GPIO\_BIT\_10}}
\index{PWR\_GPIO\_BIT\_10@{PWR\_GPIO\_BIT\_10}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_10}{PWR\_GPIO\_BIT\_10}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+10~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0656dd1959661573b20a5db7ac20708}{PWR\+\_\+\+PUCRB\+\_\+\+PB10}}}

GPIO port I/O pin 10 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00201}{201}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_ga652acbecfc801fe6e6e32b23abaad253}\label{group__PWREx__GPIO__Bit__Number_ga652acbecfc801fe6e6e32b23abaad253} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_11@{PWR\_GPIO\_BIT\_11}}
\index{PWR\_GPIO\_BIT\_11@{PWR\_GPIO\_BIT\_11}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_11}{PWR\_GPIO\_BIT\_11}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+11~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7891d31a8e1a142f7b0fa18bda9e959}{PWR\+\_\+\+PUCRB\+\_\+\+PB11}}}

GPIO port I/O pin 11 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00202}{202}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_ga7b9a90b33ac29fe6b89aa2faf1442316}\label{group__PWREx__GPIO__Bit__Number_ga7b9a90b33ac29fe6b89aa2faf1442316} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_12@{PWR\_GPIO\_BIT\_12}}
\index{PWR\_GPIO\_BIT\_12@{PWR\_GPIO\_BIT\_12}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_12}{PWR\_GPIO\_BIT\_12}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+12~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bc4091b0e1fbab30f23af34741e3173}{PWR\+\_\+\+PUCRB\+\_\+\+PB12}}}

GPIO port I/O pin 12 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00203}{203}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_ga18b050531d8313a5c33100662cc7dfd8}\label{group__PWREx__GPIO__Bit__Number_ga18b050531d8313a5c33100662cc7dfd8} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_13@{PWR\_GPIO\_BIT\_13}}
\index{PWR\_GPIO\_BIT\_13@{PWR\_GPIO\_BIT\_13}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_13}{PWR\_GPIO\_BIT\_13}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+13~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b1ef48ac1593f33850cd9bf05343b3}{PWR\+\_\+\+PUCRB\+\_\+\+PB13}}}

GPIO port I/O pin 14 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00204}{204}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_gad479628a265d0bfcaaf854a53eefd4bf}\label{group__PWREx__GPIO__Bit__Number_gad479628a265d0bfcaaf854a53eefd4bf} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_14@{PWR\_GPIO\_BIT\_14}}
\index{PWR\_GPIO\_BIT\_14@{PWR\_GPIO\_BIT\_14}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_14}{PWR\_GPIO\_BIT\_14}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+14~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1da678c53f34c77f39409eda53f793e2}{PWR\+\_\+\+PDCRB\+\_\+\+PB14}}}

GPIO port I/O pin 14 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00205}{205}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_gac6c1915f32e6234822682795bc691e68}\label{group__PWREx__GPIO__Bit__Number_gac6c1915f32e6234822682795bc691e68} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_15@{PWR\_GPIO\_BIT\_15}}
\index{PWR\_GPIO\_BIT\_15@{PWR\_GPIO\_BIT\_15}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_15}{PWR\_GPIO\_BIT\_15}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+15~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a82158bc0e841126c7cf09e466d11ba}{PWR\+\_\+\+PUCRB\+\_\+\+PB15}}}

GPIO port I/O pin 15 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00206}{206}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_ga96bbf59d35b1db690af6a5dc68544740}\label{group__PWREx__GPIO__Bit__Number_ga96bbf59d35b1db690af6a5dc68544740} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_2@{PWR\_GPIO\_BIT\_2}}
\index{PWR\_GPIO\_BIT\_2@{PWR\_GPIO\_BIT\_2}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_2}{PWR\_GPIO\_BIT\_2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ee1eaf52a2e5d28819edc4c0de2e2bd}{PWR\+\_\+\+PUCRB\+\_\+\+PB2}}}

GPIO port I/O pin 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00193}{193}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_gaa656ee12dbb621b2263a8a4573725975}\label{group__PWREx__GPIO__Bit__Number_gaa656ee12dbb621b2263a8a4573725975} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_3@{PWR\_GPIO\_BIT\_3}}
\index{PWR\_GPIO\_BIT\_3@{PWR\_GPIO\_BIT\_3}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_3}{PWR\_GPIO\_BIT\_3}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+3~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90577c39614de0671db781f5168a2086}{PWR\+\_\+\+PUCRB\+\_\+\+PB3}}}

GPIO port I/O pin 3 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00194}{194}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_ga46c681a84ba69e0ec01eb1989f4aa655}\label{group__PWREx__GPIO__Bit__Number_ga46c681a84ba69e0ec01eb1989f4aa655} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_4@{PWR\_GPIO\_BIT\_4}}
\index{PWR\_GPIO\_BIT\_4@{PWR\_GPIO\_BIT\_4}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_4}{PWR\_GPIO\_BIT\_4}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+4~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ffa2061e37dad37437f5cb47be294a6}{PWR\+\_\+\+PUCRB\+\_\+\+PB4}}}

GPIO port I/O pin 4 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00195}{195}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_ga72b3082415af11419cc44cbc93a686fa}\label{group__PWREx__GPIO__Bit__Number_ga72b3082415af11419cc44cbc93a686fa} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_5@{PWR\_GPIO\_BIT\_5}}
\index{PWR\_GPIO\_BIT\_5@{PWR\_GPIO\_BIT\_5}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_5}{PWR\_GPIO\_BIT\_5}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+5~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9178627a0718dfff48a9adf6bc0f963b}{PWR\+\_\+\+PUCRB\+\_\+\+PB5}}}

GPIO port I/O pin 5 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00196}{196}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_gad62d178535498ea4cebdfbcb55138a98}\label{group__PWREx__GPIO__Bit__Number_gad62d178535498ea4cebdfbcb55138a98} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_6@{PWR\_GPIO\_BIT\_6}}
\index{PWR\_GPIO\_BIT\_6@{PWR\_GPIO\_BIT\_6}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_6}{PWR\_GPIO\_BIT\_6}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+6~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdeb9e492aedae104ed536c66f8603db}{PWR\+\_\+\+PUCRB\+\_\+\+PB6}}}

GPIO port I/O pin 6 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00197}{197}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_ga6dd617d5f95dd04ab5aa28833ccf38e6}\label{group__PWREx__GPIO__Bit__Number_ga6dd617d5f95dd04ab5aa28833ccf38e6} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_7@{PWR\_GPIO\_BIT\_7}}
\index{PWR\_GPIO\_BIT\_7@{PWR\_GPIO\_BIT\_7}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_7}{PWR\_GPIO\_BIT\_7}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+7~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga263cdba9a8ee852bb343a38ebab11833}{PWR\+\_\+\+PUCRB\+\_\+\+PB7}}}

GPIO port I/O pin 7 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00198}{198}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_gae1a99549c3ee84422febc7c0f89c1439}\label{group__PWREx__GPIO__Bit__Number_gae1a99549c3ee84422febc7c0f89c1439} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_8@{PWR\_GPIO\_BIT\_8}}
\index{PWR\_GPIO\_BIT\_8@{PWR\_GPIO\_BIT\_8}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_8}{PWR\_GPIO\_BIT\_8}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+8~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga325bd47d4e80182dd0d4df86de234f08}{PWR\+\_\+\+PUCRB\+\_\+\+PB8}}}

GPIO port I/O pin 8 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00199}{199}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__GPIO__Bit__Number_gafa5d2bc0805d660550ef54dd2f4dd60b}\label{group__PWREx__GPIO__Bit__Number_gafa5d2bc0805d660550ef54dd2f4dd60b} 
\index{GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}!PWR\_GPIO\_BIT\_9@{PWR\_GPIO\_BIT\_9}}
\index{PWR\_GPIO\_BIT\_9@{PWR\_GPIO\_BIT\_9}!GPIO bit number for I/O setting in standby/shutdown mode@{GPIO bit number for I/O setting in standby/shutdown mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_BIT\_9}{PWR\_GPIO\_BIT\_9}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+9~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd07d527d46866c35a88f22f54f984b0}{PWR\+\_\+\+PUCRB\+\_\+\+PB9}}}

GPIO port I/O pin 9 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00200}{200}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

