$comment
	File created using the following command:
		vcd file computer.msim.vcd -direction
$end
$date
	Thu Apr 01 17:35:05 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module computer_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 8 " port_in_00 [7:0] $end
$var reg 8 # port_in_01 [7:0] $end
$var reg 8 $ port_in_02 [7:0] $end
$var reg 1 % reset $end
$var wire 1 & port_out_00 [7] $end
$var wire 1 ' port_out_00 [6] $end
$var wire 1 ( port_out_00 [5] $end
$var wire 1 ) port_out_00 [4] $end
$var wire 1 * port_out_00 [3] $end
$var wire 1 + port_out_00 [2] $end
$var wire 1 , port_out_00 [1] $end
$var wire 1 - port_out_00 [0] $end
$var wire 1 . port_out_01 [7] $end
$var wire 1 / port_out_01 [6] $end
$var wire 1 0 port_out_01 [5] $end
$var wire 1 1 port_out_01 [4] $end
$var wire 1 2 port_out_01 [3] $end
$var wire 1 3 port_out_01 [2] $end
$var wire 1 4 port_out_01 [1] $end
$var wire 1 5 port_out_01 [0] $end
$var wire 1 6 port_out_02 [7] $end
$var wire 1 7 port_out_02 [6] $end
$var wire 1 8 port_out_02 [5] $end
$var wire 1 9 port_out_02 [4] $end
$var wire 1 : port_out_02 [3] $end
$var wire 1 ; port_out_02 [2] $end
$var wire 1 < port_out_02 [1] $end
$var wire 1 = port_out_02 [0] $end
$var wire 1 > sampler $end
$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var tri1 1 B devclrn $end
$var tri1 1 C devpor $end
$var tri1 1 D devoe $end
$var wire 1 E port_in_00[0]~input_o $end
$var wire 1 F port_in_00[1]~input_o $end
$var wire 1 G port_in_00[2]~input_o $end
$var wire 1 H port_in_00[3]~input_o $end
$var wire 1 I port_in_00[4]~input_o $end
$var wire 1 J port_in_00[5]~input_o $end
$var wire 1 K port_in_00[6]~input_o $end
$var wire 1 L port_in_00[7]~input_o $end
$var wire 1 M port_in_01[0]~input_o $end
$var wire 1 N port_in_01[1]~input_o $end
$var wire 1 O port_in_01[2]~input_o $end
$var wire 1 P port_in_01[3]~input_o $end
$var wire 1 Q port_in_01[4]~input_o $end
$var wire 1 R port_in_01[5]~input_o $end
$var wire 1 S port_in_01[6]~input_o $end
$var wire 1 T port_in_01[7]~input_o $end
$var wire 1 U port_in_02[0]~input_o $end
$var wire 1 V port_in_02[1]~input_o $end
$var wire 1 W port_in_02[2]~input_o $end
$var wire 1 X port_in_02[3]~input_o $end
$var wire 1 Y port_in_02[4]~input_o $end
$var wire 1 Z port_in_02[5]~input_o $end
$var wire 1 [ port_in_02[6]~input_o $end
$var wire 1 \ port_in_02[7]~input_o $end
$var wire 1 ] clock~input_o $end
$var wire 1 ^ reset~input_o $end
$var wire 1 _ port_out_00[0]~output_o $end
$var wire 1 ` port_out_00[1]~output_o $end
$var wire 1 a port_out_00[2]~output_o $end
$var wire 1 b port_out_00[3]~output_o $end
$var wire 1 c port_out_00[4]~output_o $end
$var wire 1 d port_out_00[5]~output_o $end
$var wire 1 e port_out_00[6]~output_o $end
$var wire 1 f port_out_00[7]~output_o $end
$var wire 1 g port_out_01[0]~output_o $end
$var wire 1 h port_out_01[1]~output_o $end
$var wire 1 i port_out_01[2]~output_o $end
$var wire 1 j port_out_01[3]~output_o $end
$var wire 1 k port_out_01[4]~output_o $end
$var wire 1 l port_out_01[5]~output_o $end
$var wire 1 m port_out_01[6]~output_o $end
$var wire 1 n port_out_01[7]~output_o $end
$var wire 1 o port_out_02[0]~output_o $end
$var wire 1 p port_out_02[1]~output_o $end
$var wire 1 q port_out_02[2]~output_o $end
$var wire 1 r port_out_02[3]~output_o $end
$var wire 1 s port_out_02[4]~output_o $end
$var wire 1 t port_out_02[5]~output_o $end
$var wire 1 u port_out_02[6]~output_o $end
$var wire 1 v port_out_02[7]~output_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b11110000 "
b0 #
b0 $
1%
0-
0,
0+
0*
0)
0(
0'
0&
05
04
03
02
01
00
0/
0.
0=
0<
0;
0:
09
08
07
06
x>
0?
1@
xA
1B
1C
1D
0E
0F
0G
0H
1I
1J
1K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
$end
#10000
1!
0%
1]
0^
0>
#20000
1%
1^
1>
#40000
0!
0%
0]
0^
0>
#50000
1!
1]
1>
#110000
0!
0]
0>
#120000
1!
1]
1>
#130000
1%
0!
1^
0]
0>
#140000
0%
0^
1>
#150000
1!
1%
1]
1^
0>
#160000
b11110001 "
0%
1E
0^
1>
#180000
0!
1%
0]
1^
0>
#190000
1!
1]
1>
#210000
0%
0^
0>
#220000
1%
1^
1>
#240000
0!
0]
0>
#250000
0%
0^
1>
#260000
1!
1]
0>
#280000
1%
0!
1^
0]
1>
#290000
1!
1]
0>
#300000
0!
0]
1>
#320000
b11110011 "
b11110010 "
0E
1F
0>
#340000
0%
1!
0^
1]
1>
#360000
1%
0!
1^
0]
0>
#370000
1!
1]
1>
#380000
0%
0!
0^
0]
0>
#390000
1!
1]
1>
#400000
1%
1^
0>
#410000
0!
0]
1>
#420000
0%
1!
0^
1]
0>
#440000
1%
0!
1^
0]
1>
#480000
b11110011 "
1!
1E
1]
0>
#490000
0%
0^
1>
#500000
1%
1^
0>
#510000
0!
0%
0]
0^
1>
#520000
1!
1%
1]
1^
0>
#540000
0!
0]
1>
#560000
1!
1]
0>
#570000
0%
0!
0^
0]
1>
#590000
1!
1]
0>
#610000
1%
1^
1>
#640000
b11110111 "
b11110101 "
b11110100 "
0E
0F
1G
0>
#660000
0%
0^
1>
#670000
1%
1^
0>
#690000
0%
0^
1>
#700000
0!
1%
0]
1^
0>
#710000
1!
1]
1>
#730000
0%
0!
0^
0]
0>
#740000
1!
1]
1>
#750000
1%
0!
1^
0]
0>
#780000
0%
1!
0^
1]
1>
#790000
0!
0]
0>
#800000
b11110101 "
1!
1E
1]
1>
#810000
0!
0]
0>
#820000
1%
1^
1>
#830000
1!
0%
1]
0^
0>
#840000
0!
1%
0]
1^
1>
#850000
1!
0%
1]
0^
0>
#870000
1%
1^
1>
#880000
0!
0%
0]
0^
0>
#890000
1%
1^
1>
#900000
1!
0%
1]
0^
0>
#910000
0!
1%
0]
1^
1>
#920000
1!
1]
0>
#930000
0%
0!
0^
0]
1>
#940000
1%
1!
1^
1]
0>
#950000
0!
0]
1>
#960000
b11110111 "
b11110110 "
0%
1!
0E
1F
0^
1]
0>
#970000
0!
0]
1>
#980000
1%
1^
0>
#990000
1!
1]
1>
#1000000
