;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	SUB 20, @12
	ADD 270, 60
	CMP -0, -0
	SPL 754, <332
	SUB 100, 300
	CMP -0, -0
	SPL 0, <2
	ADD -1, <-20
	ADD 10, 30
	SPL @12, #200
	CMP @0, @2
	SUB @121, 106
	SUB 20, @12
	SUB #0, -0
	SPL 0, <332
	CMP 300, 90
	SUB @0, @2
	CMP 52, @10
	CMP 721, -6
	SLT <300, 94
	SPL 100, 302
	ADD #0, -33
	SUB 12, @10
	SPL @12, #401
	SPL 0, #2
	SPL @12, #401
	CMP <0, @2
	SUB <0, @2
	SUB <-30, 9
	SUB 20, @12
	SPL <121, 103
	SUB 20, @12
	MOV 52, @10
	ADD 10, 30
	MOV 52, @10
	SUB #210, @10
	SPL 750, <332
	JMP <121, 103
	JMP 12, <10
	SUB 100, 300
	SLT <305, @90
	ADD 10, 30
	ADD 10, 30
	SLT <300, 90
	SPL 0, <332
