// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FAST_t_opr (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rows,
        cols,
        gray_data_stream_0_s_dout,
        gray_data_stream_0_s_empty_n,
        gray_data_stream_0_s_read,
        mask_data_stream_0_s_din,
        mask_data_stream_0_s_full_n,
        mask_data_stream_0_s_write,
        threhold
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state24 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] rows;
input  [31:0] cols;
input  [7:0] gray_data_stream_0_s_dout;
input   gray_data_stream_0_s_empty_n;
output   gray_data_stream_0_s_read;
output  [7:0] mask_data_stream_0_s_din;
input   mask_data_stream_0_s_full_n;
output   mask_data_stream_0_s_write;
input  [31:0] threhold;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg gray_data_stream_0_s_read;
reg mask_data_stream_0_s_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gray_data_stream_0_s_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond4_i_i_reg_4507;
reg   [0:0] or_cond_i_i_reg_4516;
reg    mask_data_stream_0_s_blk_n;
reg    ap_enable_reg_pp0_iter20;
reg   [0:0] or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter19_or_cond4_i_i_reg_4561;
reg   [10:0] t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter1_t_V_3_reg_573;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op204_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_state17_pp0_stage0_iter14;
wire    ap_block_state18_pp0_stage0_iter15;
wire    ap_block_state19_pp0_stage0_iter16;
wire    ap_block_state20_pp0_stage0_iter17;
wire    ap_block_state21_pp0_stage0_iter18;
wire    ap_block_state22_pp0_stage0_iter19;
reg    ap_block_state23_pp0_stage0_iter20;
reg    ap_block_pp0_stage0_11001;
reg   [10:0] ap_reg_pp0_iter2_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter3_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter4_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter5_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter6_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter7_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter8_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter9_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter10_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter11_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter12_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter13_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter14_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter15_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter16_t_V_3_reg_573;
reg   [10:0] ap_reg_pp0_iter17_t_V_3_reg_573;
wire   [10:0] rows_2_fu_1310_p1;
reg    ap_block_state1;
wire   [10:0] cols_2_fu_1314_p1;
wire   [10:0] tmp_i_i_fu_1322_p2;
wire   [10:0] tmp_1_i_i_fu_1328_p2;
wire   [8:0] rhs_V_fu_1338_p1;
wire   [8:0] r_V_fu_1342_p2;
wire   [0:0] exitcond3_i_i_fu_1352_p2;
wire    ap_CS_fsm_state2;
wire   [10:0] i_V_fu_1357_p2;
reg   [10:0] i_V_reg_4483;
wire   [0:0] tmp_2_i_i_fu_1363_p2;
reg   [0:0] tmp_2_i_i_reg_4488;
wire   [0:0] or_cond1_i_i_fu_1374_p2;
reg   [0:0] or_cond1_i_i_reg_4493;
wire   [0:0] tmp_4_i_i_fu_1380_p2;
reg   [0:0] tmp_4_i_i_reg_4497;
wire   [0:0] icmp_fu_1396_p2;
reg   [0:0] icmp_reg_4502;
wire   [0:0] exitcond4_i_i_fu_1402_p2;
reg   [0:0] ap_reg_pp0_iter1_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter2_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter3_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter4_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter5_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter6_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter7_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter8_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter9_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter10_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter11_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter12_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter13_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter14_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter15_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter16_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter17_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter18_exitcond4_i_i_reg_4507;
reg   [0:0] ap_reg_pp0_iter19_exitcond4_i_i_reg_4507;
wire   [10:0] j_V_fu_1407_p2;
reg   [10:0] j_V_reg_4511;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i_i_fu_1418_p2;
reg   [0:0] ap_reg_pp0_iter1_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter2_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter3_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter4_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter5_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter6_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter7_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter8_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter9_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter10_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter11_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter12_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter13_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter14_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter15_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter16_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter17_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter18_or_cond_i_i_reg_4516;
reg   [0:0] ap_reg_pp0_iter19_or_cond_i_i_reg_4516;
reg   [10:0] k_buf_val_0_V_addr_reg_4521;
reg   [10:0] k_buf_val_1_V_addr_reg_4527;
reg   [10:0] k_buf_val_2_V_addr_reg_4533;
reg   [10:0] k_buf_val_3_V_addr_reg_4539;
reg   [10:0] k_buf_val_4_V_addr_reg_4545;
reg   [10:0] k_buf_val_5_V_addr_reg_4551;
wire   [0:0] tmp_12_i_i_fu_1439_p2;
reg   [0:0] tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter1_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter2_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter3_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter4_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter5_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter6_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter7_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter8_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter9_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter10_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter11_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter12_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter13_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter14_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter15_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter16_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter17_tmp_12_i_i_reg_4557;
reg   [0:0] ap_reg_pp0_iter18_tmp_12_i_i_reg_4557;
wire   [0:0] or_cond4_i_i_fu_1461_p2;
reg   [0:0] ap_reg_pp0_iter1_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter2_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter3_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter4_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter5_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter6_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter7_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter8_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter9_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter10_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter11_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter12_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter13_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter14_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter15_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter16_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter17_or_cond4_i_i_reg_4561;
reg   [0:0] ap_reg_pp0_iter18_or_cond4_i_i_reg_4561;
reg   [7:0] win_val_0_V_2_load_reg_4565;
reg   [7:0] win_val_1_V_1_load_reg_4570;
reg   [7:0] win_val_2_V_0_load_reg_4575;
reg   [7:0] win_val_3_V_0_load_reg_4580;
reg   [7:0] win_val_4_V_0_load_reg_4585;
reg   [7:0] win_val_5_V_1_load_reg_4590;
reg   [7:0] win_val_5_V_4_load_reg_4595;
reg   [7:0] win_val_6_V_2_load_reg_4600;
reg   [7:0] win_val_6_V_2_1_lo_reg_4605;
reg   [7:0] win_val_6_V_3_load_reg_4610;
wire   [8:0] lhs_V_i_i_fu_1840_p1;
reg   [8:0] lhs_V_i_i_reg_4615;
wire   [8:0] r_V_i_i_fu_1848_p2;
reg   [8:0] r_V_i_i_reg_4629;
reg   [8:0] ap_reg_pp0_iter3_r_V_i_i_reg_4629;
reg   [8:0] ap_reg_pp0_iter4_r_V_i_i_reg_4629;
reg   [8:0] ap_reg_pp0_iter5_r_V_i_i_reg_4629;
reg   [8:0] ap_reg_pp0_iter6_r_V_i_i_reg_4629;
reg   [8:0] ap_reg_pp0_iter7_r_V_i_i_reg_4629;
reg   [8:0] ap_reg_pp0_iter8_r_V_i_i_reg_4629;
reg   [8:0] ap_reg_pp0_iter9_r_V_i_i_reg_4629;
wire   [8:0] r_V_1_i_i_fu_1858_p2;
reg   [8:0] r_V_1_i_i_reg_4636;
reg   [8:0] ap_reg_pp0_iter3_r_V_1_i_i_reg_4636;
reg   [8:0] ap_reg_pp0_iter4_r_V_1_i_i_reg_4636;
reg   [8:0] ap_reg_pp0_iter5_r_V_1_i_i_reg_4636;
reg   [8:0] ap_reg_pp0_iter6_r_V_1_i_i_reg_4636;
wire   [8:0] r_V_2_i_i_fu_1868_p2;
reg   [8:0] r_V_2_i_i_reg_4643;
reg   [8:0] ap_reg_pp0_iter3_r_V_2_i_i_reg_4643;
reg   [8:0] ap_reg_pp0_iter4_r_V_2_i_i_reg_4643;
reg   [8:0] ap_reg_pp0_iter5_r_V_2_i_i_reg_4643;
reg   [8:0] ap_reg_pp0_iter6_r_V_2_i_i_reg_4643;
wire   [8:0] r_V_3_i_i_fu_1878_p2;
reg   [8:0] r_V_3_i_i_reg_4650;
reg   [8:0] ap_reg_pp0_iter3_r_V_3_i_i_reg_4650;
reg   [8:0] ap_reg_pp0_iter4_r_V_3_i_i_reg_4650;
reg   [8:0] ap_reg_pp0_iter5_r_V_3_i_i_reg_4650;
reg   [8:0] ap_reg_pp0_iter6_r_V_3_i_i_reg_4650;
wire   [8:0] r_V_4_i_i_fu_1888_p2;
reg   [8:0] r_V_4_i_i_reg_4657;
reg   [8:0] ap_reg_pp0_iter3_r_V_4_i_i_reg_4657;
reg   [8:0] ap_reg_pp0_iter4_r_V_4_i_i_reg_4657;
reg   [8:0] ap_reg_pp0_iter5_r_V_4_i_i_reg_4657;
reg   [8:0] ap_reg_pp0_iter6_r_V_4_i_i_reg_4657;
wire   [8:0] r_V_5_i_i_fu_1898_p2;
reg   [8:0] r_V_5_i_i_reg_4664;
reg   [8:0] ap_reg_pp0_iter3_r_V_5_i_i_reg_4664;
reg   [8:0] ap_reg_pp0_iter4_r_V_5_i_i_reg_4664;
reg   [8:0] ap_reg_pp0_iter5_r_V_5_i_i_reg_4664;
reg   [8:0] ap_reg_pp0_iter6_r_V_5_i_i_reg_4664;
wire   [8:0] r_V_6_i_i_fu_1907_p2;
reg   [8:0] r_V_6_i_i_reg_4671;
reg   [8:0] ap_reg_pp0_iter4_r_V_6_i_i_reg_4671;
reg   [8:0] ap_reg_pp0_iter5_r_V_6_i_i_reg_4671;
reg   [8:0] ap_reg_pp0_iter6_r_V_6_i_i_reg_4671;
wire   [1:0] flag_val_V_assign_lo_fu_1934_p3;
reg   [1:0] flag_val_V_assign_lo_reg_4676;
wire   [8:0] r_V_6_1_i_i_fu_1977_p2;
reg   [8:0] r_V_6_1_i_i_reg_4681;
reg   [8:0] ap_reg_pp0_iter4_r_V_6_1_i_i_reg_4681;
reg   [8:0] ap_reg_pp0_iter5_r_V_6_1_i_i_reg_4681;
reg   [8:0] ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681;
reg   [8:0] ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681;
wire   [1:0] flag_val_V_assign_lo_3_fu_2036_p3;
reg   [1:0] flag_val_V_assign_lo_3_reg_4686;
wire   [8:0] r_V_6_2_i_i_fu_2047_p2;
reg   [8:0] r_V_6_2_i_i_reg_4692;
reg   [8:0] ap_reg_pp0_iter4_r_V_6_2_i_i_reg_4692;
reg   [8:0] ap_reg_pp0_iter5_r_V_6_2_i_i_reg_4692;
reg   [8:0] ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692;
reg   [8:0] ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692;
wire   [8:0] r_V_6_3_i_i_fu_2085_p2;
reg   [8:0] r_V_6_3_i_i_reg_4699;
reg   [8:0] ap_reg_pp0_iter4_r_V_6_3_i_i_reg_4699;
reg   [8:0] ap_reg_pp0_iter5_r_V_6_3_i_i_reg_4699;
reg   [8:0] ap_reg_pp0_iter6_r_V_6_3_i_i_reg_4699;
reg   [8:0] ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699;
reg   [8:0] ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699;
wire   [8:0] r_V_6_4_i_i_fu_2123_p2;
reg   [8:0] r_V_6_4_i_i_reg_4706;
reg   [8:0] ap_reg_pp0_iter4_r_V_6_4_i_i_reg_4706;
reg   [8:0] ap_reg_pp0_iter5_r_V_6_4_i_i_reg_4706;
reg   [8:0] ap_reg_pp0_iter6_r_V_6_4_i_i_reg_4706;
reg   [8:0] ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706;
reg   [8:0] ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706;
wire   [8:0] r_V_6_5_i_i_fu_2161_p2;
reg   [8:0] r_V_6_5_i_i_reg_4713;
reg   [8:0] ap_reg_pp0_iter4_r_V_6_5_i_i_reg_4713;
reg   [8:0] ap_reg_pp0_iter5_r_V_6_5_i_i_reg_4713;
reg   [8:0] ap_reg_pp0_iter6_r_V_6_5_i_i_reg_4713;
reg   [8:0] ap_reg_pp0_iter7_r_V_6_5_i_i_reg_4713;
reg   [8:0] ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713;
reg   [8:0] ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713;
wire   [8:0] r_V_i_i_64_fu_2199_p2;
reg   [8:0] r_V_i_i_64_reg_4720;
reg   [8:0] ap_reg_pp0_iter4_r_V_i_i_64_reg_4720;
reg   [8:0] ap_reg_pp0_iter5_r_V_i_i_64_reg_4720;
reg   [8:0] ap_reg_pp0_iter6_r_V_i_i_64_reg_4720;
wire   [8:0] r_V_6_6_i_i_fu_2207_p2;
reg   [8:0] r_V_6_6_i_i_reg_4725;
reg   [8:0] ap_reg_pp0_iter4_r_V_6_6_i_i_reg_4725;
reg   [8:0] ap_reg_pp0_iter5_r_V_6_6_i_i_reg_4725;
reg   [8:0] ap_reg_pp0_iter6_r_V_6_6_i_i_reg_4725;
reg   [8:0] ap_reg_pp0_iter7_r_V_6_6_i_i_reg_4725;
reg   [8:0] ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725;
reg   [8:0] ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725;
wire   [8:0] r_V_8_i_i_fu_2247_p2;
reg   [8:0] r_V_8_i_i_reg_4732;
reg   [8:0] ap_reg_pp0_iter4_r_V_8_i_i_reg_4732;
reg   [8:0] ap_reg_pp0_iter5_r_V_8_i_i_reg_4732;
reg   [8:0] ap_reg_pp0_iter6_r_V_8_i_i_reg_4732;
wire   [8:0] r_V_6_7_i_i_fu_2255_p2;
reg   [8:0] r_V_6_7_i_i_reg_4737;
reg   [8:0] ap_reg_pp0_iter4_r_V_6_7_i_i_reg_4737;
reg   [8:0] ap_reg_pp0_iter5_r_V_6_7_i_i_reg_4737;
reg   [8:0] ap_reg_pp0_iter6_r_V_6_7_i_i_reg_4737;
reg   [8:0] ap_reg_pp0_iter7_r_V_6_7_i_i_reg_4737;
reg   [8:0] ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737;
reg   [8:0] ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737;
wire   [0:0] tmp_62_i_i_fu_2298_p2;
reg   [0:0] tmp_62_i_i_reg_4744;
wire   [0:0] or_cond5_i_i_fu_2304_p2;
reg   [0:0] or_cond5_i_i_reg_4749;
reg   [0:0] ap_reg_pp0_iter4_or_cond5_i_i_reg_4749;
reg   [0:0] ap_reg_pp0_iter5_or_cond5_i_i_reg_4749;
wire   [0:0] tmp_60_1_not_i_i_fu_2310_p2;
reg   [0:0] tmp_60_1_not_i_i_reg_4755;
reg   [0:0] ap_reg_pp0_iter4_tmp_60_1_not_i_i_reg_4755;
reg   [0:0] ap_reg_pp0_iter5_tmp_60_1_not_i_i_reg_4755;
wire   [0:0] tmp_62_1_i_i_fu_2316_p2;
reg   [0:0] tmp_62_1_i_i_reg_4760;
reg   [0:0] ap_reg_pp0_iter4_tmp_62_1_i_i_reg_4760;
reg   [0:0] ap_reg_pp0_iter5_tmp_62_1_i_i_reg_4760;
wire   [0:0] or_cond6_i_i_fu_2322_p2;
reg   [0:0] or_cond6_i_i_reg_4765;
reg   [0:0] ap_reg_pp0_iter4_or_cond6_i_i_reg_4765;
reg   [0:0] ap_reg_pp0_iter5_or_cond6_i_i_reg_4765;
wire   [0:0] tmp_60_2_not_i_i_fu_2328_p2;
reg   [0:0] tmp_60_2_not_i_i_reg_4770;
reg   [0:0] ap_reg_pp0_iter4_tmp_60_2_not_i_i_reg_4770;
reg   [0:0] ap_reg_pp0_iter5_tmp_60_2_not_i_i_reg_4770;
wire   [0:0] tmp_62_2_i_i_fu_2334_p2;
reg   [0:0] tmp_62_2_i_i_reg_4775;
reg   [0:0] ap_reg_pp0_iter4_tmp_62_2_i_i_reg_4775;
reg   [0:0] ap_reg_pp0_iter5_tmp_62_2_i_i_reg_4775;
wire   [0:0] or_cond7_i_i_fu_2340_p2;
reg   [0:0] or_cond7_i_i_reg_4780;
reg   [0:0] ap_reg_pp0_iter4_or_cond7_i_i_reg_4780;
reg   [0:0] ap_reg_pp0_iter5_or_cond7_i_i_reg_4780;
wire   [0:0] tmp_60_3_not_i_i_fu_2346_p2;
reg   [0:0] tmp_60_3_not_i_i_reg_4785;
reg   [0:0] ap_reg_pp0_iter4_tmp_60_3_not_i_i_reg_4785;
reg   [0:0] ap_reg_pp0_iter5_tmp_60_3_not_i_i_reg_4785;
reg   [0:0] ap_reg_pp0_iter6_tmp_60_3_not_i_i_reg_4785;
wire   [0:0] tmp_62_3_i_i_fu_2352_p2;
reg   [0:0] tmp_62_3_i_i_reg_4790;
reg   [0:0] ap_reg_pp0_iter4_tmp_62_3_i_i_reg_4790;
reg   [0:0] ap_reg_pp0_iter5_tmp_62_3_i_i_reg_4790;
reg   [0:0] ap_reg_pp0_iter6_tmp_62_3_i_i_reg_4790;
wire   [0:0] or_cond8_i_i_fu_2358_p2;
reg   [0:0] or_cond8_i_i_reg_4795;
reg   [0:0] ap_reg_pp0_iter4_or_cond8_i_i_reg_4795;
reg   [0:0] ap_reg_pp0_iter5_or_cond8_i_i_reg_4795;
wire   [0:0] tmp_60_4_not_i_i_fu_2364_p2;
reg   [0:0] tmp_60_4_not_i_i_reg_4800;
reg   [0:0] ap_reg_pp0_iter4_tmp_60_4_not_i_i_reg_4800;
reg   [0:0] ap_reg_pp0_iter5_tmp_60_4_not_i_i_reg_4800;
reg   [0:0] ap_reg_pp0_iter6_tmp_60_4_not_i_i_reg_4800;
wire   [0:0] tmp_62_4_i_i_fu_2370_p2;
reg   [0:0] tmp_62_4_i_i_reg_4805;
reg   [0:0] ap_reg_pp0_iter4_tmp_62_4_i_i_reg_4805;
reg   [0:0] ap_reg_pp0_iter5_tmp_62_4_i_i_reg_4805;
reg   [0:0] ap_reg_pp0_iter6_tmp_62_4_i_i_reg_4805;
wire   [0:0] or_cond9_i_i_fu_2376_p2;
reg   [0:0] or_cond9_i_i_reg_4810;
reg   [0:0] ap_reg_pp0_iter4_or_cond9_i_i_reg_4810;
reg   [0:0] ap_reg_pp0_iter5_or_cond9_i_i_reg_4810;
reg   [0:0] ap_reg_pp0_iter6_or_cond9_i_i_reg_4810;
wire   [0:0] tmp_60_5_not_i_i_fu_2382_p2;
reg   [0:0] tmp_60_5_not_i_i_reg_4815;
reg   [0:0] ap_reg_pp0_iter4_tmp_60_5_not_i_i_reg_4815;
reg   [0:0] ap_reg_pp0_iter5_tmp_60_5_not_i_i_reg_4815;
reg   [0:0] ap_reg_pp0_iter6_tmp_60_5_not_i_i_reg_4815;
wire   [0:0] tmp_62_5_i_i_fu_2388_p2;
reg   [0:0] tmp_62_5_i_i_reg_4820;
reg   [0:0] ap_reg_pp0_iter4_tmp_62_5_i_i_reg_4820;
reg   [0:0] ap_reg_pp0_iter5_tmp_62_5_i_i_reg_4820;
reg   [0:0] ap_reg_pp0_iter6_tmp_62_5_i_i_reg_4820;
wire   [0:0] or_cond10_i_i_fu_2394_p2;
reg   [0:0] or_cond10_i_i_reg_4825;
reg   [0:0] ap_reg_pp0_iter4_or_cond10_i_i_reg_4825;
reg   [0:0] ap_reg_pp0_iter5_or_cond10_i_i_reg_4825;
reg   [0:0] ap_reg_pp0_iter6_or_cond10_i_i_reg_4825;
wire   [0:0] or_cond12_i_i_fu_2504_p2;
reg   [0:0] or_cond12_i_i_reg_4830;
wire   [0:0] tmp_64_7_i_i_fu_2510_p2;
reg   [0:0] tmp_64_7_i_i_reg_4835;
wire   [3:0] count_1_i_7_i_i_fu_2516_p3;
reg   [3:0] count_1_i_7_i_i_reg_4840;
wire   [0:0] or_cond13_i_i_fu_2530_p2;
reg   [0:0] or_cond13_i_i_reg_4846;
wire   [0:0] not_or_cond11_i_i_fu_2542_p2;
reg   [0:0] not_or_cond11_i_i_reg_4852;
reg   [0:0] ap_reg_pp0_iter4_not_or_cond11_i_i_reg_4852;
reg   [0:0] ap_reg_pp0_iter5_not_or_cond11_i_i_reg_4852;
reg   [0:0] ap_reg_pp0_iter6_not_or_cond11_i_i_reg_4852;
wire   [0:0] not_or_cond12_i_i_fu_2728_p2;
reg   [0:0] not_or_cond12_i_i_reg_4858;
reg   [0:0] ap_reg_pp0_iter5_not_or_cond12_i_i_reg_4858;
reg   [0:0] ap_reg_pp0_iter6_not_or_cond12_i_i_reg_4858;
wire   [0:0] tmp_60_10_i_i_fu_2882_p2;
reg   [0:0] tmp_60_10_i_i_reg_4863;
wire   [0:0] tmp_62_8_i_i_fu_2888_p2;
reg   [0:0] tmp_62_8_i_i_reg_4868;
wire   [0:0] tmp_64_1_i_i_fu_2900_p2;
reg   [0:0] tmp_64_1_i_i_reg_4873;
wire   [3:0] count_1_i_1_i_i_fu_2906_p3;
reg   [3:0] count_1_i_1_i_i_reg_4878;
wire   [0:0] tmp_60_11_i_i_fu_2914_p2;
reg   [0:0] tmp_60_11_i_i_reg_4884;
wire   [0:0] tmp_62_10_i_i_fu_2920_p2;
reg   [0:0] tmp_62_10_i_i_reg_4890;
wire   [0:0] tmp_60_12_i_i_fu_2926_p2;
reg   [0:0] tmp_60_12_i_i_reg_4896;
wire   [0:0] tmp_62_11_i_i_fu_2932_p2;
reg   [0:0] tmp_62_11_i_i_reg_4902;
wire   [0:0] tmp_60_13_i_i_fu_2938_p2;
reg   [0:0] tmp_60_13_i_i_reg_4908;
wire   [0:0] tmp_62_12_i_i_fu_2944_p2;
reg   [0:0] tmp_62_12_i_i_reg_4914;
wire   [0:0] or_cond20_i_i_fu_2955_p2;
reg   [0:0] or_cond20_i_i_reg_4920;
reg   [0:0] ap_reg_pp0_iter5_or_cond20_i_i_reg_4920;
wire   [0:0] tmp6_i_fu_2972_p2;
reg   [0:0] tmp6_i_reg_4926;
reg   [0:0] ap_reg_pp0_iter5_tmp6_i_reg_4926;
reg   [0:0] ap_reg_pp0_iter6_tmp6_i_reg_4926;
wire   [0:0] tmp_64_5_i_i_fu_3121_p2;
reg   [0:0] tmp_64_5_i_i_reg_4931;
wire   [4:0] count_1_i_5_i_i_fu_3127_p3;
reg   [4:0] count_1_i_5_i_i_reg_4936;
wire   [0:0] tmp10_i_fu_3134_p2;
reg   [0:0] tmp10_i_reg_4942;
reg   [0:0] ap_reg_pp0_iter6_tmp10_i_reg_4942;
wire   [0:0] tmp11_i_fu_3140_p2;
reg   [0:0] tmp11_i_reg_4947;
reg   [0:0] ap_reg_pp0_iter6_tmp11_i_reg_4947;
wire   [0:0] tmp_64_12_i_i_fu_3260_p2;
reg   [0:0] tmp_64_12_i_i_reg_4952;
wire   [4:0] count_1_i_13_i_i_fu_3266_p3;
reg   [4:0] count_1_i_13_i_i_reg_4957;
wire   [0:0] tmp13_i_fu_3285_p2;
reg   [0:0] tmp13_i_reg_4963;
wire   [31:0] flag_d_assign_8_i_i_fu_3291_p1;
reg  signed [31:0] flag_d_assign_8_i_i_reg_4968;
reg  signed [31:0] ap_reg_pp0_iter8_flag_d_assign_8_i_i_reg_4968;
reg  signed [31:0] ap_reg_pp0_iter9_flag_d_assign_8_i_i_reg_4968;
reg  signed [31:0] ap_reg_pp0_iter10_flag_d_assign_8_i_i_reg_4968;
reg  signed [31:0] ap_reg_pp0_iter11_flag_d_assign_8_i_i_reg_4968;
reg  signed [31:0] ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968;
reg   [31:0] ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968;
wire   [31:0] flag_d_assign_1_i_i_fu_3296_p1;
reg  signed [31:0] flag_d_assign_1_i_i_reg_4974;
reg  signed [31:0] ap_reg_pp0_iter8_flag_d_assign_1_i_i_reg_4974;
reg  signed [31:0] ap_reg_pp0_iter9_flag_d_assign_1_i_i_reg_4974;
reg  signed [31:0] ap_reg_pp0_iter10_flag_d_assign_1_i_i_reg_4974;
reg  signed [31:0] ap_reg_pp0_iter11_flag_d_assign_1_i_i_reg_4974;
reg  signed [31:0] ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974;
reg   [31:0] ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974;
wire   [31:0] flag_d_assign_2_i_i_fu_3301_p1;
reg  signed [31:0] flag_d_assign_2_i_i_reg_4980;
reg  signed [31:0] ap_reg_pp0_iter8_flag_d_assign_2_i_i_reg_4980;
reg  signed [31:0] ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980;
reg   [31:0] ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980;
wire   [31:0] flag_d_assign_3_i_i_fu_3306_p1;
reg  signed [31:0] flag_d_assign_3_i_i_reg_4986;
reg  signed [31:0] ap_reg_pp0_iter8_flag_d_assign_3_i_i_reg_4986;
reg  signed [31:0] ap_reg_pp0_iter9_flag_d_assign_3_i_i_reg_4986;
reg  signed [31:0] ap_reg_pp0_iter10_flag_d_assign_3_i_i_reg_4986;
reg  signed [31:0] ap_reg_pp0_iter11_flag_d_assign_3_i_i_reg_4986;
reg  signed [31:0] ap_reg_pp0_iter12_flag_d_assign_3_i_i_reg_4986;
reg  signed [31:0] ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986;
reg   [31:0] ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986;
wire   [31:0] flag_d_assign_4_i_i_fu_3311_p1;
reg  signed [31:0] flag_d_assign_4_i_i_reg_4992;
reg  signed [31:0] ap_reg_pp0_iter8_flag_d_assign_4_i_i_reg_4992;
reg  signed [31:0] ap_reg_pp0_iter9_flag_d_assign_4_i_i_reg_4992;
reg  signed [31:0] ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992;
reg   [31:0] ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992;
wire   [31:0] flag_d_assign_5_i_i_fu_3316_p1;
reg  signed [31:0] flag_d_assign_5_i_i_reg_4998;
reg  signed [31:0] ap_reg_pp0_iter8_flag_d_assign_5_i_i_reg_4998;
reg  signed [31:0] ap_reg_pp0_iter9_flag_d_assign_5_i_i_reg_4998;
reg  signed [31:0] ap_reg_pp0_iter10_flag_d_assign_5_i_i_reg_4998;
reg  signed [31:0] ap_reg_pp0_iter11_flag_d_assign_5_i_i_reg_4998;
reg  signed [31:0] ap_reg_pp0_iter12_flag_d_assign_5_i_i_reg_4998;
reg  signed [31:0] ap_reg_pp0_iter13_flag_d_assign_5_i_i_reg_4998;
reg  signed [31:0] ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998;
reg   [31:0] ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998;
wire   [31:0] flag_d_assign_6_i_i_fu_3321_p1;
reg  signed [31:0] flag_d_assign_6_i_i_reg_5004;
reg  signed [31:0] ap_reg_pp0_iter8_flag_d_assign_6_i_i_reg_5004;
reg  signed [31:0] ap_reg_pp0_iter9_flag_d_assign_6_i_i_reg_5004;
reg  signed [31:0] ap_reg_pp0_iter10_flag_d_assign_6_i_i_reg_5004;
reg  signed [31:0] ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004;
reg   [31:0] ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004;
wire   [31:0] flag_d_assign_7_i_i_fu_3326_p1;
reg  signed [31:0] flag_d_assign_7_i_i_reg_5010;
reg  signed [31:0] ap_reg_pp0_iter8_flag_d_assign_7_i_i_reg_5010;
reg  signed [31:0] ap_reg_pp0_iter9_flag_d_assign_7_i_i_reg_5010;
reg  signed [31:0] ap_reg_pp0_iter10_flag_d_assign_7_i_i_reg_5010;
reg  signed [31:0] ap_reg_pp0_iter11_flag_d_assign_7_i_i_reg_5010;
reg  signed [31:0] ap_reg_pp0_iter12_flag_d_assign_7_i_i_reg_5010;
reg  signed [31:0] ap_reg_pp0_iter13_flag_d_assign_7_i_i_reg_5010;
reg  signed [31:0] ap_reg_pp0_iter14_flag_d_assign_7_i_i_reg_5010;
reg  signed [31:0] ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010;
reg   [31:0] ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010;
wire   [0:0] iscorner_2_i_16_i_i_fu_3491_p2;
reg   [0:0] iscorner_2_i_16_i_i_reg_5016;
reg   [0:0] ap_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5016;
reg   [0:0] ap_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5016;
reg   [0:0] ap_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5016;
reg   [0:0] ap_reg_pp0_iter11_iscorner_2_i_16_i_i_reg_5016;
reg   [0:0] ap_reg_pp0_iter12_iscorner_2_i_16_i_i_reg_5016;
reg   [0:0] ap_reg_pp0_iter13_iscorner_2_i_16_i_i_reg_5016;
reg   [0:0] ap_reg_pp0_iter14_iscorner_2_i_16_i_i_reg_5016;
reg   [0:0] ap_reg_pp0_iter15_iscorner_2_i_16_i_i_reg_5016;
reg   [0:0] ap_reg_pp0_iter16_iscorner_2_i_16_i_i_reg_5016;
reg   [0:0] ap_reg_pp0_iter17_iscorner_2_i_16_i_i_reg_5016;
reg   [0:0] ap_reg_pp0_iter18_iscorner_2_i_16_i_i_reg_5016;
wire   [31:0] flag_d_assign_9_i_i_fu_3557_p1;
reg  signed [31:0] flag_d_assign_9_i_i_reg_5020;
reg   [31:0] ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020;
wire   [31:0] flag_d_assign_10_i_i_fu_3562_p1;
reg  signed [31:0] flag_d_assign_10_i_i_reg_5026;
reg  signed [31:0] ap_reg_pp0_iter9_flag_d_assign_10_i_i_reg_5026;
reg  signed [31:0] ap_reg_pp0_iter10_flag_d_assign_10_i_i_reg_5026;
reg  signed [31:0] ap_reg_pp0_iter11_flag_d_assign_10_i_i_reg_5026;
reg  signed [31:0] ap_reg_pp0_iter12_flag_d_assign_10_i_i_reg_5026;
reg  signed [31:0] ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026;
reg   [31:0] ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026;
wire   [31:0] grp_reg_int_s_fu_3497_ap_return;
reg   [31:0] flag_d_min2_1_reg_5032;
reg   [31:0] ap_reg_pp0_iter9_flag_d_min2_1_reg_5032;
reg   [31:0] ap_reg_pp0_iter10_flag_d_min2_1_reg_5032;
wire   [31:0] grp_reg_int_s_fu_3504_ap_return;
reg   [31:0] flag_d_max2_1_reg_5037;
reg   [31:0] ap_reg_pp0_iter9_flag_d_max2_1_reg_5037;
reg   [31:0] ap_reg_pp0_iter10_flag_d_max2_1_reg_5037;
wire   [31:0] grp_reg_int_s_fu_3543_ap_return;
reg   [31:0] flag_d_min2_7_reg_5042;
wire   [31:0] grp_reg_int_s_fu_3550_ap_return;
reg   [31:0] flag_d_max2_7_reg_5047;
wire   [31:0] tmp_74_3_i_i_min_int_s_fu_638_ap_return;
reg   [31:0] tmp_74_3_i_i_reg_5052;
wire   [31:0] tmp_76_3_i_i_max_int_s_fu_981_ap_return;
reg   [31:0] tmp_76_3_i_i_reg_5057;
wire   [31:0] flag_d_assign_11_i_i_fu_3609_p1;
reg  signed [31:0] flag_d_assign_11_i_i_reg_5062;
reg   [31:0] ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062;
wire   [31:0] flag_d_assign_12_i_i_fu_3614_p1;
reg  signed [31:0] flag_d_assign_12_i_i_reg_5068;
reg  signed [31:0] ap_reg_pp0_iter10_flag_d_assign_12_i_i_reg_5068;
reg  signed [31:0] ap_reg_pp0_iter11_flag_d_assign_12_i_i_reg_5068;
reg  signed [31:0] ap_reg_pp0_iter12_flag_d_assign_12_i_i_reg_5068;
reg  signed [31:0] ap_reg_pp0_iter13_flag_d_assign_12_i_i_reg_5068;
reg  signed [31:0] ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068;
reg   [31:0] ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068;
wire   [31:0] grp_reg_int_s_fu_3567_ap_return;
reg   [31:0] flag_d_min2_9_reg_5074;
wire   [31:0] grp_reg_int_s_fu_3574_ap_return;
reg   [31:0] flag_d_max2_9_reg_5079;
wire   [31:0] grp_reg_int_s_fu_3581_ap_return;
reg   [31:0] flag_d_min4_1_reg_5084;
reg   [31:0] ap_reg_pp0_iter10_flag_d_min4_1_reg_5084;
reg   [31:0] ap_reg_pp0_iter11_flag_d_min4_1_reg_5084;
wire   [31:0] grp_reg_int_s_fu_3588_ap_return;
reg   [31:0] flag_d_max4_1_reg_5089;
reg   [31:0] ap_reg_pp0_iter10_flag_d_max4_1_reg_5089;
reg   [31:0] ap_reg_pp0_iter11_flag_d_max4_1_reg_5089;
wire   [31:0] grp_reg_int_s_fu_3595_ap_return;
reg   [31:0] flag_d_min4_5_reg_5094;
reg   [31:0] ap_reg_pp0_iter10_flag_d_min4_5_reg_5094;
wire   [31:0] grp_reg_int_s_fu_3602_ap_return;
reg   [31:0] flag_d_max4_5_reg_5099;
reg   [31:0] ap_reg_pp0_iter10_flag_d_max4_5_reg_5099;
wire   [31:0] flag_d_assign_13_i_i_fu_3682_p1;
reg  signed [31:0] flag_d_assign_13_i_i_reg_5104;
reg   [31:0] ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104;
wire   [31:0] flag_d_assign_14_i_i_fu_3687_p1;
reg  signed [31:0] flag_d_assign_14_i_i_reg_5110;
reg  signed [31:0] ap_reg_pp0_iter11_flag_d_assign_14_i_i_reg_5110;
reg  signed [31:0] ap_reg_pp0_iter12_flag_d_assign_14_i_i_reg_5110;
reg  signed [31:0] ap_reg_pp0_iter13_flag_d_assign_14_i_i_reg_5110;
reg  signed [31:0] ap_reg_pp0_iter14_flag_d_assign_14_i_i_reg_5110;
reg  signed [31:0] ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110;
reg   [31:0] ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110;
wire   [31:0] flag_d_assign_15_i_i_fu_3692_p1;
reg  signed [31:0] flag_d_assign_15_i_i_reg_5116;
reg  signed [31:0] ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116;
reg   [31:0] ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116;
wire   [31:0] grp_reg_int_s_fu_3619_ap_return;
reg   [31:0] flag_d_min2_11_reg_5122;
wire   [31:0] grp_reg_int_s_fu_3626_ap_return;
reg   [31:0] flag_d_max2_11_reg_5127;
wire   [31:0] grp_reg_int_s_fu_3633_ap_return;
reg   [31:0] flag_d_min4_3_reg_5132;
reg   [31:0] ap_reg_pp0_iter11_flag_d_min4_3_reg_5132;
wire   [31:0] grp_reg_int_s_fu_3639_ap_return;
reg   [31:0] flag_d_max4_3_reg_5137;
reg   [31:0] ap_reg_pp0_iter11_flag_d_max4_3_reg_5137;
wire   [31:0] grp_reg_int_s_fu_3645_ap_return;
reg   [31:0] flag_d_min4_7_reg_5142;
reg   [31:0] ap_reg_pp0_iter11_flag_d_min4_7_reg_5142;
wire   [31:0] grp_reg_int_s_fu_3652_ap_return;
reg   [31:0] flag_d_max4_7_reg_5147;
reg   [31:0] ap_reg_pp0_iter11_flag_d_max4_7_reg_5147;
wire   [31:0] a0_1_i_i_max_int_s_fu_1035_ap_return;
reg   [31:0] a0_1_i_i_reg_5152;
wire   [31:0] tmp_92_i_i_min_int_s_fu_698_ap_return;
reg   [31:0] tmp_92_i_i_reg_5157;
wire   [31:0] b0_1_i_i_min_int_s_fu_704_ap_return;
reg   [31:0] b0_1_i_i_reg_5162;
wire   [31:0] tmp_100_i_i_max_int_s_fu_1049_ap_return;
reg   [31:0] tmp_100_i_i_reg_5167;
wire   [31:0] grp_reg_int_s_fu_3729_ap_return;
reg   [31:0] flag_d_min4_9_reg_5172;
wire   [31:0] grp_reg_int_s_fu_3736_ap_return;
reg   [31:0] flag_d_max4_9_reg_5177;
wire   [31:0] a0_1_1_i_i_max_int_s_fu_1085_ap_return;
reg   [31:0] a0_1_1_i_i_reg_5182;
wire   [31:0] tmp_92_1_i_i_min_int_s_fu_740_ap_return;
reg   [31:0] tmp_92_1_i_i_reg_5187;
wire   [31:0] b0_1_1_i_i_min_int_s_fu_752_ap_return;
reg   [31:0] b0_1_1_i_i_reg_5192;
wire   [31:0] tmp_100_1_i_i_max_int_s_fu_1100_ap_return;
reg   [31:0] tmp_100_1_i_i_reg_5197;
wire   [31:0] tmp_81_9_i_i_min_int_s_fu_765_ap_return;
reg   [31:0] tmp_81_9_i_i_reg_5202;
wire   [31:0] tmp_83_9_i_i_max_int_s_fu_1112_ap_return;
reg   [31:0] tmp_83_9_i_i_reg_5207;
wire   [31:0] tmp_81_i_i_min_int_s_fu_771_ap_return;
reg   [31:0] tmp_81_i_i_reg_5212;
reg   [31:0] ap_reg_pp0_iter13_tmp_81_i_i_reg_5212;
wire   [31:0] tmp_83_i_i_max_int_s_fu_1118_ap_return;
reg   [31:0] tmp_83_i_i_reg_5217;
reg   [31:0] ap_reg_pp0_iter13_tmp_83_i_i_reg_5217;
wire   [31:0] tmp_81_2_i_i_min_int_s_fu_777_ap_return;
reg   [31:0] tmp_81_2_i_i_reg_5222;
reg   [31:0] ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222;
reg   [31:0] ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222;
wire   [31:0] tmp_83_2_i_i_max_int_s_fu_1124_ap_return;
reg   [31:0] tmp_83_2_i_i_reg_5227;
reg   [31:0] ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227;
reg   [31:0] ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227;
wire   [31:0] tmp_81_4_i_i_min_int_s_fu_783_ap_return;
reg   [31:0] tmp_81_4_i_i_reg_5232;
reg   [31:0] ap_reg_pp0_iter13_tmp_81_4_i_i_reg_5232;
reg   [31:0] ap_reg_pp0_iter14_tmp_81_4_i_i_reg_5232;
reg   [31:0] ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232;
wire   [31:0] tmp_83_4_i_i_max_int_s_fu_1130_ap_return;
reg   [31:0] tmp_83_4_i_i_reg_5237;
reg   [31:0] ap_reg_pp0_iter13_tmp_83_4_i_i_reg_5237;
reg   [31:0] ap_reg_pp0_iter14_tmp_83_4_i_i_reg_5237;
reg   [31:0] ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237;
wire   [31:0] a0_1_2_i_i_max_int_s_fu_1142_ap_return;
reg   [31:0] a0_1_2_i_i_reg_5242;
wire   [31:0] tmp_92_2_i_i_min_int_s_fu_795_ap_return;
reg   [31:0] tmp_92_2_i_i_reg_5247;
wire   [31:0] b0_1_2_i_i_min_int_s_fu_807_ap_return;
reg   [31:0] b0_1_2_i_i_reg_5252;
wire   [31:0] tmp_100_2_i_i_max_int_s_fu_1157_ap_return;
reg   [31:0] tmp_100_2_i_i_reg_5257;
wire   [31:0] a0_1_3_i_i_max_int_s_fu_1169_ap_return;
reg   [31:0] a0_1_3_i_i_reg_5262;
wire   [31:0] tmp_92_3_i_i_min_int_s_fu_820_ap_return;
reg   [31:0] tmp_92_3_i_i_reg_5267;
wire   [31:0] b0_1_3_i_i_min_int_s_fu_832_ap_return;
reg   [31:0] b0_1_3_i_i_reg_5272;
wire   [31:0] tmp_100_3_i_i_max_int_s_fu_1184_ap_return;
reg   [31:0] tmp_100_3_i_i_reg_5277;
wire   [31:0] a0_1_4_i_i_max_int_s_fu_1196_ap_return;
reg   [31:0] a0_1_4_i_i_reg_5282;
wire   [31:0] tmp_92_4_i_i_min_int_s_fu_845_ap_return;
reg   [31:0] tmp_92_4_i_i_reg_5287;
wire   [31:0] b0_1_4_i_i_min_int_s_fu_857_ap_return;
reg   [31:0] b0_1_4_i_i_reg_5292;
wire   [31:0] tmp_100_4_i_i_max_int_s_fu_1211_ap_return;
reg   [31:0] tmp_100_4_i_i_reg_5297;
wire   [31:0] a0_1_5_i_i_max_int_s_fu_1223_ap_return;
reg   [31:0] a0_1_5_i_i_reg_5302;
wire   [31:0] tmp_92_5_i_i_min_int_s_fu_870_ap_return;
reg   [31:0] tmp_92_5_i_i_reg_5307;
wire   [31:0] b0_1_5_i_i_min_int_s_fu_882_ap_return;
reg   [31:0] b0_1_5_i_i_reg_5312;
wire   [31:0] tmp_100_5_i_i_max_int_s_fu_1238_ap_return;
reg   [31:0] tmp_100_5_i_i_reg_5317;
wire   [31:0] a0_1_6_i_i_max_int_s_fu_1250_ap_return;
reg   [31:0] a0_1_6_i_i_reg_5322;
wire   [31:0] tmp_92_6_i_i_min_int_s_fu_895_ap_return;
reg   [31:0] tmp_92_6_i_i_reg_5327;
wire   [31:0] b0_1_6_i_i_min_int_s_fu_907_ap_return;
reg   [31:0] b0_1_6_i_i_reg_5332;
wire   [31:0] tmp_100_6_i_i_max_int_s_fu_1265_ap_return;
reg   [31:0] tmp_100_6_i_i_reg_5337;
wire   [31:0] a0_1_7_i_i_max_int_s_fu_1277_ap_return;
reg   [31:0] a0_1_7_i_i_reg_5342;
wire   [31:0] tmp_92_7_i_i_min_int_s_fu_920_ap_return;
reg   [31:0] tmp_92_7_i_i_reg_5347;
wire   [31:0] b0_1_7_i_i_min_int_s_fu_932_ap_return;
reg   [31:0] b0_1_7_i_i_reg_5352;
wire   [31:0] tmp_100_7_i_i_max_int_s_fu_1292_ap_return;
reg   [31:0] tmp_100_7_i_i_reg_5357;
reg   [10:0] core_buf_val_0_V_ad_reg_5362;
reg   [10:0] core_buf_val_1_V_ad_reg_5368;
reg   [10:0] ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368;
wire   [31:0] a0_2_7_i_i_max_int_s_fu_1298_ap_return;
reg   [31:0] a0_2_7_i_i_reg_5374;
wire   [31:0] b0_2_7_i_i_min_int_s_fu_939_ap_return;
reg   [31:0] b0_2_7_i_i_reg_5379;
wire   [0:0] tmp_22_i_i_fu_3901_p2;
reg   [0:0] tmp_22_i_i_reg_5384;
wire   [15:0] phitmp_i_i_fu_3917_p2;
reg   [15:0] core_win_val_1_V_1_1_reg_5394;
wire   [0:0] tmp_106_2_i_i_fu_3953_p2;
reg   [0:0] tmp_106_2_i_i_reg_5401;
wire   [0:0] tmp_23_i_i_fu_3959_p2;
reg   [0:0] tmp_23_i_i_reg_5406;
wire   [0:0] tmp_24_i_i_fu_3965_p2;
reg   [0:0] tmp_24_i_i_reg_5411;
wire   [0:0] tmp20_i_fu_3987_p2;
reg   [0:0] tmp20_i_reg_5416;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
wire   [10:0] k_buf_val_0_V_address0;
reg    k_buf_val_0_V_ce0;
wire   [7:0] k_buf_val_0_V_q0;
reg    k_buf_val_0_V_ce1;
reg    k_buf_val_0_V_we1;
wire   [10:0] k_buf_val_1_V_address0;
reg    k_buf_val_1_V_ce0;
wire   [7:0] k_buf_val_1_V_q0;
reg    k_buf_val_1_V_ce1;
reg    k_buf_val_1_V_we1;
wire   [10:0] k_buf_val_2_V_address0;
reg    k_buf_val_2_V_ce0;
wire   [7:0] k_buf_val_2_V_q0;
reg    k_buf_val_2_V_ce1;
reg    k_buf_val_2_V_we1;
wire   [10:0] k_buf_val_3_V_address0;
reg    k_buf_val_3_V_ce0;
wire   [7:0] k_buf_val_3_V_q0;
reg    k_buf_val_3_V_ce1;
reg    k_buf_val_3_V_we1;
wire   [10:0] k_buf_val_4_V_address0;
reg    k_buf_val_4_V_ce0;
wire   [7:0] k_buf_val_4_V_q0;
reg    k_buf_val_4_V_ce1;
reg    k_buf_val_4_V_we1;
wire   [10:0] k_buf_val_5_V_address0;
reg    k_buf_val_5_V_ce0;
wire   [7:0] k_buf_val_5_V_q0;
reg    k_buf_val_5_V_ce1;
reg    k_buf_val_5_V_we1;
wire   [10:0] core_buf_val_0_V_address0;
reg    core_buf_val_0_V_ce0;
wire   [15:0] core_buf_val_0_V_q0;
reg    core_buf_val_0_V_ce1;
reg    core_buf_val_0_V_we1;
wire   [10:0] core_buf_val_1_V_address0;
reg    core_buf_val_1_V_ce0;
wire   [15:0] core_buf_val_1_V_q0;
reg    core_buf_val_1_V_ce1;
reg    core_buf_val_1_V_we1;
wire    tmp_67_1_i_i_min_int_s_fu_602_ap_ready;
wire   [31:0] tmp_67_1_i_i_min_int_s_fu_602_ap_return;
wire    tmp_67_3_i_i_min_int_s_fu_608_ap_ready;
wire   [31:0] tmp_67_3_i_i_min_int_s_fu_608_ap_return;
wire    tmp_67_5_i_i_min_int_s_fu_614_ap_ready;
wire   [31:0] tmp_67_5_i_i_min_int_s_fu_614_ap_return;
wire    tmp_67_7_i_i_min_int_s_fu_620_ap_ready;
wire   [31:0] tmp_67_7_i_i_min_int_s_fu_620_ap_return;
wire    tmp_67_9_i_i_min_int_s_fu_626_ap_ready;
wire   [31:0] tmp_67_9_i_i_min_int_s_fu_626_ap_return;
wire    tmp_74_1_i_i_min_int_s_fu_632_ap_ready;
wire   [31:0] tmp_74_1_i_i_min_int_s_fu_632_ap_return;
wire    tmp_74_3_i_i_min_int_s_fu_638_ap_ready;
wire    tmp_74_5_i_i_min_int_s_fu_644_ap_ready;
wire   [31:0] tmp_74_5_i_i_min_int_s_fu_644_ap_return;
wire    tmp_67_i_i_min_int_s_fu_650_ap_ready;
wire   [31:0] tmp_67_i_i_min_int_s_fu_650_ap_return;
wire    tmp_74_7_i_i_min_int_s_fu_656_ap_ready;
wire   [31:0] tmp_74_7_i_i_min_int_s_fu_656_ap_return;
wire    tmp_81_1_i_i_min_int_s_fu_662_ap_ready;
wire   [31:0] tmp_81_1_i_i_min_int_s_fu_662_ap_return;
wire    tmp_67_2_i_i_min_int_s_fu_668_ap_ready;
wire   [31:0] tmp_67_2_i_i_min_int_s_fu_668_ap_return;
wire    tmp_67_4_i_i_min_int_s_fu_674_ap_ready;
wire   [31:0] tmp_67_4_i_i_min_int_s_fu_674_ap_return;
wire    tmp_74_9_i_i_min_int_s_fu_680_ap_ready;
wire   [31:0] tmp_74_9_i_i_min_int_s_fu_680_ap_return;
wire    tmp_81_3_i_i_min_int_s_fu_686_ap_ready;
wire   [31:0] tmp_81_3_i_i_min_int_s_fu_686_ap_return;
wire    tmp_89_i_i_min_int_s_fu_692_ap_ready;
wire   [31:0] tmp_89_i_i_min_int_s_fu_692_ap_return;
wire    tmp_92_i_i_min_int_s_fu_698_ap_ready;
wire    b0_1_i_i_min_int_s_fu_704_ap_ready;
wire   [31:0] b0_1_i_i_min_int_s_fu_704_x;
wire    tmp_74_i_i_min_int_s_fu_710_ap_ready;
wire   [31:0] tmp_74_i_i_min_int_s_fu_710_ap_return;
wire    tmp_74_2_i_i_min_int_s_fu_716_ap_ready;
wire   [31:0] tmp_74_2_i_i_min_int_s_fu_716_ap_return;
wire    tmp_74_4_i_i_min_int_s_fu_722_ap_ready;
wire   [31:0] tmp_74_4_i_i_min_int_s_fu_722_ap_return;
wire    tmp_81_5_i_i_min_int_s_fu_728_ap_ready;
wire   [31:0] tmp_81_5_i_i_min_int_s_fu_728_ap_return;
wire    tmp_89_1_i_i_min_int_s_fu_734_ap_ready;
wire   [31:0] tmp_89_1_i_i_min_int_s_fu_734_ap_return;
wire    tmp_92_1_i_i_min_int_s_fu_740_ap_ready;
wire    b0_2_i_i_min_int_s_fu_746_ap_ready;
wire   [31:0] b0_2_i_i_min_int_s_fu_746_ap_return;
wire    b0_1_1_i_i_min_int_s_fu_752_ap_ready;
wire    tmp_81_7_i_i_min_int_s_fu_759_ap_ready;
wire   [31:0] tmp_81_7_i_i_min_int_s_fu_759_ap_return;
wire    tmp_81_9_i_i_min_int_s_fu_765_ap_ready;
wire    tmp_81_i_i_min_int_s_fu_771_ap_ready;
wire    tmp_81_2_i_i_min_int_s_fu_777_ap_ready;
wire    tmp_81_4_i_i_min_int_s_fu_783_ap_ready;
wire    tmp_89_2_i_i_min_int_s_fu_789_ap_ready;
wire   [31:0] tmp_89_2_i_i_min_int_s_fu_789_ap_return;
wire    tmp_92_2_i_i_min_int_s_fu_795_ap_ready;
wire    b0_2_1_i_i_min_int_s_fu_801_ap_ready;
wire   [31:0] b0_2_1_i_i_min_int_s_fu_801_ap_return;
wire    b0_1_2_i_i_min_int_s_fu_807_ap_ready;
wire    tmp_89_3_i_i_min_int_s_fu_814_ap_ready;
wire   [31:0] tmp_89_3_i_i_min_int_s_fu_814_ap_return;
wire    tmp_92_3_i_i_min_int_s_fu_820_ap_ready;
wire    b0_2_2_i_i_min_int_s_fu_826_ap_ready;
wire   [31:0] b0_2_2_i_i_min_int_s_fu_826_ap_return;
wire    b0_1_3_i_i_min_int_s_fu_832_ap_ready;
wire    tmp_89_4_i_i_min_int_s_fu_839_ap_ready;
wire   [31:0] tmp_89_4_i_i_min_int_s_fu_839_ap_return;
wire    tmp_92_4_i_i_min_int_s_fu_845_ap_ready;
wire    b0_2_3_i_i_min_int_s_fu_851_ap_ready;
wire   [31:0] b0_2_3_i_i_min_int_s_fu_851_ap_return;
wire    b0_1_4_i_i_min_int_s_fu_857_ap_ready;
wire    tmp_89_5_i_i_min_int_s_fu_864_ap_ready;
wire   [31:0] tmp_89_5_i_i_min_int_s_fu_864_ap_return;
wire    tmp_92_5_i_i_min_int_s_fu_870_ap_ready;
wire    b0_2_4_i_i_min_int_s_fu_876_ap_ready;
wire   [31:0] b0_2_4_i_i_min_int_s_fu_876_ap_return;
wire    b0_1_5_i_i_min_int_s_fu_882_ap_ready;
wire    tmp_89_6_i_i_min_int_s_fu_889_ap_ready;
wire   [31:0] tmp_89_6_i_i_min_int_s_fu_889_ap_return;
wire    tmp_92_6_i_i_min_int_s_fu_895_ap_ready;
wire    b0_2_5_i_i_min_int_s_fu_901_ap_ready;
wire   [31:0] b0_2_5_i_i_min_int_s_fu_901_ap_return;
wire    b0_1_6_i_i_min_int_s_fu_907_ap_ready;
wire    tmp_89_7_i_i_min_int_s_fu_914_ap_ready;
wire   [31:0] tmp_89_7_i_i_min_int_s_fu_914_ap_return;
wire    tmp_92_7_i_i_min_int_s_fu_920_ap_ready;
wire    b0_2_6_i_i_min_int_s_fu_926_ap_ready;
wire   [31:0] b0_2_6_i_i_min_int_s_fu_926_ap_return;
wire    b0_1_7_i_i_min_int_s_fu_932_ap_ready;
wire    b0_2_7_i_i_min_int_s_fu_939_ap_ready;
wire    tmp_69_1_i_i_max_int_s_fu_945_ap_ready;
wire   [31:0] tmp_69_1_i_i_max_int_s_fu_945_ap_return;
wire    tmp_69_3_i_i_max_int_s_fu_951_ap_ready;
wire   [31:0] tmp_69_3_i_i_max_int_s_fu_951_ap_return;
wire    tmp_69_5_i_i_max_int_s_fu_957_ap_ready;
wire   [31:0] tmp_69_5_i_i_max_int_s_fu_957_ap_return;
wire    tmp_69_7_i_i_max_int_s_fu_963_ap_ready;
wire   [31:0] tmp_69_7_i_i_max_int_s_fu_963_ap_return;
wire    tmp_69_9_i_i_max_int_s_fu_969_ap_ready;
wire   [31:0] tmp_69_9_i_i_max_int_s_fu_969_ap_return;
wire    tmp_76_1_i_i_max_int_s_fu_975_ap_ready;
wire   [31:0] tmp_76_1_i_i_max_int_s_fu_975_ap_return;
wire    tmp_76_3_i_i_max_int_s_fu_981_ap_ready;
wire    tmp_76_5_i_i_max_int_s_fu_987_ap_ready;
wire   [31:0] tmp_76_5_i_i_max_int_s_fu_987_ap_return;
wire    tmp_69_i_i_max_int_s_fu_993_ap_ready;
wire   [31:0] tmp_69_i_i_max_int_s_fu_993_ap_return;
wire    tmp_76_7_i_i_max_int_s_fu_999_ap_ready;
wire   [31:0] tmp_76_7_i_i_max_int_s_fu_999_ap_return;
wire    tmp_83_1_i_i_max_int_s_fu_1005_ap_ready;
wire   [31:0] tmp_83_1_i_i_max_int_s_fu_1005_ap_return;
wire    tmp_69_2_i_i_max_int_s_fu_1011_ap_ready;
wire   [31:0] tmp_69_2_i_i_max_int_s_fu_1011_ap_return;
wire    tmp_69_4_i_i_max_int_s_fu_1017_ap_ready;
wire   [31:0] tmp_69_4_i_i_max_int_s_fu_1017_ap_return;
wire    tmp_76_9_i_i_max_int_s_fu_1023_ap_ready;
wire   [31:0] tmp_76_9_i_i_max_int_s_fu_1023_ap_return;
wire    tmp_83_3_i_i_max_int_s_fu_1029_ap_ready;
wire   [31:0] tmp_83_3_i_i_max_int_s_fu_1029_ap_return;
wire    a0_1_i_i_max_int_s_fu_1035_ap_ready;
wire   [31:0] a0_1_i_i_max_int_s_fu_1035_x;
wire    tmp_97_i_i_max_int_s_fu_1042_ap_ready;
wire   [31:0] tmp_97_i_i_max_int_s_fu_1042_ap_return;
wire    tmp_100_i_i_max_int_s_fu_1049_ap_ready;
wire    tmp_76_i_i_max_int_s_fu_1055_ap_ready;
wire   [31:0] tmp_76_i_i_max_int_s_fu_1055_ap_return;
wire    tmp_76_2_i_i_max_int_s_fu_1061_ap_ready;
wire   [31:0] tmp_76_2_i_i_max_int_s_fu_1061_ap_return;
wire    tmp_76_4_i_i_max_int_s_fu_1067_ap_ready;
wire   [31:0] tmp_76_4_i_i_max_int_s_fu_1067_ap_return;
wire    tmp_83_5_i_i_max_int_s_fu_1073_ap_ready;
wire   [31:0] tmp_83_5_i_i_max_int_s_fu_1073_ap_return;
wire    a0_2_i_i_max_int_s_fu_1079_ap_ready;
wire   [31:0] a0_2_i_i_max_int_s_fu_1079_ap_return;
wire    a0_1_1_i_i_max_int_s_fu_1085_ap_ready;
wire    tmp_97_1_i_i_max_int_s_fu_1093_ap_ready;
wire   [31:0] tmp_97_1_i_i_max_int_s_fu_1093_ap_return;
wire    tmp_100_1_i_i_max_int_s_fu_1100_ap_ready;
wire    tmp_83_7_i_i_max_int_s_fu_1106_ap_ready;
wire   [31:0] tmp_83_7_i_i_max_int_s_fu_1106_ap_return;
wire    tmp_83_9_i_i_max_int_s_fu_1112_ap_ready;
wire    tmp_83_i_i_max_int_s_fu_1118_ap_ready;
wire    tmp_83_2_i_i_max_int_s_fu_1124_ap_ready;
wire    tmp_83_4_i_i_max_int_s_fu_1130_ap_ready;
wire    a0_2_1_i_i_max_int_s_fu_1136_ap_ready;
wire   [31:0] a0_2_1_i_i_max_int_s_fu_1136_ap_return;
wire    a0_1_2_i_i_max_int_s_fu_1142_ap_ready;
wire    tmp_97_2_i_i_max_int_s_fu_1150_ap_ready;
wire   [31:0] tmp_97_2_i_i_max_int_s_fu_1150_ap_return;
wire    tmp_100_2_i_i_max_int_s_fu_1157_ap_ready;
wire    a0_2_2_i_i_max_int_s_fu_1163_ap_ready;
wire   [31:0] a0_2_2_i_i_max_int_s_fu_1163_ap_return;
wire    a0_1_3_i_i_max_int_s_fu_1169_ap_ready;
wire    tmp_97_3_i_i_max_int_s_fu_1177_ap_ready;
wire   [31:0] tmp_97_3_i_i_max_int_s_fu_1177_ap_return;
wire    tmp_100_3_i_i_max_int_s_fu_1184_ap_ready;
wire    a0_2_3_i_i_max_int_s_fu_1190_ap_ready;
wire   [31:0] a0_2_3_i_i_max_int_s_fu_1190_ap_return;
wire    a0_1_4_i_i_max_int_s_fu_1196_ap_ready;
wire    tmp_97_4_i_i_max_int_s_fu_1204_ap_ready;
wire   [31:0] tmp_97_4_i_i_max_int_s_fu_1204_ap_return;
wire    tmp_100_4_i_i_max_int_s_fu_1211_ap_ready;
wire    a0_2_4_i_i_max_int_s_fu_1217_ap_ready;
wire   [31:0] a0_2_4_i_i_max_int_s_fu_1217_ap_return;
wire    a0_1_5_i_i_max_int_s_fu_1223_ap_ready;
wire    tmp_97_5_i_i_max_int_s_fu_1231_ap_ready;
wire   [31:0] tmp_97_5_i_i_max_int_s_fu_1231_ap_return;
wire    tmp_100_5_i_i_max_int_s_fu_1238_ap_ready;
wire    a0_2_5_i_i_max_int_s_fu_1244_ap_ready;
wire   [31:0] a0_2_5_i_i_max_int_s_fu_1244_ap_return;
wire    a0_1_6_i_i_max_int_s_fu_1250_ap_ready;
wire    tmp_97_6_i_i_max_int_s_fu_1258_ap_ready;
wire   [31:0] tmp_97_6_i_i_max_int_s_fu_1258_ap_return;
wire    tmp_100_6_i_i_max_int_s_fu_1265_ap_ready;
wire    a0_2_6_i_i_max_int_s_fu_1271_ap_ready;
wire   [31:0] a0_2_6_i_i_max_int_s_fu_1271_ap_return;
wire    a0_1_7_i_i_max_int_s_fu_1277_ap_ready;
wire    tmp_97_7_i_i_max_int_s_fu_1285_ap_ready;
wire   [31:0] tmp_97_7_i_i_max_int_s_fu_1285_ap_return;
wire    tmp_100_7_i_i_max_int_s_fu_1292_ap_ready;
wire    a0_2_7_i_i_max_int_s_fu_1298_ap_ready;
wire    tmp_19_i_i_max_int_s_fu_1304_ap_ready;
wire   [31:0] tmp_19_i_i_max_int_s_fu_1304_y;
wire   [31:0] tmp_19_i_i_max_int_s_fu_1304_ap_return;
reg    grp_reg_int_s_fu_3497_ap_ce;
reg    ap_predicate_op557_call_state10;
reg    ap_predicate_op575_call_state11;
reg    grp_reg_int_s_fu_3504_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3511_ap_return;
reg    grp_reg_int_s_fu_3511_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3519_ap_return;
reg    grp_reg_int_s_fu_3519_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3527_ap_return;
reg    grp_reg_int_s_fu_3527_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3535_ap_return;
reg    grp_reg_int_s_fu_3535_ap_ce;
reg    grp_reg_int_s_fu_3543_ap_ce;
reg    grp_reg_int_s_fu_3550_ap_ce;
reg    grp_reg_int_s_fu_3567_ap_ce;
reg    ap_predicate_op599_call_state12;
reg    grp_reg_int_s_fu_3574_ap_ce;
reg    grp_reg_int_s_fu_3581_ap_ce;
reg    grp_reg_int_s_fu_3588_ap_ce;
reg    grp_reg_int_s_fu_3595_ap_ce;
reg    grp_reg_int_s_fu_3602_ap_ce;
reg    grp_reg_int_s_fu_3619_ap_ce;
reg    ap_predicate_op623_call_state13;
reg    grp_reg_int_s_fu_3626_ap_ce;
reg    grp_reg_int_s_fu_3633_ap_ce;
reg    grp_reg_int_s_fu_3639_ap_ce;
reg    grp_reg_int_s_fu_3645_ap_ce;
reg    grp_reg_int_s_fu_3652_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3659_ap_return;
reg    grp_reg_int_s_fu_3659_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3667_ap_return;
reg    grp_reg_int_s_fu_3667_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3697_ap_return;
reg    grp_reg_int_s_fu_3697_ap_ce;
reg    ap_predicate_op653_call_state14;
wire   [31:0] grp_reg_int_s_fu_3705_ap_return;
reg    grp_reg_int_s_fu_3705_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3713_ap_return;
reg    grp_reg_int_s_fu_3713_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3721_ap_return;
reg    grp_reg_int_s_fu_3721_ap_ce;
reg    grp_reg_int_s_fu_3729_ap_ce;
reg    grp_reg_int_s_fu_3736_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3743_ap_return;
reg    grp_reg_int_s_fu_3743_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3751_ap_return;
reg    grp_reg_int_s_fu_3751_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3759_ap_return;
reg    grp_reg_int_s_fu_3759_ap_ce;
reg    ap_predicate_op685_call_state15;
wire   [31:0] grp_reg_int_s_fu_3767_ap_return;
reg    grp_reg_int_s_fu_3767_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3775_ap_return;
reg    grp_reg_int_s_fu_3775_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3783_ap_return;
reg    grp_reg_int_s_fu_3783_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3791_ap_return;
reg    grp_reg_int_s_fu_3791_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3799_ap_return;
reg    grp_reg_int_s_fu_3799_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3807_ap_return;
reg    grp_reg_int_s_fu_3807_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3815_ap_return;
reg    grp_reg_int_s_fu_3815_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3823_ap_return;
reg    grp_reg_int_s_fu_3823_ap_ce;
reg    ap_predicate_op713_call_state16;
wire   [31:0] grp_reg_int_s_fu_3831_ap_return;
reg    grp_reg_int_s_fu_3831_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3839_ap_return;
reg    grp_reg_int_s_fu_3839_ap_ce;
reg    ap_predicate_op725_call_state17;
wire   [31:0] grp_reg_int_s_fu_3846_ap_return;
reg    grp_reg_int_s_fu_3846_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3853_ap_return;
reg    grp_reg_int_s_fu_3853_ap_ce;
reg    ap_predicate_op737_call_state18;
wire   [31:0] grp_reg_int_s_fu_3860_ap_return;
reg    grp_reg_int_s_fu_3860_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3867_ap_return;
reg    grp_reg_int_s_fu_3867_ap_ce;
reg    ap_predicate_op749_call_state19;
wire   [31:0] grp_reg_int_s_fu_3874_ap_return;
reg    grp_reg_int_s_fu_3874_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3881_ap_return;
reg    grp_reg_int_s_fu_3881_ap_ce;
reg    ap_predicate_op761_call_state20;
wire   [31:0] grp_reg_int_s_fu_3888_ap_return;
reg    grp_reg_int_s_fu_3888_ap_ce;
reg   [10:0] t_V_reg_562;
wire    ap_CS_fsm_state24;
reg   [10:0] ap_phi_mux_t_V_3_phi_fu_577_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter1_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter2_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter3_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter4_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter5_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter6_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter7_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter8_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter9_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter10_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter11_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter12_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter13_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter14_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter15_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter16_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter17_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter18_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter19_core_1_i_i_reg_585;
reg   [15:0] ap_phi_reg_pp0_iter20_core_1_i_i_reg_585;
wire   [31:0] flag_d_assign_16_i_i_fu_3675_p1;
wire   [63:0] tmp_9_i_i_fu_1423_p1;
wire   [63:0] tmp_10_i_i_fu_3895_p1;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] core_win_val_2_V_1_fu_184;
wire   [15:0] core_win_val_2_V_2_fu_4025_p3;
reg   [15:0] core_win_val_2_V_0_fu_188;
reg   [15:0] core_win_val_1_V_1_fu_192;
reg   [15:0] core_win_val_1_V_0_fu_196;
reg   [15:0] core_win_val_0_V_1_fu_200;
reg   [15:0] core_win_val_0_V_0_fu_204;
reg   [7:0] win_val_0_V_2_fu_208;
reg   [7:0] win_val_0_V_2_1_fu_212;
reg   [7:0] win_val_0_V_3_fu_216;
reg   [7:0] win_val_0_V_4_fu_220;
reg   [7:0] win_val_0_V_5_fu_224;
reg   [7:0] win_val_1_V_1_fu_228;
reg   [7:0] win_val_1_V_1_1_fu_232;
reg   [7:0] win_val_1_V_2_fu_236;
reg   [7:0] win_val_1_V_3_fu_240;
reg   [7:0] win_val_1_V_4_fu_244;
reg   [7:0] win_val_1_V_5_fu_248;
reg   [7:0] win_val_2_V_0_fu_252;
reg   [7:0] win_val_2_V_0_1_fu_256;
reg   [7:0] win_val_2_V_1_fu_260;
reg   [7:0] win_val_2_V_2_fu_264;
reg   [7:0] win_val_2_V_3_fu_268;
reg   [7:0] win_val_2_V_4_fu_272;
reg   [7:0] win_val_2_V_5_fu_276;
reg   [7:0] win_val_3_V_0_fu_280;
reg   [7:0] win_val_3_V_0_1_fu_284;
reg   [7:0] win_val_3_V_1_fu_288;
reg   [7:0] win_val_3_V_2_fu_292;
reg   [7:0] win_val_3_V_3_fu_296;
reg   [7:0] win_val_3_V_4_fu_300;
reg   [7:0] win_val_3_V_5_fu_304;
reg   [7:0] win_val_4_V_0_fu_308;
reg   [7:0] win_val_4_V_0_1_fu_312;
reg   [7:0] win_val_4_V_1_fu_316;
reg   [7:0] win_val_4_V_2_fu_320;
reg   [7:0] win_val_4_V_3_fu_324;
reg   [7:0] win_val_4_V_4_fu_328;
reg   [7:0] win_val_4_V_5_fu_332;
reg   [7:0] win_val_5_V_1_fu_336;
reg   [7:0] win_val_5_V_1_1_fu_340;
reg   [7:0] win_val_5_V_2_fu_344;
reg   [7:0] win_val_5_V_3_fu_348;
reg   [7:0] win_val_5_V_4_fu_352;
reg   [7:0] win_val_5_V_5_fu_356;
reg   [7:0] win_val_6_V_2_fu_360;
reg   [7:0] win_val_6_V_2_1_fu_364;
reg   [7:0] win_val_6_V_3_fu_368;
reg   [7:0] win_val_6_V_4_fu_372;
reg   [7:0] win_val_6_V_5_fu_376;
wire   [7:0] tmp_12_fu_1318_p1;
wire   [0:0] tmp_3_i_i_fu_1368_p2;
wire   [8:0] tmp_fu_1386_p4;
wire   [0:0] tmp_8_i_i_fu_1413_p2;
wire   [0:0] tmp_11_i_i_fu_1433_p2;
wire   [8:0] tmp_15_fu_1445_p4;
wire   [0:0] icmp6_fu_1455_p2;
wire   [8:0] rhs_V_i_i_fu_1844_p1;
wire   [8:0] rhs_V_i_i_63_fu_1854_p1;
wire   [8:0] rhs_V_8_i_i_fu_1864_p1;
wire   [8:0] rhs_V_3_i_i_fu_1874_p1;
wire   [8:0] rhs_V_4_i_i_fu_1884_p1;
wire   [8:0] rhs_V_5_i_i_fu_1894_p1;
wire   [8:0] rhs_V_1_i_i_fu_1904_p1;
wire   [0:0] tmp_55_i_i_fu_1912_p2;
wire   [0:0] tmp_56_i_i_fu_1916_p2;
wire   [0:0] tmp_i_fu_1928_p2;
wire   [1:0] phitmp_i_i_i_i_fu_1920_p3;
wire   [0:0] tmp_61_i_i_fu_1942_p2;
wire   [0:0] tmp_63_i_i_fu_1947_p2;
wire   [0:0] tmp_13_i_fu_1960_p2;
wire   [1:0] phitmp1_i_i_i_i_fu_1952_p3;
wire   [8:0] rhs_V_1_1_i_i_fu_1974_p1;
wire   [0:0] tmp_55_1_i_i_fu_1982_p2;
wire   [0:0] tmp_56_1_i_i_fu_1986_p2;
wire   [0:0] tmp_14_i_fu_1998_p2;
wire   [1:0] phitmp_i_i_1_i_i_fu_1990_p3;
wire   [0:0] tmp_61_1_i_i_fu_2012_p2;
wire   [0:0] tmp_63_1_i_i_fu_2017_p2;
wire   [0:0] tmp_15_i_fu_2030_p2;
wire   [1:0] phitmp1_i_i_1_i_i_fu_2022_p3;
wire   [8:0] rhs_V_1_2_i_i_fu_2044_p1;
wire   [0:0] tmp_55_2_i_i_fu_2052_p2;
wire   [0:0] tmp_56_2_i_i_fu_2056_p2;
wire   [0:0] tmp_16_i_fu_2068_p2;
wire   [1:0] phitmp_i_i_2_i_i_fu_2060_p3;
wire   [8:0] rhs_V_1_3_i_i_fu_2082_p1;
wire   [0:0] tmp_55_3_i_i_fu_2090_p2;
wire   [0:0] tmp_56_3_i_i_fu_2094_p2;
wire   [0:0] tmp_18_i_fu_2106_p2;
wire   [1:0] phitmp_i_i_3_i_i_fu_2098_p3;
wire   [8:0] rhs_V_1_4_i_i_fu_2120_p1;
wire   [0:0] tmp_55_4_i_i_fu_2128_p2;
wire   [0:0] tmp_56_4_i_i_fu_2132_p2;
wire   [0:0] tmp_20_i_fu_2144_p2;
wire   [1:0] phitmp_i_i_4_i_i_fu_2136_p3;
wire   [8:0] rhs_V_1_5_i_i_fu_2158_p1;
wire   [0:0] tmp_55_5_i_i_fu_2166_p2;
wire   [0:0] tmp_56_5_i_i_fu_2170_p2;
wire   [0:0] tmp_22_i_fu_2182_p2;
wire   [1:0] phitmp_i_i_5_i_i_fu_2174_p3;
wire   [8:0] rhs_V_6_i_i_fu_2196_p1;
wire   [8:0] rhs_V_1_6_i_i_fu_2204_p1;
wire   [0:0] tmp_55_6_i_i_fu_2212_p2;
wire   [0:0] tmp_56_6_i_i_fu_2217_p2;
wire   [0:0] tmp_24_i_fu_2230_p2;
wire   [1:0] phitmp_i_i_6_i_i_fu_2222_p3;
wire   [8:0] rhs_V_7_i_i_fu_2244_p1;
wire   [8:0] rhs_V_1_7_i_i_fu_2252_p1;
wire   [0:0] tmp_55_7_i_i_fu_2260_p2;
wire   [0:0] tmp_56_7_i_i_fu_2265_p2;
wire   [0:0] tmp_26_i_fu_2278_p2;
wire   [1:0] phitmp_i_i_7_i_i_fu_2270_p3;
wire   [1:0] flag_val_V_assign_lo_2_fu_2004_p3;
wire   [0:0] tmp_60_0_not_i_i_fu_2292_p2;
wire   [1:0] flag_val_V_assign_lo_4_fu_2074_p3;
wire   [1:0] flag_val_V_assign_lo_6_fu_2112_p3;
wire   [1:0] flag_val_V_assign_lo_8_fu_2150_p3;
wire   [1:0] flag_val_V_assign_lo_10_fu_2188_p3;
wire   [1:0] flag_val_V_assign_lo_12_fu_2236_p3;
wire   [1:0] flag_val_V_assign_lo_14_fu_2284_p3;
wire   [0:0] tmp_62_6_i_i_fu_2406_p2;
wire   [0:0] tmp_60_6_not_i_i_fu_2400_p2;
wire   [0:0] tmp_15_i_i_fu_2434_p2;
wire   [3:0] phitmp43_op_op_cast_s_fu_2426_p3;
wire   [3:0] count_1_i_0_op_op112_fu_2418_p3;
wire   [0:0] tmp_16_i_i_fu_2456_p2;
wire   [3:0] phitmp42_op_cast_i_c_fu_2448_p3;
wire   [3:0] count_1_i_2_op_op_i_s_fu_2440_p3;
wire   [0:0] or_cond11_i_i_fu_2412_p2;
wire   [0:0] tmp_17_i_i_fu_2478_p2;
wire   [3:0] phitmp1_cast_i_cast_s_fu_2470_p3;
wire   [3:0] count_1_i_4_op_i_i_fu_2462_p3;
wire   [1:0] flag_val_V_assign_lo_1_fu_1966_p3;
wire   [0:0] tmp_62_7_i_i_fu_2498_p2;
wire   [0:0] tmp_60_7_not_i_i_fu_2492_p2;
wire   [3:0] count_1_i_6_i_i_fu_2484_p3;
wire   [0:0] tmp_60_8_i_i_fu_2524_p2;
wire   [0:0] not_or_cond11_i_i_de_fu_2536_p2;
wire   [0:0] tmp_61_2_i_i_fu_2548_p2;
wire   [0:0] tmp_63_2_i_i_fu_2552_p2;
wire   [0:0] tmp_17_i_fu_2564_p2;
wire   [1:0] phitmp1_i_i_2_i_i_fu_2556_p3;
wire   [0:0] tmp_61_3_i_i_fu_2578_p2;
wire   [0:0] tmp_63_3_i_i_fu_2582_p2;
wire   [0:0] tmp_19_i_fu_2594_p2;
wire   [1:0] phitmp1_i_i_3_i_i_fu_2586_p3;
wire   [0:0] tmp_61_4_i_i_fu_2608_p2;
wire   [0:0] tmp_63_4_i_i_fu_2612_p2;
wire   [0:0] tmp_21_i_fu_2624_p2;
wire   [1:0] phitmp1_i_i_4_i_i_fu_2616_p3;
wire   [0:0] tmp_61_5_i_i_fu_2638_p2;
wire   [0:0] tmp_63_5_i_i_fu_2642_p2;
wire   [0:0] tmp_23_i_fu_2654_p2;
wire   [1:0] phitmp1_i_i_5_i_i_fu_2646_p3;
wire   [0:0] tmp_61_6_i_i_fu_2668_p2;
wire   [0:0] tmp_63_6_i_i_fu_2672_p2;
wire   [0:0] tmp_25_i_fu_2684_p2;
wire   [1:0] phitmp1_i_i_6_i_i_fu_2676_p3;
wire   [0:0] tmp_61_7_i_i_fu_2698_p2;
wire   [0:0] tmp_63_7_i_i_fu_2702_p2;
wire   [0:0] tmp_27_i_fu_2714_p2;
wire   [1:0] phitmp1_i_i_7_i_i_fu_2706_p3;
wire   [3:0] count_8_i_i_fu_2738_p2;
wire   [0:0] tmp_64_8_i_i_fu_2743_p2;
wire   [0:0] not_or_cond13_i_i_fu_2754_p2;
wire   [3:0] phitmp2_i_i_fu_2749_p2;
wire   [1:0] flag_val_V_assign_lo_5_fu_2570_p3;
wire   [0:0] tmp_60_9_i_i_fu_2772_p2;
wire   [0:0] tmp_62_9_i_i_fu_2777_p2;
wire   [3:0] count_1_i_8_i_i_fu_2765_p3;
wire   [0:0] not_or_cond14_i_i_de_fu_2794_p2;
wire   [0:0] tmp_64_9_i_i_fu_2788_p2;
wire   [0:0] not_or_cond14_i_i_fu_2800_p2;
wire   [0:0] or_cond14_i_i_fu_2782_p2;
wire   [1:0] flag_val_V_assign_lo_7_fu_2600_p3;
wire   [0:0] tmp_60_i_i_fu_2820_p2;
wire   [0:0] tmp_62_i_i_65_fu_2826_p2;
wire   [3:0] count_1_i_9_i_i_fu_2812_p3;
wire   [3:0] count_i_i_fu_2838_p2;
wire   [0:0] not_or_cond15_i_i_de_fu_2856_p2;
wire   [0:0] tmp_64_i_i_fu_2844_p2;
wire   [0:0] not_or_cond15_i_i_fu_2862_p2;
wire   [0:0] or_cond15_i_i_fu_2832_p2;
wire   [3:0] phitmp3_i_i_fu_2850_p2;
wire   [1:0] flag_val_V_assign_lo_9_fu_2630_p3;
wire   [3:0] count_1_i_i_i_fu_2874_p3;
wire   [0:0] or_cond16_i_i_fu_2894_p2;
wire   [1:0] flag_val_V_assign_lo_11_fu_2660_p3;
wire   [1:0] flag_val_V_assign_lo_13_fu_2690_p3;
wire   [1:0] flag_val_V_assign_lo_15_fu_2720_p3;
wire   [0:0] tmp_60_14_i_i_fu_2950_p2;
wire   [0:0] iscorner_2_i_7_i_i_fu_2733_p2;
wire   [0:0] p_iscorner_0_i_8_i_i_fu_2759_p2;
wire   [0:0] p_iscorner_0_i_9_i_i_fu_2806_p2;
wire   [0:0] p_iscorner_0_i_i_i_fu_2868_p2;
wire   [0:0] tmp8_i_fu_2966_p2;
wire   [0:0] tmp7_i_fu_2960_p2;
wire   [0:0] not_or_cond16_i_i_de_fu_2978_p2;
wire   [0:0] not_or_cond16_i_i_fu_2982_p2;
wire   [3:0] count_1_i_i_fu_2997_p2;
wire   [0:0] not_or_cond17_i_i_de_fu_3013_p2;
wire   [0:0] tmp_64_2_i_i_fu_3002_p2;
wire   [0:0] not_or_cond17_i_i_fu_3017_p2;
wire   [0:0] or_cond17_i_i_fu_2993_p2;
wire   [3:0] phitmp4_i_i_fu_3008_p2;
wire   [3:0] count_1_i_2_i_i_fu_3029_p3;
wire   [0:0] not_or_cond18_i_i_de_fu_3047_p2;
wire   [0:0] tmp_64_3_i_i_fu_3041_p2;
wire   [0:0] not_or_cond18_i_i_fu_3051_p2;
wire   [0:0] or_cond18_i_i_fu_3037_p2;
wire   [3:0] count_1_i_3_i_i_fu_3063_p3;
wire   [4:0] count_1_i_3_cast_i_i_fu_3071_p1;
wire   [4:0] count_2_i_i_fu_3079_p2;
wire   [0:0] not_or_cond19_i_i_de_fu_3097_p2;
wire   [0:0] tmp_64_4_i_i_fu_3085_p2;
wire   [0:0] not_or_cond19_i_i_fu_3101_p2;
wire   [0:0] or_cond19_i_i_fu_3075_p2;
wire   [4:0] phitmp5_i_i_fu_3091_p2;
wire   [4:0] count_1_i_4_i_i_fu_3113_p3;
wire   [0:0] p_iscorner_0_i_1_i_i_fu_2988_p2;
wire   [0:0] p_iscorner_0_i_2_i_i_fu_3023_p2;
wire   [0:0] p_iscorner_0_i_3_i_i_fu_3057_p2;
wire   [0:0] p_iscorner_0_i_4_i_i_fu_3107_p2;
wire   [0:0] not_or_cond20_i_i_fu_3146_p2;
wire   [4:0] count_3_i_i_fu_3156_p2;
wire   [0:0] tmp_64_6_i_i_fu_3161_p2;
wire   [0:0] not_or_cond5_i_i_fu_3172_p2;
wire   [4:0] phitmp6_i_i_fu_3167_p2;
wire   [4:0] count_1_i_10_i_i_fu_3183_p3;
wire   [0:0] not_or_cond6_i_i_dem_fu_3196_p2;
wire   [0:0] tmp_64_10_i_i_fu_3190_p2;
wire   [0:0] not_or_cond6_i_i_fu_3200_p2;
wire   [4:0] count_1_i_11_i_i_fu_3212_p3;
wire   [4:0] count_4_i_i_fu_3219_p2;
wire   [0:0] not_or_cond7_i_i_dem_fu_3237_p2;
wire   [0:0] tmp_64_11_i_i_fu_3225_p2;
wire   [0:0] not_or_cond7_i_i_fu_3241_p2;
wire   [4:0] phitmp7_i_i_fu_3231_p2;
wire   [4:0] count_1_i_12_i_i_fu_3253_p3;
wire   [0:0] p_iscorner_0_i_5_i_i_fu_3151_p2;
wire   [0:0] p_iscorner_0_i_6_i_i_fu_3177_p2;
wire   [0:0] p_iscorner_0_i_7_i_i_fu_3206_p2;
wire   [0:0] p_iscorner_0_i_10_i_i_fu_3247_p2;
wire   [0:0] tmp15_i_fu_3279_p2;
wire   [0:0] tmp14_i_fu_3273_p2;
wire   [0:0] not_or_cond8_i_i_dem_fu_3331_p2;
wire   [0:0] not_or_cond8_i_i_fu_3335_p2;
wire   [4:0] count_5_i_i_fu_3346_p2;
wire   [0:0] not_or_cond9_i_i_dem_fu_3362_p2;
wire   [0:0] tmp_64_13_i_i_fu_3351_p2;
wire   [0:0] not_or_cond9_i_i_fu_3366_p2;
wire   [4:0] phitmp8_i_i_fu_3357_p2;
wire   [4:0] count_1_i_14_i_i_fu_3378_p3;
wire   [0:0] not_or_cond10_i_i_de_fu_3391_p2;
wire   [0:0] tmp_64_14_i_i_fu_3385_p2;
wire   [0:0] not_or_cond10_i_i_fu_3395_p2;
wire   [4:0] count_1_i_15_i_i_fu_3407_p3;
wire   [4:0] count_6_i_i_fu_3414_p2;
wire   [0:0] tmp_64_15_i_i_fu_3420_p2;
wire   [4:0] phitmp9_i_i_fu_3426_p2;
wire   [0:0] tmp4_i_fu_3443_p2;
wire   [0:0] tmp_64_16_i1_i_fu_3437_p2;
wire   [0:0] tmp9_i_fu_3453_p2;
wire   [0:0] p_iscorner_0_i_11_i_i_fu_3341_p2;
wire   [0:0] p_iscorner_0_i_12_i_i_fu_3372_p2;
wire   [0:0] p_iscorner_0_i_14_i_i_fu_3432_p2;
wire   [0:0] p_iscorner_0_i_15_i_i_fu_3447_p2;
wire   [0:0] tmp19_i_fu_3468_p2;
wire   [0:0] p_iscorner_0_i_13_i_i_fu_3401_p2;
wire   [0:0] tmp18_i_fu_3474_p2;
wire   [0:0] tmp17_i_fu_3462_p2;
wire   [0:0] tmp16_i_fu_3480_p2;
wire   [0:0] tmp12_i_fu_3486_p2;
wire   [0:0] tmp5_i_fu_3457_p2;
wire   [15:0] tmp_14_fu_3913_p1;
wire   [0:0] tmp_21_i_i_fu_3935_p2;
wire   [0:0] tmp_106_i_i_fu_3941_p2;
wire   [0:0] tmp_106_1_i_i_fu_3947_p2;
wire   [0:0] tmp23_i_fu_3976_p2;
wire   [0:0] tmp22_i_fu_3982_p2;
wire   [0:0] tmp21_i_fu_3971_p2;
wire   [0:0] tmp_109_i_i_fu_4033_p2;
wire   [0:0] tmp_109_1_i_i_fu_4038_p2;
wire   [0:0] tmp26_i_fu_4048_p2;
wire   [0:0] tmp28_i_fu_4059_p2;
wire   [0:0] tmp_109_2_i_i_fu_4043_p2;
wire   [0:0] tmp27_i_fu_4063_p2;
wire   [0:0] tmp25_i_fu_4054_p2;
wire   [0:0] tmp24_i_fu_4069_p2;
wire   [0:0] tmp_16_fu_4075_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1945;
reg    ap_condition_1950;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
end

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_0_V_address0),
    .ce0(k_buf_val_0_V_ce0),
    .q0(k_buf_val_0_V_q0),
    .address1(k_buf_val_0_V_addr_reg_4521),
    .ce1(k_buf_val_0_V_ce1),
    .we1(k_buf_val_0_V_we1),
    .d1(k_buf_val_1_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_1_V_address0),
    .ce0(k_buf_val_1_V_ce0),
    .q0(k_buf_val_1_V_q0),
    .address1(k_buf_val_1_V_addr_reg_4527),
    .ce1(k_buf_val_1_V_ce1),
    .we1(k_buf_val_1_V_we1),
    .d1(k_buf_val_2_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_2_V_address0),
    .ce0(k_buf_val_2_V_ce0),
    .q0(k_buf_val_2_V_q0),
    .address1(k_buf_val_2_V_addr_reg_4533),
    .ce1(k_buf_val_2_V_ce1),
    .we1(k_buf_val_2_V_we1),
    .d1(k_buf_val_3_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_3_V_address0),
    .ce0(k_buf_val_3_V_ce0),
    .q0(k_buf_val_3_V_q0),
    .address1(k_buf_val_3_V_addr_reg_4539),
    .ce1(k_buf_val_3_V_ce1),
    .we1(k_buf_val_3_V_we1),
    .d1(k_buf_val_4_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_4_V_address0),
    .ce0(k_buf_val_4_V_ce0),
    .q0(k_buf_val_4_V_q0),
    .address1(k_buf_val_4_V_addr_reg_4545),
    .ce1(k_buf_val_4_V_ce1),
    .we1(k_buf_val_4_V_we1),
    .d1(k_buf_val_5_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_5_V_address0),
    .ce0(k_buf_val_5_V_ce0),
    .q0(k_buf_val_5_V_q0),
    .address1(k_buf_val_5_V_addr_reg_4551),
    .ce1(k_buf_val_5_V_ce1),
    .we1(k_buf_val_5_V_we1),
    .d1(gray_data_stream_0_s_dout)
);

FAST_t_opr_core_bkbM #(
    .DataWidth( 16 ),
    .AddressRange( 1927 ),
    .AddressWidth( 11 ))
core_buf_val_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(core_buf_val_0_V_address0),
    .ce0(core_buf_val_0_V_ce0),
    .q0(core_buf_val_0_V_q0),
    .address1(core_buf_val_0_V_ad_reg_5362),
    .ce1(core_buf_val_0_V_ce1),
    .we1(core_buf_val_0_V_we1),
    .d1(core_buf_val_1_V_q0)
);

FAST_t_opr_core_bkbM #(
    .DataWidth( 16 ),
    .AddressRange( 1927 ),
    .AddressWidth( 11 ))
core_buf_val_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(core_buf_val_1_V_address0),
    .ce0(core_buf_val_1_V_ce0),
    .q0(core_buf_val_1_V_q0),
    .address1(ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368),
    .ce1(core_buf_val_1_V_ce1),
    .we1(core_buf_val_1_V_we1),
    .d1(core_win_val_2_V_2_fu_4025_p3)
);

min_int_s tmp_67_1_i_i_min_int_s_fu_602(
    .ap_ready(tmp_67_1_i_i_min_int_s_fu_602_ap_ready),
    .x(flag_d_assign_1_i_i_fu_3296_p1),
    .y(flag_d_assign_2_i_i_fu_3301_p1),
    .ap_return(tmp_67_1_i_i_min_int_s_fu_602_ap_return)
);

min_int_s tmp_67_3_i_i_min_int_s_fu_608(
    .ap_ready(tmp_67_3_i_i_min_int_s_fu_608_ap_ready),
    .x(flag_d_assign_3_i_i_fu_3306_p1),
    .y(flag_d_assign_4_i_i_fu_3311_p1),
    .ap_return(tmp_67_3_i_i_min_int_s_fu_608_ap_return)
);

min_int_s tmp_67_5_i_i_min_int_s_fu_614(
    .ap_ready(tmp_67_5_i_i_min_int_s_fu_614_ap_ready),
    .x(flag_d_assign_5_i_i_fu_3316_p1),
    .y(flag_d_assign_6_i_i_fu_3321_p1),
    .ap_return(tmp_67_5_i_i_min_int_s_fu_614_ap_return)
);

min_int_s tmp_67_7_i_i_min_int_s_fu_620(
    .ap_ready(tmp_67_7_i_i_min_int_s_fu_620_ap_ready),
    .x(flag_d_assign_7_i_i_fu_3326_p1),
    .y(flag_d_assign_8_i_i_fu_3291_p1),
    .ap_return(tmp_67_7_i_i_min_int_s_fu_620_ap_return)
);

min_int_s tmp_67_9_i_i_min_int_s_fu_626(
    .ap_ready(tmp_67_9_i_i_min_int_s_fu_626_ap_ready),
    .x(flag_d_assign_9_i_i_fu_3557_p1),
    .y(flag_d_assign_10_i_i_fu_3562_p1),
    .ap_return(tmp_67_9_i_i_min_int_s_fu_626_ap_return)
);

min_int_s tmp_74_1_i_i_min_int_s_fu_632(
    .ap_ready(tmp_74_1_i_i_min_int_s_fu_632_ap_ready),
    .x(grp_reg_int_s_fu_3497_ap_return),
    .y(grp_reg_int_s_fu_3511_ap_return),
    .ap_return(tmp_74_1_i_i_min_int_s_fu_632_ap_return)
);

min_int_s tmp_74_3_i_i_min_int_s_fu_638(
    .ap_ready(tmp_74_3_i_i_min_int_s_fu_638_ap_ready),
    .x(grp_reg_int_s_fu_3511_ap_return),
    .y(grp_reg_int_s_fu_3527_ap_return),
    .ap_return(tmp_74_3_i_i_min_int_s_fu_638_ap_return)
);

min_int_s tmp_74_5_i_i_min_int_s_fu_644(
    .ap_ready(tmp_74_5_i_i_min_int_s_fu_644_ap_ready),
    .x(grp_reg_int_s_fu_3527_ap_return),
    .y(grp_reg_int_s_fu_3543_ap_return),
    .ap_return(tmp_74_5_i_i_min_int_s_fu_644_ap_return)
);

min_int_s tmp_67_i_i_min_int_s_fu_650(
    .ap_ready(tmp_67_i_i_min_int_s_fu_650_ap_ready),
    .x(flag_d_assign_11_i_i_fu_3609_p1),
    .y(flag_d_assign_12_i_i_fu_3614_p1),
    .ap_return(tmp_67_i_i_min_int_s_fu_650_ap_return)
);

min_int_s tmp_74_7_i_i_min_int_s_fu_656(
    .ap_ready(tmp_74_7_i_i_min_int_s_fu_656_ap_ready),
    .x(flag_d_min2_7_reg_5042),
    .y(grp_reg_int_s_fu_3567_ap_return),
    .ap_return(tmp_74_7_i_i_min_int_s_fu_656_ap_return)
);

min_int_s tmp_81_1_i_i_min_int_s_fu_662(
    .ap_ready(tmp_81_1_i_i_min_int_s_fu_662_ap_ready),
    .x(grp_reg_int_s_fu_3581_ap_return),
    .y(grp_reg_int_s_fu_3595_ap_return),
    .ap_return(tmp_81_1_i_i_min_int_s_fu_662_ap_return)
);

min_int_s tmp_67_2_i_i_min_int_s_fu_668(
    .ap_ready(tmp_67_2_i_i_min_int_s_fu_668_ap_ready),
    .x(flag_d_assign_13_i_i_fu_3682_p1),
    .y(flag_d_assign_14_i_i_fu_3687_p1),
    .ap_return(tmp_67_2_i_i_min_int_s_fu_668_ap_return)
);

min_int_s tmp_67_4_i_i_min_int_s_fu_674(
    .ap_ready(tmp_67_4_i_i_min_int_s_fu_674_ap_ready),
    .x(flag_d_assign_15_i_i_fu_3692_p1),
    .y(flag_d_assign_16_i_i_fu_3675_p1),
    .ap_return(tmp_67_4_i_i_min_int_s_fu_674_ap_return)
);

min_int_s tmp_74_9_i_i_min_int_s_fu_680(
    .ap_ready(tmp_74_9_i_i_min_int_s_fu_680_ap_ready),
    .x(flag_d_min2_9_reg_5074),
    .y(grp_reg_int_s_fu_3619_ap_return),
    .ap_return(tmp_74_9_i_i_min_int_s_fu_680_ap_return)
);

min_int_s tmp_81_3_i_i_min_int_s_fu_686(
    .ap_ready(tmp_81_3_i_i_min_int_s_fu_686_ap_ready),
    .x(grp_reg_int_s_fu_3633_ap_return),
    .y(grp_reg_int_s_fu_3645_ap_return),
    .ap_return(tmp_81_3_i_i_min_int_s_fu_686_ap_return)
);

min_int_s tmp_89_i_i_min_int_s_fu_692(
    .ap_ready(tmp_89_i_i_min_int_s_fu_692_ap_ready),
    .x(grp_reg_int_s_fu_3659_ap_return),
    .y(flag_d_assign_16_i_i_fu_3675_p1),
    .ap_return(tmp_89_i_i_min_int_s_fu_692_ap_return)
);

min_int_s tmp_92_i_i_min_int_s_fu_698(
    .ap_ready(tmp_92_i_i_min_int_s_fu_698_ap_ready),
    .x(grp_reg_int_s_fu_3659_ap_return),
    .y(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020),
    .ap_return(tmp_92_i_i_min_int_s_fu_698_ap_return)
);

min_int_s b0_1_i_i_min_int_s_fu_704(
    .ap_ready(b0_1_i_i_min_int_s_fu_704_ap_ready),
    .x(b0_1_i_i_min_int_s_fu_704_x),
    .y(tmp_97_i_i_max_int_s_fu_1042_ap_return),
    .ap_return(b0_1_i_i_min_int_s_fu_704_ap_return)
);

min_int_s tmp_74_i_i_min_int_s_fu_710(
    .ap_ready(tmp_74_i_i_min_int_s_fu_710_ap_ready),
    .x(flag_d_min2_11_reg_5122),
    .y(grp_reg_int_s_fu_3697_ap_return),
    .ap_return(tmp_74_i_i_min_int_s_fu_710_ap_return)
);

min_int_s tmp_74_2_i_i_min_int_s_fu_716(
    .ap_ready(tmp_74_2_i_i_min_int_s_fu_716_ap_ready),
    .x(grp_reg_int_s_fu_3697_ap_return),
    .y(grp_reg_int_s_fu_3713_ap_return),
    .ap_return(tmp_74_2_i_i_min_int_s_fu_716_ap_return)
);

min_int_s tmp_74_4_i_i_min_int_s_fu_722(
    .ap_ready(tmp_74_4_i_i_min_int_s_fu_722_ap_ready),
    .x(grp_reg_int_s_fu_3713_ap_return),
    .y(ap_reg_pp0_iter10_flag_d_min2_1_reg_5032),
    .ap_return(tmp_74_4_i_i_min_int_s_fu_722_ap_return)
);

min_int_s tmp_81_5_i_i_min_int_s_fu_728(
    .ap_ready(tmp_81_5_i_i_min_int_s_fu_728_ap_ready),
    .x(ap_reg_pp0_iter10_flag_d_min4_5_reg_5094),
    .y(grp_reg_int_s_fu_3729_ap_return),
    .ap_return(tmp_81_5_i_i_min_int_s_fu_728_ap_return)
);

min_int_s tmp_89_1_i_i_min_int_s_fu_734(
    .ap_ready(tmp_89_1_i_i_min_int_s_fu_734_ap_ready),
    .x(grp_reg_int_s_fu_3743_ap_return),
    .y(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980),
    .ap_return(tmp_89_1_i_i_min_int_s_fu_734_ap_return)
);

min_int_s tmp_92_1_i_i_min_int_s_fu_740(
    .ap_ready(tmp_92_1_i_i_min_int_s_fu_740_ap_ready),
    .x(grp_reg_int_s_fu_3743_ap_return),
    .y(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062),
    .ap_return(tmp_92_1_i_i_min_int_s_fu_740_ap_return)
);

min_int_s b0_2_i_i_min_int_s_fu_746(
    .ap_ready(b0_2_i_i_min_int_s_fu_746_ap_ready),
    .x(b0_1_i_i_reg_5162),
    .y(tmp_100_i_i_reg_5167),
    .ap_return(b0_2_i_i_min_int_s_fu_746_ap_return)
);

min_int_s b0_1_1_i_i_min_int_s_fu_752(
    .ap_ready(b0_1_1_i_i_min_int_s_fu_752_ap_ready),
    .x(b0_2_i_i_min_int_s_fu_746_ap_return),
    .y(tmp_97_1_i_i_max_int_s_fu_1093_ap_return),
    .ap_return(b0_1_1_i_i_min_int_s_fu_752_ap_return)
);

min_int_s tmp_81_7_i_i_min_int_s_fu_759(
    .ap_ready(tmp_81_7_i_i_min_int_s_fu_759_ap_ready),
    .x(ap_reg_pp0_iter11_flag_d_min4_7_reg_5142),
    .y(grp_reg_int_s_fu_3759_ap_return),
    .ap_return(tmp_81_7_i_i_min_int_s_fu_759_ap_return)
);

min_int_s tmp_81_9_i_i_min_int_s_fu_765(
    .ap_ready(tmp_81_9_i_i_min_int_s_fu_765_ap_ready),
    .x(flag_d_min4_9_reg_5172),
    .y(grp_reg_int_s_fu_3775_ap_return),
    .ap_return(tmp_81_9_i_i_min_int_s_fu_765_ap_return)
);

min_int_s tmp_81_i_i_min_int_s_fu_771(
    .ap_ready(tmp_81_i_i_min_int_s_fu_771_ap_ready),
    .x(grp_reg_int_s_fu_3759_ap_return),
    .y(grp_reg_int_s_fu_3791_ap_return),
    .ap_return(tmp_81_i_i_min_int_s_fu_771_ap_return)
);

min_int_s tmp_81_2_i_i_min_int_s_fu_777(
    .ap_ready(tmp_81_2_i_i_min_int_s_fu_777_ap_ready),
    .x(grp_reg_int_s_fu_3775_ap_return),
    .y(ap_reg_pp0_iter11_flag_d_min4_1_reg_5084),
    .ap_return(tmp_81_2_i_i_min_int_s_fu_777_ap_return)
);

min_int_s tmp_81_4_i_i_min_int_s_fu_783(
    .ap_ready(tmp_81_4_i_i_min_int_s_fu_783_ap_ready),
    .x(grp_reg_int_s_fu_3791_ap_return),
    .y(ap_reg_pp0_iter11_flag_d_min4_3_reg_5132),
    .ap_return(tmp_81_4_i_i_min_int_s_fu_783_ap_return)
);

min_int_s tmp_89_2_i_i_min_int_s_fu_789(
    .ap_ready(tmp_89_2_i_i_min_int_s_fu_789_ap_ready),
    .x(grp_reg_int_s_fu_3807_ap_return),
    .y(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992),
    .ap_return(tmp_89_2_i_i_min_int_s_fu_789_ap_return)
);

min_int_s tmp_92_2_i_i_min_int_s_fu_795(
    .ap_ready(tmp_92_2_i_i_min_int_s_fu_795_ap_ready),
    .x(grp_reg_int_s_fu_3807_ap_return),
    .y(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104),
    .ap_return(tmp_92_2_i_i_min_int_s_fu_795_ap_return)
);

min_int_s b0_2_1_i_i_min_int_s_fu_801(
    .ap_ready(b0_2_1_i_i_min_int_s_fu_801_ap_ready),
    .x(b0_1_1_i_i_reg_5192),
    .y(tmp_100_1_i_i_reg_5197),
    .ap_return(b0_2_1_i_i_min_int_s_fu_801_ap_return)
);

min_int_s b0_1_2_i_i_min_int_s_fu_807(
    .ap_ready(b0_1_2_i_i_min_int_s_fu_807_ap_ready),
    .x(b0_2_1_i_i_min_int_s_fu_801_ap_return),
    .y(tmp_97_2_i_i_max_int_s_fu_1150_ap_return),
    .ap_return(b0_1_2_i_i_min_int_s_fu_807_ap_return)
);

min_int_s tmp_89_3_i_i_min_int_s_fu_814(
    .ap_ready(tmp_89_3_i_i_min_int_s_fu_814_ap_ready),
    .x(grp_reg_int_s_fu_3823_ap_return),
    .y(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004),
    .ap_return(tmp_89_3_i_i_min_int_s_fu_814_ap_return)
);

min_int_s tmp_92_3_i_i_min_int_s_fu_820(
    .ap_ready(tmp_92_3_i_i_min_int_s_fu_820_ap_ready),
    .x(grp_reg_int_s_fu_3823_ap_return),
    .y(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116),
    .ap_return(tmp_92_3_i_i_min_int_s_fu_820_ap_return)
);

min_int_s b0_2_2_i_i_min_int_s_fu_826(
    .ap_ready(b0_2_2_i_i_min_int_s_fu_826_ap_ready),
    .x(b0_1_2_i_i_reg_5252),
    .y(tmp_100_2_i_i_reg_5257),
    .ap_return(b0_2_2_i_i_min_int_s_fu_826_ap_return)
);

min_int_s b0_1_3_i_i_min_int_s_fu_832(
    .ap_ready(b0_1_3_i_i_min_int_s_fu_832_ap_ready),
    .x(b0_2_2_i_i_min_int_s_fu_826_ap_return),
    .y(tmp_97_3_i_i_max_int_s_fu_1177_ap_return),
    .ap_return(b0_1_3_i_i_min_int_s_fu_832_ap_return)
);

min_int_s tmp_89_4_i_i_min_int_s_fu_839(
    .ap_ready(tmp_89_4_i_i_min_int_s_fu_839_ap_ready),
    .x(grp_reg_int_s_fu_3839_ap_return),
    .y(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968),
    .ap_return(tmp_89_4_i_i_min_int_s_fu_839_ap_return)
);

min_int_s tmp_92_4_i_i_min_int_s_fu_845(
    .ap_ready(tmp_92_4_i_i_min_int_s_fu_845_ap_ready),
    .x(grp_reg_int_s_fu_3839_ap_return),
    .y(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974),
    .ap_return(tmp_92_4_i_i_min_int_s_fu_845_ap_return)
);

min_int_s b0_2_3_i_i_min_int_s_fu_851(
    .ap_ready(b0_2_3_i_i_min_int_s_fu_851_ap_ready),
    .x(b0_1_3_i_i_reg_5272),
    .y(tmp_100_3_i_i_reg_5277),
    .ap_return(b0_2_3_i_i_min_int_s_fu_851_ap_return)
);

min_int_s b0_1_4_i_i_min_int_s_fu_857(
    .ap_ready(b0_1_4_i_i_min_int_s_fu_857_ap_ready),
    .x(b0_2_3_i_i_min_int_s_fu_851_ap_return),
    .y(tmp_97_4_i_i_max_int_s_fu_1204_ap_return),
    .ap_return(b0_1_4_i_i_min_int_s_fu_857_ap_return)
);

min_int_s tmp_89_5_i_i_min_int_s_fu_864(
    .ap_ready(tmp_89_5_i_i_min_int_s_fu_864_ap_ready),
    .x(grp_reg_int_s_fu_3853_ap_return),
    .y(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026),
    .ap_return(tmp_89_5_i_i_min_int_s_fu_864_ap_return)
);

min_int_s tmp_92_5_i_i_min_int_s_fu_870(
    .ap_ready(tmp_92_5_i_i_min_int_s_fu_870_ap_ready),
    .x(grp_reg_int_s_fu_3853_ap_return),
    .y(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986),
    .ap_return(tmp_92_5_i_i_min_int_s_fu_870_ap_return)
);

min_int_s b0_2_4_i_i_min_int_s_fu_876(
    .ap_ready(b0_2_4_i_i_min_int_s_fu_876_ap_ready),
    .x(b0_1_4_i_i_reg_5292),
    .y(tmp_100_4_i_i_reg_5297),
    .ap_return(b0_2_4_i_i_min_int_s_fu_876_ap_return)
);

min_int_s b0_1_5_i_i_min_int_s_fu_882(
    .ap_ready(b0_1_5_i_i_min_int_s_fu_882_ap_ready),
    .x(b0_2_4_i_i_min_int_s_fu_876_ap_return),
    .y(tmp_97_5_i_i_max_int_s_fu_1231_ap_return),
    .ap_return(b0_1_5_i_i_min_int_s_fu_882_ap_return)
);

min_int_s tmp_89_6_i_i_min_int_s_fu_889(
    .ap_ready(tmp_89_6_i_i_min_int_s_fu_889_ap_ready),
    .x(grp_reg_int_s_fu_3867_ap_return),
    .y(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068),
    .ap_return(tmp_89_6_i_i_min_int_s_fu_889_ap_return)
);

min_int_s tmp_92_6_i_i_min_int_s_fu_895(
    .ap_ready(tmp_92_6_i_i_min_int_s_fu_895_ap_ready),
    .x(grp_reg_int_s_fu_3867_ap_return),
    .y(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998),
    .ap_return(tmp_92_6_i_i_min_int_s_fu_895_ap_return)
);

min_int_s b0_2_5_i_i_min_int_s_fu_901(
    .ap_ready(b0_2_5_i_i_min_int_s_fu_901_ap_ready),
    .x(b0_1_5_i_i_reg_5312),
    .y(tmp_100_5_i_i_reg_5317),
    .ap_return(b0_2_5_i_i_min_int_s_fu_901_ap_return)
);

min_int_s b0_1_6_i_i_min_int_s_fu_907(
    .ap_ready(b0_1_6_i_i_min_int_s_fu_907_ap_ready),
    .x(b0_2_5_i_i_min_int_s_fu_901_ap_return),
    .y(tmp_97_6_i_i_max_int_s_fu_1258_ap_return),
    .ap_return(b0_1_6_i_i_min_int_s_fu_907_ap_return)
);

min_int_s tmp_89_7_i_i_min_int_s_fu_914(
    .ap_ready(tmp_89_7_i_i_min_int_s_fu_914_ap_ready),
    .x(grp_reg_int_s_fu_3881_ap_return),
    .y(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110),
    .ap_return(tmp_89_7_i_i_min_int_s_fu_914_ap_return)
);

min_int_s tmp_92_7_i_i_min_int_s_fu_920(
    .ap_ready(tmp_92_7_i_i_min_int_s_fu_920_ap_ready),
    .x(grp_reg_int_s_fu_3881_ap_return),
    .y(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010),
    .ap_return(tmp_92_7_i_i_min_int_s_fu_920_ap_return)
);

min_int_s b0_2_6_i_i_min_int_s_fu_926(
    .ap_ready(b0_2_6_i_i_min_int_s_fu_926_ap_ready),
    .x(b0_1_6_i_i_reg_5332),
    .y(tmp_100_6_i_i_reg_5337),
    .ap_return(b0_2_6_i_i_min_int_s_fu_926_ap_return)
);

min_int_s b0_1_7_i_i_min_int_s_fu_932(
    .ap_ready(b0_1_7_i_i_min_int_s_fu_932_ap_ready),
    .x(b0_2_6_i_i_min_int_s_fu_926_ap_return),
    .y(tmp_97_7_i_i_max_int_s_fu_1285_ap_return),
    .ap_return(b0_1_7_i_i_min_int_s_fu_932_ap_return)
);

min_int_s b0_2_7_i_i_min_int_s_fu_939(
    .ap_ready(b0_2_7_i_i_min_int_s_fu_939_ap_ready),
    .x(b0_1_7_i_i_reg_5352),
    .y(tmp_100_7_i_i_reg_5357),
    .ap_return(b0_2_7_i_i_min_int_s_fu_939_ap_return)
);

max_int_s tmp_69_1_i_i_max_int_s_fu_945(
    .ap_ready(tmp_69_1_i_i_max_int_s_fu_945_ap_ready),
    .x(flag_d_assign_1_i_i_fu_3296_p1),
    .y(flag_d_assign_2_i_i_fu_3301_p1),
    .ap_return(tmp_69_1_i_i_max_int_s_fu_945_ap_return)
);

max_int_s tmp_69_3_i_i_max_int_s_fu_951(
    .ap_ready(tmp_69_3_i_i_max_int_s_fu_951_ap_ready),
    .x(flag_d_assign_3_i_i_fu_3306_p1),
    .y(flag_d_assign_4_i_i_fu_3311_p1),
    .ap_return(tmp_69_3_i_i_max_int_s_fu_951_ap_return)
);

max_int_s tmp_69_5_i_i_max_int_s_fu_957(
    .ap_ready(tmp_69_5_i_i_max_int_s_fu_957_ap_ready),
    .x(flag_d_assign_5_i_i_fu_3316_p1),
    .y(flag_d_assign_6_i_i_fu_3321_p1),
    .ap_return(tmp_69_5_i_i_max_int_s_fu_957_ap_return)
);

max_int_s tmp_69_7_i_i_max_int_s_fu_963(
    .ap_ready(tmp_69_7_i_i_max_int_s_fu_963_ap_ready),
    .x(flag_d_assign_7_i_i_fu_3326_p1),
    .y(flag_d_assign_8_i_i_fu_3291_p1),
    .ap_return(tmp_69_7_i_i_max_int_s_fu_963_ap_return)
);

max_int_s tmp_69_9_i_i_max_int_s_fu_969(
    .ap_ready(tmp_69_9_i_i_max_int_s_fu_969_ap_ready),
    .x(flag_d_assign_9_i_i_fu_3557_p1),
    .y(flag_d_assign_10_i_i_fu_3562_p1),
    .ap_return(tmp_69_9_i_i_max_int_s_fu_969_ap_return)
);

max_int_s tmp_76_1_i_i_max_int_s_fu_975(
    .ap_ready(tmp_76_1_i_i_max_int_s_fu_975_ap_ready),
    .x(grp_reg_int_s_fu_3504_ap_return),
    .y(grp_reg_int_s_fu_3519_ap_return),
    .ap_return(tmp_76_1_i_i_max_int_s_fu_975_ap_return)
);

max_int_s tmp_76_3_i_i_max_int_s_fu_981(
    .ap_ready(tmp_76_3_i_i_max_int_s_fu_981_ap_ready),
    .x(grp_reg_int_s_fu_3519_ap_return),
    .y(grp_reg_int_s_fu_3535_ap_return),
    .ap_return(tmp_76_3_i_i_max_int_s_fu_981_ap_return)
);

max_int_s tmp_76_5_i_i_max_int_s_fu_987(
    .ap_ready(tmp_76_5_i_i_max_int_s_fu_987_ap_ready),
    .x(grp_reg_int_s_fu_3535_ap_return),
    .y(grp_reg_int_s_fu_3550_ap_return),
    .ap_return(tmp_76_5_i_i_max_int_s_fu_987_ap_return)
);

max_int_s tmp_69_i_i_max_int_s_fu_993(
    .ap_ready(tmp_69_i_i_max_int_s_fu_993_ap_ready),
    .x(flag_d_assign_11_i_i_fu_3609_p1),
    .y(flag_d_assign_12_i_i_fu_3614_p1),
    .ap_return(tmp_69_i_i_max_int_s_fu_993_ap_return)
);

max_int_s tmp_76_7_i_i_max_int_s_fu_999(
    .ap_ready(tmp_76_7_i_i_max_int_s_fu_999_ap_ready),
    .x(flag_d_max2_7_reg_5047),
    .y(grp_reg_int_s_fu_3574_ap_return),
    .ap_return(tmp_76_7_i_i_max_int_s_fu_999_ap_return)
);

max_int_s tmp_83_1_i_i_max_int_s_fu_1005(
    .ap_ready(tmp_83_1_i_i_max_int_s_fu_1005_ap_ready),
    .x(grp_reg_int_s_fu_3588_ap_return),
    .y(grp_reg_int_s_fu_3602_ap_return),
    .ap_return(tmp_83_1_i_i_max_int_s_fu_1005_ap_return)
);

max_int_s tmp_69_2_i_i_max_int_s_fu_1011(
    .ap_ready(tmp_69_2_i_i_max_int_s_fu_1011_ap_ready),
    .x(flag_d_assign_13_i_i_fu_3682_p1),
    .y(flag_d_assign_14_i_i_fu_3687_p1),
    .ap_return(tmp_69_2_i_i_max_int_s_fu_1011_ap_return)
);

max_int_s tmp_69_4_i_i_max_int_s_fu_1017(
    .ap_ready(tmp_69_4_i_i_max_int_s_fu_1017_ap_ready),
    .x(flag_d_assign_15_i_i_fu_3692_p1),
    .y(flag_d_assign_16_i_i_fu_3675_p1),
    .ap_return(tmp_69_4_i_i_max_int_s_fu_1017_ap_return)
);

max_int_s tmp_76_9_i_i_max_int_s_fu_1023(
    .ap_ready(tmp_76_9_i_i_max_int_s_fu_1023_ap_ready),
    .x(flag_d_max2_9_reg_5079),
    .y(grp_reg_int_s_fu_3626_ap_return),
    .ap_return(tmp_76_9_i_i_max_int_s_fu_1023_ap_return)
);

max_int_s tmp_83_3_i_i_max_int_s_fu_1029(
    .ap_ready(tmp_83_3_i_i_max_int_s_fu_1029_ap_ready),
    .x(grp_reg_int_s_fu_3639_ap_return),
    .y(grp_reg_int_s_fu_3652_ap_return),
    .ap_return(tmp_83_3_i_i_max_int_s_fu_1029_ap_return)
);

max_int_s a0_1_i_i_max_int_s_fu_1035(
    .ap_ready(a0_1_i_i_max_int_s_fu_1035_ap_ready),
    .x(a0_1_i_i_max_int_s_fu_1035_x),
    .y(tmp_89_i_i_min_int_s_fu_692_ap_return),
    .ap_return(a0_1_i_i_max_int_s_fu_1035_ap_return)
);

max_int_s tmp_97_i_i_max_int_s_fu_1042(
    .ap_ready(tmp_97_i_i_max_int_s_fu_1042_ap_ready),
    .x(grp_reg_int_s_fu_3667_ap_return),
    .y(flag_d_assign_16_i_i_fu_3675_p1),
    .ap_return(tmp_97_i_i_max_int_s_fu_1042_ap_return)
);

max_int_s tmp_100_i_i_max_int_s_fu_1049(
    .ap_ready(tmp_100_i_i_max_int_s_fu_1049_ap_ready),
    .x(grp_reg_int_s_fu_3667_ap_return),
    .y(ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020),
    .ap_return(tmp_100_i_i_max_int_s_fu_1049_ap_return)
);

max_int_s tmp_76_i_i_max_int_s_fu_1055(
    .ap_ready(tmp_76_i_i_max_int_s_fu_1055_ap_ready),
    .x(flag_d_max2_11_reg_5127),
    .y(grp_reg_int_s_fu_3705_ap_return),
    .ap_return(tmp_76_i_i_max_int_s_fu_1055_ap_return)
);

max_int_s tmp_76_2_i_i_max_int_s_fu_1061(
    .ap_ready(tmp_76_2_i_i_max_int_s_fu_1061_ap_ready),
    .x(grp_reg_int_s_fu_3705_ap_return),
    .y(grp_reg_int_s_fu_3721_ap_return),
    .ap_return(tmp_76_2_i_i_max_int_s_fu_1061_ap_return)
);

max_int_s tmp_76_4_i_i_max_int_s_fu_1067(
    .ap_ready(tmp_76_4_i_i_max_int_s_fu_1067_ap_ready),
    .x(grp_reg_int_s_fu_3721_ap_return),
    .y(ap_reg_pp0_iter10_flag_d_max2_1_reg_5037),
    .ap_return(tmp_76_4_i_i_max_int_s_fu_1067_ap_return)
);

max_int_s tmp_83_5_i_i_max_int_s_fu_1073(
    .ap_ready(tmp_83_5_i_i_max_int_s_fu_1073_ap_ready),
    .x(ap_reg_pp0_iter10_flag_d_max4_5_reg_5099),
    .y(grp_reg_int_s_fu_3736_ap_return),
    .ap_return(tmp_83_5_i_i_max_int_s_fu_1073_ap_return)
);

max_int_s a0_2_i_i_max_int_s_fu_1079(
    .ap_ready(a0_2_i_i_max_int_s_fu_1079_ap_ready),
    .x(a0_1_i_i_reg_5152),
    .y(tmp_92_i_i_reg_5157),
    .ap_return(a0_2_i_i_max_int_s_fu_1079_ap_return)
);

max_int_s a0_1_1_i_i_max_int_s_fu_1085(
    .ap_ready(a0_1_1_i_i_max_int_s_fu_1085_ap_ready),
    .x(a0_2_i_i_max_int_s_fu_1079_ap_return),
    .y(tmp_89_1_i_i_min_int_s_fu_734_ap_return),
    .ap_return(a0_1_1_i_i_max_int_s_fu_1085_ap_return)
);

max_int_s tmp_97_1_i_i_max_int_s_fu_1093(
    .ap_ready(tmp_97_1_i_i_max_int_s_fu_1093_ap_ready),
    .x(grp_reg_int_s_fu_3751_ap_return),
    .y(ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980),
    .ap_return(tmp_97_1_i_i_max_int_s_fu_1093_ap_return)
);

max_int_s tmp_100_1_i_i_max_int_s_fu_1100(
    .ap_ready(tmp_100_1_i_i_max_int_s_fu_1100_ap_ready),
    .x(grp_reg_int_s_fu_3751_ap_return),
    .y(ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062),
    .ap_return(tmp_100_1_i_i_max_int_s_fu_1100_ap_return)
);

max_int_s tmp_83_7_i_i_max_int_s_fu_1106(
    .ap_ready(tmp_83_7_i_i_max_int_s_fu_1106_ap_ready),
    .x(ap_reg_pp0_iter11_flag_d_max4_7_reg_5147),
    .y(grp_reg_int_s_fu_3767_ap_return),
    .ap_return(tmp_83_7_i_i_max_int_s_fu_1106_ap_return)
);

max_int_s tmp_83_9_i_i_max_int_s_fu_1112(
    .ap_ready(tmp_83_9_i_i_max_int_s_fu_1112_ap_ready),
    .x(flag_d_max4_9_reg_5177),
    .y(grp_reg_int_s_fu_3783_ap_return),
    .ap_return(tmp_83_9_i_i_max_int_s_fu_1112_ap_return)
);

max_int_s tmp_83_i_i_max_int_s_fu_1118(
    .ap_ready(tmp_83_i_i_max_int_s_fu_1118_ap_ready),
    .x(grp_reg_int_s_fu_3767_ap_return),
    .y(grp_reg_int_s_fu_3799_ap_return),
    .ap_return(tmp_83_i_i_max_int_s_fu_1118_ap_return)
);

max_int_s tmp_83_2_i_i_max_int_s_fu_1124(
    .ap_ready(tmp_83_2_i_i_max_int_s_fu_1124_ap_ready),
    .x(grp_reg_int_s_fu_3783_ap_return),
    .y(ap_reg_pp0_iter11_flag_d_max4_1_reg_5089),
    .ap_return(tmp_83_2_i_i_max_int_s_fu_1124_ap_return)
);

max_int_s tmp_83_4_i_i_max_int_s_fu_1130(
    .ap_ready(tmp_83_4_i_i_max_int_s_fu_1130_ap_ready),
    .x(grp_reg_int_s_fu_3799_ap_return),
    .y(ap_reg_pp0_iter11_flag_d_max4_3_reg_5137),
    .ap_return(tmp_83_4_i_i_max_int_s_fu_1130_ap_return)
);

max_int_s a0_2_1_i_i_max_int_s_fu_1136(
    .ap_ready(a0_2_1_i_i_max_int_s_fu_1136_ap_ready),
    .x(a0_1_1_i_i_reg_5182),
    .y(tmp_92_1_i_i_reg_5187),
    .ap_return(a0_2_1_i_i_max_int_s_fu_1136_ap_return)
);

max_int_s a0_1_2_i_i_max_int_s_fu_1142(
    .ap_ready(a0_1_2_i_i_max_int_s_fu_1142_ap_ready),
    .x(a0_2_1_i_i_max_int_s_fu_1136_ap_return),
    .y(tmp_89_2_i_i_min_int_s_fu_789_ap_return),
    .ap_return(a0_1_2_i_i_max_int_s_fu_1142_ap_return)
);

max_int_s tmp_97_2_i_i_max_int_s_fu_1150(
    .ap_ready(tmp_97_2_i_i_max_int_s_fu_1150_ap_ready),
    .x(grp_reg_int_s_fu_3815_ap_return),
    .y(ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992),
    .ap_return(tmp_97_2_i_i_max_int_s_fu_1150_ap_return)
);

max_int_s tmp_100_2_i_i_max_int_s_fu_1157(
    .ap_ready(tmp_100_2_i_i_max_int_s_fu_1157_ap_ready),
    .x(grp_reg_int_s_fu_3815_ap_return),
    .y(ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104),
    .ap_return(tmp_100_2_i_i_max_int_s_fu_1157_ap_return)
);

max_int_s a0_2_2_i_i_max_int_s_fu_1163(
    .ap_ready(a0_2_2_i_i_max_int_s_fu_1163_ap_ready),
    .x(a0_1_2_i_i_reg_5242),
    .y(tmp_92_2_i_i_reg_5247),
    .ap_return(a0_2_2_i_i_max_int_s_fu_1163_ap_return)
);

max_int_s a0_1_3_i_i_max_int_s_fu_1169(
    .ap_ready(a0_1_3_i_i_max_int_s_fu_1169_ap_ready),
    .x(a0_2_2_i_i_max_int_s_fu_1163_ap_return),
    .y(tmp_89_3_i_i_min_int_s_fu_814_ap_return),
    .ap_return(a0_1_3_i_i_max_int_s_fu_1169_ap_return)
);

max_int_s tmp_97_3_i_i_max_int_s_fu_1177(
    .ap_ready(tmp_97_3_i_i_max_int_s_fu_1177_ap_ready),
    .x(grp_reg_int_s_fu_3831_ap_return),
    .y(ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004),
    .ap_return(tmp_97_3_i_i_max_int_s_fu_1177_ap_return)
);

max_int_s tmp_100_3_i_i_max_int_s_fu_1184(
    .ap_ready(tmp_100_3_i_i_max_int_s_fu_1184_ap_ready),
    .x(grp_reg_int_s_fu_3831_ap_return),
    .y(ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116),
    .ap_return(tmp_100_3_i_i_max_int_s_fu_1184_ap_return)
);

max_int_s a0_2_3_i_i_max_int_s_fu_1190(
    .ap_ready(a0_2_3_i_i_max_int_s_fu_1190_ap_ready),
    .x(a0_1_3_i_i_reg_5262),
    .y(tmp_92_3_i_i_reg_5267),
    .ap_return(a0_2_3_i_i_max_int_s_fu_1190_ap_return)
);

max_int_s a0_1_4_i_i_max_int_s_fu_1196(
    .ap_ready(a0_1_4_i_i_max_int_s_fu_1196_ap_ready),
    .x(a0_2_3_i_i_max_int_s_fu_1190_ap_return),
    .y(tmp_89_4_i_i_min_int_s_fu_839_ap_return),
    .ap_return(a0_1_4_i_i_max_int_s_fu_1196_ap_return)
);

max_int_s tmp_97_4_i_i_max_int_s_fu_1204(
    .ap_ready(tmp_97_4_i_i_max_int_s_fu_1204_ap_ready),
    .x(grp_reg_int_s_fu_3846_ap_return),
    .y(ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968),
    .ap_return(tmp_97_4_i_i_max_int_s_fu_1204_ap_return)
);

max_int_s tmp_100_4_i_i_max_int_s_fu_1211(
    .ap_ready(tmp_100_4_i_i_max_int_s_fu_1211_ap_ready),
    .x(grp_reg_int_s_fu_3846_ap_return),
    .y(ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974),
    .ap_return(tmp_100_4_i_i_max_int_s_fu_1211_ap_return)
);

max_int_s a0_2_4_i_i_max_int_s_fu_1217(
    .ap_ready(a0_2_4_i_i_max_int_s_fu_1217_ap_ready),
    .x(a0_1_4_i_i_reg_5282),
    .y(tmp_92_4_i_i_reg_5287),
    .ap_return(a0_2_4_i_i_max_int_s_fu_1217_ap_return)
);

max_int_s a0_1_5_i_i_max_int_s_fu_1223(
    .ap_ready(a0_1_5_i_i_max_int_s_fu_1223_ap_ready),
    .x(a0_2_4_i_i_max_int_s_fu_1217_ap_return),
    .y(tmp_89_5_i_i_min_int_s_fu_864_ap_return),
    .ap_return(a0_1_5_i_i_max_int_s_fu_1223_ap_return)
);

max_int_s tmp_97_5_i_i_max_int_s_fu_1231(
    .ap_ready(tmp_97_5_i_i_max_int_s_fu_1231_ap_ready),
    .x(grp_reg_int_s_fu_3860_ap_return),
    .y(ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026),
    .ap_return(tmp_97_5_i_i_max_int_s_fu_1231_ap_return)
);

max_int_s tmp_100_5_i_i_max_int_s_fu_1238(
    .ap_ready(tmp_100_5_i_i_max_int_s_fu_1238_ap_ready),
    .x(grp_reg_int_s_fu_3860_ap_return),
    .y(ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986),
    .ap_return(tmp_100_5_i_i_max_int_s_fu_1238_ap_return)
);

max_int_s a0_2_5_i_i_max_int_s_fu_1244(
    .ap_ready(a0_2_5_i_i_max_int_s_fu_1244_ap_ready),
    .x(a0_1_5_i_i_reg_5302),
    .y(tmp_92_5_i_i_reg_5307),
    .ap_return(a0_2_5_i_i_max_int_s_fu_1244_ap_return)
);

max_int_s a0_1_6_i_i_max_int_s_fu_1250(
    .ap_ready(a0_1_6_i_i_max_int_s_fu_1250_ap_ready),
    .x(a0_2_5_i_i_max_int_s_fu_1244_ap_return),
    .y(tmp_89_6_i_i_min_int_s_fu_889_ap_return),
    .ap_return(a0_1_6_i_i_max_int_s_fu_1250_ap_return)
);

max_int_s tmp_97_6_i_i_max_int_s_fu_1258(
    .ap_ready(tmp_97_6_i_i_max_int_s_fu_1258_ap_ready),
    .x(grp_reg_int_s_fu_3874_ap_return),
    .y(ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068),
    .ap_return(tmp_97_6_i_i_max_int_s_fu_1258_ap_return)
);

max_int_s tmp_100_6_i_i_max_int_s_fu_1265(
    .ap_ready(tmp_100_6_i_i_max_int_s_fu_1265_ap_ready),
    .x(grp_reg_int_s_fu_3874_ap_return),
    .y(ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998),
    .ap_return(tmp_100_6_i_i_max_int_s_fu_1265_ap_return)
);

max_int_s a0_2_6_i_i_max_int_s_fu_1271(
    .ap_ready(a0_2_6_i_i_max_int_s_fu_1271_ap_ready),
    .x(a0_1_6_i_i_reg_5322),
    .y(tmp_92_6_i_i_reg_5327),
    .ap_return(a0_2_6_i_i_max_int_s_fu_1271_ap_return)
);

max_int_s a0_1_7_i_i_max_int_s_fu_1277(
    .ap_ready(a0_1_7_i_i_max_int_s_fu_1277_ap_ready),
    .x(a0_2_6_i_i_max_int_s_fu_1271_ap_return),
    .y(tmp_89_7_i_i_min_int_s_fu_914_ap_return),
    .ap_return(a0_1_7_i_i_max_int_s_fu_1277_ap_return)
);

max_int_s tmp_97_7_i_i_max_int_s_fu_1285(
    .ap_ready(tmp_97_7_i_i_max_int_s_fu_1285_ap_ready),
    .x(grp_reg_int_s_fu_3888_ap_return),
    .y(ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110),
    .ap_return(tmp_97_7_i_i_max_int_s_fu_1285_ap_return)
);

max_int_s tmp_100_7_i_i_max_int_s_fu_1292(
    .ap_ready(tmp_100_7_i_i_max_int_s_fu_1292_ap_ready),
    .x(grp_reg_int_s_fu_3888_ap_return),
    .y(ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010),
    .ap_return(tmp_100_7_i_i_max_int_s_fu_1292_ap_return)
);

max_int_s a0_2_7_i_i_max_int_s_fu_1298(
    .ap_ready(a0_2_7_i_i_max_int_s_fu_1298_ap_ready),
    .x(a0_1_7_i_i_reg_5342),
    .y(tmp_92_7_i_i_reg_5347),
    .ap_return(a0_2_7_i_i_max_int_s_fu_1298_ap_return)
);

max_int_s tmp_19_i_i_max_int_s_fu_1304(
    .ap_ready(tmp_19_i_i_max_int_s_fu_1304_ap_ready),
    .x(a0_2_7_i_i_reg_5374),
    .y(tmp_19_i_i_max_int_s_fu_1304_y),
    .ap_return(tmp_19_i_i_max_int_s_fu_1304_ap_return)
);

reg_int_s grp_reg_int_s_fu_3497(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_67_1_i_i_min_int_s_fu_602_ap_return),
    .ap_return(grp_reg_int_s_fu_3497_ap_return),
    .ap_ce(grp_reg_int_s_fu_3497_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3504(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_69_1_i_i_max_int_s_fu_945_ap_return),
    .ap_return(grp_reg_int_s_fu_3504_ap_return),
    .ap_ce(grp_reg_int_s_fu_3504_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3511(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_67_3_i_i_min_int_s_fu_608_ap_return),
    .ap_return(grp_reg_int_s_fu_3511_ap_return),
    .ap_ce(grp_reg_int_s_fu_3511_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3519(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_69_3_i_i_max_int_s_fu_951_ap_return),
    .ap_return(grp_reg_int_s_fu_3519_ap_return),
    .ap_ce(grp_reg_int_s_fu_3519_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3527(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_67_5_i_i_min_int_s_fu_614_ap_return),
    .ap_return(grp_reg_int_s_fu_3527_ap_return),
    .ap_ce(grp_reg_int_s_fu_3527_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3535(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_69_5_i_i_max_int_s_fu_957_ap_return),
    .ap_return(grp_reg_int_s_fu_3535_ap_return),
    .ap_ce(grp_reg_int_s_fu_3535_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3543(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_67_7_i_i_min_int_s_fu_620_ap_return),
    .ap_return(grp_reg_int_s_fu_3543_ap_return),
    .ap_ce(grp_reg_int_s_fu_3543_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3550(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_69_7_i_i_max_int_s_fu_963_ap_return),
    .ap_return(grp_reg_int_s_fu_3550_ap_return),
    .ap_ce(grp_reg_int_s_fu_3550_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3567(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_67_9_i_i_min_int_s_fu_626_ap_return),
    .ap_return(grp_reg_int_s_fu_3567_ap_return),
    .ap_ce(grp_reg_int_s_fu_3567_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3574(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_69_9_i_i_max_int_s_fu_969_ap_return),
    .ap_return(grp_reg_int_s_fu_3574_ap_return),
    .ap_ce(grp_reg_int_s_fu_3574_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3581(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_74_1_i_i_min_int_s_fu_632_ap_return),
    .ap_return(grp_reg_int_s_fu_3581_ap_return),
    .ap_ce(grp_reg_int_s_fu_3581_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3588(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_1_i_i_max_int_s_fu_975_ap_return),
    .ap_return(grp_reg_int_s_fu_3588_ap_return),
    .ap_ce(grp_reg_int_s_fu_3588_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3595(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_74_5_i_i_min_int_s_fu_644_ap_return),
    .ap_return(grp_reg_int_s_fu_3595_ap_return),
    .ap_ce(grp_reg_int_s_fu_3595_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3602(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_5_i_i_max_int_s_fu_987_ap_return),
    .ap_return(grp_reg_int_s_fu_3602_ap_return),
    .ap_ce(grp_reg_int_s_fu_3602_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3619(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_67_i_i_min_int_s_fu_650_ap_return),
    .ap_return(grp_reg_int_s_fu_3619_ap_return),
    .ap_ce(grp_reg_int_s_fu_3619_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3626(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_69_i_i_max_int_s_fu_993_ap_return),
    .ap_return(grp_reg_int_s_fu_3626_ap_return),
    .ap_ce(grp_reg_int_s_fu_3626_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3633(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_74_3_i_i_reg_5052),
    .ap_return(grp_reg_int_s_fu_3633_ap_return),
    .ap_ce(grp_reg_int_s_fu_3633_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3639(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_3_i_i_reg_5057),
    .ap_return(grp_reg_int_s_fu_3639_ap_return),
    .ap_ce(grp_reg_int_s_fu_3639_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3645(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_74_7_i_i_min_int_s_fu_656_ap_return),
    .ap_return(grp_reg_int_s_fu_3645_ap_return),
    .ap_ce(grp_reg_int_s_fu_3645_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3652(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_7_i_i_max_int_s_fu_999_ap_return),
    .ap_return(grp_reg_int_s_fu_3652_ap_return),
    .ap_ce(grp_reg_int_s_fu_3652_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3659(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_81_1_i_i_min_int_s_fu_662_ap_return),
    .ap_return(grp_reg_int_s_fu_3659_ap_return),
    .ap_ce(grp_reg_int_s_fu_3659_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3667(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_1_i_i_max_int_s_fu_1005_ap_return),
    .ap_return(grp_reg_int_s_fu_3667_ap_return),
    .ap_ce(grp_reg_int_s_fu_3667_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3697(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_67_2_i_i_min_int_s_fu_668_ap_return),
    .ap_return(grp_reg_int_s_fu_3697_ap_return),
    .ap_ce(grp_reg_int_s_fu_3697_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3705(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_69_2_i_i_max_int_s_fu_1011_ap_return),
    .ap_return(grp_reg_int_s_fu_3705_ap_return),
    .ap_ce(grp_reg_int_s_fu_3705_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3713(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_67_4_i_i_min_int_s_fu_674_ap_return),
    .ap_return(grp_reg_int_s_fu_3713_ap_return),
    .ap_ce(grp_reg_int_s_fu_3713_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3721(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_69_4_i_i_max_int_s_fu_1017_ap_return),
    .ap_return(grp_reg_int_s_fu_3721_ap_return),
    .ap_ce(grp_reg_int_s_fu_3721_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3729(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_74_9_i_i_min_int_s_fu_680_ap_return),
    .ap_return(grp_reg_int_s_fu_3729_ap_return),
    .ap_ce(grp_reg_int_s_fu_3729_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3736(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_9_i_i_max_int_s_fu_1023_ap_return),
    .ap_return(grp_reg_int_s_fu_3736_ap_return),
    .ap_ce(grp_reg_int_s_fu_3736_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3743(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_81_3_i_i_min_int_s_fu_686_ap_return),
    .ap_return(grp_reg_int_s_fu_3743_ap_return),
    .ap_ce(grp_reg_int_s_fu_3743_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3751(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_3_i_i_max_int_s_fu_1029_ap_return),
    .ap_return(grp_reg_int_s_fu_3751_ap_return),
    .ap_ce(grp_reg_int_s_fu_3751_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3759(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_74_i_i_min_int_s_fu_710_ap_return),
    .ap_return(grp_reg_int_s_fu_3759_ap_return),
    .ap_ce(grp_reg_int_s_fu_3759_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3767(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_i_i_max_int_s_fu_1055_ap_return),
    .ap_return(grp_reg_int_s_fu_3767_ap_return),
    .ap_ce(grp_reg_int_s_fu_3767_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3775(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_74_2_i_i_min_int_s_fu_716_ap_return),
    .ap_return(grp_reg_int_s_fu_3775_ap_return),
    .ap_ce(grp_reg_int_s_fu_3775_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3783(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_2_i_i_max_int_s_fu_1061_ap_return),
    .ap_return(grp_reg_int_s_fu_3783_ap_return),
    .ap_ce(grp_reg_int_s_fu_3783_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3791(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_74_4_i_i_min_int_s_fu_722_ap_return),
    .ap_return(grp_reg_int_s_fu_3791_ap_return),
    .ap_ce(grp_reg_int_s_fu_3791_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3799(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_76_4_i_i_max_int_s_fu_1067_ap_return),
    .ap_return(grp_reg_int_s_fu_3799_ap_return),
    .ap_ce(grp_reg_int_s_fu_3799_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3807(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_81_5_i_i_min_int_s_fu_728_ap_return),
    .ap_return(grp_reg_int_s_fu_3807_ap_return),
    .ap_ce(grp_reg_int_s_fu_3807_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3815(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_5_i_i_max_int_s_fu_1073_ap_return),
    .ap_return(grp_reg_int_s_fu_3815_ap_return),
    .ap_ce(grp_reg_int_s_fu_3815_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3823(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_81_7_i_i_min_int_s_fu_759_ap_return),
    .ap_return(grp_reg_int_s_fu_3823_ap_return),
    .ap_ce(grp_reg_int_s_fu_3823_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3831(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_7_i_i_max_int_s_fu_1106_ap_return),
    .ap_return(grp_reg_int_s_fu_3831_ap_return),
    .ap_ce(grp_reg_int_s_fu_3831_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3839(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_81_9_i_i_reg_5202),
    .ap_return(grp_reg_int_s_fu_3839_ap_return),
    .ap_ce(grp_reg_int_s_fu_3839_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3846(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_83_9_i_i_reg_5207),
    .ap_return(grp_reg_int_s_fu_3846_ap_return),
    .ap_ce(grp_reg_int_s_fu_3846_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3853(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(ap_reg_pp0_iter13_tmp_81_i_i_reg_5212),
    .ap_return(grp_reg_int_s_fu_3853_ap_return),
    .ap_ce(grp_reg_int_s_fu_3853_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3860(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(ap_reg_pp0_iter13_tmp_83_i_i_reg_5217),
    .ap_return(grp_reg_int_s_fu_3860_ap_return),
    .ap_ce(grp_reg_int_s_fu_3860_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3867(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222),
    .ap_return(grp_reg_int_s_fu_3867_ap_return),
    .ap_ce(grp_reg_int_s_fu_3867_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3874(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227),
    .ap_return(grp_reg_int_s_fu_3874_ap_return),
    .ap_ce(grp_reg_int_s_fu_3874_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3881(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232),
    .ap_return(grp_reg_int_s_fu_3881_ap_return),
    .ap_ce(grp_reg_int_s_fu_3881_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3888(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237),
    .ap_return(grp_reg_int_s_fu_3888_ap_return),
    .ap_ce(grp_reg_int_s_fu_3888_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond3_i_i_fu_1352_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond4_i_i_fu_1402_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond3_i_i_fu_1352_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end else if (((exitcond3_i_i_fu_1352_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter20 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond1_i_i_reg_4493 == 1'd1) & (tmp_12_i_i_fu_1439_p2 == 1'd0) & (exitcond4_i_i_fu_1402_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((exitcond4_i_i_fu_1402_p2 == 1'd0) & (or_cond1_i_i_reg_4493 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_core_1_i_i_reg_585 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter0_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1945)) begin
            ap_phi_reg_pp0_iter20_core_1_i_i_reg_585 <= phitmp_i_i_fu_3917_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter20_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter19_core_1_i_i_reg_585;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1950)) begin
            ap_phi_reg_pp0_iter9_core_1_i_i_reg_585 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter8_core_1_i_i_reg_585;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_i_reg_4507 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_3_reg_573 <= j_V_reg_4511;
    end else if (((exitcond3_i_i_fu_1352_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_3_reg_573 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        t_V_reg_562 <= i_V_reg_4483;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_562 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter10_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter10_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_1_1_i_i_reg_5182 <= a0_1_1_i_i_max_int_s_fu_1085_ap_return;
        b0_1_1_i_i_reg_5192 <= b0_1_1_i_i_min_int_s_fu_752_ap_return;
        flag_d_max4_9_reg_5177 <= grp_reg_int_s_fu_3736_ap_return;
        flag_d_min4_9_reg_5172 <= grp_reg_int_s_fu_3729_ap_return;
        tmp_100_1_i_i_reg_5197 <= tmp_100_1_i_i_max_int_s_fu_1100_ap_return;
        tmp_92_1_i_i_reg_5187 <= tmp_92_1_i_i_min_int_s_fu_740_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter11_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter11_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter11_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_1_2_i_i_reg_5242 <= a0_1_2_i_i_max_int_s_fu_1142_ap_return;
        b0_1_2_i_i_reg_5252 <= b0_1_2_i_i_min_int_s_fu_807_ap_return;
        tmp_100_2_i_i_reg_5257 <= tmp_100_2_i_i_max_int_s_fu_1157_ap_return;
        tmp_81_2_i_i_reg_5222 <= tmp_81_2_i_i_min_int_s_fu_777_ap_return;
        tmp_81_4_i_i_reg_5232 <= tmp_81_4_i_i_min_int_s_fu_783_ap_return;
        tmp_81_9_i_i_reg_5202 <= tmp_81_9_i_i_min_int_s_fu_765_ap_return;
        tmp_81_i_i_reg_5212 <= tmp_81_i_i_min_int_s_fu_771_ap_return;
        tmp_83_2_i_i_reg_5227 <= tmp_83_2_i_i_max_int_s_fu_1124_ap_return;
        tmp_83_4_i_i_reg_5237 <= tmp_83_4_i_i_max_int_s_fu_1130_ap_return;
        tmp_83_9_i_i_reg_5207 <= tmp_83_9_i_i_max_int_s_fu_1112_ap_return;
        tmp_83_i_i_reg_5217 <= tmp_83_i_i_max_int_s_fu_1118_ap_return;
        tmp_92_2_i_i_reg_5247 <= tmp_92_2_i_i_min_int_s_fu_795_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter12_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter12_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter12_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_1_3_i_i_reg_5262 <= a0_1_3_i_i_max_int_s_fu_1169_ap_return;
        b0_1_3_i_i_reg_5272 <= b0_1_3_i_i_min_int_s_fu_832_ap_return;
        tmp_100_3_i_i_reg_5277 <= tmp_100_3_i_i_max_int_s_fu_1184_ap_return;
        tmp_92_3_i_i_reg_5267 <= tmp_92_3_i_i_min_int_s_fu_820_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter13_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter13_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter13_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_1_4_i_i_reg_5282 <= a0_1_4_i_i_max_int_s_fu_1196_ap_return;
        b0_1_4_i_i_reg_5292 <= b0_1_4_i_i_min_int_s_fu_857_ap_return;
        tmp_100_4_i_i_reg_5297 <= tmp_100_4_i_i_max_int_s_fu_1211_ap_return;
        tmp_92_4_i_i_reg_5287 <= tmp_92_4_i_i_min_int_s_fu_845_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter14_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter14_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter14_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_1_5_i_i_reg_5302 <= a0_1_5_i_i_max_int_s_fu_1223_ap_return;
        b0_1_5_i_i_reg_5312 <= b0_1_5_i_i_min_int_s_fu_882_ap_return;
        tmp_100_5_i_i_reg_5317 <= tmp_100_5_i_i_max_int_s_fu_1238_ap_return;
        tmp_92_5_i_i_reg_5307 <= tmp_92_5_i_i_min_int_s_fu_870_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter15_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter15_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter15_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_1_6_i_i_reg_5322 <= a0_1_6_i_i_max_int_s_fu_1250_ap_return;
        b0_1_6_i_i_reg_5332 <= b0_1_6_i_i_min_int_s_fu_907_ap_return;
        tmp_100_6_i_i_reg_5337 <= tmp_100_6_i_i_max_int_s_fu_1265_ap_return;
        tmp_92_6_i_i_reg_5327 <= tmp_92_6_i_i_min_int_s_fu_895_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter16_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter16_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter16_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_1_7_i_i_reg_5342 <= a0_1_7_i_i_max_int_s_fu_1277_ap_return;
        b0_1_7_i_i_reg_5352 <= b0_1_7_i_i_min_int_s_fu_932_ap_return;
        tmp_100_7_i_i_reg_5357 <= tmp_100_7_i_i_max_int_s_fu_1292_ap_return;
        tmp_92_7_i_i_reg_5347 <= tmp_92_7_i_i_min_int_s_fu_920_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter9_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter9_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_1_i_i_reg_5152 <= a0_1_i_i_max_int_s_fu_1035_ap_return;
        b0_1_i_i_reg_5162 <= b0_1_i_i_min_int_s_fu_704_ap_return;
        flag_d_max2_11_reg_5127 <= grp_reg_int_s_fu_3626_ap_return;
        flag_d_max4_3_reg_5137 <= grp_reg_int_s_fu_3639_ap_return;
        flag_d_max4_7_reg_5147 <= grp_reg_int_s_fu_3652_ap_return;
        flag_d_min2_11_reg_5122 <= grp_reg_int_s_fu_3619_ap_return;
        flag_d_min4_3_reg_5132 <= grp_reg_int_s_fu_3633_ap_return;
        flag_d_min4_7_reg_5142 <= grp_reg_int_s_fu_3645_ap_return;
        tmp_100_i_i_reg_5167 <= tmp_100_i_i_max_int_s_fu_1049_ap_return;
        tmp_92_i_i_reg_5157 <= tmp_92_i_i_min_int_s_fu_698_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter17_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter17_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter17_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_2_7_i_i_reg_5374 <= a0_2_7_i_i_max_int_s_fu_1298_ap_return;
        b0_2_7_i_i_reg_5379 <= b0_2_7_i_i_min_int_s_fu_939_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter9_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter10_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter11_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter12_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter13_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter14_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter15_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter16_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter17_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter18_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter1_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter2_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter3_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter4_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter5_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter6_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_core_1_i_i_reg_585 <= ap_phi_reg_pp0_iter7_core_1_i_i_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter10_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter9_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter10_flag_d_assign_10_i_i_reg_5026 <= ap_reg_pp0_iter9_flag_d_assign_10_i_i_reg_5026;
        ap_reg_pp0_iter10_flag_d_assign_11_i_i_reg_5062 <= flag_d_assign_11_i_i_reg_5062;
        ap_reg_pp0_iter10_flag_d_assign_12_i_i_reg_5068 <= flag_d_assign_12_i_i_reg_5068;
        ap_reg_pp0_iter10_flag_d_assign_1_i_i_reg_4974 <= ap_reg_pp0_iter9_flag_d_assign_1_i_i_reg_4974;
        ap_reg_pp0_iter10_flag_d_assign_2_i_i_reg_4980 <= ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980;
        ap_reg_pp0_iter10_flag_d_assign_3_i_i_reg_4986 <= ap_reg_pp0_iter9_flag_d_assign_3_i_i_reg_4986;
        ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992 <= ap_reg_pp0_iter9_flag_d_assign_4_i_i_reg_4992;
        ap_reg_pp0_iter10_flag_d_assign_5_i_i_reg_4998 <= ap_reg_pp0_iter9_flag_d_assign_5_i_i_reg_4998;
        ap_reg_pp0_iter10_flag_d_assign_6_i_i_reg_5004 <= ap_reg_pp0_iter9_flag_d_assign_6_i_i_reg_5004;
        ap_reg_pp0_iter10_flag_d_assign_7_i_i_reg_5010 <= ap_reg_pp0_iter9_flag_d_assign_7_i_i_reg_5010;
        ap_reg_pp0_iter10_flag_d_assign_8_i_i_reg_4968 <= ap_reg_pp0_iter9_flag_d_assign_8_i_i_reg_4968;
        ap_reg_pp0_iter10_flag_d_max2_1_reg_5037 <= ap_reg_pp0_iter9_flag_d_max2_1_reg_5037;
        ap_reg_pp0_iter10_flag_d_max4_1_reg_5089 <= flag_d_max4_1_reg_5089;
        ap_reg_pp0_iter10_flag_d_max4_5_reg_5099 <= flag_d_max4_5_reg_5099;
        ap_reg_pp0_iter10_flag_d_min2_1_reg_5032 <= ap_reg_pp0_iter9_flag_d_min2_1_reg_5032;
        ap_reg_pp0_iter10_flag_d_min4_1_reg_5084 <= flag_d_min4_1_reg_5084;
        ap_reg_pp0_iter10_flag_d_min4_5_reg_5094 <= flag_d_min4_5_reg_5094;
        ap_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5016 <= ap_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5016;
        ap_reg_pp0_iter10_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter9_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter10_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter9_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter10_t_V_3_reg_573 <= ap_reg_pp0_iter9_t_V_3_reg_573;
        ap_reg_pp0_iter10_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter9_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter11_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter10_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter11_flag_d_assign_10_i_i_reg_5026 <= ap_reg_pp0_iter10_flag_d_assign_10_i_i_reg_5026;
        ap_reg_pp0_iter11_flag_d_assign_12_i_i_reg_5068 <= ap_reg_pp0_iter10_flag_d_assign_12_i_i_reg_5068;
        ap_reg_pp0_iter11_flag_d_assign_13_i_i_reg_5104 <= flag_d_assign_13_i_i_reg_5104;
        ap_reg_pp0_iter11_flag_d_assign_14_i_i_reg_5110 <= flag_d_assign_14_i_i_reg_5110;
        ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116 <= flag_d_assign_15_i_i_reg_5116;
        ap_reg_pp0_iter11_flag_d_assign_1_i_i_reg_4974 <= ap_reg_pp0_iter10_flag_d_assign_1_i_i_reg_4974;
        ap_reg_pp0_iter11_flag_d_assign_3_i_i_reg_4986 <= ap_reg_pp0_iter10_flag_d_assign_3_i_i_reg_4986;
        ap_reg_pp0_iter11_flag_d_assign_4_i_i_reg_4992 <= ap_reg_pp0_iter10_flag_d_assign_4_i_i_reg_4992;
        ap_reg_pp0_iter11_flag_d_assign_5_i_i_reg_4998 <= ap_reg_pp0_iter10_flag_d_assign_5_i_i_reg_4998;
        ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004 <= ap_reg_pp0_iter10_flag_d_assign_6_i_i_reg_5004;
        ap_reg_pp0_iter11_flag_d_assign_7_i_i_reg_5010 <= ap_reg_pp0_iter10_flag_d_assign_7_i_i_reg_5010;
        ap_reg_pp0_iter11_flag_d_assign_8_i_i_reg_4968 <= ap_reg_pp0_iter10_flag_d_assign_8_i_i_reg_4968;
        ap_reg_pp0_iter11_flag_d_max4_1_reg_5089 <= ap_reg_pp0_iter10_flag_d_max4_1_reg_5089;
        ap_reg_pp0_iter11_flag_d_max4_3_reg_5137 <= flag_d_max4_3_reg_5137;
        ap_reg_pp0_iter11_flag_d_max4_7_reg_5147 <= flag_d_max4_7_reg_5147;
        ap_reg_pp0_iter11_flag_d_min4_1_reg_5084 <= ap_reg_pp0_iter10_flag_d_min4_1_reg_5084;
        ap_reg_pp0_iter11_flag_d_min4_3_reg_5132 <= flag_d_min4_3_reg_5132;
        ap_reg_pp0_iter11_flag_d_min4_7_reg_5142 <= flag_d_min4_7_reg_5142;
        ap_reg_pp0_iter11_iscorner_2_i_16_i_i_reg_5016 <= ap_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5016;
        ap_reg_pp0_iter11_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter10_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter11_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter10_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter11_t_V_3_reg_573 <= ap_reg_pp0_iter10_t_V_3_reg_573;
        ap_reg_pp0_iter11_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter10_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter12_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter11_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter12_flag_d_assign_10_i_i_reg_5026 <= ap_reg_pp0_iter11_flag_d_assign_10_i_i_reg_5026;
        ap_reg_pp0_iter12_flag_d_assign_12_i_i_reg_5068 <= ap_reg_pp0_iter11_flag_d_assign_12_i_i_reg_5068;
        ap_reg_pp0_iter12_flag_d_assign_14_i_i_reg_5110 <= ap_reg_pp0_iter11_flag_d_assign_14_i_i_reg_5110;
        ap_reg_pp0_iter12_flag_d_assign_15_i_i_reg_5116 <= ap_reg_pp0_iter11_flag_d_assign_15_i_i_reg_5116;
        ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974 <= ap_reg_pp0_iter11_flag_d_assign_1_i_i_reg_4974;
        ap_reg_pp0_iter12_flag_d_assign_3_i_i_reg_4986 <= ap_reg_pp0_iter11_flag_d_assign_3_i_i_reg_4986;
        ap_reg_pp0_iter12_flag_d_assign_5_i_i_reg_4998 <= ap_reg_pp0_iter11_flag_d_assign_5_i_i_reg_4998;
        ap_reg_pp0_iter12_flag_d_assign_6_i_i_reg_5004 <= ap_reg_pp0_iter11_flag_d_assign_6_i_i_reg_5004;
        ap_reg_pp0_iter12_flag_d_assign_7_i_i_reg_5010 <= ap_reg_pp0_iter11_flag_d_assign_7_i_i_reg_5010;
        ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968 <= ap_reg_pp0_iter11_flag_d_assign_8_i_i_reg_4968;
        ap_reg_pp0_iter12_iscorner_2_i_16_i_i_reg_5016 <= ap_reg_pp0_iter11_iscorner_2_i_16_i_i_reg_5016;
        ap_reg_pp0_iter12_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter11_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter12_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter11_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter12_t_V_3_reg_573 <= ap_reg_pp0_iter11_t_V_3_reg_573;
        ap_reg_pp0_iter12_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter11_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter13_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter12_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026 <= ap_reg_pp0_iter12_flag_d_assign_10_i_i_reg_5026;
        ap_reg_pp0_iter13_flag_d_assign_12_i_i_reg_5068 <= ap_reg_pp0_iter12_flag_d_assign_12_i_i_reg_5068;
        ap_reg_pp0_iter13_flag_d_assign_14_i_i_reg_5110 <= ap_reg_pp0_iter12_flag_d_assign_14_i_i_reg_5110;
        ap_reg_pp0_iter13_flag_d_assign_1_i_i_reg_4974 <= ap_reg_pp0_iter12_flag_d_assign_1_i_i_reg_4974;
        ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986 <= ap_reg_pp0_iter12_flag_d_assign_3_i_i_reg_4986;
        ap_reg_pp0_iter13_flag_d_assign_5_i_i_reg_4998 <= ap_reg_pp0_iter12_flag_d_assign_5_i_i_reg_4998;
        ap_reg_pp0_iter13_flag_d_assign_7_i_i_reg_5010 <= ap_reg_pp0_iter12_flag_d_assign_7_i_i_reg_5010;
        ap_reg_pp0_iter13_flag_d_assign_8_i_i_reg_4968 <= ap_reg_pp0_iter12_flag_d_assign_8_i_i_reg_4968;
        ap_reg_pp0_iter13_iscorner_2_i_16_i_i_reg_5016 <= ap_reg_pp0_iter12_iscorner_2_i_16_i_i_reg_5016;
        ap_reg_pp0_iter13_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter12_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter13_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter12_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter13_t_V_3_reg_573 <= ap_reg_pp0_iter12_t_V_3_reg_573;
        ap_reg_pp0_iter13_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter12_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222 <= tmp_81_2_i_i_reg_5222;
        ap_reg_pp0_iter13_tmp_81_4_i_i_reg_5232 <= tmp_81_4_i_i_reg_5232;
        ap_reg_pp0_iter13_tmp_81_i_i_reg_5212 <= tmp_81_i_i_reg_5212;
        ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227 <= tmp_83_2_i_i_reg_5227;
        ap_reg_pp0_iter13_tmp_83_4_i_i_reg_5237 <= tmp_83_4_i_i_reg_5237;
        ap_reg_pp0_iter13_tmp_83_i_i_reg_5217 <= tmp_83_i_i_reg_5217;
        ap_reg_pp0_iter14_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter13_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter14_flag_d_assign_10_i_i_reg_5026 <= ap_reg_pp0_iter13_flag_d_assign_10_i_i_reg_5026;
        ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068 <= ap_reg_pp0_iter13_flag_d_assign_12_i_i_reg_5068;
        ap_reg_pp0_iter14_flag_d_assign_14_i_i_reg_5110 <= ap_reg_pp0_iter13_flag_d_assign_14_i_i_reg_5110;
        ap_reg_pp0_iter14_flag_d_assign_3_i_i_reg_4986 <= ap_reg_pp0_iter13_flag_d_assign_3_i_i_reg_4986;
        ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998 <= ap_reg_pp0_iter13_flag_d_assign_5_i_i_reg_4998;
        ap_reg_pp0_iter14_flag_d_assign_7_i_i_reg_5010 <= ap_reg_pp0_iter13_flag_d_assign_7_i_i_reg_5010;
        ap_reg_pp0_iter14_iscorner_2_i_16_i_i_reg_5016 <= ap_reg_pp0_iter13_iscorner_2_i_16_i_i_reg_5016;
        ap_reg_pp0_iter14_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter13_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter14_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter13_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter14_t_V_3_reg_573 <= ap_reg_pp0_iter13_t_V_3_reg_573;
        ap_reg_pp0_iter14_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter13_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter14_tmp_81_2_i_i_reg_5222 <= ap_reg_pp0_iter13_tmp_81_2_i_i_reg_5222;
        ap_reg_pp0_iter14_tmp_81_4_i_i_reg_5232 <= ap_reg_pp0_iter13_tmp_81_4_i_i_reg_5232;
        ap_reg_pp0_iter14_tmp_83_2_i_i_reg_5227 <= ap_reg_pp0_iter13_tmp_83_2_i_i_reg_5227;
        ap_reg_pp0_iter14_tmp_83_4_i_i_reg_5237 <= ap_reg_pp0_iter13_tmp_83_4_i_i_reg_5237;
        ap_reg_pp0_iter15_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter14_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter15_flag_d_assign_12_i_i_reg_5068 <= ap_reg_pp0_iter14_flag_d_assign_12_i_i_reg_5068;
        ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110 <= ap_reg_pp0_iter14_flag_d_assign_14_i_i_reg_5110;
        ap_reg_pp0_iter15_flag_d_assign_5_i_i_reg_4998 <= ap_reg_pp0_iter14_flag_d_assign_5_i_i_reg_4998;
        ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010 <= ap_reg_pp0_iter14_flag_d_assign_7_i_i_reg_5010;
        ap_reg_pp0_iter15_iscorner_2_i_16_i_i_reg_5016 <= ap_reg_pp0_iter14_iscorner_2_i_16_i_i_reg_5016;
        ap_reg_pp0_iter15_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter14_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter15_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter14_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter15_t_V_3_reg_573 <= ap_reg_pp0_iter14_t_V_3_reg_573;
        ap_reg_pp0_iter15_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter14_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter15_tmp_81_4_i_i_reg_5232 <= ap_reg_pp0_iter14_tmp_81_4_i_i_reg_5232;
        ap_reg_pp0_iter15_tmp_83_4_i_i_reg_5237 <= ap_reg_pp0_iter14_tmp_83_4_i_i_reg_5237;
        ap_reg_pp0_iter16_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter15_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter16_flag_d_assign_14_i_i_reg_5110 <= ap_reg_pp0_iter15_flag_d_assign_14_i_i_reg_5110;
        ap_reg_pp0_iter16_flag_d_assign_7_i_i_reg_5010 <= ap_reg_pp0_iter15_flag_d_assign_7_i_i_reg_5010;
        ap_reg_pp0_iter16_iscorner_2_i_16_i_i_reg_5016 <= ap_reg_pp0_iter15_iscorner_2_i_16_i_i_reg_5016;
        ap_reg_pp0_iter16_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter15_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter16_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter15_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter16_t_V_3_reg_573 <= ap_reg_pp0_iter15_t_V_3_reg_573;
        ap_reg_pp0_iter16_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter15_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter17_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter16_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter17_iscorner_2_i_16_i_i_reg_5016 <= ap_reg_pp0_iter16_iscorner_2_i_16_i_i_reg_5016;
        ap_reg_pp0_iter17_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter16_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter17_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter16_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter17_t_V_3_reg_573 <= ap_reg_pp0_iter16_t_V_3_reg_573;
        ap_reg_pp0_iter17_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter16_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter18_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter17_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter18_iscorner_2_i_16_i_i_reg_5016 <= ap_reg_pp0_iter17_iscorner_2_i_16_i_i_reg_5016;
        ap_reg_pp0_iter18_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter17_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter18_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter17_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter18_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter17_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter19_core_buf_val_1_V_ad_reg_5368 <= core_buf_val_1_V_ad_reg_5368;
        ap_reg_pp0_iter19_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter18_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter19_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter18_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter19_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter18_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter2_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter1_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter2_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter1_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter2_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter1_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter2_t_V_3_reg_573 <= ap_reg_pp0_iter1_t_V_3_reg_573;
        ap_reg_pp0_iter2_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter1_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter3_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter2_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter3_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter2_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter3_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter2_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter3_r_V_1_i_i_reg_4636 <= r_V_1_i_i_reg_4636;
        ap_reg_pp0_iter3_r_V_2_i_i_reg_4643 <= r_V_2_i_i_reg_4643;
        ap_reg_pp0_iter3_r_V_3_i_i_reg_4650 <= r_V_3_i_i_reg_4650;
        ap_reg_pp0_iter3_r_V_4_i_i_reg_4657 <= r_V_4_i_i_reg_4657;
        ap_reg_pp0_iter3_r_V_5_i_i_reg_4664 <= r_V_5_i_i_reg_4664;
        ap_reg_pp0_iter3_r_V_i_i_reg_4629 <= r_V_i_i_reg_4629;
        ap_reg_pp0_iter3_t_V_3_reg_573 <= ap_reg_pp0_iter2_t_V_3_reg_573;
        ap_reg_pp0_iter3_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter2_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter4_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter3_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter4_not_or_cond11_i_i_reg_4852 <= not_or_cond11_i_i_reg_4852;
        ap_reg_pp0_iter4_or_cond10_i_i_reg_4825 <= or_cond10_i_i_reg_4825;
        ap_reg_pp0_iter4_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter3_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter4_or_cond5_i_i_reg_4749 <= or_cond5_i_i_reg_4749;
        ap_reg_pp0_iter4_or_cond6_i_i_reg_4765 <= or_cond6_i_i_reg_4765;
        ap_reg_pp0_iter4_or_cond7_i_i_reg_4780 <= or_cond7_i_i_reg_4780;
        ap_reg_pp0_iter4_or_cond8_i_i_reg_4795 <= or_cond8_i_i_reg_4795;
        ap_reg_pp0_iter4_or_cond9_i_i_reg_4810 <= or_cond9_i_i_reg_4810;
        ap_reg_pp0_iter4_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter3_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter4_r_V_1_i_i_reg_4636 <= ap_reg_pp0_iter3_r_V_1_i_i_reg_4636;
        ap_reg_pp0_iter4_r_V_2_i_i_reg_4643 <= ap_reg_pp0_iter3_r_V_2_i_i_reg_4643;
        ap_reg_pp0_iter4_r_V_3_i_i_reg_4650 <= ap_reg_pp0_iter3_r_V_3_i_i_reg_4650;
        ap_reg_pp0_iter4_r_V_4_i_i_reg_4657 <= ap_reg_pp0_iter3_r_V_4_i_i_reg_4657;
        ap_reg_pp0_iter4_r_V_5_i_i_reg_4664 <= ap_reg_pp0_iter3_r_V_5_i_i_reg_4664;
        ap_reg_pp0_iter4_r_V_6_1_i_i_reg_4681 <= r_V_6_1_i_i_reg_4681;
        ap_reg_pp0_iter4_r_V_6_2_i_i_reg_4692 <= r_V_6_2_i_i_reg_4692;
        ap_reg_pp0_iter4_r_V_6_3_i_i_reg_4699 <= r_V_6_3_i_i_reg_4699;
        ap_reg_pp0_iter4_r_V_6_4_i_i_reg_4706 <= r_V_6_4_i_i_reg_4706;
        ap_reg_pp0_iter4_r_V_6_5_i_i_reg_4713 <= r_V_6_5_i_i_reg_4713;
        ap_reg_pp0_iter4_r_V_6_6_i_i_reg_4725 <= r_V_6_6_i_i_reg_4725;
        ap_reg_pp0_iter4_r_V_6_7_i_i_reg_4737 <= r_V_6_7_i_i_reg_4737;
        ap_reg_pp0_iter4_r_V_6_i_i_reg_4671 <= r_V_6_i_i_reg_4671;
        ap_reg_pp0_iter4_r_V_8_i_i_reg_4732 <= r_V_8_i_i_reg_4732;
        ap_reg_pp0_iter4_r_V_i_i_64_reg_4720 <= r_V_i_i_64_reg_4720;
        ap_reg_pp0_iter4_r_V_i_i_reg_4629 <= ap_reg_pp0_iter3_r_V_i_i_reg_4629;
        ap_reg_pp0_iter4_t_V_3_reg_573 <= ap_reg_pp0_iter3_t_V_3_reg_573;
        ap_reg_pp0_iter4_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter3_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter4_tmp_60_1_not_i_i_reg_4755 <= tmp_60_1_not_i_i_reg_4755;
        ap_reg_pp0_iter4_tmp_60_2_not_i_i_reg_4770 <= tmp_60_2_not_i_i_reg_4770;
        ap_reg_pp0_iter4_tmp_60_3_not_i_i_reg_4785 <= tmp_60_3_not_i_i_reg_4785;
        ap_reg_pp0_iter4_tmp_60_4_not_i_i_reg_4800 <= tmp_60_4_not_i_i_reg_4800;
        ap_reg_pp0_iter4_tmp_60_5_not_i_i_reg_4815 <= tmp_60_5_not_i_i_reg_4815;
        ap_reg_pp0_iter4_tmp_62_1_i_i_reg_4760 <= tmp_62_1_i_i_reg_4760;
        ap_reg_pp0_iter4_tmp_62_2_i_i_reg_4775 <= tmp_62_2_i_i_reg_4775;
        ap_reg_pp0_iter4_tmp_62_3_i_i_reg_4790 <= tmp_62_3_i_i_reg_4790;
        ap_reg_pp0_iter4_tmp_62_4_i_i_reg_4805 <= tmp_62_4_i_i_reg_4805;
        ap_reg_pp0_iter4_tmp_62_5_i_i_reg_4820 <= tmp_62_5_i_i_reg_4820;
        ap_reg_pp0_iter5_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter4_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter5_not_or_cond11_i_i_reg_4852 <= ap_reg_pp0_iter4_not_or_cond11_i_i_reg_4852;
        ap_reg_pp0_iter5_not_or_cond12_i_i_reg_4858 <= not_or_cond12_i_i_reg_4858;
        ap_reg_pp0_iter5_or_cond10_i_i_reg_4825 <= ap_reg_pp0_iter4_or_cond10_i_i_reg_4825;
        ap_reg_pp0_iter5_or_cond20_i_i_reg_4920 <= or_cond20_i_i_reg_4920;
        ap_reg_pp0_iter5_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter4_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter5_or_cond5_i_i_reg_4749 <= ap_reg_pp0_iter4_or_cond5_i_i_reg_4749;
        ap_reg_pp0_iter5_or_cond6_i_i_reg_4765 <= ap_reg_pp0_iter4_or_cond6_i_i_reg_4765;
        ap_reg_pp0_iter5_or_cond7_i_i_reg_4780 <= ap_reg_pp0_iter4_or_cond7_i_i_reg_4780;
        ap_reg_pp0_iter5_or_cond8_i_i_reg_4795 <= ap_reg_pp0_iter4_or_cond8_i_i_reg_4795;
        ap_reg_pp0_iter5_or_cond9_i_i_reg_4810 <= ap_reg_pp0_iter4_or_cond9_i_i_reg_4810;
        ap_reg_pp0_iter5_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter4_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter5_r_V_1_i_i_reg_4636 <= ap_reg_pp0_iter4_r_V_1_i_i_reg_4636;
        ap_reg_pp0_iter5_r_V_2_i_i_reg_4643 <= ap_reg_pp0_iter4_r_V_2_i_i_reg_4643;
        ap_reg_pp0_iter5_r_V_3_i_i_reg_4650 <= ap_reg_pp0_iter4_r_V_3_i_i_reg_4650;
        ap_reg_pp0_iter5_r_V_4_i_i_reg_4657 <= ap_reg_pp0_iter4_r_V_4_i_i_reg_4657;
        ap_reg_pp0_iter5_r_V_5_i_i_reg_4664 <= ap_reg_pp0_iter4_r_V_5_i_i_reg_4664;
        ap_reg_pp0_iter5_r_V_6_1_i_i_reg_4681 <= ap_reg_pp0_iter4_r_V_6_1_i_i_reg_4681;
        ap_reg_pp0_iter5_r_V_6_2_i_i_reg_4692 <= ap_reg_pp0_iter4_r_V_6_2_i_i_reg_4692;
        ap_reg_pp0_iter5_r_V_6_3_i_i_reg_4699 <= ap_reg_pp0_iter4_r_V_6_3_i_i_reg_4699;
        ap_reg_pp0_iter5_r_V_6_4_i_i_reg_4706 <= ap_reg_pp0_iter4_r_V_6_4_i_i_reg_4706;
        ap_reg_pp0_iter5_r_V_6_5_i_i_reg_4713 <= ap_reg_pp0_iter4_r_V_6_5_i_i_reg_4713;
        ap_reg_pp0_iter5_r_V_6_6_i_i_reg_4725 <= ap_reg_pp0_iter4_r_V_6_6_i_i_reg_4725;
        ap_reg_pp0_iter5_r_V_6_7_i_i_reg_4737 <= ap_reg_pp0_iter4_r_V_6_7_i_i_reg_4737;
        ap_reg_pp0_iter5_r_V_6_i_i_reg_4671 <= ap_reg_pp0_iter4_r_V_6_i_i_reg_4671;
        ap_reg_pp0_iter5_r_V_8_i_i_reg_4732 <= ap_reg_pp0_iter4_r_V_8_i_i_reg_4732;
        ap_reg_pp0_iter5_r_V_i_i_64_reg_4720 <= ap_reg_pp0_iter4_r_V_i_i_64_reg_4720;
        ap_reg_pp0_iter5_r_V_i_i_reg_4629 <= ap_reg_pp0_iter4_r_V_i_i_reg_4629;
        ap_reg_pp0_iter5_t_V_3_reg_573 <= ap_reg_pp0_iter4_t_V_3_reg_573;
        ap_reg_pp0_iter5_tmp6_i_reg_4926 <= tmp6_i_reg_4926;
        ap_reg_pp0_iter5_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter4_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter5_tmp_60_1_not_i_i_reg_4755 <= ap_reg_pp0_iter4_tmp_60_1_not_i_i_reg_4755;
        ap_reg_pp0_iter5_tmp_60_2_not_i_i_reg_4770 <= ap_reg_pp0_iter4_tmp_60_2_not_i_i_reg_4770;
        ap_reg_pp0_iter5_tmp_60_3_not_i_i_reg_4785 <= ap_reg_pp0_iter4_tmp_60_3_not_i_i_reg_4785;
        ap_reg_pp0_iter5_tmp_60_4_not_i_i_reg_4800 <= ap_reg_pp0_iter4_tmp_60_4_not_i_i_reg_4800;
        ap_reg_pp0_iter5_tmp_60_5_not_i_i_reg_4815 <= ap_reg_pp0_iter4_tmp_60_5_not_i_i_reg_4815;
        ap_reg_pp0_iter5_tmp_62_1_i_i_reg_4760 <= ap_reg_pp0_iter4_tmp_62_1_i_i_reg_4760;
        ap_reg_pp0_iter5_tmp_62_2_i_i_reg_4775 <= ap_reg_pp0_iter4_tmp_62_2_i_i_reg_4775;
        ap_reg_pp0_iter5_tmp_62_3_i_i_reg_4790 <= ap_reg_pp0_iter4_tmp_62_3_i_i_reg_4790;
        ap_reg_pp0_iter5_tmp_62_4_i_i_reg_4805 <= ap_reg_pp0_iter4_tmp_62_4_i_i_reg_4805;
        ap_reg_pp0_iter5_tmp_62_5_i_i_reg_4820 <= ap_reg_pp0_iter4_tmp_62_5_i_i_reg_4820;
        ap_reg_pp0_iter6_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter5_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter6_not_or_cond11_i_i_reg_4852 <= ap_reg_pp0_iter5_not_or_cond11_i_i_reg_4852;
        ap_reg_pp0_iter6_not_or_cond12_i_i_reg_4858 <= ap_reg_pp0_iter5_not_or_cond12_i_i_reg_4858;
        ap_reg_pp0_iter6_or_cond10_i_i_reg_4825 <= ap_reg_pp0_iter5_or_cond10_i_i_reg_4825;
        ap_reg_pp0_iter6_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter5_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter6_or_cond9_i_i_reg_4810 <= ap_reg_pp0_iter5_or_cond9_i_i_reg_4810;
        ap_reg_pp0_iter6_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter5_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter6_r_V_1_i_i_reg_4636 <= ap_reg_pp0_iter5_r_V_1_i_i_reg_4636;
        ap_reg_pp0_iter6_r_V_2_i_i_reg_4643 <= ap_reg_pp0_iter5_r_V_2_i_i_reg_4643;
        ap_reg_pp0_iter6_r_V_3_i_i_reg_4650 <= ap_reg_pp0_iter5_r_V_3_i_i_reg_4650;
        ap_reg_pp0_iter6_r_V_4_i_i_reg_4657 <= ap_reg_pp0_iter5_r_V_4_i_i_reg_4657;
        ap_reg_pp0_iter6_r_V_5_i_i_reg_4664 <= ap_reg_pp0_iter5_r_V_5_i_i_reg_4664;
        ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681 <= ap_reg_pp0_iter5_r_V_6_1_i_i_reg_4681;
        ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692 <= ap_reg_pp0_iter5_r_V_6_2_i_i_reg_4692;
        ap_reg_pp0_iter6_r_V_6_3_i_i_reg_4699 <= ap_reg_pp0_iter5_r_V_6_3_i_i_reg_4699;
        ap_reg_pp0_iter6_r_V_6_4_i_i_reg_4706 <= ap_reg_pp0_iter5_r_V_6_4_i_i_reg_4706;
        ap_reg_pp0_iter6_r_V_6_5_i_i_reg_4713 <= ap_reg_pp0_iter5_r_V_6_5_i_i_reg_4713;
        ap_reg_pp0_iter6_r_V_6_6_i_i_reg_4725 <= ap_reg_pp0_iter5_r_V_6_6_i_i_reg_4725;
        ap_reg_pp0_iter6_r_V_6_7_i_i_reg_4737 <= ap_reg_pp0_iter5_r_V_6_7_i_i_reg_4737;
        ap_reg_pp0_iter6_r_V_6_i_i_reg_4671 <= ap_reg_pp0_iter5_r_V_6_i_i_reg_4671;
        ap_reg_pp0_iter6_r_V_8_i_i_reg_4732 <= ap_reg_pp0_iter5_r_V_8_i_i_reg_4732;
        ap_reg_pp0_iter6_r_V_i_i_64_reg_4720 <= ap_reg_pp0_iter5_r_V_i_i_64_reg_4720;
        ap_reg_pp0_iter6_r_V_i_i_reg_4629 <= ap_reg_pp0_iter5_r_V_i_i_reg_4629;
        ap_reg_pp0_iter6_t_V_3_reg_573 <= ap_reg_pp0_iter5_t_V_3_reg_573;
        ap_reg_pp0_iter6_tmp10_i_reg_4942 <= tmp10_i_reg_4942;
        ap_reg_pp0_iter6_tmp11_i_reg_4947 <= tmp11_i_reg_4947;
        ap_reg_pp0_iter6_tmp6_i_reg_4926 <= ap_reg_pp0_iter5_tmp6_i_reg_4926;
        ap_reg_pp0_iter6_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter5_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter6_tmp_60_3_not_i_i_reg_4785 <= ap_reg_pp0_iter5_tmp_60_3_not_i_i_reg_4785;
        ap_reg_pp0_iter6_tmp_60_4_not_i_i_reg_4800 <= ap_reg_pp0_iter5_tmp_60_4_not_i_i_reg_4800;
        ap_reg_pp0_iter6_tmp_60_5_not_i_i_reg_4815 <= ap_reg_pp0_iter5_tmp_60_5_not_i_i_reg_4815;
        ap_reg_pp0_iter6_tmp_62_3_i_i_reg_4790 <= ap_reg_pp0_iter5_tmp_62_3_i_i_reg_4790;
        ap_reg_pp0_iter6_tmp_62_4_i_i_reg_4805 <= ap_reg_pp0_iter5_tmp_62_4_i_i_reg_4805;
        ap_reg_pp0_iter6_tmp_62_5_i_i_reg_4820 <= ap_reg_pp0_iter5_tmp_62_5_i_i_reg_4820;
        ap_reg_pp0_iter7_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter6_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter7_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter6_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter7_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter6_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681 <= ap_reg_pp0_iter6_r_V_6_1_i_i_reg_4681;
        ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692 <= ap_reg_pp0_iter6_r_V_6_2_i_i_reg_4692;
        ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699 <= ap_reg_pp0_iter6_r_V_6_3_i_i_reg_4699;
        ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706 <= ap_reg_pp0_iter6_r_V_6_4_i_i_reg_4706;
        ap_reg_pp0_iter7_r_V_6_5_i_i_reg_4713 <= ap_reg_pp0_iter6_r_V_6_5_i_i_reg_4713;
        ap_reg_pp0_iter7_r_V_6_6_i_i_reg_4725 <= ap_reg_pp0_iter6_r_V_6_6_i_i_reg_4725;
        ap_reg_pp0_iter7_r_V_6_7_i_i_reg_4737 <= ap_reg_pp0_iter6_r_V_6_7_i_i_reg_4737;
        ap_reg_pp0_iter7_r_V_i_i_reg_4629 <= ap_reg_pp0_iter6_r_V_i_i_reg_4629;
        ap_reg_pp0_iter7_t_V_3_reg_573 <= ap_reg_pp0_iter6_t_V_3_reg_573;
        ap_reg_pp0_iter7_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter6_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter8_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter7_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter8_flag_d_assign_1_i_i_reg_4974 <= flag_d_assign_1_i_i_reg_4974;
        ap_reg_pp0_iter8_flag_d_assign_2_i_i_reg_4980 <= flag_d_assign_2_i_i_reg_4980;
        ap_reg_pp0_iter8_flag_d_assign_3_i_i_reg_4986 <= flag_d_assign_3_i_i_reg_4986;
        ap_reg_pp0_iter8_flag_d_assign_4_i_i_reg_4992 <= flag_d_assign_4_i_i_reg_4992;
        ap_reg_pp0_iter8_flag_d_assign_5_i_i_reg_4998 <= flag_d_assign_5_i_i_reg_4998;
        ap_reg_pp0_iter8_flag_d_assign_6_i_i_reg_5004 <= flag_d_assign_6_i_i_reg_5004;
        ap_reg_pp0_iter8_flag_d_assign_7_i_i_reg_5010 <= flag_d_assign_7_i_i_reg_5010;
        ap_reg_pp0_iter8_flag_d_assign_8_i_i_reg_4968 <= flag_d_assign_8_i_i_reg_4968;
        ap_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5016 <= iscorner_2_i_16_i_i_reg_5016;
        ap_reg_pp0_iter8_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter7_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter8_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter7_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699 <= ap_reg_pp0_iter7_r_V_6_3_i_i_reg_4699;
        ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706 <= ap_reg_pp0_iter7_r_V_6_4_i_i_reg_4706;
        ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713 <= ap_reg_pp0_iter7_r_V_6_5_i_i_reg_4713;
        ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725 <= ap_reg_pp0_iter7_r_V_6_6_i_i_reg_4725;
        ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737 <= ap_reg_pp0_iter7_r_V_6_7_i_i_reg_4737;
        ap_reg_pp0_iter8_r_V_i_i_reg_4629 <= ap_reg_pp0_iter7_r_V_i_i_reg_4629;
        ap_reg_pp0_iter8_t_V_3_reg_573 <= ap_reg_pp0_iter7_t_V_3_reg_573;
        ap_reg_pp0_iter8_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter7_tmp_12_i_i_reg_4557;
        ap_reg_pp0_iter9_exitcond4_i_i_reg_4507 <= ap_reg_pp0_iter8_exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter9_flag_d_assign_10_i_i_reg_5026 <= flag_d_assign_10_i_i_reg_5026;
        ap_reg_pp0_iter9_flag_d_assign_1_i_i_reg_4974 <= ap_reg_pp0_iter8_flag_d_assign_1_i_i_reg_4974;
        ap_reg_pp0_iter9_flag_d_assign_2_i_i_reg_4980 <= ap_reg_pp0_iter8_flag_d_assign_2_i_i_reg_4980;
        ap_reg_pp0_iter9_flag_d_assign_3_i_i_reg_4986 <= ap_reg_pp0_iter8_flag_d_assign_3_i_i_reg_4986;
        ap_reg_pp0_iter9_flag_d_assign_4_i_i_reg_4992 <= ap_reg_pp0_iter8_flag_d_assign_4_i_i_reg_4992;
        ap_reg_pp0_iter9_flag_d_assign_5_i_i_reg_4998 <= ap_reg_pp0_iter8_flag_d_assign_5_i_i_reg_4998;
        ap_reg_pp0_iter9_flag_d_assign_6_i_i_reg_5004 <= ap_reg_pp0_iter8_flag_d_assign_6_i_i_reg_5004;
        ap_reg_pp0_iter9_flag_d_assign_7_i_i_reg_5010 <= ap_reg_pp0_iter8_flag_d_assign_7_i_i_reg_5010;
        ap_reg_pp0_iter9_flag_d_assign_8_i_i_reg_4968 <= ap_reg_pp0_iter8_flag_d_assign_8_i_i_reg_4968;
        ap_reg_pp0_iter9_flag_d_assign_9_i_i_reg_5020 <= flag_d_assign_9_i_i_reg_5020;
        ap_reg_pp0_iter9_flag_d_max2_1_reg_5037 <= flag_d_max2_1_reg_5037;
        ap_reg_pp0_iter9_flag_d_min2_1_reg_5032 <= flag_d_min2_1_reg_5032;
        ap_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5016 <= ap_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5016;
        ap_reg_pp0_iter9_or_cond4_i_i_reg_4561 <= ap_reg_pp0_iter8_or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter9_or_cond_i_i_reg_4516 <= ap_reg_pp0_iter8_or_cond_i_i_reg_4516;
        ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713 <= ap_reg_pp0_iter8_r_V_6_5_i_i_reg_4713;
        ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725 <= ap_reg_pp0_iter8_r_V_6_6_i_i_reg_4725;
        ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737 <= ap_reg_pp0_iter8_r_V_6_7_i_i_reg_4737;
        ap_reg_pp0_iter9_r_V_i_i_reg_4629 <= ap_reg_pp0_iter8_r_V_i_i_reg_4629;
        ap_reg_pp0_iter9_t_V_3_reg_573 <= ap_reg_pp0_iter8_t_V_3_reg_573;
        ap_reg_pp0_iter9_tmp_12_i_i_reg_4557 <= ap_reg_pp0_iter8_tmp_12_i_i_reg_4557;
        core_win_val_1_V_1_1_reg_5394 <= core_win_val_1_V_1_fu_192;
        tmp20_i_reg_5416 <= tmp20_i_fu_3987_p2;
        tmp_106_2_i_i_reg_5401 <= tmp_106_2_i_i_fu_3953_p2;
        tmp_22_i_i_reg_5384 <= tmp_22_i_i_fu_3901_p2;
        tmp_23_i_i_reg_5406 <= tmp_23_i_i_fu_3959_p2;
        tmp_24_i_i_reg_5411 <= tmp_24_i_i_fu_3965_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_exitcond4_i_i_reg_4507 <= exitcond4_i_i_reg_4507;
        ap_reg_pp0_iter1_or_cond4_i_i_reg_4561 <= or_cond4_i_i_reg_4561;
        ap_reg_pp0_iter1_or_cond_i_i_reg_4516 <= or_cond_i_i_reg_4516;
        ap_reg_pp0_iter1_t_V_3_reg_573 <= t_V_3_reg_573;
        ap_reg_pp0_iter1_tmp_12_i_i_reg_4557 <= tmp_12_i_i_reg_4557;
        exitcond4_i_i_reg_4507 <= exitcond4_i_i_fu_1402_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter17_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ad_reg_5362 <= tmp_10_i_i_fu_3895_p1;
        core_buf_val_1_V_ad_reg_5368 <= tmp_10_i_i_fu_3895_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter18_exitcond4_i_i_reg_4507 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_win_val_0_V_0_fu_204 <= core_win_val_0_V_1_fu_200;
        core_win_val_0_V_1_fu_200 <= core_buf_val_0_V_q0;
        core_win_val_1_V_0_fu_196 <= core_win_val_1_V_1_fu_192;
        core_win_val_1_V_1_fu_192 <= core_buf_val_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter19_exitcond4_i_i_reg_4507 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_win_val_2_V_0_fu_188 <= core_win_val_2_V_1_fu_184;
        core_win_val_2_V_1_fu_184 <= core_win_val_2_V_2_fu_4025_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter5_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter5_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_1_i_13_i_i_reg_4957 <= count_1_i_13_i_i_fu_3266_p3;
        tmp13_i_reg_4963 <= tmp13_i_fu_3285_p2;
        tmp_64_12_i_i_reg_4952 <= tmp_64_12_i_i_fu_3260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter3_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_1_i_1_i_i_reg_4878 <= count_1_i_1_i_i_fu_2906_p3;
        not_or_cond12_i_i_reg_4858 <= not_or_cond12_i_i_fu_2728_p2;
        or_cond20_i_i_reg_4920 <= or_cond20_i_i_fu_2955_p2;
        tmp6_i_reg_4926 <= tmp6_i_fu_2972_p2;
        tmp_60_10_i_i_reg_4863 <= tmp_60_10_i_i_fu_2882_p2;
        tmp_60_11_i_i_reg_4884 <= tmp_60_11_i_i_fu_2914_p2;
        tmp_60_12_i_i_reg_4896 <= tmp_60_12_i_i_fu_2926_p2;
        tmp_60_13_i_i_reg_4908 <= tmp_60_13_i_i_fu_2938_p2;
        tmp_62_10_i_i_reg_4890 <= tmp_62_10_i_i_fu_2920_p2;
        tmp_62_11_i_i_reg_4902 <= tmp_62_11_i_i_fu_2932_p2;
        tmp_62_12_i_i_reg_4914 <= tmp_62_12_i_i_fu_2944_p2;
        tmp_62_8_i_i_reg_4868 <= tmp_62_8_i_i_fu_2888_p2;
        tmp_64_1_i_i_reg_4873 <= tmp_64_1_i_i_fu_2900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter4_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_1_i_5_i_i_reg_4936 <= count_1_i_5_i_i_fu_3127_p3;
        tmp10_i_reg_4942 <= tmp10_i_fu_3134_p2;
        tmp11_i_reg_4947 <= tmp11_i_fu_3140_p2;
        tmp_64_5_i_i_reg_4931 <= tmp_64_5_i_i_fu_3121_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter2_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_1_i_7_i_i_reg_4840 <= count_1_i_7_i_i_fu_2516_p3;
        flag_val_V_assign_lo_3_reg_4686 <= flag_val_V_assign_lo_3_fu_2036_p3;
        flag_val_V_assign_lo_reg_4676 <= flag_val_V_assign_lo_fu_1934_p3;
        not_or_cond11_i_i_reg_4852 <= not_or_cond11_i_i_fu_2542_p2;
        or_cond10_i_i_reg_4825 <= or_cond10_i_i_fu_2394_p2;
        or_cond12_i_i_reg_4830 <= or_cond12_i_i_fu_2504_p2;
        or_cond13_i_i_reg_4846 <= or_cond13_i_i_fu_2530_p2;
        or_cond5_i_i_reg_4749 <= or_cond5_i_i_fu_2304_p2;
        or_cond6_i_i_reg_4765 <= or_cond6_i_i_fu_2322_p2;
        or_cond7_i_i_reg_4780 <= or_cond7_i_i_fu_2340_p2;
        or_cond8_i_i_reg_4795 <= or_cond8_i_i_fu_2358_p2;
        or_cond9_i_i_reg_4810 <= or_cond9_i_i_fu_2376_p2;
        r_V_6_1_i_i_reg_4681 <= r_V_6_1_i_i_fu_1977_p2;
        r_V_6_2_i_i_reg_4692 <= r_V_6_2_i_i_fu_2047_p2;
        r_V_6_3_i_i_reg_4699 <= r_V_6_3_i_i_fu_2085_p2;
        r_V_6_4_i_i_reg_4706 <= r_V_6_4_i_i_fu_2123_p2;
        r_V_6_5_i_i_reg_4713 <= r_V_6_5_i_i_fu_2161_p2;
        r_V_6_6_i_i_reg_4725 <= r_V_6_6_i_i_fu_2207_p2;
        r_V_6_7_i_i_reg_4737 <= r_V_6_7_i_i_fu_2255_p2;
        r_V_6_i_i_reg_4671 <= r_V_6_i_i_fu_1907_p2;
        r_V_8_i_i_reg_4732 <= r_V_8_i_i_fu_2247_p2;
        r_V_i_i_64_reg_4720 <= r_V_i_i_64_fu_2199_p2;
        tmp_60_1_not_i_i_reg_4755 <= tmp_60_1_not_i_i_fu_2310_p2;
        tmp_60_2_not_i_i_reg_4770 <= tmp_60_2_not_i_i_fu_2328_p2;
        tmp_60_3_not_i_i_reg_4785 <= tmp_60_3_not_i_i_fu_2346_p2;
        tmp_60_4_not_i_i_reg_4800 <= tmp_60_4_not_i_i_fu_2364_p2;
        tmp_60_5_not_i_i_reg_4815 <= tmp_60_5_not_i_i_fu_2382_p2;
        tmp_62_1_i_i_reg_4760 <= tmp_62_1_i_i_fu_2316_p2;
        tmp_62_2_i_i_reg_4775 <= tmp_62_2_i_i_fu_2334_p2;
        tmp_62_3_i_i_reg_4790 <= tmp_62_3_i_i_fu_2352_p2;
        tmp_62_4_i_i_reg_4805 <= tmp_62_4_i_i_fu_2370_p2;
        tmp_62_5_i_i_reg_4820 <= tmp_62_5_i_i_fu_2388_p2;
        tmp_62_i_i_reg_4744 <= tmp_62_i_i_fu_2298_p2;
        tmp_64_7_i_i_reg_4835 <= tmp_64_7_i_i_fu_2510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter7_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter7_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_assign_10_i_i_reg_5026 <= flag_d_assign_10_i_i_fu_3562_p1;
        flag_d_assign_9_i_i_reg_5020 <= flag_d_assign_9_i_i_fu_3557_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter8_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter8_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_assign_11_i_i_reg_5062 <= flag_d_assign_11_i_i_fu_3609_p1;
        flag_d_assign_12_i_i_reg_5068 <= flag_d_assign_12_i_i_fu_3614_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter9_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter9_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_assign_13_i_i_reg_5104 <= flag_d_assign_13_i_i_fu_3682_p1;
        flag_d_assign_14_i_i_reg_5110 <= flag_d_assign_14_i_i_fu_3687_p1;
        flag_d_assign_15_i_i_reg_5116 <= flag_d_assign_15_i_i_fu_3692_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter6_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter6_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_assign_1_i_i_reg_4974 <= flag_d_assign_1_i_i_fu_3296_p1;
        flag_d_assign_2_i_i_reg_4980 <= flag_d_assign_2_i_i_fu_3301_p1;
        flag_d_assign_3_i_i_reg_4986 <= flag_d_assign_3_i_i_fu_3306_p1;
        flag_d_assign_4_i_i_reg_4992 <= flag_d_assign_4_i_i_fu_3311_p1;
        flag_d_assign_5_i_i_reg_4998 <= flag_d_assign_5_i_i_fu_3316_p1;
        flag_d_assign_6_i_i_reg_5004 <= flag_d_assign_6_i_i_fu_3321_p1;
        flag_d_assign_7_i_i_reg_5010 <= flag_d_assign_7_i_i_fu_3326_p1;
        flag_d_assign_8_i_i_reg_4968 <= flag_d_assign_8_i_i_fu_3291_p1;
        iscorner_2_i_16_i_i_reg_5016 <= iscorner_2_i_16_i_i_fu_3491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter7_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter7_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_max2_1_reg_5037 <= grp_reg_int_s_fu_3504_ap_return;
        flag_d_max2_7_reg_5047 <= grp_reg_int_s_fu_3550_ap_return;
        flag_d_min2_1_reg_5032 <= grp_reg_int_s_fu_3497_ap_return;
        flag_d_min2_7_reg_5042 <= grp_reg_int_s_fu_3543_ap_return;
        tmp_74_3_i_i_reg_5052 <= tmp_74_3_i_i_min_int_s_fu_638_ap_return;
        tmp_76_3_i_i_reg_5057 <= tmp_76_3_i_i_max_int_s_fu_981_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter8_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter8_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_max2_9_reg_5079 <= grp_reg_int_s_fu_3574_ap_return;
        flag_d_max4_1_reg_5089 <= grp_reg_int_s_fu_3588_ap_return;
        flag_d_max4_5_reg_5099 <= grp_reg_int_s_fu_3602_ap_return;
        flag_d_min2_9_reg_5074 <= grp_reg_int_s_fu_3567_ap_return;
        flag_d_min4_1_reg_5084 <= grp_reg_int_s_fu_3581_ap_return;
        flag_d_min4_5_reg_5094 <= grp_reg_int_s_fu_3595_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_4483 <= i_V_fu_1357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_i_i_fu_1352_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_reg_4502 <= icmp_fu_1396_p2;
        or_cond1_i_i_reg_4493 <= or_cond1_i_i_fu_1374_p2;
        tmp_2_i_i_reg_4488 <= tmp_2_i_i_fu_1363_p2;
        tmp_4_i_i_reg_4497 <= tmp_4_i_i_fu_1380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_V_reg_4511 <= j_V_fu_1407_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_i_fu_1418_p2 == 1'd1) & (exitcond4_i_i_fu_1402_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_addr_reg_4521 <= tmp_9_i_i_fu_1423_p1;
        k_buf_val_1_V_addr_reg_4527 <= tmp_9_i_i_fu_1423_p1;
        k_buf_val_2_V_addr_reg_4533 <= tmp_9_i_i_fu_1423_p1;
        k_buf_val_3_V_addr_reg_4539 <= tmp_9_i_i_fu_1423_p1;
        k_buf_val_4_V_addr_reg_4545 <= tmp_9_i_i_fu_1423_p1;
        k_buf_val_5_V_addr_reg_4551 <= tmp_9_i_i_fu_1423_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter1_exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lhs_V_i_i_reg_4615[7 : 0] <= lhs_V_i_i_fu_1840_p1[7 : 0];
        r_V_1_i_i_reg_4636 <= r_V_1_i_i_fu_1858_p2;
        r_V_2_i_i_reg_4643 <= r_V_2_i_i_fu_1868_p2;
        r_V_3_i_i_reg_4650 <= r_V_3_i_i_fu_1878_p2;
        r_V_4_i_i_reg_4657 <= r_V_4_i_i_fu_1888_p2;
        r_V_5_i_i_reg_4664 <= r_V_5_i_i_fu_1898_p2;
        r_V_i_i_reg_4629 <= r_V_i_i_fu_1848_p2;
        win_val_0_V_2_load_reg_4565 <= win_val_0_V_2_fu_208;
        win_val_1_V_1_load_reg_4570 <= win_val_1_V_1_fu_228;
        win_val_2_V_0_load_reg_4575 <= win_val_2_V_0_fu_252;
        win_val_3_V_0_load_reg_4580 <= win_val_3_V_0_fu_280;
        win_val_4_V_0_load_reg_4585 <= win_val_4_V_0_fu_308;
        win_val_5_V_1_load_reg_4590 <= win_val_5_V_1_fu_336;
        win_val_5_V_4_load_reg_4595 <= win_val_5_V_4_fu_352;
        win_val_6_V_2_1_lo_reg_4605 <= win_val_6_V_2_1_fu_364;
        win_val_6_V_2_load_reg_4600 <= win_val_6_V_2_fu_360;
        win_val_6_V_3_load_reg_4610 <= win_val_6_V_3_fu_368;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_i_fu_1402_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond4_i_i_reg_4561 <= or_cond4_i_i_fu_1461_p2;
        or_cond_i_i_reg_4516 <= or_cond_i_i_fu_1418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_i_i_reg_4493 == 1'd1) & (exitcond4_i_i_fu_1402_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_12_i_i_reg_4557 <= tmp_12_i_i_fu_1439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op204_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_V_2_1_fu_212 <= win_val_0_V_3_fu_216;
        win_val_0_V_2_fu_208 <= win_val_0_V_2_1_fu_212;
        win_val_0_V_3_fu_216 <= win_val_0_V_4_fu_220;
        win_val_0_V_4_fu_220 <= win_val_0_V_5_fu_224;
        win_val_0_V_5_fu_224 <= k_buf_val_0_V_q0;
        win_val_1_V_1_1_fu_232 <= win_val_1_V_2_fu_236;
        win_val_1_V_1_fu_228 <= win_val_1_V_1_1_fu_232;
        win_val_1_V_2_fu_236 <= win_val_1_V_3_fu_240;
        win_val_1_V_3_fu_240 <= win_val_1_V_4_fu_244;
        win_val_1_V_4_fu_244 <= win_val_1_V_5_fu_248;
        win_val_1_V_5_fu_248 <= k_buf_val_1_V_q0;
        win_val_2_V_0_1_fu_256 <= win_val_2_V_1_fu_260;
        win_val_2_V_0_fu_252 <= win_val_2_V_0_1_fu_256;
        win_val_2_V_1_fu_260 <= win_val_2_V_2_fu_264;
        win_val_2_V_2_fu_264 <= win_val_2_V_3_fu_268;
        win_val_2_V_3_fu_268 <= win_val_2_V_4_fu_272;
        win_val_2_V_4_fu_272 <= win_val_2_V_5_fu_276;
        win_val_2_V_5_fu_276 <= k_buf_val_2_V_q0;
        win_val_3_V_0_1_fu_284 <= win_val_3_V_1_fu_288;
        win_val_3_V_0_fu_280 <= win_val_3_V_0_1_fu_284;
        win_val_3_V_1_fu_288 <= win_val_3_V_2_fu_292;
        win_val_3_V_2_fu_292 <= win_val_3_V_3_fu_296;
        win_val_3_V_3_fu_296 <= win_val_3_V_4_fu_300;
        win_val_3_V_4_fu_300 <= win_val_3_V_5_fu_304;
        win_val_3_V_5_fu_304 <= k_buf_val_3_V_q0;
        win_val_4_V_0_1_fu_312 <= win_val_4_V_1_fu_316;
        win_val_4_V_0_fu_308 <= win_val_4_V_0_1_fu_312;
        win_val_4_V_1_fu_316 <= win_val_4_V_2_fu_320;
        win_val_4_V_2_fu_320 <= win_val_4_V_3_fu_324;
        win_val_4_V_3_fu_324 <= win_val_4_V_4_fu_328;
        win_val_4_V_4_fu_328 <= win_val_4_V_5_fu_332;
        win_val_4_V_5_fu_332 <= k_buf_val_4_V_q0;
        win_val_5_V_1_1_fu_340 <= win_val_5_V_2_fu_344;
        win_val_5_V_1_fu_336 <= win_val_5_V_1_1_fu_340;
        win_val_5_V_2_fu_344 <= win_val_5_V_3_fu_348;
        win_val_5_V_3_fu_348 <= win_val_5_V_4_fu_352;
        win_val_5_V_4_fu_352 <= win_val_5_V_5_fu_356;
        win_val_5_V_5_fu_356 <= k_buf_val_5_V_q0;
        win_val_6_V_2_1_fu_364 <= win_val_6_V_3_fu_368;
        win_val_6_V_2_fu_360 <= win_val_6_V_2_1_fu_364;
        win_val_6_V_3_fu_368 <= win_val_6_V_4_fu_372;
        win_val_6_V_4_fu_372 <= win_val_6_V_5_fu_376;
        win_val_6_V_5_fu_376 <= gray_data_stream_0_s_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_i_i_fu_1352_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_3_phi_fu_577_p4 = j_V_reg_4511;
    end else begin
        ap_phi_mux_t_V_3_phi_fu_577_p4 = t_V_3_reg_573;
    end
end

always @ (*) begin
    if (((exitcond3_i_i_fu_1352_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ce0 = 1'b1;
    end else begin
        core_buf_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ce1 = 1'b1;
    end else begin
        core_buf_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter18_exitcond4_i_i_reg_4507 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_we1 = 1'b1;
    end else begin
        core_buf_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_ce0 = 1'b1;
    end else begin
        core_buf_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_ce1 = 1'b1;
    end else begin
        core_buf_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_we1 = 1'b1;
    end else begin
        core_buf_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_i_reg_4516 == 1'd1) & (exitcond4_i_i_reg_4507 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gray_data_stream_0_s_blk_n = gray_data_stream_0_s_empty_n;
    end else begin
        gray_data_stream_0_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op204_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gray_data_stream_0_s_read = 1'b1;
    end else begin
        gray_data_stream_0_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3497_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3497_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3504_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3504_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3511_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3511_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3519_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3519_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3527_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3527_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3535_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3535_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3543_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3543_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3550_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3550_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3567_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3567_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3574_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3574_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3581_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3581_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3588_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3588_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3595_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3595_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3602_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3602_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3619_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3619_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3626_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3626_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3633_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3633_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3639_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3639_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3645_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3645_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3652_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3652_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3659_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3659_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3667_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3667_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3697_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3697_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3705_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3705_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3713_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3713_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3721_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3721_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3729_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3729_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3736_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3736_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3743_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3743_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3751_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3751_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3759_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3759_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3767_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3767_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3775_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3775_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3783_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3783_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3791_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3791_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3799_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3799_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3807_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3807_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3815_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3815_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3823_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3823_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3831_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3831_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3839_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3839_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3846_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3846_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3853_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3853_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3860_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3860_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3867_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3867_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3874_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3874_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3881_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3881_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3888_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3888_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_ce0 = 1'b1;
    end else begin
        k_buf_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_ce1 = 1'b1;
    end else begin
        k_buf_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op204_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_we1 = 1'b1;
    end else begin
        k_buf_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_ce0 = 1'b1;
    end else begin
        k_buf_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_ce1 = 1'b1;
    end else begin
        k_buf_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op204_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_we1 = 1'b1;
    end else begin
        k_buf_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_ce0 = 1'b1;
    end else begin
        k_buf_val_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_ce1 = 1'b1;
    end else begin
        k_buf_val_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op204_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_we1 = 1'b1;
    end else begin
        k_buf_val_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_ce0 = 1'b1;
    end else begin
        k_buf_val_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_ce1 = 1'b1;
    end else begin
        k_buf_val_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op204_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_we1 = 1'b1;
    end else begin
        k_buf_val_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_ce0 = 1'b1;
    end else begin
        k_buf_val_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_ce1 = 1'b1;
    end else begin
        k_buf_val_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op204_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_we1 = 1'b1;
    end else begin
        k_buf_val_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_ce0 = 1'b1;
    end else begin
        k_buf_val_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_ce1 = 1'b1;
    end else begin
        k_buf_val_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op204_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_we1 = 1'b1;
    end else begin
        k_buf_val_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter19_or_cond4_i_i_reg_4561 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        mask_data_stream_0_s_blk_n = mask_data_stream_0_s_full_n;
    end else begin
        mask_data_stream_0_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter19_or_cond4_i_i_reg_4561 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mask_data_stream_0_s_write = 1'b1;
    end else begin
        mask_data_stream_0_s_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond3_i_i_fu_1352_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_enable_reg_pp0_iter19 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_enable_reg_pp0_iter19 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_1_i_i_max_int_s_fu_1035_x = tmp_12_fu_1318_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_reg_pp0_iter19_or_cond4_i_i_reg_4561 == 1'd0) & (mask_data_stream_0_s_full_n == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b1)) | ((gray_data_stream_0_s_empty_n == 1'b0) & (ap_predicate_op204_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_reg_pp0_iter19_or_cond4_i_i_reg_4561 == 1'd0) & (mask_data_stream_0_s_full_n == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b1)) | ((gray_data_stream_0_s_empty_n == 1'b0) & (ap_predicate_op204_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_reg_pp0_iter19_or_cond4_i_i_reg_4561 == 1'd0) & (mask_data_stream_0_s_full_n == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b1)) | ((gray_data_stream_0_s_empty_n == 1'b0) & (ap_predicate_op204_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp0_stage0_iter20 = ((ap_reg_pp0_iter19_or_cond4_i_i_reg_4561 == 1'd0) & (mask_data_stream_0_s_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((gray_data_stream_0_s_empty_n == 1'b0) & (ap_predicate_op204_read_state4 == 1'b1));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1945 = ((ap_reg_pp0_iter18_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter18_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter18_exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_condition_1950 = ((ap_reg_pp0_iter7_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (iscorner_2_i_16_i_i_reg_5016 == 1'd0) & (ap_reg_pp0_iter7_exitcond4_i_i_reg_4507 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_core_1_i_i_reg_585 = 'bx;

always @ (*) begin
    ap_predicate_op204_read_state4 = ((or_cond_i_i_reg_4516 == 1'd1) & (exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_predicate_op557_call_state10 = ((iscorner_2_i_16_i_i_fu_3491_p2 == 1'd1) & (ap_reg_pp0_iter6_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter6_exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_predicate_op575_call_state11 = ((iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter7_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter7_exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_predicate_op599_call_state12 = ((ap_reg_pp0_iter8_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter8_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter8_exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_predicate_op623_call_state13 = ((ap_reg_pp0_iter9_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter9_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter9_exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_predicate_op653_call_state14 = ((ap_reg_pp0_iter10_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter10_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter10_exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_predicate_op685_call_state15 = ((ap_reg_pp0_iter11_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter11_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter11_exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_predicate_op713_call_state16 = ((ap_reg_pp0_iter12_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter12_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter12_exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_predicate_op725_call_state17 = ((ap_reg_pp0_iter13_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter13_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter13_exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_predicate_op737_call_state18 = ((ap_reg_pp0_iter14_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter14_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter14_exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_predicate_op749_call_state19 = ((ap_reg_pp0_iter15_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter15_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter15_exitcond4_i_i_reg_4507 == 1'd0));
end

always @ (*) begin
    ap_predicate_op761_call_state20 = ((ap_reg_pp0_iter16_iscorner_2_i_16_i_i_reg_5016 == 1'd1) & (ap_reg_pp0_iter16_tmp_12_i_i_reg_4557 == 1'd1) & (or_cond1_i_i_reg_4493 == 1'd1) & (ap_reg_pp0_iter16_exitcond4_i_i_reg_4507 == 1'd0));
end

assign b0_1_i_i_min_int_s_fu_704_x = $signed(r_V_fu_1342_p2);

assign cols_2_fu_1314_p1 = cols[10:0];

assign core_buf_val_0_V_address0 = tmp_10_i_i_fu_3895_p1;

assign core_buf_val_1_V_address0 = tmp_10_i_i_fu_3895_p1;

assign core_win_val_2_V_2_fu_4025_p3 = ((ap_reg_pp0_iter19_or_cond_i_i_reg_4516[0:0] === 1'b1) ? ap_phi_reg_pp0_iter20_core_1_i_i_reg_585 : 16'd0);

assign count_1_i_0_op_op112_fu_2418_p3 = ((or_cond5_i_i_fu_2304_p2[0:0] === 1'b1) ? 4'd8 : 4'd9);

assign count_1_i_10_i_i_fu_3183_p3 = ((ap_reg_pp0_iter5_or_cond5_i_i_reg_4749[0:0] === 1'b1) ? 5'd2 : phitmp6_i_i_fu_3167_p2);

assign count_1_i_11_i_i_fu_3212_p3 = ((ap_reg_pp0_iter5_or_cond6_i_i_reg_4765[0:0] === 1'b1) ? 5'd1 : count_1_i_10_i_i_fu_3183_p3);

assign count_1_i_12_i_i_fu_3253_p3 = ((ap_reg_pp0_iter5_or_cond7_i_i_reg_4780[0:0] === 1'b1) ? 5'd2 : phitmp7_i_i_fu_3231_p2);

assign count_1_i_13_i_i_fu_3266_p3 = ((ap_reg_pp0_iter5_or_cond8_i_i_reg_4795[0:0] === 1'b1) ? 5'd1 : count_1_i_12_i_i_fu_3253_p3);

assign count_1_i_14_i_i_fu_3378_p3 = ((ap_reg_pp0_iter6_or_cond9_i_i_reg_4810[0:0] === 1'b1) ? 5'd2 : phitmp8_i_i_fu_3357_p2);

assign count_1_i_15_i_i_fu_3407_p3 = ((ap_reg_pp0_iter6_or_cond10_i_i_reg_4825[0:0] === 1'b1) ? 5'd1 : count_1_i_14_i_i_fu_3378_p3);

assign count_1_i_1_i_i_fu_2906_p3 = ((or_cond16_i_i_fu_2894_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_i_i_fu_2874_p3);

assign count_1_i_2_i_i_fu_3029_p3 = ((or_cond17_i_i_fu_2993_p2[0:0] === 1'b1) ? 4'd2 : phitmp4_i_i_fu_3008_p2);

assign count_1_i_2_op_op_i_s_fu_2440_p3 = ((tmp_15_i_i_fu_2434_p2[0:0] === 1'b1) ? phitmp43_op_op_cast_s_fu_2426_p3 : count_1_i_0_op_op112_fu_2418_p3);

assign count_1_i_3_cast_i_i_fu_3071_p1 = count_1_i_3_i_i_fu_3063_p3;

assign count_1_i_3_i_i_fu_3063_p3 = ((or_cond18_i_i_fu_3037_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_2_i_i_fu_3029_p3);

assign count_1_i_4_i_i_fu_3113_p3 = ((or_cond19_i_i_fu_3075_p2[0:0] === 1'b1) ? 5'd2 : phitmp5_i_i_fu_3091_p2);

assign count_1_i_4_op_i_i_fu_2462_p3 = ((tmp_16_i_i_fu_2456_p2[0:0] === 1'b1) ? phitmp42_op_cast_i_c_fu_2448_p3 : count_1_i_2_op_op_i_s_fu_2440_p3);

assign count_1_i_5_i_i_fu_3127_p3 = ((or_cond20_i_i_reg_4920[0:0] === 1'b1) ? 5'd1 : count_1_i_4_i_i_fu_3113_p3);

assign count_1_i_6_i_i_fu_2484_p3 = ((tmp_17_i_i_fu_2478_p2[0:0] === 1'b1) ? phitmp1_cast_i_cast_s_fu_2470_p3 : count_1_i_4_op_i_i_fu_2462_p3);

assign count_1_i_7_i_i_fu_2516_p3 = ((or_cond12_i_i_fu_2504_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_6_i_i_fu_2484_p3);

assign count_1_i_8_i_i_fu_2765_p3 = ((or_cond13_i_i_reg_4846[0:0] === 1'b1) ? 4'd2 : phitmp2_i_i_fu_2749_p2);

assign count_1_i_9_i_i_fu_2812_p3 = ((or_cond14_i_i_fu_2782_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_8_i_i_fu_2765_p3);

assign count_1_i_i_fu_2997_p2 = (count_1_i_1_i_i_reg_4878 + 4'd1);

assign count_1_i_i_i_fu_2874_p3 = ((or_cond15_i_i_fu_2832_p2[0:0] === 1'b1) ? 4'd2 : phitmp3_i_i_fu_2850_p2);

assign count_2_i_i_fu_3079_p2 = (count_1_i_3_cast_i_i_fu_3071_p1 + 5'd1);

assign count_3_i_i_fu_3156_p2 = (count_1_i_5_i_i_reg_4936 + 5'd1);

assign count_4_i_i_fu_3219_p2 = (count_1_i_11_i_i_fu_3212_p3 + 5'd1);

assign count_5_i_i_fu_3346_p2 = (count_1_i_13_i_i_reg_4957 + 5'd1);

assign count_6_i_i_fu_3414_p2 = (count_1_i_15_i_i_fu_3407_p3 + 5'd1);

assign count_8_i_i_fu_2738_p2 = (count_1_i_7_i_i_reg_4840 + 4'd1);

assign count_i_i_fu_2838_p2 = (count_1_i_9_i_i_fu_2812_p3 + 4'd1);

assign exitcond3_i_i_fu_1352_p2 = ((t_V_reg_562 == tmp_1_i_i_fu_1328_p2) ? 1'b1 : 1'b0);

assign exitcond4_i_i_fu_1402_p2 = ((ap_phi_mux_t_V_3_phi_fu_577_p4 == tmp_i_i_fu_1322_p2) ? 1'b1 : 1'b0);

assign flag_d_assign_10_i_i_fu_3562_p1 = $signed(ap_reg_pp0_iter7_r_V_6_2_i_i_reg_4692);

assign flag_d_assign_11_i_i_fu_3609_p1 = $signed(ap_reg_pp0_iter8_r_V_6_3_i_i_reg_4699);

assign flag_d_assign_12_i_i_fu_3614_p1 = $signed(ap_reg_pp0_iter8_r_V_6_4_i_i_reg_4706);

assign flag_d_assign_13_i_i_fu_3682_p1 = $signed(ap_reg_pp0_iter9_r_V_6_5_i_i_reg_4713);

assign flag_d_assign_14_i_i_fu_3687_p1 = $signed(ap_reg_pp0_iter9_r_V_6_6_i_i_reg_4725);

assign flag_d_assign_15_i_i_fu_3692_p1 = $signed(ap_reg_pp0_iter9_r_V_6_7_i_i_reg_4737);

assign flag_d_assign_16_i_i_fu_3675_p1 = $signed(ap_reg_pp0_iter9_r_V_i_i_reg_4629);

assign flag_d_assign_1_i_i_fu_3296_p1 = $signed(ap_reg_pp0_iter6_r_V_1_i_i_reg_4636);

assign flag_d_assign_2_i_i_fu_3301_p1 = $signed(ap_reg_pp0_iter6_r_V_2_i_i_reg_4643);

assign flag_d_assign_3_i_i_fu_3306_p1 = $signed(ap_reg_pp0_iter6_r_V_3_i_i_reg_4650);

assign flag_d_assign_4_i_i_fu_3311_p1 = $signed(ap_reg_pp0_iter6_r_V_4_i_i_reg_4657);

assign flag_d_assign_5_i_i_fu_3316_p1 = $signed(ap_reg_pp0_iter6_r_V_5_i_i_reg_4664);

assign flag_d_assign_6_i_i_fu_3321_p1 = $signed(ap_reg_pp0_iter6_r_V_i_i_64_reg_4720);

assign flag_d_assign_7_i_i_fu_3326_p1 = $signed(ap_reg_pp0_iter6_r_V_8_i_i_reg_4732);

assign flag_d_assign_8_i_i_fu_3291_p1 = $signed(ap_reg_pp0_iter6_r_V_6_i_i_reg_4671);

assign flag_d_assign_9_i_i_fu_3557_p1 = $signed(ap_reg_pp0_iter7_r_V_6_1_i_i_reg_4681);

assign flag_val_V_assign_lo_10_fu_2188_p3 = ((tmp_22_i_fu_2182_p2[0:0] === 1'b1) ? phitmp_i_i_5_i_i_fu_2174_p3 : 2'd0);

assign flag_val_V_assign_lo_11_fu_2660_p3 = ((tmp_23_i_fu_2654_p2[0:0] === 1'b1) ? phitmp1_i_i_5_i_i_fu_2646_p3 : 2'd0);

assign flag_val_V_assign_lo_12_fu_2236_p3 = ((tmp_24_i_fu_2230_p2[0:0] === 1'b1) ? phitmp_i_i_6_i_i_fu_2222_p3 : 2'd0);

assign flag_val_V_assign_lo_13_fu_2690_p3 = ((tmp_25_i_fu_2684_p2[0:0] === 1'b1) ? phitmp1_i_i_6_i_i_fu_2676_p3 : 2'd0);

assign flag_val_V_assign_lo_14_fu_2284_p3 = ((tmp_26_i_fu_2278_p2[0:0] === 1'b1) ? phitmp_i_i_7_i_i_fu_2270_p3 : 2'd0);

assign flag_val_V_assign_lo_15_fu_2720_p3 = ((tmp_27_i_fu_2714_p2[0:0] === 1'b1) ? phitmp1_i_i_7_i_i_fu_2706_p3 : 2'd0);

assign flag_val_V_assign_lo_1_fu_1966_p3 = ((tmp_13_i_fu_1960_p2[0:0] === 1'b1) ? phitmp1_i_i_i_i_fu_1952_p3 : 2'd0);

assign flag_val_V_assign_lo_2_fu_2004_p3 = ((tmp_14_i_fu_1998_p2[0:0] === 1'b1) ? phitmp_i_i_1_i_i_fu_1990_p3 : 2'd0);

assign flag_val_V_assign_lo_3_fu_2036_p3 = ((tmp_15_i_fu_2030_p2[0:0] === 1'b1) ? phitmp1_i_i_1_i_i_fu_2022_p3 : 2'd0);

assign flag_val_V_assign_lo_4_fu_2074_p3 = ((tmp_16_i_fu_2068_p2[0:0] === 1'b1) ? phitmp_i_i_2_i_i_fu_2060_p3 : 2'd0);

assign flag_val_V_assign_lo_5_fu_2570_p3 = ((tmp_17_i_fu_2564_p2[0:0] === 1'b1) ? phitmp1_i_i_2_i_i_fu_2556_p3 : 2'd0);

assign flag_val_V_assign_lo_6_fu_2112_p3 = ((tmp_18_i_fu_2106_p2[0:0] === 1'b1) ? phitmp_i_i_3_i_i_fu_2098_p3 : 2'd0);

assign flag_val_V_assign_lo_7_fu_2600_p3 = ((tmp_19_i_fu_2594_p2[0:0] === 1'b1) ? phitmp1_i_i_3_i_i_fu_2586_p3 : 2'd0);

assign flag_val_V_assign_lo_8_fu_2150_p3 = ((tmp_20_i_fu_2144_p2[0:0] === 1'b1) ? phitmp_i_i_4_i_i_fu_2136_p3 : 2'd0);

assign flag_val_V_assign_lo_9_fu_2630_p3 = ((tmp_21_i_fu_2624_p2[0:0] === 1'b1) ? phitmp1_i_i_4_i_i_fu_2616_p3 : 2'd0);

assign flag_val_V_assign_lo_fu_1934_p3 = ((tmp_i_fu_1928_p2[0:0] === 1'b1) ? phitmp_i_i_i_i_fu_1920_p3 : 2'd0);

assign i_V_fu_1357_p2 = (t_V_reg_562 + 11'd1);

assign icmp6_fu_1455_p2 = ((tmp_15_fu_1445_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1396_p2 = ((tmp_fu_1386_p4 == 9'd0) ? 1'b1 : 1'b0);

assign iscorner_2_i_16_i_i_fu_3491_p2 = (tmp5_i_fu_3457_p2 | tmp12_i_fu_3486_p2);

assign iscorner_2_i_7_i_i_fu_2733_p2 = (tmp_64_7_i_i_reg_4835 & not_or_cond12_i_i_fu_2728_p2);

assign j_V_fu_1407_p2 = (ap_phi_mux_t_V_3_phi_fu_577_p4 + 11'd1);

assign k_buf_val_0_V_address0 = tmp_9_i_i_fu_1423_p1;

assign k_buf_val_1_V_address0 = tmp_9_i_i_fu_1423_p1;

assign k_buf_val_2_V_address0 = tmp_9_i_i_fu_1423_p1;

assign k_buf_val_3_V_address0 = tmp_9_i_i_fu_1423_p1;

assign k_buf_val_4_V_address0 = tmp_9_i_i_fu_1423_p1;

assign k_buf_val_5_V_address0 = tmp_9_i_i_fu_1423_p1;

assign lhs_V_i_i_fu_1840_p1 = win_val_3_V_2_fu_292;

assign mask_data_stream_0_s_din = ((tmp_16_fu_4075_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign not_or_cond10_i_i_de_fu_3391_p2 = (ap_reg_pp0_iter6_tmp_62_5_i_i_reg_4820 | ap_reg_pp0_iter6_tmp_60_5_not_i_i_reg_4815);

assign not_or_cond10_i_i_fu_3395_p2 = (not_or_cond10_i_i_de_fu_3391_p2 ^ 1'd1);

assign not_or_cond11_i_i_de_fu_2536_p2 = (tmp_62_6_i_i_fu_2406_p2 | tmp_60_6_not_i_i_fu_2400_p2);

assign not_or_cond11_i_i_fu_2542_p2 = (not_or_cond11_i_i_de_fu_2536_p2 ^ 1'd1);

assign not_or_cond12_i_i_fu_2728_p2 = (or_cond12_i_i_reg_4830 ^ 1'd1);

assign not_or_cond13_i_i_fu_2754_p2 = (or_cond13_i_i_reg_4846 ^ 1'd1);

assign not_or_cond14_i_i_de_fu_2794_p2 = (tmp_62_9_i_i_fu_2777_p2 | tmp_60_9_i_i_fu_2772_p2);

assign not_or_cond14_i_i_fu_2800_p2 = (not_or_cond14_i_i_de_fu_2794_p2 ^ 1'd1);

assign not_or_cond15_i_i_de_fu_2856_p2 = (tmp_62_i_i_65_fu_2826_p2 | tmp_60_i_i_fu_2820_p2);

assign not_or_cond15_i_i_fu_2862_p2 = (not_or_cond15_i_i_de_fu_2856_p2 ^ 1'd1);

assign not_or_cond16_i_i_de_fu_2978_p2 = (tmp_62_8_i_i_reg_4868 | tmp_60_10_i_i_reg_4863);

assign not_or_cond16_i_i_fu_2982_p2 = (not_or_cond16_i_i_de_fu_2978_p2 ^ 1'd1);

assign not_or_cond17_i_i_de_fu_3013_p2 = (tmp_62_10_i_i_reg_4890 | tmp_60_11_i_i_reg_4884);

assign not_or_cond17_i_i_fu_3017_p2 = (not_or_cond17_i_i_de_fu_3013_p2 ^ 1'd1);

assign not_or_cond18_i_i_de_fu_3047_p2 = (tmp_62_11_i_i_reg_4902 | tmp_60_12_i_i_reg_4896);

assign not_or_cond18_i_i_fu_3051_p2 = (not_or_cond18_i_i_de_fu_3047_p2 ^ 1'd1);

assign not_or_cond19_i_i_de_fu_3097_p2 = (tmp_62_12_i_i_reg_4914 | tmp_60_13_i_i_reg_4908);

assign not_or_cond19_i_i_fu_3101_p2 = (not_or_cond19_i_i_de_fu_3097_p2 ^ 1'd1);

assign not_or_cond20_i_i_fu_3146_p2 = (ap_reg_pp0_iter5_or_cond20_i_i_reg_4920 ^ 1'd1);

assign not_or_cond5_i_i_fu_3172_p2 = (ap_reg_pp0_iter5_or_cond5_i_i_reg_4749 ^ 1'd1);

assign not_or_cond6_i_i_dem_fu_3196_p2 = (ap_reg_pp0_iter5_tmp_62_1_i_i_reg_4760 | ap_reg_pp0_iter5_tmp_60_1_not_i_i_reg_4755);

assign not_or_cond6_i_i_fu_3200_p2 = (not_or_cond6_i_i_dem_fu_3196_p2 ^ 1'd1);

assign not_or_cond7_i_i_dem_fu_3237_p2 = (ap_reg_pp0_iter5_tmp_62_2_i_i_reg_4775 | ap_reg_pp0_iter5_tmp_60_2_not_i_i_reg_4770);

assign not_or_cond7_i_i_fu_3241_p2 = (not_or_cond7_i_i_dem_fu_3237_p2 ^ 1'd1);

assign not_or_cond8_i_i_dem_fu_3331_p2 = (ap_reg_pp0_iter6_tmp_62_3_i_i_reg_4790 | ap_reg_pp0_iter6_tmp_60_3_not_i_i_reg_4785);

assign not_or_cond8_i_i_fu_3335_p2 = (not_or_cond8_i_i_dem_fu_3331_p2 ^ 1'd1);

assign not_or_cond9_i_i_dem_fu_3362_p2 = (ap_reg_pp0_iter6_tmp_62_4_i_i_reg_4805 | ap_reg_pp0_iter6_tmp_60_4_not_i_i_reg_4800);

assign not_or_cond9_i_i_fu_3366_p2 = (not_or_cond9_i_i_dem_fu_3362_p2 ^ 1'd1);

assign or_cond10_i_i_fu_2394_p2 = (tmp_62_5_i_i_fu_2388_p2 | tmp_60_5_not_i_i_fu_2382_p2);

assign or_cond11_i_i_fu_2412_p2 = (tmp_62_6_i_i_fu_2406_p2 | tmp_60_6_not_i_i_fu_2400_p2);

assign or_cond12_i_i_fu_2504_p2 = (tmp_62_7_i_i_fu_2498_p2 | tmp_60_7_not_i_i_fu_2492_p2);

assign or_cond13_i_i_fu_2530_p2 = (tmp_62_7_i_i_fu_2498_p2 | tmp_60_8_i_i_fu_2524_p2);

assign or_cond14_i_i_fu_2782_p2 = (tmp_62_9_i_i_fu_2777_p2 | tmp_60_9_i_i_fu_2772_p2);

assign or_cond15_i_i_fu_2832_p2 = (tmp_62_i_i_65_fu_2826_p2 | tmp_60_i_i_fu_2820_p2);

assign or_cond16_i_i_fu_2894_p2 = (tmp_62_8_i_i_fu_2888_p2 | tmp_60_10_i_i_fu_2882_p2);

assign or_cond17_i_i_fu_2993_p2 = (tmp_62_10_i_i_reg_4890 | tmp_60_11_i_i_reg_4884);

assign or_cond18_i_i_fu_3037_p2 = (tmp_62_11_i_i_reg_4902 | tmp_60_12_i_i_reg_4896);

assign or_cond19_i_i_fu_3075_p2 = (tmp_62_12_i_i_reg_4914 | tmp_60_13_i_i_reg_4908);

assign or_cond1_i_i_fu_1374_p2 = (tmp_3_i_i_fu_1368_p2 & tmp_2_i_i_fu_1363_p2);

assign or_cond20_i_i_fu_2955_p2 = (tmp_62_i_i_reg_4744 | tmp_60_14_i_i_fu_2950_p2);

assign or_cond4_i_i_fu_1461_p2 = (icmp_reg_4502 | icmp6_fu_1455_p2);

assign or_cond5_i_i_fu_2304_p2 = (tmp_62_i_i_fu_2298_p2 | tmp_60_0_not_i_i_fu_2292_p2);

assign or_cond6_i_i_fu_2322_p2 = (tmp_62_1_i_i_fu_2316_p2 | tmp_60_1_not_i_i_fu_2310_p2);

assign or_cond7_i_i_fu_2340_p2 = (tmp_62_2_i_i_fu_2334_p2 | tmp_60_2_not_i_i_fu_2328_p2);

assign or_cond8_i_i_fu_2358_p2 = (tmp_62_3_i_i_fu_2352_p2 | tmp_60_3_not_i_i_fu_2346_p2);

assign or_cond9_i_i_fu_2376_p2 = (tmp_62_4_i_i_fu_2370_p2 | tmp_60_4_not_i_i_fu_2364_p2);

assign or_cond_i_i_fu_1418_p2 = (tmp_8_i_i_fu_1413_p2 & tmp_2_i_i_reg_4488);

assign p_iscorner_0_i_10_i_i_fu_3247_p2 = (tmp_64_11_i_i_fu_3225_p2 & not_or_cond7_i_i_fu_3241_p2);

assign p_iscorner_0_i_11_i_i_fu_3341_p2 = (tmp_64_12_i_i_reg_4952 & not_or_cond8_i_i_fu_3335_p2);

assign p_iscorner_0_i_12_i_i_fu_3372_p2 = (tmp_64_13_i_i_fu_3351_p2 & not_or_cond9_i_i_fu_3366_p2);

assign p_iscorner_0_i_13_i_i_fu_3401_p2 = (tmp_64_14_i_i_fu_3385_p2 & not_or_cond10_i_i_fu_3395_p2);

assign p_iscorner_0_i_14_i_i_fu_3432_p2 = (tmp_64_15_i_i_fu_3420_p2 & ap_reg_pp0_iter6_not_or_cond11_i_i_reg_4852);

assign p_iscorner_0_i_15_i_i_fu_3447_p2 = (tmp_64_16_i1_i_fu_3437_p2 & tmp4_i_fu_3443_p2);

assign p_iscorner_0_i_1_i_i_fu_2988_p2 = (tmp_64_1_i_i_reg_4873 & not_or_cond16_i_i_fu_2982_p2);

assign p_iscorner_0_i_2_i_i_fu_3023_p2 = (tmp_64_2_i_i_fu_3002_p2 & not_or_cond17_i_i_fu_3017_p2);

assign p_iscorner_0_i_3_i_i_fu_3057_p2 = (tmp_64_3_i_i_fu_3041_p2 & not_or_cond18_i_i_fu_3051_p2);

assign p_iscorner_0_i_4_i_i_fu_3107_p2 = (tmp_64_4_i_i_fu_3085_p2 & not_or_cond19_i_i_fu_3101_p2);

assign p_iscorner_0_i_5_i_i_fu_3151_p2 = (tmp_64_5_i_i_reg_4931 & not_or_cond20_i_i_fu_3146_p2);

assign p_iscorner_0_i_6_i_i_fu_3177_p2 = (tmp_64_6_i_i_fu_3161_p2 & not_or_cond5_i_i_fu_3172_p2);

assign p_iscorner_0_i_7_i_i_fu_3206_p2 = (tmp_64_10_i_i_fu_3190_p2 & not_or_cond6_i_i_fu_3200_p2);

assign p_iscorner_0_i_8_i_i_fu_2759_p2 = (tmp_64_8_i_i_fu_2743_p2 & not_or_cond13_i_i_fu_2754_p2);

assign p_iscorner_0_i_9_i_i_fu_2806_p2 = (tmp_64_9_i_i_fu_2788_p2 & not_or_cond14_i_i_fu_2800_p2);

assign p_iscorner_0_i_i_i_fu_2868_p2 = (tmp_64_i_i_fu_2844_p2 & not_or_cond15_i_i_fu_2862_p2);

assign phitmp1_cast_i_cast_s_fu_2470_p3 = ((or_cond11_i_i_fu_2412_p2[0:0] === 1'b1) ? 4'd2 : 4'd3);

assign phitmp1_i_i_1_i_i_fu_2022_p3 = ((tmp_61_1_i_i_fu_2012_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_2_i_i_fu_2556_p3 = ((tmp_61_2_i_i_fu_2548_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_3_i_i_fu_2586_p3 = ((tmp_61_3_i_i_fu_2578_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_4_i_i_fu_2616_p3 = ((tmp_61_4_i_i_fu_2608_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_5_i_i_fu_2646_p3 = ((tmp_61_5_i_i_fu_2638_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_6_i_i_fu_2676_p3 = ((tmp_61_6_i_i_fu_2668_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_7_i_i_fu_2706_p3 = ((tmp_61_7_i_i_fu_2698_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_i_i_fu_1952_p3 = ((tmp_61_i_i_fu_1942_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp2_i_i_fu_2749_p2 = (count_1_i_7_i_i_reg_4840 + 4'd2);

assign phitmp3_i_i_fu_2850_p2 = (count_1_i_9_i_i_fu_2812_p3 + 4'd2);

assign phitmp42_op_cast_i_c_fu_2448_p3 = ((or_cond9_i_i_fu_2376_p2[0:0] === 1'b1) ? 4'd4 : 4'd5);

assign phitmp43_op_op_cast_s_fu_2426_p3 = ((or_cond7_i_i_fu_2340_p2[0:0] === 1'b1) ? 4'd6 : 4'd7);

assign phitmp4_i_i_fu_3008_p2 = (count_1_i_1_i_i_reg_4878 + 4'd2);

assign phitmp5_i_i_fu_3091_p2 = (count_1_i_3_cast_i_i_fu_3071_p1 + 5'd2);

assign phitmp6_i_i_fu_3167_p2 = (count_1_i_5_i_i_reg_4936 + 5'd2);

assign phitmp7_i_i_fu_3231_p2 = (count_1_i_11_i_i_fu_3212_p3 + 5'd2);

assign phitmp8_i_i_fu_3357_p2 = (count_1_i_13_i_i_reg_4957 + 5'd2);

assign phitmp9_i_i_fu_3426_p2 = (count_1_i_15_i_i_fu_3407_p3 + 5'd2);

assign phitmp_i_i_1_i_i_fu_1990_p3 = ((tmp_55_1_i_i_fu_1982_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_2_i_i_fu_2060_p3 = ((tmp_55_2_i_i_fu_2052_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_3_i_i_fu_2098_p3 = ((tmp_55_3_i_i_fu_2090_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_4_i_i_fu_2136_p3 = ((tmp_55_4_i_i_fu_2128_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_5_i_i_fu_2174_p3 = ((tmp_55_5_i_i_fu_2166_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_6_i_i_fu_2222_p3 = ((tmp_55_6_i_i_fu_2212_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_7_i_i_fu_2270_p3 = ((tmp_55_7_i_i_fu_2260_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_fu_3917_p2 = ($signed(16'd65535) + $signed(tmp_14_fu_3913_p1));

assign phitmp_i_i_i_i_fu_1920_p3 = ((tmp_55_i_i_fu_1912_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign r_V_1_i_i_fu_1858_p2 = (lhs_V_i_i_fu_1840_p1 - rhs_V_i_i_63_fu_1854_p1);

assign r_V_2_i_i_fu_1868_p2 = (lhs_V_i_i_fu_1840_p1 - rhs_V_8_i_i_fu_1864_p1);

assign r_V_3_i_i_fu_1878_p2 = (lhs_V_i_i_fu_1840_p1 - rhs_V_3_i_i_fu_1874_p1);

assign r_V_4_i_i_fu_1888_p2 = (lhs_V_i_i_fu_1840_p1 - rhs_V_4_i_i_fu_1884_p1);

assign r_V_5_i_i_fu_1898_p2 = (lhs_V_i_i_fu_1840_p1 - rhs_V_5_i_i_fu_1894_p1);

assign r_V_6_1_i_i_fu_1977_p2 = (lhs_V_i_i_reg_4615 - rhs_V_1_1_i_i_fu_1974_p1);

assign r_V_6_2_i_i_fu_2047_p2 = (lhs_V_i_i_reg_4615 - rhs_V_1_2_i_i_fu_2044_p1);

assign r_V_6_3_i_i_fu_2085_p2 = (lhs_V_i_i_reg_4615 - rhs_V_1_3_i_i_fu_2082_p1);

assign r_V_6_4_i_i_fu_2123_p2 = (lhs_V_i_i_reg_4615 - rhs_V_1_4_i_i_fu_2120_p1);

assign r_V_6_5_i_i_fu_2161_p2 = (lhs_V_i_i_reg_4615 - rhs_V_1_5_i_i_fu_2158_p1);

assign r_V_6_6_i_i_fu_2207_p2 = (lhs_V_i_i_reg_4615 - rhs_V_1_6_i_i_fu_2204_p1);

assign r_V_6_7_i_i_fu_2255_p2 = (lhs_V_i_i_reg_4615 - rhs_V_1_7_i_i_fu_2252_p1);

assign r_V_6_i_i_fu_1907_p2 = (lhs_V_i_i_reg_4615 - rhs_V_1_i_i_fu_1904_p1);

assign r_V_8_i_i_fu_2247_p2 = (lhs_V_i_i_reg_4615 - rhs_V_7_i_i_fu_2244_p1);

assign r_V_fu_1342_p2 = (9'd0 - rhs_V_fu_1338_p1);

assign r_V_i_i_64_fu_2199_p2 = (lhs_V_i_i_reg_4615 - rhs_V_6_i_i_fu_2196_p1);

assign r_V_i_i_fu_1848_p2 = (lhs_V_i_i_fu_1840_p1 - rhs_V_i_i_fu_1844_p1);

assign rhs_V_1_1_i_i_fu_1974_p1 = win_val_6_V_2_load_reg_4600;

assign rhs_V_1_2_i_i_fu_2044_p1 = win_val_5_V_1_load_reg_4590;

assign rhs_V_1_3_i_i_fu_2082_p1 = win_val_4_V_0_load_reg_4585;

assign rhs_V_1_4_i_i_fu_2120_p1 = win_val_3_V_0_load_reg_4580;

assign rhs_V_1_5_i_i_fu_2158_p1 = win_val_2_V_0_load_reg_4575;

assign rhs_V_1_6_i_i_fu_2204_p1 = win_val_1_V_1_load_reg_4570;

assign rhs_V_1_7_i_i_fu_2252_p1 = win_val_0_V_2_load_reg_4565;

assign rhs_V_1_i_i_fu_1904_p1 = win_val_6_V_2_1_lo_reg_4605;

assign rhs_V_3_i_i_fu_1874_p1 = win_val_2_V_5_fu_276;

assign rhs_V_4_i_i_fu_1884_p1 = win_val_3_V_5_fu_304;

assign rhs_V_5_i_i_fu_1894_p1 = win_val_4_V_5_fu_332;

assign rhs_V_6_i_i_fu_2196_p1 = win_val_5_V_4_load_reg_4595;

assign rhs_V_7_i_i_fu_2244_p1 = win_val_6_V_3_load_reg_4610;

assign rhs_V_8_i_i_fu_1864_p1 = win_val_1_V_4_fu_244;

assign rhs_V_fu_1338_p1 = tmp_12_fu_1318_p1;

assign rhs_V_i_i_63_fu_1854_p1 = win_val_0_V_3_fu_216;

assign rhs_V_i_i_fu_1844_p1 = win_val_0_V_2_1_fu_212;

assign rows_2_fu_1310_p1 = rows[10:0];

assign tmp10_i_fu_3134_p2 = (p_iscorner_0_i_2_i_i_fu_3023_p2 | p_iscorner_0_i_1_i_i_fu_2988_p2);

assign tmp11_i_fu_3140_p2 = (p_iscorner_0_i_4_i_i_fu_3107_p2 | p_iscorner_0_i_3_i_i_fu_3057_p2);

assign tmp12_i_fu_3486_p2 = (tmp16_i_fu_3480_p2 | tmp13_i_reg_4963);

assign tmp13_i_fu_3285_p2 = (tmp15_i_fu_3279_p2 | tmp14_i_fu_3273_p2);

assign tmp14_i_fu_3273_p2 = (p_iscorner_0_i_6_i_i_fu_3177_p2 | p_iscorner_0_i_5_i_i_fu_3151_p2);

assign tmp15_i_fu_3279_p2 = (p_iscorner_0_i_7_i_i_fu_3206_p2 | p_iscorner_0_i_10_i_i_fu_3247_p2);

assign tmp16_i_fu_3480_p2 = (tmp18_i_fu_3474_p2 | tmp17_i_fu_3462_p2);

assign tmp17_i_fu_3462_p2 = (p_iscorner_0_i_12_i_i_fu_3372_p2 | p_iscorner_0_i_11_i_i_fu_3341_p2);

assign tmp18_i_fu_3474_p2 = (tmp19_i_fu_3468_p2 | p_iscorner_0_i_13_i_i_fu_3401_p2);

assign tmp19_i_fu_3468_p2 = (p_iscorner_0_i_15_i_i_fu_3447_p2 | p_iscorner_0_i_14_i_i_fu_3432_p2);

assign tmp20_i_fu_3987_p2 = (tmp22_i_fu_3982_p2 & tmp21_i_fu_3971_p2);

assign tmp21_i_fu_3971_p2 = (tmp_4_i_i_reg_4497 & tmp_21_i_i_fu_3935_p2);

assign tmp22_i_fu_3982_p2 = (tmp_22_i_i_reg_5384 & tmp23_i_fu_3976_p2);

assign tmp23_i_fu_3976_p2 = (tmp_106_i_i_fu_3941_p2 & tmp_106_1_i_i_fu_3947_p2);

assign tmp24_i_fu_4069_p2 = (tmp27_i_fu_4063_p2 & tmp25_i_fu_4054_p2);

assign tmp25_i_fu_4054_p2 = (tmp_106_2_i_i_reg_5401 & tmp26_i_fu_4048_p2);

assign tmp26_i_fu_4048_p2 = (tmp_109_i_i_fu_4033_p2 & tmp_109_1_i_i_fu_4038_p2);

assign tmp27_i_fu_4063_p2 = (tmp_109_2_i_i_fu_4043_p2 & tmp28_i_fu_4059_p2);

assign tmp28_i_fu_4059_p2 = (tmp_24_i_i_reg_5411 & tmp_23_i_i_reg_5406);

assign tmp4_i_fu_3443_p2 = (ap_reg_pp0_iter6_not_or_cond12_i_i_reg_4858 & ap_reg_pp0_iter6_not_or_cond11_i_i_reg_4852);

assign tmp5_i_fu_3457_p2 = (tmp9_i_fu_3453_p2 | ap_reg_pp0_iter6_tmp6_i_reg_4926);

assign tmp6_i_fu_2972_p2 = (tmp8_i_fu_2966_p2 | tmp7_i_fu_2960_p2);

assign tmp7_i_fu_2960_p2 = (p_iscorner_0_i_8_i_i_fu_2759_p2 | iscorner_2_i_7_i_i_fu_2733_p2);

assign tmp8_i_fu_2966_p2 = (p_iscorner_0_i_i_i_fu_2868_p2 | p_iscorner_0_i_9_i_i_fu_2806_p2);

assign tmp9_i_fu_3453_p2 = (ap_reg_pp0_iter6_tmp11_i_reg_4947 | ap_reg_pp0_iter6_tmp10_i_reg_4942);

assign tmp_106_1_i_i_fu_3947_p2 = (($signed(core_win_val_1_V_1_fu_192) > $signed(core_win_val_0_V_1_fu_200)) ? 1'b1 : 1'b0);

assign tmp_106_2_i_i_fu_3953_p2 = (($signed(core_win_val_1_V_1_fu_192) > $signed(core_buf_val_0_V_q0)) ? 1'b1 : 1'b0);

assign tmp_106_i_i_fu_3941_p2 = (($signed(core_win_val_1_V_1_fu_192) > $signed(core_win_val_0_V_0_fu_204)) ? 1'b1 : 1'b0);

assign tmp_109_1_i_i_fu_4038_p2 = (($signed(core_win_val_1_V_1_1_reg_5394) > $signed(core_win_val_2_V_1_fu_184)) ? 1'b1 : 1'b0);

assign tmp_109_2_i_i_fu_4043_p2 = (($signed(core_win_val_1_V_1_1_reg_5394) > $signed(core_win_val_2_V_2_fu_4025_p3)) ? 1'b1 : 1'b0);

assign tmp_109_i_i_fu_4033_p2 = (($signed(core_win_val_1_V_1_1_reg_5394) > $signed(core_win_val_2_V_0_fu_188)) ? 1'b1 : 1'b0);

assign tmp_10_i_i_fu_3895_p1 = ap_reg_pp0_iter17_t_V_3_reg_573;

assign tmp_11_i_i_fu_1433_p2 = ((ap_phi_mux_t_V_3_phi_fu_577_p4 > 11'd5) ? 1'b1 : 1'b0);

assign tmp_12_fu_1318_p1 = threhold[7:0];

assign tmp_12_i_i_fu_1439_p2 = (tmp_8_i_i_fu_1413_p2 & tmp_11_i_i_fu_1433_p2);

assign tmp_13_i_fu_1960_p2 = (tmp_63_i_i_fu_1947_p2 | tmp_61_i_i_fu_1942_p2);

assign tmp_14_fu_3913_p1 = tmp_19_i_i_max_int_s_fu_1304_ap_return[15:0];

assign tmp_14_i_fu_1998_p2 = (tmp_56_1_i_i_fu_1986_p2 | tmp_55_1_i_i_fu_1982_p2);

assign tmp_15_fu_1445_p4 = {{ap_phi_mux_t_V_3_phi_fu_577_p4[10:2]}};

assign tmp_15_i_fu_2030_p2 = (tmp_63_1_i_i_fu_2017_p2 | tmp_61_1_i_i_fu_2012_p2);

assign tmp_15_i_i_fu_2434_p2 = (or_cond7_i_i_fu_2340_p2 | or_cond6_i_i_fu_2322_p2);

assign tmp_16_fu_4075_p2 = (tmp24_i_fu_4069_p2 & tmp20_i_reg_5416);

assign tmp_16_i_fu_2068_p2 = (tmp_56_2_i_i_fu_2056_p2 | tmp_55_2_i_i_fu_2052_p2);

assign tmp_16_i_i_fu_2456_p2 = (or_cond9_i_i_fu_2376_p2 | or_cond8_i_i_fu_2358_p2);

assign tmp_17_i_fu_2564_p2 = (tmp_63_2_i_i_fu_2552_p2 | tmp_61_2_i_i_fu_2548_p2);

assign tmp_17_i_i_fu_2478_p2 = (or_cond11_i_i_fu_2412_p2 | or_cond10_i_i_fu_2394_p2);

assign tmp_18_i_fu_2106_p2 = (tmp_56_3_i_i_fu_2094_p2 | tmp_55_3_i_i_fu_2090_p2);

assign tmp_19_i_fu_2594_p2 = (tmp_63_3_i_i_fu_2582_p2 | tmp_61_3_i_i_fu_2578_p2);

assign tmp_19_i_i_max_int_s_fu_1304_y = (32'd0 - b0_2_7_i_i_reg_5379);

assign tmp_1_i_i_fu_1328_p2 = (11'd4 + rows_2_fu_1310_p1);

assign tmp_20_i_fu_2144_p2 = (tmp_56_4_i_i_fu_2132_p2 | tmp_55_4_i_i_fu_2128_p2);

assign tmp_21_i_fu_2624_p2 = (tmp_63_4_i_i_fu_2612_p2 | tmp_61_4_i_i_fu_2608_p2);

assign tmp_21_i_i_fu_3935_p2 = ((core_win_val_1_V_1_fu_192 != 16'd0) ? 1'b1 : 1'b0);

assign tmp_22_i_fu_2182_p2 = (tmp_56_5_i_i_fu_2170_p2 | tmp_55_5_i_i_fu_2166_p2);

assign tmp_22_i_i_fu_3901_p2 = ((ap_reg_pp0_iter17_t_V_3_reg_573 > 11'd6) ? 1'b1 : 1'b0);

assign tmp_23_i_fu_2654_p2 = (tmp_63_5_i_i_fu_2642_p2 | tmp_61_5_i_i_fu_2638_p2);

assign tmp_23_i_i_fu_3959_p2 = (($signed(core_win_val_1_V_1_fu_192) > $signed(core_win_val_1_V_0_fu_196)) ? 1'b1 : 1'b0);

assign tmp_24_i_fu_2230_p2 = (tmp_56_6_i_i_fu_2217_p2 | tmp_55_6_i_i_fu_2212_p2);

assign tmp_24_i_i_fu_3965_p2 = (($signed(core_win_val_1_V_1_fu_192) > $signed(core_buf_val_1_V_q0)) ? 1'b1 : 1'b0);

assign tmp_25_i_fu_2684_p2 = (tmp_63_6_i_i_fu_2672_p2 | tmp_61_6_i_i_fu_2668_p2);

assign tmp_26_i_fu_2278_p2 = (tmp_56_7_i_i_fu_2265_p2 | tmp_55_7_i_i_fu_2260_p2);

assign tmp_27_i_fu_2714_p2 = (tmp_63_7_i_i_fu_2702_p2 | tmp_61_7_i_i_fu_2698_p2);

assign tmp_2_i_i_fu_1363_p2 = ((t_V_reg_562 < rows_2_fu_1310_p1) ? 1'b1 : 1'b0);

assign tmp_3_i_i_fu_1368_p2 = ((t_V_reg_562 > 11'd5) ? 1'b1 : 1'b0);

assign tmp_4_i_i_fu_1380_p2 = ((t_V_reg_562 > 11'd6) ? 1'b1 : 1'b0);

assign tmp_55_1_i_i_fu_1982_p2 = (($signed(r_V_1_i_i_reg_4636) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_55_2_i_i_fu_2052_p2 = (($signed(r_V_2_i_i_reg_4643) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_55_3_i_i_fu_2090_p2 = (($signed(r_V_3_i_i_reg_4650) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_55_4_i_i_fu_2128_p2 = (($signed(r_V_4_i_i_reg_4657) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_55_5_i_i_fu_2166_p2 = (($signed(r_V_5_i_i_reg_4664) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_55_6_i_i_fu_2212_p2 = (($signed(r_V_i_i_64_fu_2199_p2) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_55_7_i_i_fu_2260_p2 = (($signed(r_V_8_i_i_fu_2247_p2) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_55_i_i_fu_1912_p2 = (($signed(r_V_i_i_reg_4629) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_56_1_i_i_fu_1986_p2 = (($signed(r_V_1_i_i_reg_4636) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_56_2_i_i_fu_2056_p2 = (($signed(r_V_2_i_i_reg_4643) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_56_3_i_i_fu_2094_p2 = (($signed(r_V_3_i_i_reg_4650) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_56_4_i_i_fu_2132_p2 = (($signed(r_V_4_i_i_reg_4657) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_56_5_i_i_fu_2170_p2 = (($signed(r_V_5_i_i_reg_4664) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_56_6_i_i_fu_2217_p2 = (($signed(r_V_i_i_64_fu_2199_p2) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_56_7_i_i_fu_2265_p2 = (($signed(r_V_8_i_i_fu_2247_p2) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_56_i_i_fu_1916_p2 = (($signed(r_V_i_i_reg_4629) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_60_0_not_i_i_fu_2292_p2 = ((flag_val_V_assign_lo_fu_1934_p3 != flag_val_V_assign_lo_2_fu_2004_p3) ? 1'b1 : 1'b0);

assign tmp_60_10_i_i_fu_2882_p2 = ((flag_val_V_assign_lo_7_fu_2600_p3 != flag_val_V_assign_lo_9_fu_2630_p3) ? 1'b1 : 1'b0);

assign tmp_60_11_i_i_fu_2914_p2 = ((flag_val_V_assign_lo_9_fu_2630_p3 != flag_val_V_assign_lo_11_fu_2660_p3) ? 1'b1 : 1'b0);

assign tmp_60_12_i_i_fu_2926_p2 = ((flag_val_V_assign_lo_11_fu_2660_p3 != flag_val_V_assign_lo_13_fu_2690_p3) ? 1'b1 : 1'b0);

assign tmp_60_13_i_i_fu_2938_p2 = ((flag_val_V_assign_lo_13_fu_2690_p3 != flag_val_V_assign_lo_15_fu_2720_p3) ? 1'b1 : 1'b0);

assign tmp_60_14_i_i_fu_2950_p2 = ((flag_val_V_assign_lo_15_fu_2720_p3 != flag_val_V_assign_lo_reg_4676) ? 1'b1 : 1'b0);

assign tmp_60_1_not_i_i_fu_2310_p2 = ((flag_val_V_assign_lo_2_fu_2004_p3 != flag_val_V_assign_lo_4_fu_2074_p3) ? 1'b1 : 1'b0);

assign tmp_60_2_not_i_i_fu_2328_p2 = ((flag_val_V_assign_lo_4_fu_2074_p3 != flag_val_V_assign_lo_6_fu_2112_p3) ? 1'b1 : 1'b0);

assign tmp_60_3_not_i_i_fu_2346_p2 = ((flag_val_V_assign_lo_6_fu_2112_p3 != flag_val_V_assign_lo_8_fu_2150_p3) ? 1'b1 : 1'b0);

assign tmp_60_4_not_i_i_fu_2364_p2 = ((flag_val_V_assign_lo_8_fu_2150_p3 != flag_val_V_assign_lo_10_fu_2188_p3) ? 1'b1 : 1'b0);

assign tmp_60_5_not_i_i_fu_2382_p2 = ((flag_val_V_assign_lo_10_fu_2188_p3 != flag_val_V_assign_lo_12_fu_2236_p3) ? 1'b1 : 1'b0);

assign tmp_60_6_not_i_i_fu_2400_p2 = ((flag_val_V_assign_lo_12_fu_2236_p3 != flag_val_V_assign_lo_14_fu_2284_p3) ? 1'b1 : 1'b0);

assign tmp_60_7_not_i_i_fu_2492_p2 = ((flag_val_V_assign_lo_14_fu_2284_p3 != flag_val_V_assign_lo_1_fu_1966_p3) ? 1'b1 : 1'b0);

assign tmp_60_8_i_i_fu_2524_p2 = ((flag_val_V_assign_lo_1_fu_1966_p3 != flag_val_V_assign_lo_3_fu_2036_p3) ? 1'b1 : 1'b0);

assign tmp_60_9_i_i_fu_2772_p2 = ((flag_val_V_assign_lo_3_reg_4686 != flag_val_V_assign_lo_5_fu_2570_p3) ? 1'b1 : 1'b0);

assign tmp_60_i_i_fu_2820_p2 = ((flag_val_V_assign_lo_5_fu_2570_p3 != flag_val_V_assign_lo_7_fu_2600_p3) ? 1'b1 : 1'b0);

assign tmp_61_1_i_i_fu_2012_p2 = (($signed(r_V_6_1_i_i_fu_1977_p2) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_61_2_i_i_fu_2548_p2 = (($signed(r_V_6_2_i_i_reg_4692) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_61_3_i_i_fu_2578_p2 = (($signed(r_V_6_3_i_i_reg_4699) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_61_4_i_i_fu_2608_p2 = (($signed(r_V_6_4_i_i_reg_4706) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_61_5_i_i_fu_2638_p2 = (($signed(r_V_6_5_i_i_reg_4713) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_61_6_i_i_fu_2668_p2 = (($signed(r_V_6_6_i_i_reg_4725) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_61_7_i_i_fu_2698_p2 = (($signed(r_V_6_7_i_i_reg_4737) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_61_i_i_fu_1942_p2 = (($signed(r_V_6_i_i_fu_1907_p2) > $signed(rhs_V_fu_1338_p1)) ? 1'b1 : 1'b0);

assign tmp_62_10_i_i_fu_2920_p2 = ((flag_val_V_assign_lo_9_fu_2630_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_11_i_i_fu_2932_p2 = ((flag_val_V_assign_lo_11_fu_2660_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_12_i_i_fu_2944_p2 = ((flag_val_V_assign_lo_13_fu_2690_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_1_i_i_fu_2316_p2 = ((flag_val_V_assign_lo_2_fu_2004_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_2_i_i_fu_2334_p2 = ((flag_val_V_assign_lo_4_fu_2074_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_3_i_i_fu_2352_p2 = ((flag_val_V_assign_lo_6_fu_2112_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_4_i_i_fu_2370_p2 = ((flag_val_V_assign_lo_8_fu_2150_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_5_i_i_fu_2388_p2 = ((flag_val_V_assign_lo_10_fu_2188_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_6_i_i_fu_2406_p2 = ((flag_val_V_assign_lo_12_fu_2236_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_7_i_i_fu_2498_p2 = ((flag_val_V_assign_lo_1_fu_1966_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_8_i_i_fu_2888_p2 = ((flag_val_V_assign_lo_7_fu_2600_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_9_i_i_fu_2777_p2 = ((flag_val_V_assign_lo_3_reg_4686 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_i_i_65_fu_2826_p2 = ((flag_val_V_assign_lo_5_fu_2570_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_i_i_fu_2298_p2 = ((flag_val_V_assign_lo_fu_1934_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_63_1_i_i_fu_2017_p2 = (($signed(r_V_6_1_i_i_fu_1977_p2) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_63_2_i_i_fu_2552_p2 = (($signed(r_V_6_2_i_i_reg_4692) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_63_3_i_i_fu_2582_p2 = (($signed(r_V_6_3_i_i_reg_4699) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_63_4_i_i_fu_2612_p2 = (($signed(r_V_6_4_i_i_reg_4706) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_63_5_i_i_fu_2642_p2 = (($signed(r_V_6_5_i_i_reg_4713) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_63_6_i_i_fu_2672_p2 = (($signed(r_V_6_6_i_i_reg_4725) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_63_7_i_i_fu_2702_p2 = (($signed(r_V_6_7_i_i_reg_4737) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_63_i_i_fu_1947_p2 = (($signed(r_V_6_i_i_fu_1907_p2) < $signed(r_V_fu_1342_p2)) ? 1'b1 : 1'b0);

assign tmp_64_10_i_i_fu_3190_p2 = ((count_1_i_10_i_i_fu_3183_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_64_11_i_i_fu_3225_p2 = ((count_4_i_i_fu_3219_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_64_12_i_i_fu_3260_p2 = ((count_1_i_12_i_i_fu_3253_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_64_13_i_i_fu_3351_p2 = ((count_5_i_i_fu_3346_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_64_14_i_i_fu_3385_p2 = ((count_1_i_14_i_i_fu_3378_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_64_15_i_i_fu_3420_p2 = ((count_6_i_i_fu_3414_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_64_16_i1_i_fu_3437_p2 = ((phitmp9_i_i_fu_3426_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_64_1_i_i_fu_2900_p2 = ((count_1_i_i_i_fu_2874_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_64_2_i_i_fu_3002_p2 = ((count_1_i_i_fu_2997_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_64_3_i_i_fu_3041_p2 = ((count_1_i_2_i_i_fu_3029_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_64_4_i_i_fu_3085_p2 = ((count_2_i_i_fu_3079_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_64_5_i_i_fu_3121_p2 = ((count_1_i_4_i_i_fu_3113_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_64_6_i_i_fu_3161_p2 = ((count_3_i_i_fu_3156_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_64_7_i_i_fu_2510_p2 = ((count_1_i_6_i_i_fu_2484_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_64_8_i_i_fu_2743_p2 = ((count_8_i_i_fu_2738_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_64_9_i_i_fu_2788_p2 = ((count_1_i_8_i_i_fu_2765_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_64_i_i_fu_2844_p2 = ((count_i_i_fu_2838_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_8_i_i_fu_1413_p2 = ((ap_phi_mux_t_V_3_phi_fu_577_p4 < cols_2_fu_1314_p1) ? 1'b1 : 1'b0);

assign tmp_9_i_i_fu_1423_p1 = ap_phi_mux_t_V_3_phi_fu_577_p4;

assign tmp_fu_1386_p4 = {{t_V_reg_562[10:2]}};

assign tmp_i_fu_1928_p2 = (tmp_56_i_i_fu_1916_p2 | tmp_55_i_i_fu_1912_p2);

assign tmp_i_i_fu_1322_p2 = (11'd4 + cols_2_fu_1314_p1);

always @ (posedge ap_clk) begin
    lhs_V_i_i_reg_4615[8] <= 1'b0;
end

endmodule //FAST_t_opr
