reducing communication latency path multiplexing optically interconnected multiprocessor systems abstractreducing communication latency performance bottleneck optically interconnected multiprocessor systems prominent importance conventional approach establishing connections multiplexed networks uses set independent time slots virtual channels along path connection approach requires use switching devices capable interchanging time slots thus introduces latency addition hardware control complexity paper propose approach alloptical time division multiplexed tdm communications multiprocessor systems idea establish connection along path using set time slots virtual channels dependent timeslot interchanging required compare proposed approach conventional one terms overall communication latency found despite possibility establishing connection may take longer time proposed approach result lower overall communication latency eliminates delays introduced timeslot interchanging switching devices b virtual channels increases bandwidth utilization facilitates adaptive routing algorithms well static mapping communication requirements various applications 68 tdm techniques also useful tolerating propagation latency optically interconnected multiprocessor systems 912 reducing control complexity channel allocation tdm systems 13 14 wavelength division multiplexed wdm systems 15 16 key issue addressed optically interconnected multiprocessor systems reduction communication latency performance bottleneck systems paper describe new multiplexing approach establishing alloptical connections multiprocessor systems compare conventional multiplexing approach paper organized follows section 2 provide motivations considering circuitswitching describe possible ways achieve global synchronization required tdm communication section 3 describe connections especially virtual connections established multiplexed networks specifically conventional approach call link multiplexing lm described section 31 using lm connection may established selecting time slot link independently time slots selected links along path thus order transfer messages two possibly different time slots switches network required capability interchanging time slots 1719 proposed approach called path multiplexing pm described section 32 using approach time slots selected links along path dependent timeslot interchanging needed transfer messages along path example connection may established along path selecting time slot every link network control signaling involved selecting time slots establish connection described section 33 section 41 examine components overall communication latency compare components two approaches intuitively given network containing set existing connections likely set independent time slots rather set time slots dependent available establishing new connection therefore conventional lm may result shorter blocking time however timeslot interchanging lm introduces delays part network propagation latency thus pm may reduce overall communication latency well hardware control complexities due elimination timeslot interchanging rest section 4 present analytic simulation results show range parameter values considered proposed pm approach reduces overall communication latency compared lm approach thus pm may used design high performance low complexity optically interconnected multiprocessor systems conclude paper section 5 communications tdm networks consider network consists switches fixed number inputs outputs inputs outputs used interconnect switches set external links others used connect local processing element set internal links figure 1 shows example meshlike topology switch network four pairs external links adjacent switches one pair internal links processing element pe links timemultiplexed create multiple virtual links multiple time slots high bandwidth easier obtain optical interconnects electronic ones 13 propose use fiber links connected optical switches alternative support multiprocessor communications circuit switching processors communicate sending receiving messages done via either circuitswitching packetswitching paper study circuitswitched networks particular focus communication latency two tdm circuitswitching methods lm pm described details section 31 section 32 respectively motivates study optical interconnects packetswitching would require conversions electronic optical signals intermediate switching nodes address decoding purposes conversions expensive time implementation cost hand since optically interconnected system enough bandwidth circuitswitching used trade bandwidth elimination conversions addition high available bandwidth software protocol latency andor hardware network communication latency become performancelimiting factors using light weight protocols compiled communications 20 21 memory mapped interfaces 2224 software latency significantly reduced cases important reduce network communication latency synchronization optical clock distribution systems offer less clock skew better noise immunity electronic ones relatively larger fanout optics makes possible distribute global clock generated highpower laser hundreds receiver modules high frequency 25 optical clock distribution system processor switch receives identical copy global clock signal recently implemented cray t90 series processors consider tdm network global synchronization required data packet level bit level specifically multiplexing different messages done based time slots duration time slot typically equal duration several hundreds bits synchronization purposes guard band end time slot used accommodate possible drifting jitters example duration time slot 276 ns includes guard band 10 ns end 256 ns used transmit data transmission rate 1 gbs packet 256 bits transmitted time slot issues related optimal duration time slot depends many factors including transmission technology well communication requirements applications addressed paper tdm network physical link timemultiplexed rate time slots specifically time horizon link divided intervals k time slots k time slot corresponds virtual channel interval k time slots referred frame k called frame size multiplexing degree typically time signal travel link feet less duration guard band hence processors switches network synchronized global time slot clock connection established using set time slots one link physical path source destination given link time slot frame used establish connection duration connection time slot next frame also used connection however discussed later different time slots may may used different links depending whether lm pm used establishing virtual paths order establish connection physical path pp source destination chosen first afterwards virtual path vp consisting several time slots one link physical path selected connection established pp selected studied extensively well understood 26 follows illustrate connection established assuming pp selected specifically following two subsections 31 32 give detailed descriptions examples time slots selected two adjacent links kind switches required using conventional link multiplexing lm proposed path multiplexing pm approaches respectively subsection 33 describe network control signaling control information needed establish vp exchanged 31 link multiplexing lm one way establish vp tdm network socalled link multiplexing lm approach specifically vp may established set independent time slots along pp however calls use time slot interchangers tsis order transfer information carried connection one time slot one link another time slot next link along path tsi capable interchanging k 1 time slots viewed black box one input one output multiplexed k virtual channels equivalently carrying frames k time slots figure 2a k assumed 4 thus input output frame 4 time slots tsi switches time slots 0 1 2 3 input frame time slots 2 0 3 1 output frame respectively setting tsi properly time slot input frame switched idle time slot output frame ie time slot time slots input frame switched generalized form tsi socalled timespacetime tst switch 1 inputs outputs switch becomes tsi 1 tst switch may viewed augmented theta switch input output multiplexed k time slots setting tst properly time slot input switched idle time slot output figure 2b shows tst 4 time slot 0 input q switched time slot 2 output illustrate lm approach using example shown figure 3 switch network required tst switch assume vp needs established two physical links x since switch ff interchange time slots message may arrive time slot x leave time slot j 0 long two time slots used connections establishing connection using lm time slots j selected independently links x respectively electronic tsis tsi tst implemented either electronically optically electronic implementation tsi shown figure 4 opticaltoelectronic oe conversion circuit ie receiver input side converts incoming optical signals electronic ones converted signals time slots 0 stored input buffers 0 1 2 3 respectively 4 theta 4 crossbar switch input output buffers set content given input buffer copied desired output buffer figure 4 shows setting used tsi figure 2 finally electronictooptical eo conversion circuit transmitter transmits content output buffers 0 1 2 3 order one drawbacks electronic implementation tsi tst expensive high speed receiving transmitting circuits inside switch also makes tsi tst nontransparent bitrate specifically network consisting theta tsts addition one pair receiving transmitting circuits processortonetwork processortoswitch interface another needed inside switch one inputoutput link since circuits designed specific receiving transmitting speed say 1gbs one replace achieve higher bitrate transmissions say 2 gbs another drawback special interest us paper delay introduced process buffering interchanging time slots input output frames need aligned according frame clock specifically frame integrity desired incoming time slots belonging input frame need output frame every incoming time slot need delayed least k time slots incoming time slots delayed additionally need change relative positions output frame example incoming time slot 0 delayed 4 slots order become outgoing time slot 2 even frame integrity desired incoming time slot may also delayed example figure 4 since incoming time slot 1 needs become outgoing time slot 0 transmitted next frame resulting delay 3 time slots optical tsis tsts tsi tst also implemented optically using fiberloop delay lines lithium niobate directional couplers also called switches 17 27 19 figure 5 shows optical tsi 4 tsi consists five 2 theta 2 switches set either straight cross x symbol figure stands dontcare fiberloop delay line one time slot delay placed lower links first second switches well fourth fifth switches addition delay two time slots placed second third switches well third fourth switches five switches set sequence states shown figure incoming time slots 0 1 2 3 become outgoing time slots 2 0 3 1 delayed 4 1 3 0 time slots respectively figure 5 shows setting used tsi figure 2 note implementation output frame aligned input frame however incoming time slot 3 needs become outgoing time slot 1 output frame start time 2 words output frame needs delayed 2 time slots incoming time slots 0 3 need become outgoing time slots 3 0 respectively incoming time slot 0 delayed maximum delay 6 time slots total number delays available tsi 6 note although optical implementation eliminates eo oe conversions switching therefore providing bitrate transparency optical tsis without drawbacks one thing like electronic tsis introduce delays part propagation latency network illustrated addition control hardware complex optical tsts introduce additional crosstalks attenuations optical signals undesirable effects could detrimental performance optically interconnected multiprocessor systems next section describe approach establish alloptical connections without using tsts 32 path multiplexing pm describe proposed approach details first review connection paradigm called reconfiguration tdm rtdm previously developed indirect networks 13 14 using rtdm indirect network crossbar multistage interconnection network min behaves like timemultiplexed switch tms specifically network repeatedly goes sequence configurations one time slot figure 6 illustrates possible sequence four 4 configurations 4 theta 4 switch may go like tst switch shown figure 2b input output tms multiplexed degree however unlike tst time slot input link switched time slot output link tms shown figure means tms capability interchanging time slots tst switch result signals arriving given input time slot go output depends solely switch setting time slot theta switch possible 2 connections established multiplexing switch degree may result unnecessarily long latency given inputoutput connection established every time slots rtdm provides efficient multiprocessor communications either static 13 dynamic 14 reconfiguration reduces multiplexing degree k establishing required connections note one easily adapt k tms according application requirements 13 14 whereas optical tst k fixed architecture proposed path multiplexing approach extends principle rtdm establishing connection direct network consisting tms switches multiplexed degree k figure 7 illustrates idea pm approach let us assume vp needs established along links wx switch ff set interconnect link w link x time slot 0 k consider case propagation delay link x negligible compared duration time slot since message carried connection arrive switch fi also time slot able set switch fi link x interconnected link time slot figure means note link propagation delay x negligible say equal connection established time slot fi set link x interconnected link either case time slot used link j dependent time slot used link x general using pm approach time slots links along path selected way packets flow links without buffered time slot interchanging required 33 network control section describe connection established assuming physical path already chosen assume addition data network uses timemultiplexed optical interconnects control network used exchange control information needed establish virtual physical paths although control network may physical topology different data network assume physical topology used interconnect routers communication coprocessors attached switches discussed next amount bandwidth required exchanging control information relatively low compared required exchanging data example address node system 1024 nodes 10bit long control packet may thus 20 30 bit long onetenth data packet assumed contain 256 bits thus control network may operate bitrate much lower data network makes feasible implement control network electronics many techniques developed establishing pp direct network applied establish vp one way reserverelease pp hypercube described 30 way reserverelease connection including pp vp according rtdm paradigm mins described 13 although many variations vp established concentrate basic scheme distributed control following discussions particular describe scheme pm case lm similar let set available time slots link l maintained list denoted availl list implemented kbit string k number time slots frame addition two lookup tables called pptable vptable store information links form pp time slots assigned vp respectively information distributed among routers specifically router access availl lists outgoing links switch attached also access part pptable specifies outgoing links use given pp part v p table specifies time slot particular outgoing link assigned given v p control information exchanged among routers forms packets reserving releasing v p follows source constructs reservation packet res v p buffers copy request sends request local router waits acknowledgement either positive negative res v p packet specifies source destination addresses simply id pp also contains list time slots denoted init also implemented kbit string processor wishes transmit upon receiving res v p packet router identifies outgoing link l based pp table router performs following setintersection operation implemented bitwise operation updates list packet resulting init list empty part availl list includes set time slots init locked prevent used v p res v p packet forwarded next router along pp destination reached res v p reaches destination time slot init list denoted ts selected destination processor constructs ack v p packet containing ts ack v p packet sent back source processor direction opposite one taken res v p upon receiving router unlocks part availl list previously locked res v p time slot ts deleted part availl assigned v p router also sets switch attached data carried v p switched time slot ts link l finally ack v p sent another router source reached upon receiving ack v p source start message transfer beginning next transmitting time slot may may current frame message divided data packets message transfer completed frames since one data packet sent time slot frame upon completion message transfer source constructs rel v p packet sends destination time slot assigned v p released resulting init list res v p packet becomes empty intermediate router set intersection operation router drop res v p construct nack v p packet nack v p packet sent source way similar ack v p sent difference time unlock operation performed router source receives nack v p may send copy res v p packet later time note signaling done lm similar way except need maintain init list perform setintersection operation res v p packet lock arbitrary time slot availl list intermediate router locked time slots unlocked either nack v p ack v p packet pm latter case time slots previously locked assigned v p also note control network operates 100 mbs onetenth bitrate data network assumed ie 1gbs time needed transmit control packet hundreds nanoseconds one time slot assuming processing control packet router also takes hundreds nanoseconds time control packet go one router next slots maximal time source wait receives acknowledgement time slots h number hops source destination amount time modest overhead compared time message received destination comparing pm lm since tst switches higher control hardware complexity tms switches expensive adopt lm approach proposed pm approach especially former uses electronic tsts addition comes choosing appropriate multiplexing degree application pm approach much flexible lm approach especially latter uses optical tsts complexity flexibility aside focus comparative study performance two approaches terms communication latency introduce mentioned earlier may take longer able establish vp pm lm request reserve time slot different links pm likely blocked request reserve possibly different time slots lm hand since tmss used pm introduce delays buffering interchanging time slots data flow network less delay pm lm vp established hence overall communication latency pm approach may smaller lm approach next three subsections first examine components communication latency compare pm lm approaches via analysis simulations 41 communication latency circuitswitching communication time includes messagetransmission time communication latency message divided packets time required transmitting message network km time slots either lm pm described section 33 large message size ie large bandwidth latency network important hand small message size latency becomes important well known optical interconnects suitable highbandwidth communications message size large one focuses paper study ways reduce latency optically interconnected systems message size small say 512 bits 2048 bits 2 8 since messagetransmission time lm pm considered comparative study lm pm communication latency sum two component values circuitestablishment latency le networkpropagation latency ln former includes blocking time denoted lb signaling overhead blocking time largely due intervals time request fails time failed request resubmitted specifically duration period time connection request first generated source till time first packet sent established connection excluding signaling overhead amount time exchange control information since signaling overhead depends many factors network topology control scheme used eg either centralized distributed considered comparative study lm pm words use lb place le second component communication latency ln time signal traverse established path source destination like circuitestablishment latency ln composed two parts link propagation latency switching latency first part time optical signal traverse external links along path since reasonable network topology even longest path less tens hops since optical signal traverse hop much less nanosecond multiprocessor system link propagation latency often negligible relative duration time slot hundreds nanoseconds discussed section 2 second part ln switching latency time message go switches along path pm used part also negligible since optical signal traverses switch optical domain without buffered accordingly ln ignored pm used however discussed sec 31 tst switch capable interchanging time slots introduces delay signal buffered either optical electronic domains could vary 0 depending implementation tsts well time slots need interchanged simplicity assume incoming time slot delayed average k time slots going tst assuming distance source destination h hops total switching latency along path excluding source destination points k accordingly lm used ln longer ignored summarize let average blocking time pm lm lb pm lb lm respectively denote communication latency two approaches lpm llm respectively throughout comparative study lm pm approaches focus value lpm defined eq 1 improvement ratio defined follow llm theta 100 3 hence 100 larger better pm becomes compared lm example 50 means means comparative study involves two parts analytical work simulation cases direct network whose links timemultiplexed degree k studied communication latency resulted lm pm evaluated common assumptions analysis simulation simplify evaluation processes made assumptions 1 predetermined shortest path used establish given connection even though alternate paths may exist 2 pe request buffer size b time slot buffer full pe generates probability r new request transmit message average length packets 1 thus message request generation rate r traffic packet rate r 3 copy rejected request resubmitted time slots multiple frame duration k note previous study 14 shown normalized service time nst 31 minimized k around 3 5 hence focus results obtained small k 4 destination message randomly chosen among processors elaborate assumption go along 42 probability analysis section study probability requested connection established using either pm lm network steadystate probability used calculate lb consider n theta n torus switch four pairs external links average length connection terms number hops n2 first consider case timemultiplexing order facilitate analysis assume traffic evenly distributed network hence traffic switches statistically identical moreover switch traffic input output links also statistically identical use model illustrated figure 8 study steadystate behavior network denote u probability given time slot external link occupied connection addition denote v probability given time slot internal link pe switch occupied connection originating pe probability given time slot internal link switch pe occupied connection destined pe also v let h average length connection terms number hops since total number established connections vn 2 occupying average h links 4n 2 links torus probability given link occupied alternatively relationship u v derived treating u v fraction connection carried external input link internal output link respectively since probability given connection terminate switch 1h use notation p h k success probability p h k failure probability denote probability given connection cannot established source destination h hops away multiplexing degree k trivial case equivalent timemultiplexing lm proposed pm approach different result p h 1 specifically since connection established h external links along path available multiplexing degree k 1 pm lm approaches result different success proba bilities consider first case pm used may begin probability none k time slots available h links based eq 5 probability since connection established long one k time slots time slot available along h links consider case lm used given link probability none k time slots available u k thus probability least one time slot available given link connection established long h links along path one time slots available simplify analysis assume effective packet generation rate r 0 independent time since p either p pm plm success probability v probability connection originated pe established since p function u see eqs 7 6 turn related v combine eq 4 eq 6 get following equation pm similarly combining eq 4 eq 7 get following equation lm given h k r 0 solve eq 9 using secant method example obtain steadystate value u pm similarly obtain steadystate value u lm solving eq 10 figure 9 plot solutions eqs 9 10 specific h k r 0 expected value u increases r 0 fact given r 0 value u increases k consistent previous results show general multiplexing improve bandwidth utilization network throughput 15 16 14 results also shown given r 0 k u decreases h due fact longer path smaller chance established successfully obtain u success probability p obtained using eqs 6 7 pm lm respectively figure 10 shows steadystate success probability r similar u increases k decreases h obtained success probability p either pm lm determine blocking time two approaches request satisfied first time submitted occurs probability p first packet sent k2 time slots average resubmission interval failure connection experience latency due blocking latency 2t therefore results therefore may calculate blocking time lb pm lb lm substituting p pm plm p equation result determine communication latency lpm llm according eq 1 eq 2 respectively follows finally determine improvement ratio according eq 3 assuming r respectively table 1 shows results obtained probability analysis table 1 one see cases pm results reduced communication latency compared lm note since larger means larger penalty pm improvement ratio decreases addition since success probability pm lm decreases h exponentially switching latency lm alone increases h linearly h affect improvement ratios positive negative ways studies found almost cases decreases h negative effect dominates results verified simulations discussed next subsection lpm 288 780 1453 2264 376 1360 2707 4329 llm 637 1675 2782 3912 675 1951 3364 4825 548 534 477 421 443 302 195 103 table 1 analytic results connection latency improvement ratio 43 simulation study order keep analysis simple assumed probability establishing connection depend message length message buffer size addition analysis assumes nodesymmetric network torus complementary part comparative study simulations also conducted evaluate lm pm approaches two dimensional n theta n mesh simulation program written c using libraries yacsim 32 statistical measures connection latency resulted pm lm collected confidence level less 90 confidence interval larger 01 addition average distances hops source destination connections established also collected used average values h eq 2 together multiplexing degree k used determine llm therefore improvement ratio example simulated meshes different sizes found average value h n theta n network 066n consistent analytical result obtained following equation simulation results presented figures 11 15 obtained limiting message rate r exceed certain point beyond network saturated indicated steady even decreasing network throughput practice actual traffic applied network would exceed saturation point simulation results indicated within range parameter values considered pm approach always result lower communication latency lm approach figure 11 improvement ratio communication latency pm lpm shown results obtained using following parameter values network size 100 n 10 multiplexing degree message contains packets processor message buffer size 2 simulation results indicated network near saturation message rate r reaches 03 point improvement ratio communication latency pm approach 60 13 time slots respectively low message rate eg improvement ratio almost 100 occurs low message rate lpm near 0 llm dominated switching latency 22 time slots also observe improvement ratio decreases message rate difference network propagation delay ln pm lm remains almost constant eg 22 time slots difference success probability pm lm increases network traffic load hence difference blocking time lb two approaches increases network traffic load figure 12 effect buffer size b improvement ratio communication latency pm shown seen cases improvement ratio 50 although given message rate improvement ratio decreases b consistent previous observation larger value b translates heavier traffic load message rate figure 13 shows although improvement ratio decreases 70 case due fact onetime failure probability establishing connection higher pm lm see eqs 8 thus larger penalizes pm lm put differently larger magnifies disadvantage pm relative lm establishing connection see eq 12 figure 14 shows improvement ratio increases k llm resulting 0 horizontal line simulation results indicated network tolerate heavier traffic load larger k regard larger k helps pm much lm reducing blocking time lb however larger k means larger switching latency hence larger communication latency lm result larger improvement ratio order investigate effect network size independently effect traffic load compare lpm llm perlink load different values n 2 one way fix perlink load use r average number messages generated network r delta n r specifically message travels average distance order n source destination number links network order n 2 per link load fixed total number messages network proportional n note since n 2 pes pe generate request probability simulation results indicated although absolute value communication latency pm lm increases n 2 difference also increases due increase average distance source destination h linear n therefore seen figure 15 given value r improvement ratio networks different sizes worth noting finite buffer size b r networks different sizes guarantee actual load also finally order investigate effect message length independently traffic load obtain improvement ratio resulted r 0 different r addition also set buffer size b number packets instead messages buffered seen results shown figure 16 improvement ratio increases slightly larger means connection kept longer fewer connections need established transfer number packets result negative effect blocking time pm overall communication latency decreases therefore pm gains advantages lm proportional temporal locality communication increases note message size large message transmission time may dominate communication time see section 4 making reduction communication latency achieved pm less important however distributed sharedmemory systems message transfers triggered memory references message size usually small addition since software latency message transfers low reducing hardware latency lb ln via use pm becomes important summarize comparative study shown pm effective reducing communication latency wide range practical situations specifically long network saturated heavy traffic improvement ratio least 10 obtained particular improvement ratio increases multiplexing degree temporal locality communications proportional message length scales network size note simulation uniform message routing ie random destinations assumed many applications spatial locality exists communication patterns example processor may send message processors within certain distance ie number hops higher probability processors 33 effect nonuniform message routing latency reduction achievable pm needs investigated concluding remarks high bandwidth available optics becomes increasingly important reduce communication latency ultimately limits performance multiprocessor systems utilize optical interconnects paper proposed path multiplexing pm approach alternative conventional link multiplexing lm approach establishing connections tdm networks studied issues related implementation approaches compared two terms resulting communication latency analysis simulations conventional lm approach uses switches capable interchanging time slots pm approach although lm approach may result shorter blocking time due flexibility selecting time slots establishing connection found proposed pm approach reduce overall communication latency eliminates delay caused interchanging time slots results obtained blocking probabilities two approaches tdm networks agree principle two analogous approaches wdm networks 3436 although latter communication latency issues quite different interchanging wavelength incurs little delays note aside issue communication latency hardware control complexity network using timeslotinterchangers tsis higher using timemultiplexed switches tms particular networks using electronic tsis transparent data rate format using optical tsis fixed multiplexing degree thus incapable adapting different applications certain multiplexing degree yields optimal results 13 14 related work found pm nearly effective lm realizing permutations class networks including linear arrays rings meshestori hypercubes 37 studies focusing costeffectiveness lm pm networks capability establishing random connections supporting general static compiled communications underway acknowledgement authors would like acknowledge partial support national science foundation contract number mip9409864 air force office scientific research contract number afosr 890469 respectively authors would also like thank anonymous reviewers valuable comments helped improve quality paper r comparison optical electrical interconnects based power speed considerations optical interconnections vlsi systems optical interconnects multiprocessors cost performance analysis optical interconnects touchstone supercomputer program optical interconnects interprocessor communications connection machine deadlockfree message routing multiprocessor interconnection networks high performance communications processor networks survey wormhole routing techniques direct networks array processors pipelined optical busses time multiplexed optical computers space multiplexing waveguides optically interconnected multiprocessor systems timedivision optical communications multiprocessor arrays reconfiguration timedivision multiplexed mins multiprocessor communications dynamic reconfiguration optically interconnected networks time division multiplexing hierarchical scalable photonic architectures high performance processor interconnection timewavelength assignment algorithm wdm star network new architectures optical tdm switching serial time slot interchangers optical implementations architectures improved signaltonoise ratio photonic systems fiberloop delay lines towards high communication performance compiled communications circuit switched interconnection network architectural requirements parallel scientific applications explicit communication gigabit sci cluster interfaces memory channel network pci new supercomputerclass system interconnect implementation optical clock distribution supercomputer introduction parallel algorithms architectures arrays serial array shuffleexchange architecture universal permutation time slots conflictfree memory design multiprocessor experimental modular switching system timemultiplexed photonic center stage ipsc2 directconnect communications technology performance analysis multistage interconnection network configurations operations version 21 lightpath communications approach highbandwidth optical wans wavelengthconvertible optical network optimal routing wavelength assignment alloptical networks multiplexing degree required embed permutations class interconnection networks tr ctr praveen jayachandran praveen bhamidipati c siva ram murthy providing elastic qos optical burst switched networks computer networks international journal computer telecommunications networking v51 n4 p11211132 march 2007 xin yuan rami melhem rajiv gupta algorithms supporting compiled communication ieee transactions parallel distributed systems v14 n2 p107118 february xijun zhang chunming qiao scheduling alltoall personalized connections costeffective designs wdm rings ieeeacm transactions networking ton v7 n3 p435445 june 1999 chunming qiao yousong mei offline permutation embedding scheduling multiplexed optical networks regular topologies ieeeacm transactions networking ton v7 n2 p241250 april 1999 constantine katsinis bahram nabet scalable interconnection network architecture petaflops computing journal supercomputing v27 n2 p103128 february 2004