

# General Overview

This folder contains the following:

- Verilog_65nm_RTL: RTL netlist and testbench of the all-digital VT sensor. 

# Prerequisites

These circuits were designed using Cadence® Virtuoso®, Synopsys® Design Compiler®, Cadence® Innovus® and Mentor® Modelsim®. You must also separately obtain the TSMC 65/55nm GP PDK and ARM 65/55nm GP-based standard cell library, through MOSIS or a commercial license.


