<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xczu28dr-ffvg1517-2-e" LaunchTime="1693915586">
  <File Type="PA-TCL" Name="RFSoC_Main_blk_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="RFSoC_Main_blk_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="RFSoC_Main_blk_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="RFSoC_Main_blk_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="RFSoC_Main_blk_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="RFSoC_Main_blk_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="RFSoC_Main_blk_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../RFSoC_Main/ZCU111_Rev1.0.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_auto_ds_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_DAC_Controller_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_DAC_Controller_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_DAC_Controller_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_DAC_Controller_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_DAC_Controller_6_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_DAC_Controller_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_DAC_Controller_7_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_DAC_Controller_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_TimeController_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_usp_rf_data_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RFSoC_Main_blk_zynq_ultra_ps_e_0_0"/>
</GenRun>
