
D:\cortex\gateway\stm32f10x_tim.o:     file format elf32-littlearm
D:\cortex\gateway\stm32f10x_tim.o

Disassembly of section .text.TIM_TimeBaseStructInit:

00000000 <TIM_TimeBaseStructInit>:
TIM_TimeBaseStructInit():
   0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   4:	8083      	strh	r3, [r0, #4]
   6:	f04f 0300 	mov.w	r3, #0	; 0x0
   a:	8003      	strh	r3, [r0, #0]
   c:	80c3      	strh	r3, [r0, #6]
   e:	8043      	strh	r3, [r0, #2]
  10:	7203      	strb	r3, [r0, #8]
  12:	4770      	bx	lr
Disassembly of section .text.TIM_OCStructInit:

00000000 <TIM_OCStructInit>:
TIM_OCStructInit():
   0:	f04f 0300 	mov.w	r3, #0	; 0x0
   4:	8003      	strh	r3, [r0, #0]
   6:	8043      	strh	r3, [r0, #2]
   8:	8083      	strh	r3, [r0, #4]
   a:	80c3      	strh	r3, [r0, #6]
   c:	8103      	strh	r3, [r0, #8]
   e:	8143      	strh	r3, [r0, #10]
  10:	8183      	strh	r3, [r0, #12]
  12:	81c3      	strh	r3, [r0, #14]
  14:	4770      	bx	lr
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_ICStructInit:

00000000 <TIM_ICStructInit>:
TIM_ICStructInit():
   0:	f04f 0300 	mov.w	r3, #0	; 0x0
   4:	8003      	strh	r3, [r0, #0]
   6:	8043      	strh	r3, [r0, #2]
   8:	f04f 0201 	mov.w	r2, #1	; 0x1
   c:	8082      	strh	r2, [r0, #4]
   e:	80c3      	strh	r3, [r0, #6]
  10:	8103      	strh	r3, [r0, #8]
  12:	4770      	bx	lr
Disassembly of section .text.TIM_BDTRStructInit:

00000000 <TIM_BDTRStructInit>:
TIM_BDTRStructInit():
   0:	f04f 0300 	mov.w	r3, #0	; 0x0
   4:	8003      	strh	r3, [r0, #0]
   6:	8043      	strh	r3, [r0, #2]
   8:	8083      	strh	r3, [r0, #4]
   a:	80c3      	strh	r3, [r0, #6]
   c:	8103      	strh	r3, [r0, #8]
   e:	8143      	strh	r3, [r0, #10]
  10:	8183      	strh	r3, [r0, #12]
  12:	4770      	bx	lr
Disassembly of section .text.TI1_Config:

00000000 <TI1_Config>:
TI1_Config():
   0:	b430      	push	{r4, r5}
   2:	8c04      	ldrh	r4, [r0, #32]
   4:	f024 0401 	bic.w	r4, r4, #1	; 0x1
   8:	ea4f 4404 	mov.w	r4, r4, lsl #16
   c:	ea4f 4414 	mov.w	r4, r4, lsr #16
  10:	8404      	strh	r4, [r0, #32]
  12:	8b05      	ldrh	r5, [r0, #24]
  14:	b2ad      	uxth	r5, r5
  16:	8c04      	ldrh	r4, [r0, #32]
  18:	b2a4      	uxth	r4, r4
  1a:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
  1e:	ea42 0205 	orr.w	r2, r2, r5
  22:	b292      	uxth	r2, r2
  24:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  28:	b292      	uxth	r2, r2
  2a:	f024 0402 	bic.w	r4, r4, #2	; 0x2
  2e:	f044 0401 	orr.w	r4, r4, #1	; 0x1
  32:	b2a4      	uxth	r4, r4
  34:	ea44 0401 	orr.w	r4, r4, r1
  38:	8302      	strh	r2, [r0, #24]
  3a:	8404      	strh	r4, [r0, #32]
  3c:	bc30      	pop	{r4, r5}
  3e:	4770      	bx	lr
Disassembly of section .text.TI2_Config:

00000000 <TI2_Config>:
TI2_Config():
   0:	b430      	push	{r4, r5}
   2:	8c04      	ldrh	r4, [r0, #32]
   4:	f024 0410 	bic.w	r4, r4, #16	; 0x10
   8:	ea4f 4404 	mov.w	r4, r4, lsl #16
   c:	ea4f 4414 	mov.w	r4, r4, lsr #16
  10:	8404      	strh	r4, [r0, #32]
  12:	8b04      	ldrh	r4, [r0, #24]
  14:	8c05      	ldrh	r5, [r0, #32]
  16:	b2ad      	uxth	r5, r5
  18:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  1c:	ea4f 5404 	mov.w	r4, r4, lsl #20
  20:	ea4f 5414 	mov.w	r4, r4, lsr #20
  24:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
  28:	b2a4      	uxth	r4, r4
  2a:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  2e:	b2a4      	uxth	r4, r4
  30:	f025 0520 	bic.w	r5, r5, #32	; 0x20
  34:	f045 0510 	orr.w	r5, r5, #16	; 0x10
  38:	b2ad      	uxth	r5, r5
  3a:	ea45 1501 	orr.w	r5, r5, r1, lsl #4
  3e:	b2ad      	uxth	r5, r5
  40:	8304      	strh	r4, [r0, #24]
  42:	8405      	strh	r5, [r0, #32]
  44:	bc30      	pop	{r4, r5}
  46:	4770      	bx	lr
Disassembly of section .text.TIM_ClearITPendingBit:

00000000 <TIM_ClearITPendingBit>:
TIM_ClearITPendingBit():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_ClearITPendingBit+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_ClearITPendingBit+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_ClearITPendingBit+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_ClearITPendingBit+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	f415 4f7f 	tst.w	r5, #65280	; 0xff00
  98:	bf14      	ite	ne
  9a:	2000      	movne	r0, #0
  9c:	2001      	moveq	r0, #1
  9e:	2d00      	cmp	r5, #0
  a0:	bf0c      	ite	eq
  a2:	2000      	moveq	r0, #0
  a4:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  a8:	f7ff fffe 	bl	0 <assert_param>
  ac:	ea6f 0305 	mvn.w	r3, r5
  b0:	b29b      	uxth	r3, r3
  b2:	8223      	strh	r3, [r4, #16]
  b4:	bd70      	pop	{r4, r5, r6, pc}
  b6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_GetITStatus:

00000000 <TIM_GetITStatus>:
TIM_GetITStatus():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_GetITStatus+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_GetITStatus+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_GetITStatus+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_GetITStatus+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
  98:	b292      	uxth	r2, r2
  9a:	2d04      	cmp	r5, #4
  9c:	bf14      	ite	ne
  9e:	2300      	movne	r3, #0
  a0:	2301      	moveq	r3, #1
  a2:	2a01      	cmp	r2, #1
  a4:	bf98      	it	ls
  a6:	f043 0301 	orrls.w	r3, r3, #1	; 0x1
  aa:	b9b3      	cbnz	r3, da <TIM_GetITStatus+0xda>
  ac:	2d10      	cmp	r5, #16
  ae:	bf14      	ite	ne
  b0:	2300      	movne	r3, #0
  b2:	2301      	moveq	r3, #1
  b4:	2d08      	cmp	r5, #8
  b6:	bf08      	it	eq
  b8:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  bc:	b96b      	cbnz	r3, da <TIM_GetITStatus+0xda>
  be:	2d40      	cmp	r5, #64
  c0:	bf14      	ite	ne
  c2:	2300      	movne	r3, #0
  c4:	2301      	moveq	r3, #1
  c6:	2d20      	cmp	r5, #32
  c8:	bf08      	it	eq
  ca:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  ce:	b923      	cbnz	r3, da <TIM_GetITStatus+0xda>
  d0:	2d80      	cmp	r5, #128
  d2:	bf14      	ite	ne
  d4:	2000      	movne	r0, #0
  d6:	2001      	moveq	r0, #1
  d8:	e001      	b.n	de <TIM_GetITStatus+0xde>
  da:	f04f 0001 	mov.w	r0, #1	; 0x1
  de:	f7ff fffe 	bl	0 <assert_param>
  e2:	8a23      	ldrh	r3, [r4, #16]
  e4:	89a2      	ldrh	r2, [r4, #12]
  e6:	421d      	tst	r5, r3
  e8:	bf0c      	ite	eq
  ea:	2000      	moveq	r0, #0
  ec:	2001      	movne	r0, #1
  ee:	4215      	tst	r5, r2
  f0:	bf0c      	ite	eq
  f2:	2000      	moveq	r0, #0
  f4:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  f8:	bd70      	pop	{r4, r5, r6, pc}
  fa:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_ClearFlag:

00000000 <TIM_ClearFlag>:
TIM_ClearFlag():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_ClearFlag+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_ClearFlag+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_ClearFlag+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_ClearFlag+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	f415 4f61 	tst.w	r5, #57600	; 0xe100
  98:	bf14      	ite	ne
  9a:	2000      	movne	r0, #0
  9c:	2001      	moveq	r0, #1
  9e:	2d00      	cmp	r5, #0
  a0:	bf0c      	ite	eq
  a2:	2000      	moveq	r0, #0
  a4:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  a8:	f7ff fffe 	bl	0 <assert_param>
  ac:	ea6f 0305 	mvn.w	r3, r5
  b0:	b29b      	uxth	r3, r3
  b2:	8223      	strh	r3, [r4, #16]
  b4:	bd70      	pop	{r4, r5, r6, pc}
  b6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_GetFlagStatus:

00000000 <TIM_GetFlagStatus>:
TIM_GetFlagStatus():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_GetFlagStatus+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_GetFlagStatus+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_GetFlagStatus+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_GetFlagStatus+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
  98:	b292      	uxth	r2, r2
  9a:	2c04      	cmp	r4, #4
  9c:	bf14      	ite	ne
  9e:	2300      	movne	r3, #0
  a0:	2301      	moveq	r3, #1
  a2:	2a01      	cmp	r2, #1
  a4:	bf98      	it	ls
  a6:	f043 0301 	orrls.w	r3, r3, #1	; 0x1
  aa:	2b00      	cmp	r3, #0
  ac:	d12c      	bne.n	108 <TIM_GetFlagStatus+0x108>
  ae:	2c10      	cmp	r4, #16
  b0:	bf14      	ite	ne
  b2:	2300      	movne	r3, #0
  b4:	2301      	moveq	r3, #1
  b6:	2c08      	cmp	r4, #8
  b8:	bf08      	it	eq
  ba:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  be:	bb1b      	cbnz	r3, 108 <TIM_GetFlagStatus+0x108>
  c0:	2c40      	cmp	r4, #64
  c2:	bf14      	ite	ne
  c4:	2300      	movne	r3, #0
  c6:	2301      	moveq	r3, #1
  c8:	2c20      	cmp	r4, #32
  ca:	bf08      	it	eq
  cc:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  d0:	b9d3      	cbnz	r3, 108 <TIM_GetFlagStatus+0x108>
  d2:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
  d6:	bf14      	ite	ne
  d8:	2300      	movne	r3, #0
  da:	2301      	moveq	r3, #1
  dc:	2c80      	cmp	r4, #128
  de:	bf08      	it	eq
  e0:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  e4:	b983      	cbnz	r3, 108 <TIM_GetFlagStatus+0x108>
  e6:	f5b4 6f00 	cmp.w	r4, #2048	; 0x800
  ea:	bf14      	ite	ne
  ec:	2300      	movne	r3, #0
  ee:	2301      	moveq	r3, #1
  f0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
  f4:	bf08      	it	eq
  f6:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  fa:	b92b      	cbnz	r3, 108 <TIM_GetFlagStatus+0x108>
  fc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 100:	bf14      	ite	ne
 102:	2000      	movne	r0, #0
 104:	2001      	moveq	r0, #1
 106:	e001      	b.n	10c <TIM_GetFlagStatus+0x10c>
 108:	f04f 0001 	mov.w	r0, #1	; 0x1
 10c:	f7ff fffe 	bl	0 <assert_param>
 110:	8a2b      	ldrh	r3, [r5, #16]
 112:	421c      	tst	r4, r3
 114:	bf0c      	ite	eq
 116:	2000      	moveq	r0, #0
 118:	2001      	movne	r0, #1
 11a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_GetPrescaler:

00000000 <TIM_GetPrescaler>:
TIM_GetPrescaler():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f642 4200 	movw	r2, #11264	; 0x2c00
   8:	f2c4 0201 	movt	r2, #16385	; 0x4001
   c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  10:	bf14      	ite	ne
  12:	2300      	movne	r3, #0
  14:	2301      	moveq	r3, #1
  16:	4290      	cmp	r0, r2
  18:	bf08      	it	eq
  1a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  1e:	2b00      	cmp	r3, #0
  20:	d133      	bne.n	8a <TIM_GetPrescaler+0x8a>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	bb13      	cbnz	r3, 8a <TIM_GetPrescaler+0x8a>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f241 0300 	movw	r3, #4096	; 0x1000
  50:	f2c4 0300 	movt	r3, #16384	; 0x4000
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf08      	it	eq
  60:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  64:	b98b      	cbnz	r3, 8a <TIM_GetPrescaler+0x8a>
  66:	f241 4200 	movw	r2, #5120	; 0x1400
  6a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  6e:	f243 4300 	movw	r3, #13312	; 0x3400
  72:	f2c4 0301 	movt	r3, #16385	; 0x4001
  76:	4298      	cmp	r0, r3
  78:	bf14      	ite	ne
  7a:	2300      	movne	r3, #0
  7c:	2301      	moveq	r3, #1
  7e:	4290      	cmp	r0, r2
  80:	bf14      	ite	ne
  82:	4618      	movne	r0, r3
  84:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  88:	e001      	b.n	8e <TIM_GetPrescaler+0x8e>
  8a:	f04f 0001 	mov.w	r0, #1	; 0x1
  8e:	f7ff fffe 	bl	0 <assert_param>
  92:	8d20      	ldrh	r0, [r4, #40]
  94:	b280      	uxth	r0, r0
  96:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_GetCounter:

00000000 <TIM_GetCounter>:
TIM_GetCounter():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f642 4200 	movw	r2, #11264	; 0x2c00
   8:	f2c4 0201 	movt	r2, #16385	; 0x4001
   c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  10:	bf14      	ite	ne
  12:	2300      	movne	r3, #0
  14:	2301      	moveq	r3, #1
  16:	4290      	cmp	r0, r2
  18:	bf08      	it	eq
  1a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  1e:	2b00      	cmp	r3, #0
  20:	d133      	bne.n	8a <TIM_GetCounter+0x8a>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	bb13      	cbnz	r3, 8a <TIM_GetCounter+0x8a>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f241 0300 	movw	r3, #4096	; 0x1000
  50:	f2c4 0300 	movt	r3, #16384	; 0x4000
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf08      	it	eq
  60:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  64:	b98b      	cbnz	r3, 8a <TIM_GetCounter+0x8a>
  66:	f241 4200 	movw	r2, #5120	; 0x1400
  6a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  6e:	f243 4300 	movw	r3, #13312	; 0x3400
  72:	f2c4 0301 	movt	r3, #16385	; 0x4001
  76:	4298      	cmp	r0, r3
  78:	bf14      	ite	ne
  7a:	2300      	movne	r3, #0
  7c:	2301      	moveq	r3, #1
  7e:	4290      	cmp	r0, r2
  80:	bf14      	ite	ne
  82:	4618      	movne	r0, r3
  84:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  88:	e001      	b.n	8e <TIM_GetCounter+0x8e>
  8a:	f04f 0001 	mov.w	r0, #1	; 0x1
  8e:	f7ff fffe 	bl	0 <assert_param>
  92:	8ca0      	ldrh	r0, [r4, #36]
  94:	b280      	uxth	r0, r0
  96:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_GetCapture4:

00000000 <TIM_GetCapture4>:
TIM_GetCapture4():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f642 4200 	movw	r2, #11264	; 0x2c00
   8:	f2c4 0201 	movt	r2, #16385	; 0x4001
   c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  10:	bf14      	ite	ne
  12:	2300      	movne	r3, #0
  14:	2301      	moveq	r3, #1
  16:	4290      	cmp	r0, r2
  18:	bf08      	it	eq
  1a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  1e:	bb13      	cbnz	r3, 66 <TIM_GetCapture4+0x66>
  20:	f240 4200 	movw	r2, #1024	; 0x400
  24:	f2c4 0200 	movt	r2, #16384	; 0x4000
  28:	f640 0300 	movw	r3, #2048	; 0x800
  2c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  30:	4298      	cmp	r0, r3
  32:	bf14      	ite	ne
  34:	2300      	movne	r3, #0
  36:	2301      	moveq	r3, #1
  38:	4290      	cmp	r0, r2
  3a:	bf08      	it	eq
  3c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  40:	b98b      	cbnz	r3, 66 <TIM_GetCapture4+0x66>
  42:	f640 4200 	movw	r2, #3072	; 0xc00
  46:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4a:	f243 4300 	movw	r3, #13312	; 0x3400
  4e:	f2c4 0301 	movt	r3, #16385	; 0x4001
  52:	4298      	cmp	r0, r3
  54:	bf14      	ite	ne
  56:	2300      	movne	r3, #0
  58:	2301      	moveq	r3, #1
  5a:	4290      	cmp	r0, r2
  5c:	bf14      	ite	ne
  5e:	4618      	movne	r0, r3
  60:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  64:	e001      	b.n	6a <TIM_GetCapture4+0x6a>
  66:	f04f 0001 	mov.w	r0, #1	; 0x1
  6a:	f7ff fffe 	bl	0 <assert_param>
  6e:	f8b4 0040 	ldrh.w	r0, [r4, #64]
  72:	b280      	uxth	r0, r0
  74:	bd10      	pop	{r4, pc}
  76:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_GetCapture3:

00000000 <TIM_GetCapture3>:
TIM_GetCapture3():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f642 4200 	movw	r2, #11264	; 0x2c00
   8:	f2c4 0201 	movt	r2, #16385	; 0x4001
   c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  10:	bf14      	ite	ne
  12:	2300      	movne	r3, #0
  14:	2301      	moveq	r3, #1
  16:	4290      	cmp	r0, r2
  18:	bf08      	it	eq
  1a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  1e:	bb13      	cbnz	r3, 66 <TIM_GetCapture3+0x66>
  20:	f240 4200 	movw	r2, #1024	; 0x400
  24:	f2c4 0200 	movt	r2, #16384	; 0x4000
  28:	f640 0300 	movw	r3, #2048	; 0x800
  2c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  30:	4298      	cmp	r0, r3
  32:	bf14      	ite	ne
  34:	2300      	movne	r3, #0
  36:	2301      	moveq	r3, #1
  38:	4290      	cmp	r0, r2
  3a:	bf08      	it	eq
  3c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  40:	b98b      	cbnz	r3, 66 <TIM_GetCapture3+0x66>
  42:	f640 4200 	movw	r2, #3072	; 0xc00
  46:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4a:	f243 4300 	movw	r3, #13312	; 0x3400
  4e:	f2c4 0301 	movt	r3, #16385	; 0x4001
  52:	4298      	cmp	r0, r3
  54:	bf14      	ite	ne
  56:	2300      	movne	r3, #0
  58:	2301      	moveq	r3, #1
  5a:	4290      	cmp	r0, r2
  5c:	bf14      	ite	ne
  5e:	4618      	movne	r0, r3
  60:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  64:	e001      	b.n	6a <TIM_GetCapture3+0x6a>
  66:	f04f 0001 	mov.w	r0, #1	; 0x1
  6a:	f7ff fffe 	bl	0 <assert_param>
  6e:	8fa0      	ldrh	r0, [r4, #60]
  70:	b280      	uxth	r0, r0
  72:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_GetCapture2:

00000000 <TIM_GetCapture2>:
TIM_GetCapture2():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f642 4200 	movw	r2, #11264	; 0x2c00
   8:	f2c4 0201 	movt	r2, #16385	; 0x4001
   c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  10:	bf14      	ite	ne
  12:	2300      	movne	r3, #0
  14:	2301      	moveq	r3, #1
  16:	4290      	cmp	r0, r2
  18:	bf08      	it	eq
  1a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  1e:	bb13      	cbnz	r3, 66 <TIM_GetCapture2+0x66>
  20:	f240 4200 	movw	r2, #1024	; 0x400
  24:	f2c4 0200 	movt	r2, #16384	; 0x4000
  28:	f640 0300 	movw	r3, #2048	; 0x800
  2c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  30:	4298      	cmp	r0, r3
  32:	bf14      	ite	ne
  34:	2300      	movne	r3, #0
  36:	2301      	moveq	r3, #1
  38:	4290      	cmp	r0, r2
  3a:	bf08      	it	eq
  3c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  40:	b98b      	cbnz	r3, 66 <TIM_GetCapture2+0x66>
  42:	f640 4200 	movw	r2, #3072	; 0xc00
  46:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4a:	f243 4300 	movw	r3, #13312	; 0x3400
  4e:	f2c4 0301 	movt	r3, #16385	; 0x4001
  52:	4298      	cmp	r0, r3
  54:	bf14      	ite	ne
  56:	2300      	movne	r3, #0
  58:	2301      	moveq	r3, #1
  5a:	4290      	cmp	r0, r2
  5c:	bf14      	ite	ne
  5e:	4618      	movne	r0, r3
  60:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  64:	e001      	b.n	6a <TIM_GetCapture2+0x6a>
  66:	f04f 0001 	mov.w	r0, #1	; 0x1
  6a:	f7ff fffe 	bl	0 <assert_param>
  6e:	8f20      	ldrh	r0, [r4, #56]
  70:	b280      	uxth	r0, r0
  72:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_GetCapture1:

00000000 <TIM_GetCapture1>:
TIM_GetCapture1():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f642 4200 	movw	r2, #11264	; 0x2c00
   8:	f2c4 0201 	movt	r2, #16385	; 0x4001
   c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  10:	bf14      	ite	ne
  12:	2300      	movne	r3, #0
  14:	2301      	moveq	r3, #1
  16:	4290      	cmp	r0, r2
  18:	bf08      	it	eq
  1a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  1e:	bb13      	cbnz	r3, 66 <TIM_GetCapture1+0x66>
  20:	f240 4200 	movw	r2, #1024	; 0x400
  24:	f2c4 0200 	movt	r2, #16384	; 0x4000
  28:	f640 0300 	movw	r3, #2048	; 0x800
  2c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  30:	4298      	cmp	r0, r3
  32:	bf14      	ite	ne
  34:	2300      	movne	r3, #0
  36:	2301      	moveq	r3, #1
  38:	4290      	cmp	r0, r2
  3a:	bf08      	it	eq
  3c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  40:	b98b      	cbnz	r3, 66 <TIM_GetCapture1+0x66>
  42:	f640 4200 	movw	r2, #3072	; 0xc00
  46:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4a:	f243 4300 	movw	r3, #13312	; 0x3400
  4e:	f2c4 0301 	movt	r3, #16385	; 0x4001
  52:	4298      	cmp	r0, r3
  54:	bf14      	ite	ne
  56:	2300      	movne	r3, #0
  58:	2301      	moveq	r3, #1
  5a:	4290      	cmp	r0, r2
  5c:	bf14      	ite	ne
  5e:	4618      	movne	r0, r3
  60:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  64:	e001      	b.n	6a <TIM_GetCapture1+0x6a>
  66:	f04f 0001 	mov.w	r0, #1	; 0x1
  6a:	f7ff fffe 	bl	0 <assert_param>
  6e:	8ea0      	ldrh	r0, [r4, #52]
  70:	b280      	uxth	r0, r0
  72:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_SetClockDivision:

00000000 <TIM_SetClockDivision>:
TIM_SetClockDivision():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SetClockDivision+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SetClockDivision+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SetClockDivision+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
  74:	bf14      	ite	ne
  76:	2300      	movne	r3, #0
  78:	2301      	moveq	r3, #1
  7a:	2d00      	cmp	r5, #0
  7c:	bf08      	it	eq
  7e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  82:	b113      	cbz	r3, 8a <TIM_SetClockDivision+0x8a>
  84:	f04f 0001 	mov.w	r0, #1	; 0x1
  88:	e004      	b.n	94 <TIM_SetClockDivision+0x94>
  8a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
  8e:	bf14      	ite	ne
  90:	2000      	movne	r0, #0
  92:	2001      	moveq	r0, #1
  94:	f7ff fffe 	bl	0 <assert_param>
  98:	8823      	ldrh	r3, [r4, #0]
  9a:	b2db      	uxtb	r3, r3
  9c:	8023      	strh	r3, [r4, #0]
  9e:	8823      	ldrh	r3, [r4, #0]
  a0:	b29b      	uxth	r3, r3
  a2:	ea45 0303 	orr.w	r3, r5, r3
  a6:	8023      	strh	r3, [r4, #0]
  a8:	bd70      	pop	{r4, r5, r6, pc}
  aa:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SetIC4Prescaler:

00000000 <TIM_SetIC4Prescaler>:
TIM_SetIC4Prescaler():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SetIC4Prescaler+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SetIC4Prescaler+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SetIC4Prescaler+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d04      	cmp	r5, #4
  72:	bf14      	ite	ne
  74:	2300      	movne	r3, #0
  76:	2301      	moveq	r3, #1
  78:	2d00      	cmp	r5, #0
  7a:	bf08      	it	eq
  7c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  80:	b113      	cbz	r3, 88 <TIM_SetIC4Prescaler+0x88>
  82:	f04f 0001 	mov.w	r0, #1	; 0x1
  86:	e008      	b.n	9a <TIM_SetIC4Prescaler+0x9a>
  88:	2d0c      	cmp	r5, #12
  8a:	bf14      	ite	ne
  8c:	2300      	movne	r3, #0
  8e:	2301      	moveq	r3, #1
  90:	2d08      	cmp	r5, #8
  92:	bf14      	ite	ne
  94:	4618      	movne	r0, r3
  96:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  9a:	f7ff fffe 	bl	0 <assert_param>
  9e:	8ba3      	ldrh	r3, [r4, #28]
  a0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
  a4:	ea4f 4303 	mov.w	r3, r3, lsl #16
  a8:	ea4f 4313 	mov.w	r3, r3, lsr #16
  ac:	83a3      	strh	r3, [r4, #28]
  ae:	8ba3      	ldrh	r3, [r4, #28]
  b0:	b29b      	uxth	r3, r3
  b2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  b6:	b29b      	uxth	r3, r3
  b8:	83a3      	strh	r3, [r4, #28]
  ba:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_SetIC3Prescaler:

00000000 <TIM_SetIC3Prescaler>:
TIM_SetIC3Prescaler():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SetIC3Prescaler+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SetIC3Prescaler+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SetIC3Prescaler+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d04      	cmp	r5, #4
  72:	bf14      	ite	ne
  74:	2300      	movne	r3, #0
  76:	2301      	moveq	r3, #1
  78:	2d00      	cmp	r5, #0
  7a:	bf08      	it	eq
  7c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  80:	b113      	cbz	r3, 88 <TIM_SetIC3Prescaler+0x88>
  82:	f04f 0001 	mov.w	r0, #1	; 0x1
  86:	e008      	b.n	9a <TIM_SetIC3Prescaler+0x9a>
  88:	2d0c      	cmp	r5, #12
  8a:	bf14      	ite	ne
  8c:	2300      	movne	r3, #0
  8e:	2301      	moveq	r3, #1
  90:	2d08      	cmp	r5, #8
  92:	bf14      	ite	ne
  94:	4618      	movne	r0, r3
  96:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  9a:	f7ff fffe 	bl	0 <assert_param>
  9e:	8ba3      	ldrh	r3, [r4, #28]
  a0:	f023 030c 	bic.w	r3, r3, #12	; 0xc
  a4:	ea4f 4303 	mov.w	r3, r3, lsl #16
  a8:	ea4f 4313 	mov.w	r3, r3, lsr #16
  ac:	83a3      	strh	r3, [r4, #28]
  ae:	8ba3      	ldrh	r3, [r4, #28]
  b0:	b29b      	uxth	r3, r3
  b2:	ea45 0303 	orr.w	r3, r5, r3
  b6:	83a3      	strh	r3, [r4, #28]
  b8:	bd70      	pop	{r4, r5, r6, pc}
  ba:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SetIC2Prescaler:

00000000 <TIM_SetIC2Prescaler>:
TIM_SetIC2Prescaler():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SetIC2Prescaler+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SetIC2Prescaler+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SetIC2Prescaler+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d04      	cmp	r5, #4
  72:	bf14      	ite	ne
  74:	2300      	movne	r3, #0
  76:	2301      	moveq	r3, #1
  78:	2d00      	cmp	r5, #0
  7a:	bf08      	it	eq
  7c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  80:	b113      	cbz	r3, 88 <TIM_SetIC2Prescaler+0x88>
  82:	f04f 0001 	mov.w	r0, #1	; 0x1
  86:	e008      	b.n	9a <TIM_SetIC2Prescaler+0x9a>
  88:	2d0c      	cmp	r5, #12
  8a:	bf14      	ite	ne
  8c:	2300      	movne	r3, #0
  8e:	2301      	moveq	r3, #1
  90:	2d08      	cmp	r5, #8
  92:	bf14      	ite	ne
  94:	4618      	movne	r0, r3
  96:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  9a:	f7ff fffe 	bl	0 <assert_param>
  9e:	8b23      	ldrh	r3, [r4, #24]
  a0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
  a4:	ea4f 4303 	mov.w	r3, r3, lsl #16
  a8:	ea4f 4313 	mov.w	r3, r3, lsr #16
  ac:	8323      	strh	r3, [r4, #24]
  ae:	8b23      	ldrh	r3, [r4, #24]
  b0:	b29b      	uxth	r3, r3
  b2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  b6:	b29b      	uxth	r3, r3
  b8:	8323      	strh	r3, [r4, #24]
  ba:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_SetIC1Prescaler:

00000000 <TIM_SetIC1Prescaler>:
TIM_SetIC1Prescaler():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SetIC1Prescaler+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SetIC1Prescaler+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SetIC1Prescaler+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d04      	cmp	r5, #4
  72:	bf14      	ite	ne
  74:	2300      	movne	r3, #0
  76:	2301      	moveq	r3, #1
  78:	2d00      	cmp	r5, #0
  7a:	bf08      	it	eq
  7c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  80:	b113      	cbz	r3, 88 <TIM_SetIC1Prescaler+0x88>
  82:	f04f 0001 	mov.w	r0, #1	; 0x1
  86:	e008      	b.n	9a <TIM_SetIC1Prescaler+0x9a>
  88:	2d0c      	cmp	r5, #12
  8a:	bf14      	ite	ne
  8c:	2300      	movne	r3, #0
  8e:	2301      	moveq	r3, #1
  90:	2d08      	cmp	r5, #8
  92:	bf14      	ite	ne
  94:	4618      	movne	r0, r3
  96:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  9a:	f7ff fffe 	bl	0 <assert_param>
  9e:	8b23      	ldrh	r3, [r4, #24]
  a0:	f023 030c 	bic.w	r3, r3, #12	; 0xc
  a4:	ea4f 4303 	mov.w	r3, r3, lsl #16
  a8:	ea4f 4313 	mov.w	r3, r3, lsr #16
  ac:	8323      	strh	r3, [r4, #24]
  ae:	8b23      	ldrh	r3, [r4, #24]
  b0:	b29b      	uxth	r3, r3
  b2:	ea45 0303 	orr.w	r3, r5, r3
  b6:	8323      	strh	r3, [r4, #24]
  b8:	bd70      	pop	{r4, r5, r6, pc}
  ba:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SetCompare4:

00000000 <TIM_SetCompare4>:
TIM_SetCompare4():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SetCompare4+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SetCompare4+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SetCompare4+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f8a4 5040 	strh.w	r5, [r4, #64]
  74:	bd70      	pop	{r4, r5, r6, pc}
  76:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SetCompare3:

00000000 <TIM_SetCompare3>:
TIM_SetCompare3():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SetCompare3+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SetCompare3+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SetCompare3+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	87a5      	strh	r5, [r4, #60]
  72:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_SetCompare2:

00000000 <TIM_SetCompare2>:
TIM_SetCompare2():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SetCompare2+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SetCompare2+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SetCompare2+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	8725      	strh	r5, [r4, #56]
  72:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_SetCompare1:

00000000 <TIM_SetCompare1>:
TIM_SetCompare1():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SetCompare1+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SetCompare1+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SetCompare1+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	86a5      	strh	r5, [r4, #52]
  72:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_SetAutoreload:

00000000 <TIM_SetAutoreload>:
TIM_SetAutoreload():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_SetAutoreload+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_SetAutoreload+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_SetAutoreload+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_SetAutoreload+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	85a5      	strh	r5, [r4, #44]
  96:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_SetCounter:

00000000 <TIM_SetCounter>:
TIM_SetCounter():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_SetCounter+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_SetCounter+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_SetCounter+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_SetCounter+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	84a5      	strh	r5, [r4, #36]
  96:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_SelectMasterSlaveMode:

00000000 <TIM_SelectMasterSlaveMode>:
TIM_SelectMasterSlaveMode():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SelectMasterSlaveMode+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SelectMasterSlaveMode+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SelectMasterSlaveMode+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d80      	cmp	r5, #128
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8923      	ldrh	r3, [r4, #8]
  86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	8123      	strh	r3, [r4, #8]
  94:	8923      	ldrh	r3, [r4, #8]
  96:	b29b      	uxth	r3, r3
  98:	ea45 0303 	orr.w	r3, r5, r3
  9c:	8123      	strh	r3, [r4, #8]
  9e:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_SelectSlaveMode:

00000000 <TIM_SelectSlaveMode>:
TIM_SelectSlaveMode():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SelectSlaveMode+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SelectSlaveMode+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SelectSlaveMode+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1a5 0004 	sub.w	r0, r5, #4	; 0x4
  74:	b280      	uxth	r0, r0
  76:	2803      	cmp	r0, #3
  78:	bf8c      	ite	hi
  7a:	2000      	movhi	r0, #0
  7c:	2001      	movls	r0, #1
  7e:	f7ff fffe 	bl	0 <assert_param>
  82:	8923      	ldrh	r3, [r4, #8]
  84:	f023 0307 	bic.w	r3, r3, #7	; 0x7
  88:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8c:	ea4f 4313 	mov.w	r3, r3, lsr #16
  90:	8123      	strh	r3, [r4, #8]
  92:	8923      	ldrh	r3, [r4, #8]
  94:	b29b      	uxth	r3, r3
  96:	ea45 0303 	orr.w	r3, r5, r3
  9a:	8123      	strh	r3, [r4, #8]
  9c:	bd70      	pop	{r4, r5, r6, pc}
  9e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SelectOutputTrigger:

00000000 <TIM_SelectOutputTrigger>:
TIM_SelectOutputTrigger():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_SelectOutputTrigger+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_SelectOutputTrigger+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_SelectOutputTrigger+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_SelectOutputTrigger+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	2d10      	cmp	r5, #16
  96:	bf14      	ite	ne
  98:	2300      	movne	r3, #0
  9a:	2301      	moveq	r3, #1
  9c:	2d00      	cmp	r5, #0
  9e:	bf08      	it	eq
  a0:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  a4:	b9db      	cbnz	r3, de <TIM_SelectOutputTrigger+0xde>
  a6:	2d30      	cmp	r5, #48
  a8:	bf14      	ite	ne
  aa:	2300      	movne	r3, #0
  ac:	2301      	moveq	r3, #1
  ae:	2d20      	cmp	r5, #32
  b0:	bf08      	it	eq
  b2:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  b6:	b993      	cbnz	r3, de <TIM_SelectOutputTrigger+0xde>
  b8:	2d50      	cmp	r5, #80
  ba:	bf14      	ite	ne
  bc:	2300      	movne	r3, #0
  be:	2301      	moveq	r3, #1
  c0:	2d40      	cmp	r5, #64
  c2:	bf08      	it	eq
  c4:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  c8:	b94b      	cbnz	r3, de <TIM_SelectOutputTrigger+0xde>
  ca:	2d70      	cmp	r5, #112
  cc:	bf14      	ite	ne
  ce:	2300      	movne	r3, #0
  d0:	2301      	moveq	r3, #1
  d2:	2d60      	cmp	r5, #96
  d4:	bf14      	ite	ne
  d6:	4618      	movne	r0, r3
  d8:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  dc:	e001      	b.n	e2 <TIM_SelectOutputTrigger+0xe2>
  de:	f04f 0001 	mov.w	r0, #1	; 0x1
  e2:	f7ff fffe 	bl	0 <assert_param>
  e6:	88a3      	ldrh	r3, [r4, #4]
  e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  ec:	ea4f 4303 	mov.w	r3, r3, lsl #16
  f0:	ea4f 4313 	mov.w	r3, r3, lsr #16
  f4:	80a3      	strh	r3, [r4, #4]
  f6:	88a3      	ldrh	r3, [r4, #4]
  f8:	b29b      	uxth	r3, r3
  fa:	ea45 0303 	orr.w	r3, r5, r3
  fe:	80a3      	strh	r3, [r4, #4]
 100:	bd70      	pop	{r4, r5, r6, pc}
 102:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SelectOnePulseMode:

00000000 <TIM_SelectOnePulseMode>:
TIM_SelectOnePulseMode():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_SelectOnePulseMode+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_SelectOnePulseMode+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_SelectOnePulseMode+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_SelectOnePulseMode+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  98:	bf38      	it	cc
  9a:	2000      	movcc	r0, #0
  9c:	2d08      	cmp	r5, #8
  9e:	bf08      	it	eq
  a0:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  a4:	f7ff fffe 	bl	0 <assert_param>
  a8:	8823      	ldrh	r3, [r4, #0]
  aa:	f023 0308 	bic.w	r3, r3, #8	; 0x8
  ae:	ea4f 5383 	mov.w	r3, r3, lsl #22
  b2:	ea4f 5393 	mov.w	r3, r3, lsr #22
  b6:	8023      	strh	r3, [r4, #0]
  b8:	8823      	ldrh	r3, [r4, #0]
  ba:	b29b      	uxth	r3, r3
  bc:	ea45 0303 	orr.w	r3, r5, r3
  c0:	8023      	strh	r3, [r4, #0]
  c2:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_SelectHallSensor:

00000000 <TIM_SelectHallSensor>:
TIM_SelectHallSensor():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SelectHallSensor+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SelectHallSensor+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SelectHallSensor+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d01      	cmp	r5, #1
  72:	bf8c      	ite	hi
  74:	2000      	movhi	r0, #0
  76:	2001      	movls	r0, #1
  78:	f7ff fffe 	bl	0 <assert_param>
  7c:	b12d      	cbz	r5, 8a <assert_param+0x8a>
  7e:	88a3      	ldrh	r3, [r4, #4]
  80:	b29b      	uxth	r3, r3
  82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  86:	80a3      	strh	r3, [r4, #4]
  88:	e007      	b.n	9a <assert_param+0x9a>
  8a:	88a3      	ldrh	r3, [r4, #4]
  8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  90:	ea4f 4303 	mov.w	r3, r3, lsl #16
  94:	ea4f 4313 	mov.w	r3, r3, lsr #16
  98:	80a3      	strh	r3, [r4, #4]
  9a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_UpdateRequestConfig:

00000000 <TIM_UpdateRequestConfig>:
TIM_UpdateRequestConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_UpdateRequestConfig+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_UpdateRequestConfig+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_UpdateRequestConfig+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_UpdateRequestConfig+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	2d01      	cmp	r5, #1
  96:	bf8c      	ite	hi
  98:	2000      	movhi	r0, #0
  9a:	2001      	movls	r0, #1
  9c:	f7ff fffe 	bl	0 <assert_param>
  a0:	b12d      	cbz	r5, ae <assert_param+0xae>
  a2:	8823      	ldrh	r3, [r4, #0]
  a4:	b29b      	uxth	r3, r3
  a6:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  aa:	8023      	strh	r3, [r4, #0]
  ac:	e007      	b.n	be <assert_param+0xbe>
  ae:	8823      	ldrh	r3, [r4, #0]
  b0:	f023 0304 	bic.w	r3, r3, #4	; 0x4
  b4:	ea4f 5383 	mov.w	r3, r3, lsl #22
  b8:	ea4f 5393 	mov.w	r3, r3, lsr #22
  bc:	8023      	strh	r3, [r4, #0]
  be:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_UpdateDisableConfig:

00000000 <TIM_UpdateDisableConfig>:
TIM_UpdateDisableConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_UpdateDisableConfig+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_UpdateDisableConfig+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_UpdateDisableConfig+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_UpdateDisableConfig+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	2d01      	cmp	r5, #1
  96:	bf8c      	ite	hi
  98:	2000      	movhi	r0, #0
  9a:	2001      	movls	r0, #1
  9c:	f7ff fffe 	bl	0 <assert_param>
  a0:	b12d      	cbz	r5, ae <assert_param+0xae>
  a2:	8823      	ldrh	r3, [r4, #0]
  a4:	b29b      	uxth	r3, r3
  a6:	f043 0302 	orr.w	r3, r3, #2	; 0x2
  aa:	8023      	strh	r3, [r4, #0]
  ac:	e007      	b.n	be <assert_param+0xbe>
  ae:	8823      	ldrh	r3, [r4, #0]
  b0:	f023 0302 	bic.w	r3, r3, #2	; 0x2
  b4:	ea4f 5383 	mov.w	r3, r3, lsl #22
  b8:	ea4f 5393 	mov.w	r3, r3, lsr #22
  bc:	8023      	strh	r3, [r4, #0]
  be:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_SelectOCxM:

00000000 <TIM_SelectOCxM>:
TIM_SelectOCxM():
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	460d      	mov	r5, r1
   8:	4616      	mov	r6, r2
   a:	f642 4200 	movw	r2, #11264	; 0x2c00
   e:	f2c4 0201 	movt	r2, #16385	; 0x4001
  12:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  16:	bf14      	ite	ne
  18:	2300      	movne	r3, #0
  1a:	2301      	moveq	r3, #1
  1c:	4290      	cmp	r0, r2
  1e:	bf08      	it	eq
  20:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  24:	bb13      	cbnz	r3, 6c <TIM_SelectOCxM+0x6c>
  26:	f240 4200 	movw	r2, #1024	; 0x400
  2a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2e:	f640 0300 	movw	r3, #2048	; 0x800
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2300      	movne	r3, #0
  3c:	2301      	moveq	r3, #1
  3e:	4290      	cmp	r0, r2
  40:	bf08      	it	eq
  42:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  46:	b98b      	cbnz	r3, 6c <TIM_SelectOCxM+0x6c>
  48:	f640 4200 	movw	r2, #3072	; 0xc00
  4c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  50:	f243 4300 	movw	r3, #13312	; 0x3400
  54:	f2c4 0301 	movt	r3, #16385	; 0x4001
  58:	4298      	cmp	r0, r3
  5a:	bf14      	ite	ne
  5c:	2300      	movne	r3, #0
  5e:	2301      	moveq	r3, #1
  60:	4290      	cmp	r0, r2
  62:	bf14      	ite	ne
  64:	4618      	movne	r0, r3
  66:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  6a:	e001      	b.n	70 <TIM_SelectOCxM+0x70>
  6c:	f04f 0001 	mov.w	r0, #1	; 0x1
  70:	f7ff fffe 	bl	0 <assert_param>
  74:	f1d5 0701 	rsbs	r7, r5, #1	; 0x1
  78:	bf38      	it	cc
  7a:	2700      	movcc	r7, #0
  7c:	2d04      	cmp	r5, #4
  7e:	bf14      	ite	ne
  80:	463b      	movne	r3, r7
  82:	f047 0301 	orreq.w	r3, r7, #1	; 0x1
  86:	b113      	cbz	r3, 8e <TIM_SelectOCxM+0x8e>
  88:	f04f 0001 	mov.w	r0, #1	; 0x1
  8c:	e008      	b.n	a0 <TIM_SelectOCxM+0xa0>
  8e:	2d0c      	cmp	r5, #12
  90:	bf14      	ite	ne
  92:	2300      	movne	r3, #0
  94:	2301      	moveq	r3, #1
  96:	2d08      	cmp	r5, #8
  98:	bf14      	ite	ne
  9a:	4618      	movne	r0, r3
  9c:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  a0:	f7ff fffe 	bl	0 <assert_param>
  a4:	2e10      	cmp	r6, #16
  a6:	bf14      	ite	ne
  a8:	2300      	movne	r3, #0
  aa:	2301      	moveq	r3, #1
  ac:	2e00      	cmp	r6, #0
  ae:	bf08      	it	eq
  b0:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  b4:	b9db      	cbnz	r3, ee <TIM_SelectOCxM+0xee>
  b6:	2e30      	cmp	r6, #48
  b8:	bf14      	ite	ne
  ba:	2300      	movne	r3, #0
  bc:	2301      	moveq	r3, #1
  be:	2e20      	cmp	r6, #32
  c0:	bf08      	it	eq
  c2:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  c6:	b993      	cbnz	r3, ee <TIM_SelectOCxM+0xee>
  c8:	2e70      	cmp	r6, #112
  ca:	bf14      	ite	ne
  cc:	2300      	movne	r3, #0
  ce:	2301      	moveq	r3, #1
  d0:	2e60      	cmp	r6, #96
  d2:	bf08      	it	eq
  d4:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  d8:	b94b      	cbnz	r3, ee <TIM_SelectOCxM+0xee>
  da:	2e40      	cmp	r6, #64
  dc:	bf14      	ite	ne
  de:	2300      	movne	r3, #0
  e0:	2301      	moveq	r3, #1
  e2:	2e50      	cmp	r6, #80
  e4:	bf14      	ite	ne
  e6:	4618      	movne	r0, r3
  e8:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  ec:	e001      	b.n	f2 <TIM_SelectOCxM+0xf2>
  ee:	f04f 0001 	mov.w	r0, #1	; 0x1
  f2:	f7ff fffe 	bl	0 <assert_param>
  f6:	f104 0118 	add.w	r1, r4, #24	; 0x18
  fa:	8c23      	ldrh	r3, [r4, #32]
  fc:	b29b      	uxth	r3, r3
  fe:	f04f 0201 	mov.w	r2, #1	; 0x1
 102:	fa02 f205 	lsl.w	r2, r2, r5
 106:	ea6f 0202 	mvn.w	r2, r2
 10a:	ea03 0302 	and.w	r3, r3, r2
 10e:	8423      	strh	r3, [r4, #32]
 110:	2d08      	cmp	r5, #8
 112:	bf14      	ite	ne
 114:	463b      	movne	r3, r7
 116:	f047 0301 	orreq.w	r3, r7, #1	; 0x1
 11a:	b173      	cbz	r3, 13a <assert_param+0x13a>
 11c:	eb01 0255 	add.w	r2, r1, r5, lsr #1
 120:	6811      	ldr	r1, [r2, #0]
 122:	f64f 738f 	movw	r3, #65423	; 0xff8f
 126:	f2c0 0300 	movt	r3, #0	; 0x0
 12a:	ea01 0303 	and.w	r3, r1, r3
 12e:	6013      	str	r3, [r2, #0]
 130:	6813      	ldr	r3, [r2, #0]
 132:	ea43 0306 	orr.w	r3, r3, r6
 136:	6013      	str	r3, [r2, #0]
 138:	e013      	b.n	162 <assert_param+0x162>
 13a:	f1a5 0204 	sub.w	r2, r5, #4	; 0x4
 13e:	b292      	uxth	r2, r2
 140:	eb01 0252 	add.w	r2, r1, r2, lsr #1
 144:	6811      	ldr	r1, [r2, #0]
 146:	f648 73ff 	movw	r3, #36863	; 0x8fff
 14a:	f2c0 0300 	movt	r3, #0	; 0x0
 14e:	ea01 0303 	and.w	r3, r1, r3
 152:	6013      	str	r3, [r2, #0]
 154:	6811      	ldr	r1, [r2, #0]
 156:	ea4f 2306 	mov.w	r3, r6, lsl #8
 15a:	b29b      	uxth	r3, r3
 15c:	ea41 0103 	orr.w	r1, r1, r3
 160:	6011      	str	r1, [r2, #0]
 162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 166:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_CCxNCmd:

00000000 <TIM_CCxNCmd>:
TIM_CCxNCmd():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	4616      	mov	r6, r2
   8:	f642 4300 	movw	r3, #11264	; 0x2c00
   c:	f2c4 0301 	movt	r3, #16385	; 0x4001
  10:	f243 4000 	movw	r0, #13312	; 0x3400
  14:	f2c4 0001 	movt	r0, #16385	; 0x4001
  18:	4284      	cmp	r4, r0
  1a:	bf14      	ite	ne
  1c:	2000      	movne	r0, #0
  1e:	2001      	moveq	r0, #1
  20:	429c      	cmp	r4, r3
  22:	bf08      	it	eq
  24:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  28:	f7ff fffe 	bl	0 <assert_param>
  2c:	2d04      	cmp	r5, #4
  2e:	bf14      	ite	ne
  30:	2300      	movne	r3, #0
  32:	2301      	moveq	r3, #1
  34:	2d00      	cmp	r5, #0
  36:	bf08      	it	eq
  38:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  3c:	b113      	cbz	r3, 44 <TIM_CCxNCmd+0x44>
  3e:	f04f 0001 	mov.w	r0, #1	; 0x1
  42:	e003      	b.n	4c <TIM_CCxNCmd+0x4c>
  44:	2d08      	cmp	r5, #8
  46:	bf14      	ite	ne
  48:	2000      	movne	r0, #0
  4a:	2001      	moveq	r0, #1
  4c:	f7ff fffe 	bl	0 <assert_param>
  50:	f1d6 0001 	rsbs	r0, r6, #1	; 0x1
  54:	bf38      	it	cc
  56:	2000      	movcc	r0, #0
  58:	2e04      	cmp	r6, #4
  5a:	bf08      	it	eq
  5c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  60:	f7ff fffe 	bl	0 <assert_param>
  64:	8c22      	ldrh	r2, [r4, #32]
  66:	b292      	uxth	r2, r2
  68:	f04f 0304 	mov.w	r3, #4	; 0x4
  6c:	fa03 f305 	lsl.w	r3, r3, r5
  70:	ea6f 0303 	mvn.w	r3, r3
  74:	ea02 0203 	and.w	r2, r2, r3
  78:	8422      	strh	r2, [r4, #32]
  7a:	8c22      	ldrh	r2, [r4, #32]
  7c:	fa06 f305 	lsl.w	r3, r6, r5
  80:	ea43 0302 	orr.w	r3, r3, r2
  84:	b29b      	uxth	r3, r3
  86:	8423      	strh	r3, [r4, #32]
  88:	bd70      	pop	{r4, r5, r6, pc}
  8a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_CCxCmd:

00000000 <TIM_CCxCmd>:
TIM_CCxCmd():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	4616      	mov	r6, r2
   8:	f642 4200 	movw	r2, #11264	; 0x2c00
   c:	f2c4 0201 	movt	r2, #16385	; 0x4001
  10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  14:	bf14      	ite	ne
  16:	2300      	movne	r3, #0
  18:	2301      	moveq	r3, #1
  1a:	4290      	cmp	r0, r2
  1c:	bf08      	it	eq
  1e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  22:	bb13      	cbnz	r3, 6a <TIM_CCxCmd+0x6a>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	b98b      	cbnz	r3, 6a <TIM_CCxCmd+0x6a>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f243 4300 	movw	r3, #13312	; 0x3400
  52:	f2c4 0301 	movt	r3, #16385	; 0x4001
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf14      	ite	ne
  62:	4618      	movne	r0, r3
  64:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  68:	e001      	b.n	6e <TIM_CCxCmd+0x6e>
  6a:	f04f 0001 	mov.w	r0, #1	; 0x1
  6e:	f7ff fffe 	bl	0 <assert_param>
  72:	2d04      	cmp	r5, #4
  74:	bf14      	ite	ne
  76:	2300      	movne	r3, #0
  78:	2301      	moveq	r3, #1
  7a:	2d00      	cmp	r5, #0
  7c:	bf08      	it	eq
  7e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  82:	b113      	cbz	r3, 8a <TIM_CCxCmd+0x8a>
  84:	f04f 0001 	mov.w	r0, #1	; 0x1
  88:	e008      	b.n	9c <TIM_CCxCmd+0x9c>
  8a:	2d0c      	cmp	r5, #12
  8c:	bf14      	ite	ne
  8e:	2300      	movne	r3, #0
  90:	2301      	moveq	r3, #1
  92:	2d08      	cmp	r5, #8
  94:	bf14      	ite	ne
  96:	4618      	movne	r0, r3
  98:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  9c:	f7ff fffe 	bl	0 <assert_param>
  a0:	2e01      	cmp	r6, #1
  a2:	bf8c      	ite	hi
  a4:	2000      	movhi	r0, #0
  a6:	2001      	movls	r0, #1
  a8:	f7ff fffe 	bl	0 <assert_param>
  ac:	8c22      	ldrh	r2, [r4, #32]
  ae:	b292      	uxth	r2, r2
  b0:	f04f 0301 	mov.w	r3, #1	; 0x1
  b4:	fa03 f305 	lsl.w	r3, r3, r5
  b8:	ea6f 0303 	mvn.w	r3, r3
  bc:	ea02 0203 	and.w	r2, r2, r3
  c0:	8422      	strh	r2, [r4, #32]
  c2:	8c22      	ldrh	r2, [r4, #32]
  c4:	fa06 f305 	lsl.w	r3, r6, r5
  c8:	ea43 0302 	orr.w	r3, r3, r2
  cc:	b29b      	uxth	r3, r3
  ce:	8423      	strh	r3, [r4, #32]
  d0:	bd70      	pop	{r4, r5, r6, pc}
  d2:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_OC4PolarityConfig:

00000000 <TIM_OC4PolarityConfig>:
TIM_OC4PolarityConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC4PolarityConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC4PolarityConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC4PolarityConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d02      	cmp	r5, #2
  72:	bf14      	ite	ne
  74:	2000      	movne	r0, #0
  76:	2001      	moveq	r0, #1
  78:	2d00      	cmp	r5, #0
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8c23      	ldrh	r3, [r4, #32]
  86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  96:	b29b      	uxth	r3, r3
  98:	8423      	strh	r3, [r4, #32]
  9a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_OC3NPolarityConfig:

00000000 <TIM_OC3NPolarityConfig>:
TIM_OC3NPolarityConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4300 	movw	r3, #11264	; 0x2c00
   a:	f2c4 0301 	movt	r3, #16385	; 0x4001
   e:	f243 4000 	movw	r0, #13312	; 0x3400
  12:	f2c4 0001 	movt	r0, #16385	; 0x4001
  16:	4284      	cmp	r4, r0
  18:	bf14      	ite	ne
  1a:	2000      	movne	r0, #0
  1c:	2001      	moveq	r0, #1
  1e:	429c      	cmp	r4, r3
  20:	bf08      	it	eq
  22:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  26:	f7ff fffe 	bl	0 <assert_param>
  2a:	2d08      	cmp	r5, #8
  2c:	bf14      	ite	ne
  2e:	2000      	movne	r0, #0
  30:	2001      	moveq	r0, #1
  32:	2d00      	cmp	r5, #0
  34:	bf08      	it	eq
  36:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  3a:	f7ff fffe 	bl	0 <assert_param>
  3e:	8c23      	ldrh	r3, [r4, #32]
  40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  44:	ea4f 4303 	mov.w	r3, r3, lsl #16
  48:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  50:	b29b      	uxth	r3, r3
  52:	8423      	strh	r3, [r4, #32]
  54:	bd70      	pop	{r4, r5, r6, pc}
  56:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_OC3PolarityConfig:

00000000 <TIM_OC3PolarityConfig>:
TIM_OC3PolarityConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC3PolarityConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC3PolarityConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC3PolarityConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d02      	cmp	r5, #2
  72:	bf14      	ite	ne
  74:	2000      	movne	r0, #0
  76:	2001      	moveq	r0, #1
  78:	2d00      	cmp	r5, #0
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8c23      	ldrh	r3, [r4, #32]
  86:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  96:	b29b      	uxth	r3, r3
  98:	8423      	strh	r3, [r4, #32]
  9a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_OC2NPolarityConfig:

00000000 <TIM_OC2NPolarityConfig>:
TIM_OC2NPolarityConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4300 	movw	r3, #11264	; 0x2c00
   a:	f2c4 0301 	movt	r3, #16385	; 0x4001
   e:	f243 4000 	movw	r0, #13312	; 0x3400
  12:	f2c4 0001 	movt	r0, #16385	; 0x4001
  16:	4284      	cmp	r4, r0
  18:	bf14      	ite	ne
  1a:	2000      	movne	r0, #0
  1c:	2001      	moveq	r0, #1
  1e:	429c      	cmp	r4, r3
  20:	bf08      	it	eq
  22:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  26:	f7ff fffe 	bl	0 <assert_param>
  2a:	2d08      	cmp	r5, #8
  2c:	bf14      	ite	ne
  2e:	2000      	movne	r0, #0
  30:	2001      	moveq	r0, #1
  32:	2d00      	cmp	r5, #0
  34:	bf08      	it	eq
  36:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  3a:	f7ff fffe 	bl	0 <assert_param>
  3e:	8c23      	ldrh	r3, [r4, #32]
  40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  44:	ea4f 4303 	mov.w	r3, r3, lsl #16
  48:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  50:	b29b      	uxth	r3, r3
  52:	8423      	strh	r3, [r4, #32]
  54:	bd70      	pop	{r4, r5, r6, pc}
  56:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_OC2PolarityConfig:

00000000 <TIM_OC2PolarityConfig>:
TIM_OC2PolarityConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC2PolarityConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC2PolarityConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC2PolarityConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d02      	cmp	r5, #2
  72:	bf14      	ite	ne
  74:	2000      	movne	r0, #0
  76:	2001      	moveq	r0, #1
  78:	2d00      	cmp	r5, #0
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8c23      	ldrh	r3, [r4, #32]
  86:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  96:	b29b      	uxth	r3, r3
  98:	8423      	strh	r3, [r4, #32]
  9a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_OC1NPolarityConfig:

00000000 <TIM_OC1NPolarityConfig>:
TIM_OC1NPolarityConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f642 4300 	movw	r3, #11264	; 0x2c00
   a:	f2c4 0301 	movt	r3, #16385	; 0x4001
   e:	f243 4000 	movw	r0, #13312	; 0x3400
  12:	f2c4 0001 	movt	r0, #16385	; 0x4001
  16:	4285      	cmp	r5, r0
  18:	bf14      	ite	ne
  1a:	2000      	movne	r0, #0
  1c:	2001      	moveq	r0, #1
  1e:	429d      	cmp	r5, r3
  20:	bf08      	it	eq
  22:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  26:	f7ff fffe 	bl	0 <assert_param>
  2a:	2c08      	cmp	r4, #8
  2c:	bf14      	ite	ne
  2e:	2000      	movne	r0, #0
  30:	2001      	moveq	r0, #1
  32:	2c00      	cmp	r4, #0
  34:	bf08      	it	eq
  36:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  3a:	f7ff fffe 	bl	0 <assert_param>
  3e:	8c2b      	ldrh	r3, [r5, #32]
  40:	f023 0308 	bic.w	r3, r3, #8	; 0x8
  44:	ea4f 4303 	mov.w	r3, r3, lsl #16
  48:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4c:	ea44 0403 	orr.w	r4, r4, r3
  50:	842c      	strh	r4, [r5, #32]
  52:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_OC1PolarityConfig:

00000000 <TIM_OC1PolarityConfig>:
TIM_OC1PolarityConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC1PolarityConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC1PolarityConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC1PolarityConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d02      	cmp	r5, #2
  72:	bf14      	ite	ne
  74:	2000      	movne	r0, #0
  76:	2001      	moveq	r0, #1
  78:	2d00      	cmp	r5, #0
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8c23      	ldrh	r3, [r4, #32]
  86:	f023 0302 	bic.w	r3, r3, #2	; 0x2
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea45 0303 	orr.w	r3, r5, r3
  96:	8423      	strh	r3, [r4, #32]
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_ClearOC4Ref:

00000000 <TIM_ClearOC4Ref>:
TIM_ClearOC4Ref():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_ClearOC4Ref+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_ClearOC4Ref+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_ClearOC4Ref+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d80      	cmp	r5, #128
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8ba3      	ldrh	r3, [r4, #28]
  86:	ea4f 4343 	mov.w	r3, r3, lsl #17
  8a:	ea4f 4353 	mov.w	r3, r3, lsr #17
  8e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  92:	b29b      	uxth	r3, r3
  94:	83a3      	strh	r3, [r4, #28]
  96:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_ClearOC3Ref:

00000000 <TIM_ClearOC3Ref>:
TIM_ClearOC3Ref():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_ClearOC3Ref+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_ClearOC3Ref+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_ClearOC3Ref+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d80      	cmp	r5, #128
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8ba3      	ldrh	r3, [r4, #28]
  86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea45 0303 	orr.w	r3, r5, r3
  96:	83a3      	strh	r3, [r4, #28]
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_ClearOC2Ref:

00000000 <TIM_ClearOC2Ref>:
TIM_ClearOC2Ref():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_ClearOC2Ref+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_ClearOC2Ref+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_ClearOC2Ref+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d80      	cmp	r5, #128
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8b23      	ldrh	r3, [r4, #24]
  86:	ea4f 4343 	mov.w	r3, r3, lsl #17
  8a:	ea4f 4353 	mov.w	r3, r3, lsr #17
  8e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  92:	b29b      	uxth	r3, r3
  94:	8323      	strh	r3, [r4, #24]
  96:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_ClearOC1Ref:

00000000 <TIM_ClearOC1Ref>:
TIM_ClearOC1Ref():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_ClearOC1Ref+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_ClearOC1Ref+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_ClearOC1Ref+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d80      	cmp	r5, #128
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8b23      	ldrh	r3, [r4, #24]
  86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea45 0303 	orr.w	r3, r5, r3
  96:	8323      	strh	r3, [r4, #24]
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_OC4FastConfig:

00000000 <TIM_OC4FastConfig>:
TIM_OC4FastConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC4FastConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC4FastConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC4FastConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d04      	cmp	r5, #4
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8ba3      	ldrh	r3, [r4, #28]
  86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  96:	b29b      	uxth	r3, r3
  98:	83a3      	strh	r3, [r4, #28]
  9a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_OC3FastConfig:

00000000 <TIM_OC3FastConfig>:
TIM_OC3FastConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC3FastConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC3FastConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC3FastConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d04      	cmp	r5, #4
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8ba3      	ldrh	r3, [r4, #28]
  86:	f023 0304 	bic.w	r3, r3, #4	; 0x4
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea45 0303 	orr.w	r3, r5, r3
  96:	83a3      	strh	r3, [r4, #28]
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_OC2FastConfig:

00000000 <TIM_OC2FastConfig>:
TIM_OC2FastConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC2FastConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC2FastConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC2FastConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d04      	cmp	r5, #4
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8b23      	ldrh	r3, [r4, #24]
  86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  96:	b29b      	uxth	r3, r3
  98:	8323      	strh	r3, [r4, #24]
  9a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_OC1FastConfig:

00000000 <TIM_OC1FastConfig>:
TIM_OC1FastConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC1FastConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC1FastConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC1FastConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d04      	cmp	r5, #4
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8b23      	ldrh	r3, [r4, #24]
  86:	f023 0304 	bic.w	r3, r3, #4	; 0x4
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea45 0303 	orr.w	r3, r5, r3
  96:	8323      	strh	r3, [r4, #24]
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_OC4PreloadConfig:

00000000 <TIM_OC4PreloadConfig>:
TIM_OC4PreloadConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC4PreloadConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC4PreloadConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC4PreloadConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d08      	cmp	r5, #8
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8ba3      	ldrh	r3, [r4, #28]
  86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  96:	b29b      	uxth	r3, r3
  98:	83a3      	strh	r3, [r4, #28]
  9a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_OC3PreloadConfig:

00000000 <TIM_OC3PreloadConfig>:
TIM_OC3PreloadConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC3PreloadConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC3PreloadConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC3PreloadConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d08      	cmp	r5, #8
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8ba3      	ldrh	r3, [r4, #28]
  86:	f023 0308 	bic.w	r3, r3, #8	; 0x8
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea45 0303 	orr.w	r3, r5, r3
  96:	83a3      	strh	r3, [r4, #28]
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_OC2PreloadConfig:

00000000 <TIM_OC2PreloadConfig>:
TIM_OC2PreloadConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC2PreloadConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC2PreloadConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC2PreloadConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d08      	cmp	r5, #8
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8b23      	ldrh	r3, [r4, #24]
  86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  96:	b29b      	uxth	r3, r3
  98:	8323      	strh	r3, [r4, #24]
  9a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_OC1PreloadConfig:

00000000 <TIM_OC1PreloadConfig>:
TIM_OC1PreloadConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_OC1PreloadConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_OC1PreloadConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_OC1PreloadConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	f1d5 0001 	rsbs	r0, r5, #1	; 0x1
  74:	bf38      	it	cc
  76:	2000      	movcc	r0, #0
  78:	2d08      	cmp	r5, #8
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8b23      	ldrh	r3, [r4, #24]
  86:	f023 0308 	bic.w	r3, r3, #8	; 0x8
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea45 0303 	orr.w	r3, r5, r3
  96:	8323      	strh	r3, [r4, #24]
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_CCPreloadControl:

00000000 <TIM_CCPreloadControl>:
TIM_CCPreloadControl():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f642 4300 	movw	r3, #11264	; 0x2c00
   a:	f2c4 0301 	movt	r3, #16385	; 0x4001
   e:	f243 4000 	movw	r0, #13312	; 0x3400
  12:	f2c4 0001 	movt	r0, #16385	; 0x4001
  16:	4285      	cmp	r5, r0
  18:	bf14      	ite	ne
  1a:	2000      	movne	r0, #0
  1c:	2001      	moveq	r0, #1
  1e:	429d      	cmp	r5, r3
  20:	bf08      	it	eq
  22:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  26:	f7ff fffe 	bl	0 <assert_param>
  2a:	2c01      	cmp	r4, #1
  2c:	bf8c      	ite	hi
  2e:	2000      	movhi	r0, #0
  30:	2001      	movls	r0, #1
  32:	f7ff fffe 	bl	0 <assert_param>
  36:	b12c      	cbz	r4, 44 <assert_param+0x44>
  38:	88ab      	ldrh	r3, [r5, #4]
  3a:	b29b      	uxth	r3, r3
  3c:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  40:	80ab      	strh	r3, [r5, #4]
  42:	e007      	b.n	54 <assert_param+0x54>
  44:	88ab      	ldrh	r3, [r5, #4]
  46:	f023 0301 	bic.w	r3, r3, #1	; 0x1
  4a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  4e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  52:	80ab      	strh	r3, [r5, #4]
  54:	bd70      	pop	{r4, r5, r6, pc}
  56:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SelectCCDMA:

00000000 <TIM_SelectCCDMA>:
TIM_SelectCCDMA():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SelectCCDMA+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SelectCCDMA+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SelectCCDMA+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d01      	cmp	r5, #1
  72:	bf8c      	ite	hi
  74:	2000      	movhi	r0, #0
  76:	2001      	movls	r0, #1
  78:	f7ff fffe 	bl	0 <assert_param>
  7c:	b12d      	cbz	r5, 8a <assert_param+0x8a>
  7e:	88a3      	ldrh	r3, [r4, #4]
  80:	b29b      	uxth	r3, r3
  82:	f043 0308 	orr.w	r3, r3, #8	; 0x8
  86:	80a3      	strh	r3, [r4, #4]
  88:	e007      	b.n	9a <assert_param+0x9a>
  8a:	88a3      	ldrh	r3, [r4, #4]
  8c:	f023 0308 	bic.w	r3, r3, #8	; 0x8
  90:	ea4f 4303 	mov.w	r3, r3, lsl #16
  94:	ea4f 4313 	mov.w	r3, r3, lsr #16
  98:	80a3      	strh	r3, [r4, #4]
  9a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_SelectCOM:

00000000 <TIM_SelectCOM>:
TIM_SelectCOM():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f642 4300 	movw	r3, #11264	; 0x2c00
   a:	f2c4 0301 	movt	r3, #16385	; 0x4001
   e:	f243 4000 	movw	r0, #13312	; 0x3400
  12:	f2c4 0001 	movt	r0, #16385	; 0x4001
  16:	4285      	cmp	r5, r0
  18:	bf14      	ite	ne
  1a:	2000      	movne	r0, #0
  1c:	2001      	moveq	r0, #1
  1e:	429d      	cmp	r5, r3
  20:	bf08      	it	eq
  22:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  26:	f7ff fffe 	bl	0 <assert_param>
  2a:	2c01      	cmp	r4, #1
  2c:	bf8c      	ite	hi
  2e:	2000      	movhi	r0, #0
  30:	2001      	movls	r0, #1
  32:	f7ff fffe 	bl	0 <assert_param>
  36:	b12c      	cbz	r4, 44 <assert_param+0x44>
  38:	88ab      	ldrh	r3, [r5, #4]
  3a:	b29b      	uxth	r3, r3
  3c:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  40:	80ab      	strh	r3, [r5, #4]
  42:	e007      	b.n	54 <assert_param+0x54>
  44:	88ab      	ldrh	r3, [r5, #4]
  46:	f023 0304 	bic.w	r3, r3, #4	; 0x4
  4a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  4e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  52:	80ab      	strh	r3, [r5, #4]
  54:	bd70      	pop	{r4, r5, r6, pc}
  56:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_ARRPreloadConfig:

00000000 <TIM_ARRPreloadConfig>:
TIM_ARRPreloadConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_ARRPreloadConfig+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_ARRPreloadConfig+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_ARRPreloadConfig+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_ARRPreloadConfig+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	2d01      	cmp	r5, #1
  96:	bf8c      	ite	hi
  98:	2000      	movhi	r0, #0
  9a:	2001      	movls	r0, #1
  9c:	f7ff fffe 	bl	0 <assert_param>
  a0:	b12d      	cbz	r5, ae <assert_param+0xae>
  a2:	8823      	ldrh	r3, [r4, #0]
  a4:	b29b      	uxth	r3, r3
  a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  aa:	8023      	strh	r3, [r4, #0]
  ac:	e007      	b.n	be <assert_param+0xbe>
  ae:	8823      	ldrh	r3, [r4, #0]
  b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  b4:	ea4f 5383 	mov.w	r3, r3, lsl #22
  b8:	ea4f 5393 	mov.w	r3, r3, lsr #22
  bc:	8023      	strh	r3, [r4, #0]
  be:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_ForcedOC4Config:

00000000 <TIM_ForcedOC4Config>:
TIM_ForcedOC4Config():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_ForcedOC4Config+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_ForcedOC4Config+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_ForcedOC4Config+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d40      	cmp	r5, #64
  72:	bf14      	ite	ne
  74:	2000      	movne	r0, #0
  76:	2001      	moveq	r0, #1
  78:	2d50      	cmp	r5, #80
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8ba3      	ldrh	r3, [r4, #28]
  86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  96:	b29b      	uxth	r3, r3
  98:	83a3      	strh	r3, [r4, #28]
  9a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_ForcedOC3Config:

00000000 <TIM_ForcedOC3Config>:
TIM_ForcedOC3Config():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_ForcedOC3Config+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_ForcedOC3Config+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_ForcedOC3Config+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d40      	cmp	r5, #64
  72:	bf14      	ite	ne
  74:	2000      	movne	r0, #0
  76:	2001      	moveq	r0, #1
  78:	2d50      	cmp	r5, #80
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8ba3      	ldrh	r3, [r4, #28]
  86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea45 0303 	orr.w	r3, r5, r3
  96:	83a3      	strh	r3, [r4, #28]
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_ForcedOC2Config:

00000000 <TIM_ForcedOC2Config>:
TIM_ForcedOC2Config():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_ForcedOC2Config+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_ForcedOC2Config+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_ForcedOC2Config+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d40      	cmp	r5, #64
  72:	bf14      	ite	ne
  74:	2000      	movne	r0, #0
  76:	2001      	moveq	r0, #1
  78:	2d50      	cmp	r5, #80
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8b23      	ldrh	r3, [r4, #24]
  86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  96:	b29b      	uxth	r3, r3
  98:	8323      	strh	r3, [r4, #24]
  9a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_ForcedOC1Config:

00000000 <TIM_ForcedOC1Config>:
TIM_ForcedOC1Config():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_ForcedOC1Config+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_ForcedOC1Config+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_ForcedOC1Config+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d40      	cmp	r5, #64
  72:	bf14      	ite	ne
  74:	2000      	movne	r0, #0
  76:	2001      	moveq	r0, #1
  78:	2d50      	cmp	r5, #80
  7a:	bf08      	it	eq
  7c:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  80:	f7ff fffe 	bl	0 <assert_param>
  84:	8b23      	ldrh	r3, [r4, #24]
  86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  8a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  92:	ea45 0303 	orr.w	r3, r5, r3
  96:	8323      	strh	r3, [r4, #24]
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_EncoderInterfaceConfig:

00000000 <TIM_EncoderInterfaceConfig>:
TIM_EncoderInterfaceConfig():
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	460f      	mov	r7, r1
   8:	4615      	mov	r5, r2
   a:	461e      	mov	r6, r3
   c:	f642 4200 	movw	r2, #11264	; 0x2c00
  10:	f2c4 0201 	movt	r2, #16385	; 0x4001
  14:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	bb13      	cbnz	r3, 6e <TIM_EncoderInterfaceConfig+0x6e>
  28:	f240 4200 	movw	r2, #1024	; 0x400
  2c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  30:	f640 0300 	movw	r3, #2048	; 0x800
  34:	f2c4 0300 	movt	r3, #16384	; 0x4000
  38:	4298      	cmp	r0, r3
  3a:	bf14      	ite	ne
  3c:	2300      	movne	r3, #0
  3e:	2301      	moveq	r3, #1
  40:	4290      	cmp	r0, r2
  42:	bf08      	it	eq
  44:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  48:	b98b      	cbnz	r3, 6e <TIM_EncoderInterfaceConfig+0x6e>
  4a:	f640 4200 	movw	r2, #3072	; 0xc00
  4e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  52:	f243 4300 	movw	r3, #13312	; 0x3400
  56:	f2c4 0301 	movt	r3, #16385	; 0x4001
  5a:	4298      	cmp	r0, r3
  5c:	bf14      	ite	ne
  5e:	2300      	movne	r3, #0
  60:	2301      	moveq	r3, #1
  62:	4290      	cmp	r0, r2
  64:	bf14      	ite	ne
  66:	4618      	movne	r0, r3
  68:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  6c:	e001      	b.n	72 <TIM_EncoderInterfaceConfig+0x72>
  6e:	f04f 0001 	mov.w	r0, #1	; 0x1
  72:	f7ff fffe 	bl	0 <assert_param>
  76:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
  7a:	b280      	uxth	r0, r0
  7c:	2802      	cmp	r0, #2
  7e:	bf8c      	ite	hi
  80:	2000      	movhi	r0, #0
  82:	2001      	movls	r0, #1
  84:	f7ff fffe 	bl	0 <assert_param>
  88:	2d02      	cmp	r5, #2
  8a:	bf14      	ite	ne
  8c:	2000      	movne	r0, #0
  8e:	2001      	moveq	r0, #1
  90:	2d00      	cmp	r5, #0
  92:	bf08      	it	eq
  94:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  98:	f7ff fffe 	bl	0 <assert_param>
  9c:	2e02      	cmp	r6, #2
  9e:	bf14      	ite	ne
  a0:	2000      	movne	r0, #0
  a2:	2001      	moveq	r0, #1
  a4:	2e00      	cmp	r6, #0
  a6:	bf08      	it	eq
  a8:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  ac:	f7ff fffe 	bl	0 <assert_param>
  b0:	8921      	ldrh	r1, [r4, #8]
  b2:	8b23      	ldrh	r3, [r4, #24]
  b4:	8c22      	ldrh	r2, [r4, #32]
  b6:	b292      	uxth	r2, r2
  b8:	f021 0107 	bic.w	r1, r1, #7	; 0x7
  bc:	ea4f 4101 	mov.w	r1, r1, lsl #16
  c0:	ea4f 4111 	mov.w	r1, r1, lsr #16
  c4:	ea47 0101 	orr.w	r1, r7, r1
  c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  cc:	f023 0303 	bic.w	r3, r3, #3	; 0x3
  d0:	ea4f 4303 	mov.w	r3, r3, lsl #16
  d4:	ea4f 4313 	mov.w	r3, r3, lsr #16
  d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  dc:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  e0:	f022 0222 	bic.w	r2, r2, #34	; 0x22
  e4:	ea45 0202 	orr.w	r2, r5, r2
  e8:	b292      	uxth	r2, r2
  ea:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  ee:	b292      	uxth	r2, r2
  f0:	8121      	strh	r1, [r4, #8]
  f2:	8323      	strh	r3, [r4, #24]
  f4:	8422      	strh	r2, [r4, #32]
  f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  fa:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SelectInputTrigger:

00000000 <TIM_SelectInputTrigger>:
TIM_SelectInputTrigger():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_SelectInputTrigger+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_SelectInputTrigger+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_SelectInputTrigger+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d10      	cmp	r5, #16
  72:	bf14      	ite	ne
  74:	2300      	movne	r3, #0
  76:	2301      	moveq	r3, #1
  78:	2d00      	cmp	r5, #0
  7a:	bf08      	it	eq
  7c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  80:	b9db      	cbnz	r3, ba <TIM_SelectInputTrigger+0xba>
  82:	2d30      	cmp	r5, #48
  84:	bf14      	ite	ne
  86:	2300      	movne	r3, #0
  88:	2301      	moveq	r3, #1
  8a:	2d20      	cmp	r5, #32
  8c:	bf08      	it	eq
  8e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  92:	b993      	cbnz	r3, ba <TIM_SelectInputTrigger+0xba>
  94:	2d50      	cmp	r5, #80
  96:	bf14      	ite	ne
  98:	2300      	movne	r3, #0
  9a:	2301      	moveq	r3, #1
  9c:	2d40      	cmp	r5, #64
  9e:	bf08      	it	eq
  a0:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  a4:	b94b      	cbnz	r3, ba <TIM_SelectInputTrigger+0xba>
  a6:	2d70      	cmp	r5, #112
  a8:	bf14      	ite	ne
  aa:	2300      	movne	r3, #0
  ac:	2301      	moveq	r3, #1
  ae:	2d60      	cmp	r5, #96
  b0:	bf14      	ite	ne
  b2:	4618      	movne	r0, r3
  b4:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  b8:	e001      	b.n	be <TIM_SelectInputTrigger+0xbe>
  ba:	f04f 0001 	mov.w	r0, #1	; 0x1
  be:	f7ff fffe 	bl	0 <assert_param>
  c2:	8923      	ldrh	r3, [r4, #8]
  c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  c8:	ea4f 4303 	mov.w	r3, r3, lsl #16
  cc:	ea4f 4313 	mov.w	r3, r3, lsr #16
  d0:	ea45 0303 	orr.w	r3, r5, r3
  d4:	8123      	strh	r3, [r4, #8]
  d6:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_CounterModeConfig:

00000000 <TIM_CounterModeConfig>:
TIM_CounterModeConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_CounterModeConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_CounterModeConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_CounterModeConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d10      	cmp	r5, #16
  72:	bf14      	ite	ne
  74:	2300      	movne	r3, #0
  76:	2301      	moveq	r3, #1
  78:	2d00      	cmp	r5, #0
  7a:	bf08      	it	eq
  7c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  80:	b96b      	cbnz	r3, 9e <TIM_CounterModeConfig+0x9e>
  82:	2d40      	cmp	r5, #64
  84:	bf14      	ite	ne
  86:	2300      	movne	r3, #0
  88:	2301      	moveq	r3, #1
  8a:	2d20      	cmp	r5, #32
  8c:	bf08      	it	eq
  8e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  92:	b923      	cbnz	r3, 9e <TIM_CounterModeConfig+0x9e>
  94:	2d60      	cmp	r5, #96
  96:	bf14      	ite	ne
  98:	2000      	movne	r0, #0
  9a:	2001      	moveq	r0, #1
  9c:	e001      	b.n	a2 <TIM_CounterModeConfig+0xa2>
  9e:	f04f 0001 	mov.w	r0, #1	; 0x1
  a2:	f7ff fffe 	bl	0 <assert_param>
  a6:	8823      	ldrh	r3, [r4, #0]
  a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  ac:	ea4f 5383 	mov.w	r3, r3, lsl #22
  b0:	ea4f 5393 	mov.w	r3, r3, lsr #22
  b4:	ea45 0303 	orr.w	r3, r5, r3
  b8:	8023      	strh	r3, [r4, #0]
  ba:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_PrescalerConfig:

00000000 <TIM_PrescalerConfig>:
TIM_PrescalerConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460e      	mov	r6, r1
   6:	4615      	mov	r5, r2
   8:	f642 4200 	movw	r2, #11264	; 0x2c00
   c:	f2c4 0201 	movt	r2, #16385	; 0x4001
  10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  14:	bf14      	ite	ne
  16:	2300      	movne	r3, #0
  18:	2301      	moveq	r3, #1
  1a:	4290      	cmp	r0, r2
  1c:	bf08      	it	eq
  1e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  22:	2b00      	cmp	r3, #0
  24:	d133      	bne.n	8e <TIM_PrescalerConfig+0x8e>
  26:	f240 4200 	movw	r2, #1024	; 0x400
  2a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2e:	f640 0300 	movw	r3, #2048	; 0x800
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2300      	movne	r3, #0
  3c:	2301      	moveq	r3, #1
  3e:	4290      	cmp	r0, r2
  40:	bf08      	it	eq
  42:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  46:	bb13      	cbnz	r3, 8e <TIM_PrescalerConfig+0x8e>
  48:	f640 4200 	movw	r2, #3072	; 0xc00
  4c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  50:	f241 0300 	movw	r3, #4096	; 0x1000
  54:	f2c4 0300 	movt	r3, #16384	; 0x4000
  58:	4298      	cmp	r0, r3
  5a:	bf14      	ite	ne
  5c:	2300      	movne	r3, #0
  5e:	2301      	moveq	r3, #1
  60:	4290      	cmp	r0, r2
  62:	bf08      	it	eq
  64:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  68:	b98b      	cbnz	r3, 8e <TIM_PrescalerConfig+0x8e>
  6a:	f241 4200 	movw	r2, #5120	; 0x1400
  6e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  72:	f243 4300 	movw	r3, #13312	; 0x3400
  76:	f2c4 0301 	movt	r3, #16385	; 0x4001
  7a:	4298      	cmp	r0, r3
  7c:	bf14      	ite	ne
  7e:	2300      	movne	r3, #0
  80:	2301      	moveq	r3, #1
  82:	4290      	cmp	r0, r2
  84:	bf14      	ite	ne
  86:	4618      	movne	r0, r3
  88:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8c:	e001      	b.n	92 <TIM_PrescalerConfig+0x92>
  8e:	f04f 0001 	mov.w	r0, #1	; 0x1
  92:	f7ff fffe 	bl	0 <assert_param>
  96:	2d01      	cmp	r5, #1
  98:	bf8c      	ite	hi
  9a:	2000      	movhi	r0, #0
  9c:	2001      	movls	r0, #1
  9e:	f7ff fffe 	bl	0 <assert_param>
  a2:	8526      	strh	r6, [r4, #40]
  a4:	82a5      	strh	r5, [r4, #20]
  a6:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_ETRConfig:

00000000 <TIM_ETRConfig>:
TIM_ETRConfig():
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	460d      	mov	r5, r1
   8:	4616      	mov	r6, r2
   a:	461f      	mov	r7, r3
   c:	f642 4200 	movw	r2, #11264	; 0x2c00
  10:	f2c4 0201 	movt	r2, #16385	; 0x4001
  14:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	bb13      	cbnz	r3, 6e <TIM_ETRConfig+0x6e>
  28:	f240 4200 	movw	r2, #1024	; 0x400
  2c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  30:	f640 0300 	movw	r3, #2048	; 0x800
  34:	f2c4 0300 	movt	r3, #16384	; 0x4000
  38:	4298      	cmp	r0, r3
  3a:	bf14      	ite	ne
  3c:	2300      	movne	r3, #0
  3e:	2301      	moveq	r3, #1
  40:	4290      	cmp	r0, r2
  42:	bf08      	it	eq
  44:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  48:	b98b      	cbnz	r3, 6e <TIM_ETRConfig+0x6e>
  4a:	f640 4200 	movw	r2, #3072	; 0xc00
  4e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  52:	f243 4300 	movw	r3, #13312	; 0x3400
  56:	f2c4 0301 	movt	r3, #16385	; 0x4001
  5a:	4298      	cmp	r0, r3
  5c:	bf14      	ite	ne
  5e:	2300      	movne	r3, #0
  60:	2301      	moveq	r3, #1
  62:	4290      	cmp	r0, r2
  64:	bf14      	ite	ne
  66:	4618      	movne	r0, r3
  68:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  6c:	e001      	b.n	72 <TIM_ETRConfig+0x72>
  6e:	f04f 0001 	mov.w	r0, #1	; 0x1
  72:	f7ff fffe 	bl	0 <assert_param>
  76:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	2d00      	cmp	r5, #0
  82:	bf08      	it	eq
  84:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  88:	b113      	cbz	r3, 90 <TIM_ETRConfig+0x90>
  8a:	f04f 0001 	mov.w	r0, #1	; 0x1
  8e:	e00a      	b.n	a6 <TIM_ETRConfig+0xa6>
  90:	f5b5 5f40 	cmp.w	r5, #12288	; 0x3000
  94:	bf14      	ite	ne
  96:	2300      	movne	r3, #0
  98:	2301      	moveq	r3, #1
  9a:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  9e:	bf14      	ite	ne
  a0:	4618      	movne	r0, r3
  a2:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  a6:	f7ff fffe 	bl	0 <assert_param>
  aa:	f1d6 0001 	rsbs	r0, r6, #1	; 0x1
  ae:	bf38      	it	cc
  b0:	2000      	movcc	r0, #0
  b2:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
  b6:	bf08      	it	eq
  b8:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  bc:	f7ff fffe 	bl	0 <assert_param>
  c0:	2f0f      	cmp	r7, #15
  c2:	bf8c      	ite	hi
  c4:	2000      	movhi	r0, #0
  c6:	2001      	movls	r0, #1
  c8:	f7ff fffe 	bl	0 <assert_param>
  cc:	8923      	ldrh	r3, [r4, #8]
  ce:	b2db      	uxtb	r3, r3
  d0:	ea45 0303 	orr.w	r3, r5, r3
  d4:	ea43 0306 	orr.w	r3, r3, r6
  d8:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  dc:	b29b      	uxth	r3, r3
  de:	8123      	strh	r3, [r4, #8]
  e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
Disassembly of section .text.TIM_ETRClockMode2Config:

00000000 <TIM_ETRClockMode2Config>:
TIM_ETRClockMode2Config():
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	460d      	mov	r5, r1
   8:	4616      	mov	r6, r2
   a:	461f      	mov	r7, r3
   c:	f642 4200 	movw	r2, #11264	; 0x2c00
  10:	f2c4 0201 	movt	r2, #16385	; 0x4001
  14:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	bb13      	cbnz	r3, 6e <TIM_ETRClockMode2Config+0x6e>
  28:	f240 4200 	movw	r2, #1024	; 0x400
  2c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  30:	f640 0300 	movw	r3, #2048	; 0x800
  34:	f2c4 0300 	movt	r3, #16384	; 0x4000
  38:	4298      	cmp	r0, r3
  3a:	bf14      	ite	ne
  3c:	2300      	movne	r3, #0
  3e:	2301      	moveq	r3, #1
  40:	4290      	cmp	r0, r2
  42:	bf08      	it	eq
  44:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  48:	b98b      	cbnz	r3, 6e <TIM_ETRClockMode2Config+0x6e>
  4a:	f640 4200 	movw	r2, #3072	; 0xc00
  4e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  52:	f243 4300 	movw	r3, #13312	; 0x3400
  56:	f2c4 0301 	movt	r3, #16385	; 0x4001
  5a:	4298      	cmp	r0, r3
  5c:	bf14      	ite	ne
  5e:	2300      	movne	r3, #0
  60:	2301      	moveq	r3, #1
  62:	4290      	cmp	r0, r2
  64:	bf14      	ite	ne
  66:	4618      	movne	r0, r3
  68:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  6c:	e001      	b.n	72 <TIM_ETRClockMode2Config+0x72>
  6e:	f04f 0001 	mov.w	r0, #1	; 0x1
  72:	f7ff fffe 	bl	0 <assert_param>
  76:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	2d00      	cmp	r5, #0
  82:	bf08      	it	eq
  84:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  88:	b113      	cbz	r3, 90 <TIM_ETRClockMode2Config+0x90>
  8a:	f04f 0001 	mov.w	r0, #1	; 0x1
  8e:	e00a      	b.n	a6 <TIM_ETRClockMode2Config+0xa6>
  90:	f5b5 5f40 	cmp.w	r5, #12288	; 0x3000
  94:	bf14      	ite	ne
  96:	2300      	movne	r3, #0
  98:	2301      	moveq	r3, #1
  9a:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  9e:	bf14      	ite	ne
  a0:	4618      	movne	r0, r3
  a2:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  a6:	f7ff fffe 	bl	0 <assert_param>
  aa:	f1d6 0001 	rsbs	r0, r6, #1	; 0x1
  ae:	bf38      	it	cc
  b0:	2000      	movcc	r0, #0
  b2:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
  b6:	bf08      	it	eq
  b8:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  bc:	f7ff fffe 	bl	0 <assert_param>
  c0:	2f0f      	cmp	r7, #15
  c2:	bf8c      	ite	hi
  c4:	2000      	movhi	r0, #0
  c6:	2001      	movls	r0, #1
  c8:	f7ff fffe 	bl	0 <assert_param>
  cc:	4620      	mov	r0, r4
  ce:	4629      	mov	r1, r5
  d0:	4632      	mov	r2, r6
  d2:	463b      	mov	r3, r7
  d4:	f7ff fffe 	bl	0 <TIM_ETRClockMode2Config>
  d8:	8923      	ldrh	r3, [r4, #8]
  da:	b29b      	uxth	r3, r3
  dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  e0:	8123      	strh	r3, [r4, #8]
  e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  e6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_ETRClockMode1Config:

00000000 <TIM_ETRClockMode1Config>:
TIM_ETRClockMode1Config():
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	460d      	mov	r5, r1
   8:	4616      	mov	r6, r2
   a:	461f      	mov	r7, r3
   c:	f642 4200 	movw	r2, #11264	; 0x2c00
  10:	f2c4 0201 	movt	r2, #16385	; 0x4001
  14:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	bb13      	cbnz	r3, 6e <TIM_ETRClockMode1Config+0x6e>
  28:	f240 4200 	movw	r2, #1024	; 0x400
  2c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  30:	f640 0300 	movw	r3, #2048	; 0x800
  34:	f2c4 0300 	movt	r3, #16384	; 0x4000
  38:	4298      	cmp	r0, r3
  3a:	bf14      	ite	ne
  3c:	2300      	movne	r3, #0
  3e:	2301      	moveq	r3, #1
  40:	4290      	cmp	r0, r2
  42:	bf08      	it	eq
  44:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  48:	b98b      	cbnz	r3, 6e <TIM_ETRClockMode1Config+0x6e>
  4a:	f640 4200 	movw	r2, #3072	; 0xc00
  4e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  52:	f243 4300 	movw	r3, #13312	; 0x3400
  56:	f2c4 0301 	movt	r3, #16385	; 0x4001
  5a:	4298      	cmp	r0, r3
  5c:	bf14      	ite	ne
  5e:	2300      	movne	r3, #0
  60:	2301      	moveq	r3, #1
  62:	4290      	cmp	r0, r2
  64:	bf14      	ite	ne
  66:	4618      	movne	r0, r3
  68:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  6c:	e001      	b.n	72 <TIM_ETRClockMode1Config+0x72>
  6e:	f04f 0001 	mov.w	r0, #1	; 0x1
  72:	f7ff fffe 	bl	0 <assert_param>
  76:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	2d00      	cmp	r5, #0
  82:	bf08      	it	eq
  84:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  88:	b113      	cbz	r3, 90 <TIM_ETRClockMode1Config+0x90>
  8a:	f04f 0001 	mov.w	r0, #1	; 0x1
  8e:	e00a      	b.n	a6 <TIM_ETRClockMode1Config+0xa6>
  90:	f5b5 5f40 	cmp.w	r5, #12288	; 0x3000
  94:	bf14      	ite	ne
  96:	2300      	movne	r3, #0
  98:	2301      	moveq	r3, #1
  9a:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  9e:	bf14      	ite	ne
  a0:	4618      	movne	r0, r3
  a2:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  a6:	f7ff fffe 	bl	0 <assert_param>
  aa:	f1d6 0001 	rsbs	r0, r6, #1	; 0x1
  ae:	bf38      	it	cc
  b0:	2000      	movcc	r0, #0
  b2:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
  b6:	bf08      	it	eq
  b8:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  bc:	f7ff fffe 	bl	0 <assert_param>
  c0:	2f0f      	cmp	r7, #15
  c2:	bf8c      	ite	hi
  c4:	2000      	movhi	r0, #0
  c6:	2001      	movls	r0, #1
  c8:	f7ff fffe 	bl	0 <assert_param>
  cc:	4620      	mov	r0, r4
  ce:	4629      	mov	r1, r5
  d0:	4632      	mov	r2, r6
  d2:	463b      	mov	r3, r7
  d4:	f7ff fffe 	bl	0 <TIM_ETRClockMode1Config>
  d8:	8923      	ldrh	r3, [r4, #8]
  da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  de:	ea4f 4303 	mov.w	r3, r3, lsl #16
  e2:	ea4f 4313 	mov.w	r3, r3, lsr #16
  e6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  ea:	8123      	strh	r3, [r4, #8]
  ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
Disassembly of section .text.TIM_TIxExternalClockConfig:

00000000 <TIM_TIxExternalClockConfig>:
TIM_TIxExternalClockConfig():
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	460f      	mov	r7, r1
   8:	4616      	mov	r6, r2
   a:	4698      	mov	r8, r3
   c:	f642 4200 	movw	r2, #11264	; 0x2c00
  10:	f2c4 0201 	movt	r2, #16385	; 0x4001
  14:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	4290      	cmp	r0, r2
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	bb13      	cbnz	r3, 6e <TIM_TIxExternalClockConfig+0x6e>
  28:	f240 4200 	movw	r2, #1024	; 0x400
  2c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  30:	f640 0300 	movw	r3, #2048	; 0x800
  34:	f2c4 0300 	movt	r3, #16384	; 0x4000
  38:	4298      	cmp	r0, r3
  3a:	bf14      	ite	ne
  3c:	2300      	movne	r3, #0
  3e:	2301      	moveq	r3, #1
  40:	4290      	cmp	r0, r2
  42:	bf08      	it	eq
  44:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  48:	b98b      	cbnz	r3, 6e <TIM_TIxExternalClockConfig+0x6e>
  4a:	f640 4200 	movw	r2, #3072	; 0xc00
  4e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  52:	f243 4300 	movw	r3, #13312	; 0x3400
  56:	f2c4 0301 	movt	r3, #16385	; 0x4001
  5a:	4298      	cmp	r0, r3
  5c:	bf14      	ite	ne
  5e:	2300      	movne	r3, #0
  60:	2301      	moveq	r3, #1
  62:	4290      	cmp	r0, r2
  64:	bf14      	ite	ne
  66:	4618      	movne	r0, r3
  68:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  6c:	e001      	b.n	72 <TIM_TIxExternalClockConfig+0x72>
  6e:	f04f 0001 	mov.w	r0, #1	; 0x1
  72:	f7ff fffe 	bl	0 <assert_param>
  76:	2f60      	cmp	r7, #96
  78:	bf14      	ite	ne
  7a:	2500      	movne	r5, #0
  7c:	2501      	moveq	r5, #1
  7e:	2f50      	cmp	r7, #80
  80:	bf14      	ite	ne
  82:	462b      	movne	r3, r5
  84:	f045 0301 	orreq.w	r3, r5, #1	; 0x1
  88:	b113      	cbz	r3, 90 <TIM_TIxExternalClockConfig+0x90>
  8a:	f04f 0001 	mov.w	r0, #1	; 0x1
  8e:	e003      	b.n	98 <TIM_TIxExternalClockConfig+0x98>
  90:	2f40      	cmp	r7, #64
  92:	d02f      	beq.n	f4 <TIM_TIxExternalClockConfig+0xf4>
  94:	f04f 0000 	mov.w	r0, #0	; 0x0
  98:	f7ff fffe 	bl	0 <assert_param>
  9c:	2e02      	cmp	r6, #2
  9e:	bf14      	ite	ne
  a0:	2000      	movne	r0, #0
  a2:	2001      	moveq	r0, #1
  a4:	2e00      	cmp	r6, #0
  a6:	bf08      	it	eq
  a8:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  ac:	f7ff fffe 	bl	0 <assert_param>
  b0:	f1b8 0f0f 	cmp.w	r8, #15	; 0xf
  b4:	bf8c      	ite	hi
  b6:	2000      	movhi	r0, #0
  b8:	2001      	movls	r0, #1
  ba:	f7ff fffe 	bl	0 <assert_param>
  be:	b13d      	cbz	r5, d0 <TIM_TIxExternalClockConfig+0xd0>
  c0:	4620      	mov	r0, r4
  c2:	4631      	mov	r1, r6
  c4:	f04f 0201 	mov.w	r2, #1	; 0x1
  c8:	4643      	mov	r3, r8
  ca:	f7ff fffe 	bl	0 <TIM_TIxExternalClockConfig>
  ce:	e006      	b.n	de <TIM_TIxExternalClockConfig+0xde>
  d0:	4620      	mov	r0, r4
  d2:	4631      	mov	r1, r6
  d4:	f04f 0201 	mov.w	r2, #1	; 0x1
  d8:	4643      	mov	r3, r8
  da:	f7ff fffe 	bl	0 <TIM_TIxExternalClockConfig>
  de:	4620      	mov	r0, r4
  e0:	4639      	mov	r1, r7
  e2:	f7ff fffe 	bl	0 <TIM_TIxExternalClockConfig>
  e6:	8923      	ldrh	r3, [r4, #8]
  e8:	b29b      	uxth	r3, r3
  ea:	f043 0307 	orr.w	r3, r3, #7	; 0x7
  ee:	8123      	strh	r3, [r4, #8]
  f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  f4:	f04f 0001 	mov.w	r0, #1	; 0x1
  f8:	f7ff fffe 	bl	0 <assert_param>
  fc:	2e02      	cmp	r6, #2
  fe:	bf14      	ite	ne
 100:	2000      	movne	r0, #0
 102:	2001      	moveq	r0, #1
 104:	2e00      	cmp	r6, #0
 106:	bf08      	it	eq
 108:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 10c:	f7ff fffe 	bl	0 <assert_param>
 110:	f1b8 0f0f 	cmp.w	r8, #15	; 0xf
 114:	bf8c      	ite	hi
 116:	2000      	movhi	r0, #0
 118:	2001      	movls	r0, #1
 11a:	f7ff fffe 	bl	0 <assert_param>
 11e:	e7d7      	b.n	d0 <assert_param+0xd0>
Disassembly of section .text.TIM_ITRxExternalClockConfig:

00000000 <TIM_ITRxExternalClockConfig>:
TIM_ITRxExternalClockConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_ITRxExternalClockConfig+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_ITRxExternalClockConfig+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_ITRxExternalClockConfig+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	2d10      	cmp	r5, #16
  72:	bf14      	ite	ne
  74:	2300      	movne	r3, #0
  76:	2301      	moveq	r3, #1
  78:	2d00      	cmp	r5, #0
  7a:	bf08      	it	eq
  7c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  80:	b113      	cbz	r3, 88 <TIM_ITRxExternalClockConfig+0x88>
  82:	f04f 0001 	mov.w	r0, #1	; 0x1
  86:	e008      	b.n	9a <TIM_ITRxExternalClockConfig+0x9a>
  88:	2d30      	cmp	r5, #48
  8a:	bf14      	ite	ne
  8c:	2300      	movne	r3, #0
  8e:	2301      	moveq	r3, #1
  90:	2d20      	cmp	r5, #32
  92:	bf14      	ite	ne
  94:	4618      	movne	r0, r3
  96:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  9a:	f7ff fffe 	bl	0 <assert_param>
  9e:	4620      	mov	r0, r4
  a0:	4629      	mov	r1, r5
  a2:	f7ff fffe 	bl	0 <TIM_ITRxExternalClockConfig>
  a6:	8923      	ldrh	r3, [r4, #8]
  a8:	b29b      	uxth	r3, r3
  aa:	f043 0307 	orr.w	r3, r3, #7	; 0x7
  ae:	8123      	strh	r3, [r4, #8]
  b0:	bd70      	pop	{r4, r5, r6, pc}
  b2:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_InternalClockConfig:

00000000 <TIM_InternalClockConfig>:
TIM_InternalClockConfig():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f642 4200 	movw	r2, #11264	; 0x2c00
   8:	f2c4 0201 	movt	r2, #16385	; 0x4001
   c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  10:	bf14      	ite	ne
  12:	2300      	movne	r3, #0
  14:	2301      	moveq	r3, #1
  16:	4290      	cmp	r0, r2
  18:	bf08      	it	eq
  1a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  1e:	bb13      	cbnz	r3, 66 <TIM_InternalClockConfig+0x66>
  20:	f240 4200 	movw	r2, #1024	; 0x400
  24:	f2c4 0200 	movt	r2, #16384	; 0x4000
  28:	f640 0300 	movw	r3, #2048	; 0x800
  2c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  30:	4298      	cmp	r0, r3
  32:	bf14      	ite	ne
  34:	2300      	movne	r3, #0
  36:	2301      	moveq	r3, #1
  38:	4290      	cmp	r0, r2
  3a:	bf08      	it	eq
  3c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  40:	b98b      	cbnz	r3, 66 <TIM_InternalClockConfig+0x66>
  42:	f640 4200 	movw	r2, #3072	; 0xc00
  46:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4a:	f243 4300 	movw	r3, #13312	; 0x3400
  4e:	f2c4 0301 	movt	r3, #16385	; 0x4001
  52:	4298      	cmp	r0, r3
  54:	bf14      	ite	ne
  56:	2300      	movne	r3, #0
  58:	2301      	moveq	r3, #1
  5a:	4290      	cmp	r0, r2
  5c:	bf14      	ite	ne
  5e:	4618      	movne	r0, r3
  60:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  64:	e001      	b.n	6a <TIM_InternalClockConfig+0x6a>
  66:	f04f 0001 	mov.w	r0, #1	; 0x1
  6a:	f7ff fffe 	bl	0 <assert_param>
  6e:	8923      	ldrh	r3, [r4, #8]
  70:	f023 0307 	bic.w	r3, r3, #7	; 0x7
  74:	ea4f 4303 	mov.w	r3, r3, lsl #16
  78:	ea4f 4313 	mov.w	r3, r3, lsr #16
  7c:	8123      	strh	r3, [r4, #8]
  7e:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_DMACmd:

00000000 <TIM_DMACmd>:
TIM_DMACmd():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	4616      	mov	r6, r2
   8:	f642 4200 	movw	r2, #11264	; 0x2c00
   c:	f2c4 0201 	movt	r2, #16385	; 0x4001
  10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  14:	bf14      	ite	ne
  16:	2300      	movne	r3, #0
  18:	2301      	moveq	r3, #1
  1a:	4290      	cmp	r0, r2
  1c:	bf08      	it	eq
  1e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  22:	2b00      	cmp	r3, #0
  24:	d133      	bne.n	8e <TIM_DMACmd+0x8e>
  26:	f240 4200 	movw	r2, #1024	; 0x400
  2a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2e:	f640 0300 	movw	r3, #2048	; 0x800
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2300      	movne	r3, #0
  3c:	2301      	moveq	r3, #1
  3e:	4290      	cmp	r0, r2
  40:	bf08      	it	eq
  42:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  46:	bb13      	cbnz	r3, 8e <TIM_DMACmd+0x8e>
  48:	f640 4200 	movw	r2, #3072	; 0xc00
  4c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  50:	f241 0300 	movw	r3, #4096	; 0x1000
  54:	f2c4 0300 	movt	r3, #16384	; 0x4000
  58:	4298      	cmp	r0, r3
  5a:	bf14      	ite	ne
  5c:	2300      	movne	r3, #0
  5e:	2301      	moveq	r3, #1
  60:	4290      	cmp	r0, r2
  62:	bf08      	it	eq
  64:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  68:	b98b      	cbnz	r3, 8e <TIM_DMACmd+0x8e>
  6a:	f241 4200 	movw	r2, #5120	; 0x1400
  6e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  72:	f243 4300 	movw	r3, #13312	; 0x3400
  76:	f2c4 0301 	movt	r3, #16385	; 0x4001
  7a:	4298      	cmp	r0, r3
  7c:	bf14      	ite	ne
  7e:	2300      	movne	r3, #0
  80:	2301      	moveq	r3, #1
  82:	4290      	cmp	r0, r2
  84:	bf14      	ite	ne
  86:	4618      	movne	r0, r3
  88:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8c:	e001      	b.n	92 <TIM_DMACmd+0x92>
  8e:	f04f 0001 	mov.w	r0, #1	; 0x1
  92:	f7ff fffe 	bl	0 <assert_param>
  96:	f248 00ff 	movw	r0, #33023	; 0x80ff
  9a:	f2c0 0000 	movt	r0, #0	; 0x0
  9e:	ea05 0000 	and.w	r0, r5, r0
  a2:	1e2b      	subs	r3, r5, #0
  a4:	bf18      	it	ne
  a6:	2301      	movne	r3, #1
  a8:	2800      	cmp	r0, #0
  aa:	bf14      	ite	ne
  ac:	2000      	movne	r0, #0
  ae:	f003 0001 	andeq.w	r0, r3, #1	; 0x1
  b2:	f7ff fffe 	bl	0 <assert_param>
  b6:	2e01      	cmp	r6, #1
  b8:	bf8c      	ite	hi
  ba:	2000      	movhi	r0, #0
  bc:	2001      	movls	r0, #1
  be:	f7ff fffe 	bl	0 <assert_param>
  c2:	b12e      	cbz	r6, d0 <assert_param+0xd0>
  c4:	89a3      	ldrh	r3, [r4, #12]
  c6:	b29b      	uxth	r3, r3
  c8:	ea45 0303 	orr.w	r3, r5, r3
  cc:	81a3      	strh	r3, [r4, #12]
  ce:	e006      	b.n	de <assert_param+0xde>
  d0:	89a3      	ldrh	r3, [r4, #12]
  d2:	b29b      	uxth	r3, r3
  d4:	ea6f 0205 	mvn.w	r2, r5
  d8:	ea03 0302 	and.w	r3, r3, r2
  dc:	81a3      	strh	r3, [r4, #12]
  de:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_DMAConfig:

00000000 <TIM_DMAConfig>:
TIM_DMAConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460e      	mov	r6, r1
   6:	4614      	mov	r4, r2
   8:	f642 4200 	movw	r2, #11264	; 0x2c00
   c:	f2c4 0201 	movt	r2, #16385	; 0x4001
  10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  14:	bf14      	ite	ne
  16:	2300      	movne	r3, #0
  18:	2301      	moveq	r3, #1
  1a:	4290      	cmp	r0, r2
  1c:	bf08      	it	eq
  1e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  22:	bb13      	cbnz	r3, 6a <TIM_DMAConfig+0x6a>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	b98b      	cbnz	r3, 6a <TIM_DMAConfig+0x6a>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f243 4300 	movw	r3, #13312	; 0x3400
  52:	f2c4 0301 	movt	r3, #16385	; 0x4001
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf14      	ite	ne
  62:	4618      	movne	r0, r3
  64:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  68:	e001      	b.n	6e <TIM_DMAConfig+0x6e>
  6a:	f04f 0001 	mov.w	r0, #1	; 0x1
  6e:	f7ff fffe 	bl	0 <assert_param>
  72:	2e12      	cmp	r6, #18
  74:	bf8c      	ite	hi
  76:	2000      	movhi	r0, #0
  78:	2001      	movls	r0, #1
  7a:	f7ff fffe 	bl	0 <assert_param>
  7e:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
  82:	bf14      	ite	ne
  84:	2300      	movne	r3, #0
  86:	2301      	moveq	r3, #1
  88:	2c00      	cmp	r4, #0
  8a:	bf08      	it	eq
  8c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  90:	2b00      	cmp	r3, #0
  92:	d15b      	bne.n	14c <TIM_DMAConfig+0x14c>
  94:	f5b4 7f40 	cmp.w	r4, #768	; 0x300
  98:	bf14      	ite	ne
  9a:	2300      	movne	r3, #0
  9c:	2301      	moveq	r3, #1
  9e:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
  a2:	bf08      	it	eq
  a4:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  a8:	2b00      	cmp	r3, #0
  aa:	d14f      	bne.n	14c <TIM_DMAConfig+0x14c>
  ac:	f5b4 6fa0 	cmp.w	r4, #1280	; 0x500
  b0:	bf14      	ite	ne
  b2:	2300      	movne	r3, #0
  b4:	2301      	moveq	r3, #1
  b6:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
  ba:	bf08      	it	eq
  bc:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  c0:	2b00      	cmp	r3, #0
  c2:	d143      	bne.n	14c <TIM_DMAConfig+0x14c>
  c4:	f5b4 6fe0 	cmp.w	r4, #1792	; 0x700
  c8:	bf14      	ite	ne
  ca:	2300      	movne	r3, #0
  cc:	2301      	moveq	r3, #1
  ce:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
  d2:	bf08      	it	eq
  d4:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  d8:	2b00      	cmp	r3, #0
  da:	d137      	bne.n	14c <TIM_DMAConfig+0x14c>
  dc:	f5b4 6f10 	cmp.w	r4, #2304	; 0x900
  e0:	bf14      	ite	ne
  e2:	2300      	movne	r3, #0
  e4:	2301      	moveq	r3, #1
  e6:	f5b4 6f00 	cmp.w	r4, #2048	; 0x800
  ea:	bf08      	it	eq
  ec:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  f0:	bb63      	cbnz	r3, 14c <TIM_DMAConfig+0x14c>
  f2:	f5b4 6f30 	cmp.w	r4, #2816	; 0xb00
  f6:	bf14      	ite	ne
  f8:	2300      	movne	r3, #0
  fa:	2301      	moveq	r3, #1
  fc:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 100:	bf08      	it	eq
 102:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 106:	bb0b      	cbnz	r3, 14c <TIM_DMAConfig+0x14c>
 108:	f5b4 6f50 	cmp.w	r4, #3328	; 0xd00
 10c:	bf14      	ite	ne
 10e:	2300      	movne	r3, #0
 110:	2301      	moveq	r3, #1
 112:	f5b4 6f40 	cmp.w	r4, #3072	; 0xc00
 116:	bf08      	it	eq
 118:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 11c:	b9b3      	cbnz	r3, 14c <TIM_DMAConfig+0x14c>
 11e:	f5b4 6f70 	cmp.w	r4, #3840	; 0xf00
 122:	bf14      	ite	ne
 124:	2300      	movne	r3, #0
 126:	2301      	moveq	r3, #1
 128:	f5b4 6f60 	cmp.w	r4, #3584	; 0xe00
 12c:	bf08      	it	eq
 12e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 132:	b95b      	cbnz	r3, 14c <TIM_DMAConfig+0x14c>
 134:	f5b4 5f88 	cmp.w	r4, #4352	; 0x1100
 138:	bf14      	ite	ne
 13a:	2300      	movne	r3, #0
 13c:	2301      	moveq	r3, #1
 13e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 142:	bf14      	ite	ne
 144:	4618      	movne	r0, r3
 146:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
 14a:	e001      	b.n	150 <TIM_DMAConfig+0x150>
 14c:	f04f 0001 	mov.w	r0, #1	; 0x1
 150:	f7ff fffe 	bl	0 <assert_param>
 154:	ea44 0306 	orr.w	r3, r4, r6
 158:	f8a5 3048 	strh.w	r3, [r5, #72]
 15c:	bd70      	pop	{r4, r5, r6, pc}
 15e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_GenerateEvent:

00000000 <TIM_GenerateEvent>:
TIM_GenerateEvent():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_GenerateEvent+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_GenerateEvent+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_GenerateEvent+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_GenerateEvent+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	f415 4f7f 	tst.w	r5, #65280	; 0xff00
  98:	bf14      	ite	ne
  9a:	2000      	movne	r0, #0
  9c:	2001      	moveq	r0, #1
  9e:	2d00      	cmp	r5, #0
  a0:	bf0c      	ite	eq
  a2:	2000      	moveq	r0, #0
  a4:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  a8:	f7ff fffe 	bl	0 <assert_param>
  ac:	82a5      	strh	r5, [r4, #20]
  ae:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_ITConfig:

00000000 <TIM_ITConfig>:
TIM_ITConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	4616      	mov	r6, r2
   8:	f642 4200 	movw	r2, #11264	; 0x2c00
   c:	f2c4 0201 	movt	r2, #16385	; 0x4001
  10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  14:	bf14      	ite	ne
  16:	2300      	movne	r3, #0
  18:	2301      	moveq	r3, #1
  1a:	4290      	cmp	r0, r2
  1c:	bf08      	it	eq
  1e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  22:	2b00      	cmp	r3, #0
  24:	d133      	bne.n	8e <TIM_ITConfig+0x8e>
  26:	f240 4200 	movw	r2, #1024	; 0x400
  2a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2e:	f640 0300 	movw	r3, #2048	; 0x800
  32:	f2c4 0300 	movt	r3, #16384	; 0x4000
  36:	4298      	cmp	r0, r3
  38:	bf14      	ite	ne
  3a:	2300      	movne	r3, #0
  3c:	2301      	moveq	r3, #1
  3e:	4290      	cmp	r0, r2
  40:	bf08      	it	eq
  42:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  46:	bb13      	cbnz	r3, 8e <TIM_ITConfig+0x8e>
  48:	f640 4200 	movw	r2, #3072	; 0xc00
  4c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  50:	f241 0300 	movw	r3, #4096	; 0x1000
  54:	f2c4 0300 	movt	r3, #16384	; 0x4000
  58:	4298      	cmp	r0, r3
  5a:	bf14      	ite	ne
  5c:	2300      	movne	r3, #0
  5e:	2301      	moveq	r3, #1
  60:	4290      	cmp	r0, r2
  62:	bf08      	it	eq
  64:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  68:	b98b      	cbnz	r3, 8e <TIM_ITConfig+0x8e>
  6a:	f241 4200 	movw	r2, #5120	; 0x1400
  6e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  72:	f243 4300 	movw	r3, #13312	; 0x3400
  76:	f2c4 0301 	movt	r3, #16385	; 0x4001
  7a:	4298      	cmp	r0, r3
  7c:	bf14      	ite	ne
  7e:	2300      	movne	r3, #0
  80:	2301      	moveq	r3, #1
  82:	4290      	cmp	r0, r2
  84:	bf14      	ite	ne
  86:	4618      	movne	r0, r3
  88:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8c:	e001      	b.n	92 <TIM_ITConfig+0x92>
  8e:	f04f 0001 	mov.w	r0, #1	; 0x1
  92:	f7ff fffe 	bl	0 <assert_param>
  96:	f415 4f7f 	tst.w	r5, #65280	; 0xff00
  9a:	bf14      	ite	ne
  9c:	2000      	movne	r0, #0
  9e:	2001      	moveq	r0, #1
  a0:	2d00      	cmp	r5, #0
  a2:	bf0c      	ite	eq
  a4:	2000      	moveq	r0, #0
  a6:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  aa:	f7ff fffe 	bl	0 <assert_param>
  ae:	2e01      	cmp	r6, #1
  b0:	bf8c      	ite	hi
  b2:	2000      	movhi	r0, #0
  b4:	2001      	movls	r0, #1
  b6:	f7ff fffe 	bl	0 <assert_param>
  ba:	b12e      	cbz	r6, c8 <assert_param+0xc8>
  bc:	89a3      	ldrh	r3, [r4, #12]
  be:	b29b      	uxth	r3, r3
  c0:	ea45 0303 	orr.w	r3, r5, r3
  c4:	81a3      	strh	r3, [r4, #12]
  c6:	e006      	b.n	d6 <assert_param+0xd6>
  c8:	89a3      	ldrh	r3, [r4, #12]
  ca:	b29b      	uxth	r3, r3
  cc:	ea6f 0205 	mvn.w	r2, r5
  d0:	ea03 0302 	and.w	r3, r3, r2
  d4:	81a3      	strh	r3, [r4, #12]
  d6:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_CtrlPWMOutputs:

00000000 <TIM_CtrlPWMOutputs>:
TIM_CtrlPWMOutputs():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f642 4300 	movw	r3, #11264	; 0x2c00
   a:	f2c4 0301 	movt	r3, #16385	; 0x4001
   e:	f243 4000 	movw	r0, #13312	; 0x3400
  12:	f2c4 0001 	movt	r0, #16385	; 0x4001
  16:	4285      	cmp	r5, r0
  18:	bf14      	ite	ne
  1a:	2000      	movne	r0, #0
  1c:	2001      	moveq	r0, #1
  1e:	429d      	cmp	r5, r3
  20:	bf08      	it	eq
  22:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  26:	f7ff fffe 	bl	0 <assert_param>
  2a:	2c01      	cmp	r4, #1
  2c:	bf8c      	ite	hi
  2e:	2000      	movhi	r0, #0
  30:	2001      	movls	r0, #1
  32:	f7ff fffe 	bl	0 <assert_param>
  36:	b14c      	cbz	r4, 4c <assert_param+0x4c>
  38:	f8b5 3044 	ldrh.w	r3, [r5, #68]
  3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
  40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
  44:	b29b      	uxth	r3, r3
  46:	f8a5 3044 	strh.w	r3, [r5, #68]
  4a:	e007      	b.n	5c <assert_param+0x5c>
  4c:	f8b5 3044 	ldrh.w	r3, [r5, #68]
  50:	ea4f 4343 	mov.w	r3, r3, lsl #17
  54:	ea4f 4353 	mov.w	r3, r3, lsr #17
  58:	f8a5 3044 	strh.w	r3, [r5, #68]
  5c:	bd70      	pop	{r4, r5, r6, pc}
  5e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_Cmd:

00000000 <TIM_Cmd>:
TIM_Cmd():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	2b00      	cmp	r3, #0
  22:	d133      	bne.n	8c <TIM_Cmd+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_Cmd+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_Cmd+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_Cmd+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	2d01      	cmp	r5, #1
  96:	bf8c      	ite	hi
  98:	2000      	movhi	r0, #0
  9a:	2001      	movls	r0, #1
  9c:	f7ff fffe 	bl	0 <assert_param>
  a0:	b12d      	cbz	r5, ae <assert_param+0xae>
  a2:	8823      	ldrh	r3, [r4, #0]
  a4:	b29b      	uxth	r3, r3
  a6:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  aa:	8023      	strh	r3, [r4, #0]
  ac:	e007      	b.n	be <assert_param+0xbe>
  ae:	8823      	ldrh	r3, [r4, #0]
  b0:	f023 0301 	bic.w	r3, r3, #1	; 0x1
  b4:	ea4f 5383 	mov.w	r3, r3, lsl #22
  b8:	ea4f 5393 	mov.w	r3, r3, lsr #22
  bc:	8023      	strh	r3, [r4, #0]
  be:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_BDTRConfig:

00000000 <TIM_BDTRConfig>:
TIM_BDTRConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f642 4300 	movw	r3, #11264	; 0x2c00
   a:	f2c4 0301 	movt	r3, #16385	; 0x4001
   e:	f243 4000 	movw	r0, #13312	; 0x3400
  12:	f2c4 0001 	movt	r0, #16385	; 0x4001
  16:	4285      	cmp	r5, r0
  18:	bf14      	ite	ne
  1a:	2000      	movne	r0, #0
  1c:	2001      	moveq	r0, #1
  1e:	429d      	cmp	r5, r3
  20:	bf08      	it	eq
  22:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  26:	f7ff fffe 	bl	0 <assert_param>
  2a:	8823      	ldrh	r3, [r4, #0]
  2c:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
  30:	bf38      	it	cc
  32:	2000      	movcc	r0, #0
  34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
  38:	bf08      	it	eq
  3a:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  3e:	f7ff fffe 	bl	0 <assert_param>
  42:	8863      	ldrh	r3, [r4, #2]
  44:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
  48:	bf38      	it	cc
  4a:	2000      	movcc	r0, #0
  4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  50:	bf08      	it	eq
  52:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  56:	f7ff fffe 	bl	0 <assert_param>
  5a:	88a0      	ldrh	r0, [r4, #4]
  5c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  60:	bf14      	ite	ne
  62:	2300      	movne	r3, #0
  64:	2301      	moveq	r3, #1
  66:	2800      	cmp	r0, #0
  68:	bf08      	it	eq
  6a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  6e:	b943      	cbnz	r3, 82 <TIM_BDTRConfig+0x82>
  70:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
  74:	d005      	beq.n	82 <TIM_BDTRConfig+0x82>
  76:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  7a:	bf14      	ite	ne
  7c:	2000      	movne	r0, #0
  7e:	2001      	moveq	r0, #1
  80:	e001      	b.n	86 <TIM_BDTRConfig+0x86>
  82:	f04f 0001 	mov.w	r0, #1	; 0x1
  86:	f7ff fffe 	bl	0 <assert_param>
  8a:	8923      	ldrh	r3, [r4, #8]
  8c:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
  90:	bf38      	it	cc
  92:	2000      	movcc	r0, #0
  94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  98:	bf08      	it	eq
  9a:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  9e:	f7ff fffe 	bl	0 <assert_param>
  a2:	8963      	ldrh	r3, [r4, #10]
  a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  a8:	bf14      	ite	ne
  aa:	2000      	movne	r0, #0
  ac:	2001      	moveq	r0, #1
  ae:	2b00      	cmp	r3, #0
  b0:	bf08      	it	eq
  b2:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  b6:	f7ff fffe 	bl	0 <assert_param>
  ba:	89a3      	ldrh	r3, [r4, #12]
  bc:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
  c0:	bf38      	it	cc
  c2:	2000      	movcc	r0, #0
  c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
  c8:	bf08      	it	eq
  ca:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  ce:	f7ff fffe 	bl	0 <assert_param>
  d2:	8863      	ldrh	r3, [r4, #2]
  d4:	8822      	ldrh	r2, [r4, #0]
  d6:	ea43 0302 	orr.w	r3, r3, r2
  da:	88a2      	ldrh	r2, [r4, #4]
  dc:	ea43 0302 	orr.w	r3, r3, r2
  e0:	88e2      	ldrh	r2, [r4, #6]
  e2:	ea43 0302 	orr.w	r3, r3, r2
  e6:	8922      	ldrh	r2, [r4, #8]
  e8:	ea43 0302 	orr.w	r3, r3, r2
  ec:	8962      	ldrh	r2, [r4, #10]
  ee:	ea43 0302 	orr.w	r3, r3, r2
  f2:	89a2      	ldrh	r2, [r4, #12]
  f4:	ea43 0302 	orr.w	r3, r3, r2
  f8:	b29b      	uxth	r3, r3
  fa:	f8a5 3044 	strh.w	r3, [r5, #68]
  fe:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_PWMIConfig:

00000000 <TIM_PWMIConfig>:
TIM_PWMIConfig():
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	460d      	mov	r5, r1
   8:	f642 4200 	movw	r2, #11264	; 0x2c00
   c:	f2c4 0201 	movt	r2, #16385	; 0x4001
  10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  14:	bf14      	ite	ne
  16:	2300      	movne	r3, #0
  18:	2301      	moveq	r3, #1
  1a:	4290      	cmp	r0, r2
  1c:	bf08      	it	eq
  1e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  22:	bb13      	cbnz	r3, 6a <TIM_PWMIConfig+0x6a>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	b98b      	cbnz	r3, 6a <TIM_PWMIConfig+0x6a>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f243 4300 	movw	r3, #13312	; 0x3400
  52:	f2c4 0301 	movt	r3, #16385	; 0x4001
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf14      	ite	ne
  62:	4618      	movne	r0, r3
  64:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  68:	e001      	b.n	6e <TIM_PWMIConfig+0x6e>
  6a:	f04f 0001 	mov.w	r0, #1	; 0x1
  6e:	f7ff fffe 	bl	0 <assert_param>
  72:	8869      	ldrh	r1, [r5, #2]
  74:	2900      	cmp	r1, #0
  76:	bf0c      	ite	eq
  78:	2702      	moveq	r7, #2
  7a:	2700      	movne	r7, #0
  7c:	88aa      	ldrh	r2, [r5, #4]
  7e:	2a01      	cmp	r2, #1
  80:	bf0c      	ite	eq
  82:	2602      	moveq	r6, #2
  84:	2601      	movne	r6, #1
  86:	882b      	ldrh	r3, [r5, #0]
  88:	b993      	cbnz	r3, b0 <TIM_PWMIConfig+0xb0>
  8a:	4620      	mov	r0, r4
  8c:	892b      	ldrh	r3, [r5, #8]
  8e:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
  92:	4620      	mov	r0, r4
  94:	88e9      	ldrh	r1, [r5, #6]
  96:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
  9a:	4620      	mov	r0, r4
  9c:	4639      	mov	r1, r7
  9e:	4632      	mov	r2, r6
  a0:	892b      	ldrh	r3, [r5, #8]
  a2:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
  a6:	4620      	mov	r0, r4
  a8:	88e9      	ldrh	r1, [r5, #6]
  aa:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
  ae:	e011      	b.n	d4 <TIM_PWMIConfig+0xd4>
  b0:	4620      	mov	r0, r4
  b2:	892b      	ldrh	r3, [r5, #8]
  b4:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
  b8:	4620      	mov	r0, r4
  ba:	88e9      	ldrh	r1, [r5, #6]
  bc:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
  c0:	4620      	mov	r0, r4
  c2:	4639      	mov	r1, r7
  c4:	4632      	mov	r2, r6
  c6:	892b      	ldrh	r3, [r5, #8]
  c8:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
  cc:	4620      	mov	r0, r4
  ce:	88e9      	ldrh	r1, [r5, #6]
  d0:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
  d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
Disassembly of section .text.TIM_ICInit:

00000000 <TIM_ICInit>:
TIM_ICInit():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4606      	mov	r6, r0
   4:	460d      	mov	r5, r1
   6:	f642 4200 	movw	r2, #11264	; 0x2c00
   a:	f2c4 0201 	movt	r2, #16385	; 0x4001
   e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	4290      	cmp	r0, r2
  1a:	bf08      	it	eq
  1c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  20:	bb13      	cbnz	r3, 68 <TIM_ICInit+0x68>
  22:	f240 4200 	movw	r2, #1024	; 0x400
  26:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	4298      	cmp	r0, r3
  34:	bf14      	ite	ne
  36:	2300      	movne	r3, #0
  38:	2301      	moveq	r3, #1
  3a:	4290      	cmp	r0, r2
  3c:	bf08      	it	eq
  3e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  42:	b98b      	cbnz	r3, 68 <TIM_ICInit+0x68>
  44:	f640 4200 	movw	r2, #3072	; 0xc00
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	f243 4300 	movw	r3, #13312	; 0x3400
  50:	f2c4 0301 	movt	r3, #16385	; 0x4001
  54:	4298      	cmp	r0, r3
  56:	bf14      	ite	ne
  58:	2300      	movne	r3, #0
  5a:	2301      	moveq	r3, #1
  5c:	4290      	cmp	r0, r2
  5e:	bf14      	ite	ne
  60:	4618      	movne	r0, r3
  62:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  66:	e001      	b.n	6c <TIM_ICInit+0x6c>
  68:	f04f 0001 	mov.w	r0, #1	; 0x1
  6c:	f7ff fffe 	bl	0 <assert_param>
  70:	8828      	ldrh	r0, [r5, #0]
  72:	2804      	cmp	r0, #4
  74:	bf14      	ite	ne
  76:	2300      	movne	r3, #0
  78:	2301      	moveq	r3, #1
  7a:	2800      	cmp	r0, #0
  7c:	bf08      	it	eq
  7e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  82:	b933      	cbnz	r3, 92 <TIM_ICInit+0x92>
  84:	2808      	cmp	r0, #8
  86:	d004      	beq.n	92 <TIM_ICInit+0x92>
  88:	280c      	cmp	r0, #12
  8a:	bf14      	ite	ne
  8c:	2000      	movne	r0, #0
  8e:	2001      	moveq	r0, #1
  90:	e001      	b.n	96 <TIM_ICInit+0x96>
  92:	f04f 0001 	mov.w	r0, #1	; 0x1
  96:	f7ff fffe 	bl	0 <assert_param>
  9a:	886b      	ldrh	r3, [r5, #2]
  9c:	2b02      	cmp	r3, #2
  9e:	bf14      	ite	ne
  a0:	2000      	movne	r0, #0
  a2:	2001      	moveq	r0, #1
  a4:	2b00      	cmp	r3, #0
  a6:	bf08      	it	eq
  a8:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  ac:	f7ff fffe 	bl	0 <assert_param>
  b0:	88a8      	ldrh	r0, [r5, #4]
  b2:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
  b6:	b280      	uxth	r0, r0
  b8:	2802      	cmp	r0, #2
  ba:	bf8c      	ite	hi
  bc:	2000      	movhi	r0, #0
  be:	2001      	movls	r0, #1
  c0:	f7ff fffe 	bl	0 <assert_param>
  c4:	88e8      	ldrh	r0, [r5, #6]
  c6:	2804      	cmp	r0, #4
  c8:	bf14      	ite	ne
  ca:	2300      	movne	r3, #0
  cc:	2301      	moveq	r3, #1
  ce:	2800      	cmp	r0, #0
  d0:	bf08      	it	eq
  d2:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  d6:	b933      	cbnz	r3, e6 <TIM_ICInit+0xe6>
  d8:	2808      	cmp	r0, #8
  da:	d004      	beq.n	e6 <TIM_ICInit+0xe6>
  dc:	280c      	cmp	r0, #12
  de:	bf14      	ite	ne
  e0:	2000      	movne	r0, #0
  e2:	2001      	moveq	r0, #1
  e4:	e001      	b.n	ea <TIM_ICInit+0xea>
  e6:	f04f 0001 	mov.w	r0, #1	; 0x1
  ea:	f7ff fffe 	bl	0 <assert_param>
  ee:	8928      	ldrh	r0, [r5, #8]
  f0:	280f      	cmp	r0, #15
  f2:	bf8c      	ite	hi
  f4:	2000      	movhi	r0, #0
  f6:	2001      	movls	r0, #1
  f8:	f7ff fffe 	bl	0 <assert_param>
  fc:	882b      	ldrh	r3, [r5, #0]
  fe:	b953      	cbnz	r3, 116 <TIM_ICInit+0x116>
 100:	4630      	mov	r0, r6
 102:	8869      	ldrh	r1, [r5, #2]
 104:	88aa      	ldrh	r2, [r5, #4]
 106:	892b      	ldrh	r3, [r5, #8]
 108:	f7ff fffe 	bl	0 <TIM_ICInit>
 10c:	4630      	mov	r0, r6
 10e:	88e9      	ldrh	r1, [r5, #6]
 110:	f7ff fffe 	bl	0 <TIM_ICInit>
 114:	e059      	b.n	1ca <TIM_ICInit+0x1ca>
 116:	2b04      	cmp	r3, #4
 118:	d10a      	bne.n	130 <TIM_ICInit+0x130>
 11a:	4630      	mov	r0, r6
 11c:	8869      	ldrh	r1, [r5, #2]
 11e:	88aa      	ldrh	r2, [r5, #4]
 120:	892b      	ldrh	r3, [r5, #8]
 122:	f7ff fffe 	bl	0 <TIM_ICInit>
 126:	4630      	mov	r0, r6
 128:	88e9      	ldrh	r1, [r5, #6]
 12a:	f7ff fffe 	bl	0 <TIM_ICInit>
 12e:	e04c      	b.n	1ca <TIM_ICInit+0x1ca>
 130:	2b08      	cmp	r3, #8
 132:	d123      	bne.n	17c <TIM_ICInit+0x17c>
 134:	886c      	ldrh	r4, [r5, #2]
 136:	88a8      	ldrh	r0, [r5, #4]
 138:	8929      	ldrh	r1, [r5, #8]
 13a:	8c33      	ldrh	r3, [r6, #32]
 13c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 140:	ea4f 4303 	mov.w	r3, r3, lsl #16
 144:	ea4f 4313 	mov.w	r3, r3, lsr #16
 148:	8433      	strh	r3, [r6, #32]
 14a:	8bb2      	ldrh	r2, [r6, #28]
 14c:	b292      	uxth	r2, r2
 14e:	8c33      	ldrh	r3, [r6, #32]
 150:	b29b      	uxth	r3, r3
 152:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 156:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 15a:	b292      	uxth	r2, r2
 15c:	ea42 0200 	orr.w	r2, r2, r0
 160:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 164:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 168:	b29b      	uxth	r3, r3
 16a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 16e:	83b2      	strh	r2, [r6, #28]
 170:	8433      	strh	r3, [r6, #32]
 172:	4630      	mov	r0, r6
 174:	88e9      	ldrh	r1, [r5, #6]
 176:	f7ff fffe 	bl	0 <TIM_ICInit>
 17a:	e026      	b.n	1ca <TIM_ICInit+0x1ca>
 17c:	886c      	ldrh	r4, [r5, #2]
 17e:	88a9      	ldrh	r1, [r5, #4]
 180:	8928      	ldrh	r0, [r5, #8]
 182:	8c33      	ldrh	r3, [r6, #32]
 184:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 188:	ea4f 4303 	mov.w	r3, r3, lsl #16
 18c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 190:	8433      	strh	r3, [r6, #32]
 192:	8bb3      	ldrh	r3, [r6, #28]
 194:	8c32      	ldrh	r2, [r6, #32]
 196:	b292      	uxth	r2, r2
 198:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 19c:	ea4f 5303 	mov.w	r3, r3, lsl #20
 1a0:	ea4f 5313 	mov.w	r3, r3, lsr #20
 1a4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 1a8:	b29b      	uxth	r3, r3
 1aa:	ea43 3300 	orr.w	r3, r3, r0, lsl #12
 1ae:	b29b      	uxth	r3, r3
 1b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 1b4:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
 1b8:	b292      	uxth	r2, r2
 1ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 1be:	83b3      	strh	r3, [r6, #28]
 1c0:	8432      	strh	r2, [r6, #32]
 1c2:	4630      	mov	r0, r6
 1c4:	88e9      	ldrh	r1, [r5, #6]
 1c6:	f7ff fffe 	bl	0 <TIM_ICInit>
 1ca:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_OC4Init:

00000000 <TIM_OC4Init>:
TIM_OC4Init():
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	b083      	sub	sp, #12
   6:	4604      	mov	r4, r0
   8:	460d      	mov	r5, r1
   a:	f642 4300 	movw	r3, #11264	; 0x2c00
   e:	f2c4 0301 	movt	r3, #16385	; 0x4001
  12:	4298      	cmp	r0, r3
  14:	bf14      	ite	ne
  16:	2300      	movne	r3, #0
  18:	2301      	moveq	r3, #1
  1a:	9301      	str	r3, [sp, #4]
  1c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  20:	bf08      	it	eq
  22:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  26:	bb13      	cbnz	r3, 6e <TIM_OC4Init+0x6e>
  28:	f240 4200 	movw	r2, #1024	; 0x400
  2c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  30:	f640 0300 	movw	r3, #2048	; 0x800
  34:	f2c4 0300 	movt	r3, #16384	; 0x4000
  38:	4298      	cmp	r0, r3
  3a:	bf14      	ite	ne
  3c:	2300      	movne	r3, #0
  3e:	2301      	moveq	r3, #1
  40:	4290      	cmp	r0, r2
  42:	bf08      	it	eq
  44:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  48:	b98b      	cbnz	r3, 6e <TIM_OC4Init+0x6e>
  4a:	f640 4200 	movw	r2, #3072	; 0xc00
  4e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  52:	f243 4300 	movw	r3, #13312	; 0x3400
  56:	f2c4 0301 	movt	r3, #16385	; 0x4001
  5a:	4298      	cmp	r0, r3
  5c:	bf14      	ite	ne
  5e:	2300      	movne	r3, #0
  60:	2301      	moveq	r3, #1
  62:	4290      	cmp	r0, r2
  64:	bf14      	ite	ne
  66:	4618      	movne	r0, r3
  68:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  6c:	e001      	b.n	72 <TIM_OC4Init+0x72>
  6e:	f04f 0001 	mov.w	r0, #1	; 0x1
  72:	f7ff fffe 	bl	0 <assert_param>
  76:	8828      	ldrh	r0, [r5, #0]
  78:	2810      	cmp	r0, #16
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	2800      	cmp	r0, #0
  82:	bf08      	it	eq
  84:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  88:	b953      	cbnz	r3, a0 <TIM_OC4Init+0xa0>
  8a:	2820      	cmp	r0, #32
  8c:	d008      	beq.n	a0 <TIM_OC4Init+0xa0>
  8e:	2830      	cmp	r0, #48
  90:	d006      	beq.n	a0 <TIM_OC4Init+0xa0>
  92:	2860      	cmp	r0, #96
  94:	d004      	beq.n	a0 <TIM_OC4Init+0xa0>
  96:	2870      	cmp	r0, #112
  98:	bf14      	ite	ne
  9a:	2000      	movne	r0, #0
  9c:	2001      	moveq	r0, #1
  9e:	e001      	b.n	a4 <TIM_OC4Init+0xa4>
  a0:	f04f 0001 	mov.w	r0, #1	; 0x1
  a4:	f7ff fffe 	bl	0 <assert_param>
  a8:	8868      	ldrh	r0, [r5, #2]
  aa:	2801      	cmp	r0, #1
  ac:	bf8c      	ite	hi
  ae:	2000      	movhi	r0, #0
  b0:	2001      	movls	r0, #1
  b2:	f7ff fffe 	bl	0 <assert_param>
  b6:	892b      	ldrh	r3, [r5, #8]
  b8:	2b02      	cmp	r3, #2
  ba:	bf14      	ite	ne
  bc:	2000      	movne	r0, #0
  be:	2001      	moveq	r0, #1
  c0:	2b00      	cmp	r3, #0
  c2:	bf08      	it	eq
  c4:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  c8:	f7ff fffe 	bl	0 <assert_param>
  cc:	8c23      	ldrh	r3, [r4, #32]
  ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  d2:	ea4f 4303 	mov.w	r3, r3, lsl #16
  d6:	ea4f 4313 	mov.w	r3, r3, lsr #16
  da:	8423      	strh	r3, [r4, #32]
  dc:	8c23      	ldrh	r3, [r4, #32]
  de:	fa1f fb83 	uxth.w	fp, r3
  e2:	88a3      	ldrh	r3, [r4, #4]
  e4:	b29e      	uxth	r6, r3
  e6:	8ba3      	ldrh	r3, [r4, #28]
  e8:	b29f      	uxth	r7, r3
  ea:	f8b5 8000 	ldrh.w	r8, [r5]
  ee:	f8b5 9008 	ldrh.w	r9, [r5, #8]
  f2:	f8b5 a002 	ldrh.w	sl, [r5, #2]
  f6:	88eb      	ldrh	r3, [r5, #6]
  f8:	f8a4 3040 	strh.w	r3, [r4, #64]
  fc:	f243 4300 	movw	r3, #13312	; 0x3400
 100:	f2c4 0301 	movt	r3, #16385	; 0x4001
 104:	9a01      	ldr	r2, [sp, #4]
 106:	429c      	cmp	r4, r3
 108:	bf08      	it	eq
 10a:	f042 0201 	orreq.w	r2, r2, #1	; 0x1
 10e:	b19a      	cbz	r2, 138 <TIM_OC4Init+0x138>
 110:	89ab      	ldrh	r3, [r5, #12]
 112:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
 116:	bf38      	it	cc
 118:	2000      	movcc	r0, #0
 11a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 11e:	bf08      	it	eq
 120:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 124:	f7ff fffe 	bl	0 <assert_param>
 128:	ea4f 4386 	mov.w	r3, r6, lsl #18
 12c:	ea4f 4393 	mov.w	r3, r3, lsr #18
 130:	89aa      	ldrh	r2, [r5, #12]
 132:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 136:	b29e      	uxth	r6, r3
 138:	80a6      	strh	r6, [r4, #4]
 13a:	f648 73ff 	movw	r3, #36863	; 0x8fff
 13e:	f2c0 0300 	movt	r3, #0	; 0x0
 142:	ea07 0303 	and.w	r3, r7, r3
 146:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
 14a:	b29b      	uxth	r3, r3
 14c:	83a3      	strh	r3, [r4, #28]
 14e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 152:	f2c0 0300 	movt	r3, #0	; 0x0
 156:	ea0b 0303 	and.w	r3, fp, r3
 15a:	ea43 3309 	orr.w	r3, r3, r9, lsl #12
 15e:	b29b      	uxth	r3, r3
 160:	ea43 330a 	orr.w	r3, r3, sl, lsl #12
 164:	b29b      	uxth	r3, r3
 166:	8423      	strh	r3, [r4, #32]
 168:	b003      	add	sp, #12
 16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 16e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_OC3Init:

00000000 <TIM_OC3Init>:
TIM_OC3Init():
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	4604      	mov	r4, r0
   6:	460d      	mov	r5, r1
   8:	f642 4300 	movw	r3, #11264	; 0x2c00
   c:	f2c4 0301 	movt	r3, #16385	; 0x4001
  10:	4298      	cmp	r0, r3
  12:	bf14      	ite	ne
  14:	f04f 0800 	movne.w	r8, #0	; 0x0
  18:	f04f 0801 	moveq.w	r8, #1	; 0x1
  1c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  20:	bf14      	ite	ne
  22:	4643      	movne	r3, r8
  24:	f048 0301 	orreq.w	r3, r8, #1	; 0x1
  28:	bb13      	cbnz	r3, 70 <TIM_OC3Init+0x70>
  2a:	f240 4200 	movw	r2, #1024	; 0x400
  2e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  32:	f640 0300 	movw	r3, #2048	; 0x800
  36:	f2c4 0300 	movt	r3, #16384	; 0x4000
  3a:	4298      	cmp	r0, r3
  3c:	bf14      	ite	ne
  3e:	2300      	movne	r3, #0
  40:	2301      	moveq	r3, #1
  42:	4290      	cmp	r0, r2
  44:	bf08      	it	eq
  46:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  4a:	b98b      	cbnz	r3, 70 <TIM_OC3Init+0x70>
  4c:	f640 4200 	movw	r2, #3072	; 0xc00
  50:	f2c4 0200 	movt	r2, #16384	; 0x4000
  54:	f243 4300 	movw	r3, #13312	; 0x3400
  58:	f2c4 0301 	movt	r3, #16385	; 0x4001
  5c:	4298      	cmp	r0, r3
  5e:	bf14      	ite	ne
  60:	2300      	movne	r3, #0
  62:	2301      	moveq	r3, #1
  64:	4290      	cmp	r0, r2
  66:	bf14      	ite	ne
  68:	4618      	movne	r0, r3
  6a:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  6e:	e001      	b.n	74 <TIM_OC3Init+0x74>
  70:	f04f 0001 	mov.w	r0, #1	; 0x1
  74:	f7ff fffe 	bl	0 <assert_param>
  78:	8828      	ldrh	r0, [r5, #0]
  7a:	2810      	cmp	r0, #16
  7c:	bf14      	ite	ne
  7e:	2300      	movne	r3, #0
  80:	2301      	moveq	r3, #1
  82:	2800      	cmp	r0, #0
  84:	bf08      	it	eq
  86:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  8a:	b953      	cbnz	r3, a2 <TIM_OC3Init+0xa2>
  8c:	2820      	cmp	r0, #32
  8e:	d008      	beq.n	a2 <TIM_OC3Init+0xa2>
  90:	2830      	cmp	r0, #48
  92:	d006      	beq.n	a2 <TIM_OC3Init+0xa2>
  94:	2860      	cmp	r0, #96
  96:	d004      	beq.n	a2 <TIM_OC3Init+0xa2>
  98:	2870      	cmp	r0, #112
  9a:	bf14      	ite	ne
  9c:	2000      	movne	r0, #0
  9e:	2001      	moveq	r0, #1
  a0:	e001      	b.n	a6 <TIM_OC3Init+0xa6>
  a2:	f04f 0001 	mov.w	r0, #1	; 0x1
  a6:	f7ff fffe 	bl	0 <assert_param>
  aa:	8868      	ldrh	r0, [r5, #2]
  ac:	2801      	cmp	r0, #1
  ae:	bf8c      	ite	hi
  b0:	2000      	movhi	r0, #0
  b2:	2001      	movls	r0, #1
  b4:	f7ff fffe 	bl	0 <assert_param>
  b8:	892b      	ldrh	r3, [r5, #8]
  ba:	2b02      	cmp	r3, #2
  bc:	bf14      	ite	ne
  be:	2000      	movne	r0, #0
  c0:	2001      	moveq	r0, #1
  c2:	2b00      	cmp	r3, #0
  c4:	bf08      	it	eq
  c6:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  ca:	f7ff fffe 	bl	0 <assert_param>
  ce:	8c23      	ldrh	r3, [r4, #32]
  d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  d4:	ea4f 4303 	mov.w	r3, r3, lsl #16
  d8:	ea4f 4313 	mov.w	r3, r3, lsr #16
  dc:	8423      	strh	r3, [r4, #32]
  de:	8c23      	ldrh	r3, [r4, #32]
  e0:	88a2      	ldrh	r2, [r4, #4]
  e2:	b297      	uxth	r7, r2
  e4:	8ba2      	ldrh	r2, [r4, #28]
  e6:	fa1f f982 	uxth.w	r9, r2
  ea:	f8b5 a000 	ldrh.w	sl, [r5]
  ee:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  f2:	ea4f 4303 	mov.w	r3, r3, lsl #16
  f6:	ea4f 4313 	mov.w	r3, r3, lsr #16
  fa:	892a      	ldrh	r2, [r5, #8]
  fc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 100:	b29b      	uxth	r3, r3
 102:	886a      	ldrh	r2, [r5, #2]
 104:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 108:	b29e      	uxth	r6, r3
 10a:	88eb      	ldrh	r3, [r5, #6]
 10c:	87a3      	strh	r3, [r4, #60]
 10e:	f243 4300 	movw	r3, #13312	; 0x3400
 112:	f2c4 0301 	movt	r3, #16385	; 0x4001
 116:	429c      	cmp	r4, r3
 118:	bf14      	ite	ne
 11a:	4643      	movne	r3, r8
 11c:	f048 0301 	orreq.w	r3, r8, #1	; 0x1
 120:	2b00      	cmp	r3, #0
 122:	d04e      	beq.n	1c2 <TIM_OC3Init+0x1c2>
 124:	88ab      	ldrh	r3, [r5, #4]
 126:	2b04      	cmp	r3, #4
 128:	bf14      	ite	ne
 12a:	2000      	movne	r0, #0
 12c:	2001      	moveq	r0, #1
 12e:	2b00      	cmp	r3, #0
 130:	bf08      	it	eq
 132:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 136:	f7ff fffe 	bl	0 <assert_param>
 13a:	896b      	ldrh	r3, [r5, #10]
 13c:	2b08      	cmp	r3, #8
 13e:	bf14      	ite	ne
 140:	2000      	movne	r0, #0
 142:	2001      	moveq	r0, #1
 144:	2b00      	cmp	r3, #0
 146:	bf08      	it	eq
 148:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 14c:	f7ff fffe 	bl	0 <assert_param>
 150:	89eb      	ldrh	r3, [r5, #14]
 152:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
 156:	bf38      	it	cc
 158:	2000      	movcc	r0, #0
 15a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 15e:	bf08      	it	eq
 160:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 164:	f7ff fffe 	bl	0 <assert_param>
 168:	89ab      	ldrh	r3, [r5, #12]
 16a:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
 16e:	bf38      	it	cc
 170:	2000      	movcc	r0, #0
 172:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 176:	bf08      	it	eq
 178:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 17c:	f7ff fffe 	bl	0 <assert_param>
 180:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 184:	f2c0 0200 	movt	r2, #0	; 0x0
 188:	ea06 0202 	and.w	r2, r6, r2
 18c:	896b      	ldrh	r3, [r5, #10]
 18e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 192:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 196:	f2c0 0300 	movt	r3, #0	; 0x0
 19a:	ea02 0303 	and.w	r3, r2, r3
 19e:	88aa      	ldrh	r2, [r5, #4]
 1a0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 1a4:	b29e      	uxth	r6, r3
 1a6:	f644 73ff 	movw	r3, #20479	; 0x4fff
 1aa:	f2c0 0300 	movt	r3, #0	; 0x0
 1ae:	ea07 0303 	and.w	r3, r7, r3
 1b2:	89aa      	ldrh	r2, [r5, #12]
 1b4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 1b8:	b29b      	uxth	r3, r3
 1ba:	89ea      	ldrh	r2, [r5, #14]
 1bc:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 1c0:	b29f      	uxth	r7, r3
 1c2:	80a7      	strh	r7, [r4, #4]
 1c4:	f64f 738f 	movw	r3, #65423	; 0xff8f
 1c8:	f2c0 0300 	movt	r3, #0	; 0x0
 1cc:	ea09 0303 	and.w	r3, r9, r3
 1d0:	ea43 030a 	orr.w	r3, r3, sl
 1d4:	83a3      	strh	r3, [r4, #28]
 1d6:	8426      	strh	r6, [r4, #32]
 1d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
Disassembly of section .text.TIM_OC2Init:

00000000 <TIM_OC2Init>:
TIM_OC2Init():
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	4604      	mov	r4, r0
   6:	460d      	mov	r5, r1
   8:	f642 4300 	movw	r3, #11264	; 0x2c00
   c:	f2c4 0301 	movt	r3, #16385	; 0x4001
  10:	4298      	cmp	r0, r3
  12:	bf14      	ite	ne
  14:	f04f 0800 	movne.w	r8, #0	; 0x0
  18:	f04f 0801 	moveq.w	r8, #1	; 0x1
  1c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  20:	bf14      	ite	ne
  22:	4643      	movne	r3, r8
  24:	f048 0301 	orreq.w	r3, r8, #1	; 0x1
  28:	bb13      	cbnz	r3, 70 <TIM_OC2Init+0x70>
  2a:	f240 4200 	movw	r2, #1024	; 0x400
  2e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  32:	f640 0300 	movw	r3, #2048	; 0x800
  36:	f2c4 0300 	movt	r3, #16384	; 0x4000
  3a:	4298      	cmp	r0, r3
  3c:	bf14      	ite	ne
  3e:	2300      	movne	r3, #0
  40:	2301      	moveq	r3, #1
  42:	4290      	cmp	r0, r2
  44:	bf08      	it	eq
  46:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  4a:	b98b      	cbnz	r3, 70 <TIM_OC2Init+0x70>
  4c:	f640 4200 	movw	r2, #3072	; 0xc00
  50:	f2c4 0200 	movt	r2, #16384	; 0x4000
  54:	f243 4300 	movw	r3, #13312	; 0x3400
  58:	f2c4 0301 	movt	r3, #16385	; 0x4001
  5c:	4298      	cmp	r0, r3
  5e:	bf14      	ite	ne
  60:	2300      	movne	r3, #0
  62:	2301      	moveq	r3, #1
  64:	4290      	cmp	r0, r2
  66:	bf14      	ite	ne
  68:	4618      	movne	r0, r3
  6a:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  6e:	e001      	b.n	74 <TIM_OC2Init+0x74>
  70:	f04f 0001 	mov.w	r0, #1	; 0x1
  74:	f7ff fffe 	bl	0 <assert_param>
  78:	8828      	ldrh	r0, [r5, #0]
  7a:	2810      	cmp	r0, #16
  7c:	bf14      	ite	ne
  7e:	2300      	movne	r3, #0
  80:	2301      	moveq	r3, #1
  82:	2800      	cmp	r0, #0
  84:	bf08      	it	eq
  86:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  8a:	b953      	cbnz	r3, a2 <TIM_OC2Init+0xa2>
  8c:	2820      	cmp	r0, #32
  8e:	d008      	beq.n	a2 <TIM_OC2Init+0xa2>
  90:	2830      	cmp	r0, #48
  92:	d006      	beq.n	a2 <TIM_OC2Init+0xa2>
  94:	2860      	cmp	r0, #96
  96:	d004      	beq.n	a2 <TIM_OC2Init+0xa2>
  98:	2870      	cmp	r0, #112
  9a:	bf14      	ite	ne
  9c:	2000      	movne	r0, #0
  9e:	2001      	moveq	r0, #1
  a0:	e001      	b.n	a6 <TIM_OC2Init+0xa6>
  a2:	f04f 0001 	mov.w	r0, #1	; 0x1
  a6:	f7ff fffe 	bl	0 <assert_param>
  aa:	8868      	ldrh	r0, [r5, #2]
  ac:	2801      	cmp	r0, #1
  ae:	bf8c      	ite	hi
  b0:	2000      	movhi	r0, #0
  b2:	2001      	movls	r0, #1
  b4:	f7ff fffe 	bl	0 <assert_param>
  b8:	892b      	ldrh	r3, [r5, #8]
  ba:	2b02      	cmp	r3, #2
  bc:	bf14      	ite	ne
  be:	2000      	movne	r0, #0
  c0:	2001      	moveq	r0, #1
  c2:	2b00      	cmp	r3, #0
  c4:	bf08      	it	eq
  c6:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  ca:	f7ff fffe 	bl	0 <assert_param>
  ce:	8c23      	ldrh	r3, [r4, #32]
  d0:	f023 0310 	bic.w	r3, r3, #16	; 0x10
  d4:	ea4f 4303 	mov.w	r3, r3, lsl #16
  d8:	ea4f 4313 	mov.w	r3, r3, lsr #16
  dc:	8423      	strh	r3, [r4, #32]
  de:	8c23      	ldrh	r3, [r4, #32]
  e0:	88a2      	ldrh	r2, [r4, #4]
  e2:	b297      	uxth	r7, r2
  e4:	8b22      	ldrh	r2, [r4, #24]
  e6:	fa1f f982 	uxth.w	r9, r2
  ea:	f8b5 a000 	ldrh.w	sl, [r5]
  ee:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  f2:	ea4f 4303 	mov.w	r3, r3, lsl #16
  f6:	ea4f 4313 	mov.w	r3, r3, lsr #16
  fa:	892a      	ldrh	r2, [r5, #8]
  fc:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 100:	b29b      	uxth	r3, r3
 102:	886a      	ldrh	r2, [r5, #2]
 104:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 108:	b29e      	uxth	r6, r3
 10a:	88eb      	ldrh	r3, [r5, #6]
 10c:	8723      	strh	r3, [r4, #56]
 10e:	f243 4300 	movw	r3, #13312	; 0x3400
 112:	f2c4 0301 	movt	r3, #16385	; 0x4001
 116:	429c      	cmp	r4, r3
 118:	bf14      	ite	ne
 11a:	4643      	movne	r3, r8
 11c:	f048 0301 	orreq.w	r3, r8, #1	; 0x1
 120:	2b00      	cmp	r3, #0
 122:	d04e      	beq.n	1c2 <TIM_OC2Init+0x1c2>
 124:	88ab      	ldrh	r3, [r5, #4]
 126:	2b04      	cmp	r3, #4
 128:	bf14      	ite	ne
 12a:	2000      	movne	r0, #0
 12c:	2001      	moveq	r0, #1
 12e:	2b00      	cmp	r3, #0
 130:	bf08      	it	eq
 132:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 136:	f7ff fffe 	bl	0 <assert_param>
 13a:	896b      	ldrh	r3, [r5, #10]
 13c:	2b08      	cmp	r3, #8
 13e:	bf14      	ite	ne
 140:	2000      	movne	r0, #0
 142:	2001      	moveq	r0, #1
 144:	2b00      	cmp	r3, #0
 146:	bf08      	it	eq
 148:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 14c:	f7ff fffe 	bl	0 <assert_param>
 150:	89eb      	ldrh	r3, [r5, #14]
 152:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
 156:	bf38      	it	cc
 158:	2000      	movcc	r0, #0
 15a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 15e:	bf08      	it	eq
 160:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 164:	f7ff fffe 	bl	0 <assert_param>
 168:	89ab      	ldrh	r3, [r5, #12]
 16a:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
 16e:	bf38      	it	cc
 170:	2000      	movcc	r0, #0
 172:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 176:	bf08      	it	eq
 178:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 17c:	f7ff fffe 	bl	0 <assert_param>
 180:	f64f 727f 	movw	r2, #65407	; 0xff7f
 184:	f2c0 0200 	movt	r2, #0	; 0x0
 188:	ea06 0202 	and.w	r2, r6, r2
 18c:	896b      	ldrh	r3, [r5, #10]
 18e:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
 192:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 196:	f2c0 0300 	movt	r3, #0	; 0x0
 19a:	ea02 0303 	and.w	r3, r2, r3
 19e:	88aa      	ldrh	r2, [r5, #4]
 1a0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 1a4:	b29e      	uxth	r6, r3
 1a6:	f247 33ff 	movw	r3, #29695	; 0x73ff
 1aa:	f2c0 0300 	movt	r3, #0	; 0x0
 1ae:	ea07 0303 	and.w	r3, r7, r3
 1b2:	89aa      	ldrh	r2, [r5, #12]
 1b4:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 1b8:	b29b      	uxth	r3, r3
 1ba:	89ea      	ldrh	r2, [r5, #14]
 1bc:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 1c0:	b29f      	uxth	r7, r3
 1c2:	80a7      	strh	r7, [r4, #4]
 1c4:	f648 73ff 	movw	r3, #36863	; 0x8fff
 1c8:	f2c0 0300 	movt	r3, #0	; 0x0
 1cc:	ea09 0303 	and.w	r3, r9, r3
 1d0:	ea43 230a 	orr.w	r3, r3, sl, lsl #8
 1d4:	b29b      	uxth	r3, r3
 1d6:	8323      	strh	r3, [r4, #24]
 1d8:	8426      	strh	r6, [r4, #32]
 1da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 1de:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_OC1Init:

00000000 <TIM_OC1Init>:
TIM_OC1Init():
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	4604      	mov	r4, r0
   6:	460d      	mov	r5, r1
   8:	f642 4300 	movw	r3, #11264	; 0x2c00
   c:	f2c4 0301 	movt	r3, #16385	; 0x4001
  10:	4298      	cmp	r0, r3
  12:	bf14      	ite	ne
  14:	f04f 0800 	movne.w	r8, #0	; 0x0
  18:	f04f 0801 	moveq.w	r8, #1	; 0x1
  1c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  20:	bf14      	ite	ne
  22:	4643      	movne	r3, r8
  24:	f048 0301 	orreq.w	r3, r8, #1	; 0x1
  28:	bb13      	cbnz	r3, 70 <TIM_OC1Init+0x70>
  2a:	f240 4200 	movw	r2, #1024	; 0x400
  2e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  32:	f640 0300 	movw	r3, #2048	; 0x800
  36:	f2c4 0300 	movt	r3, #16384	; 0x4000
  3a:	4298      	cmp	r0, r3
  3c:	bf14      	ite	ne
  3e:	2300      	movne	r3, #0
  40:	2301      	moveq	r3, #1
  42:	4290      	cmp	r0, r2
  44:	bf08      	it	eq
  46:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  4a:	b98b      	cbnz	r3, 70 <TIM_OC1Init+0x70>
  4c:	f640 4200 	movw	r2, #3072	; 0xc00
  50:	f2c4 0200 	movt	r2, #16384	; 0x4000
  54:	f243 4300 	movw	r3, #13312	; 0x3400
  58:	f2c4 0301 	movt	r3, #16385	; 0x4001
  5c:	4298      	cmp	r0, r3
  5e:	bf14      	ite	ne
  60:	2300      	movne	r3, #0
  62:	2301      	moveq	r3, #1
  64:	4290      	cmp	r0, r2
  66:	bf14      	ite	ne
  68:	4618      	movne	r0, r3
  6a:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  6e:	e001      	b.n	74 <TIM_OC1Init+0x74>
  70:	f04f 0001 	mov.w	r0, #1	; 0x1
  74:	f7ff fffe 	bl	0 <assert_param>
  78:	8828      	ldrh	r0, [r5, #0]
  7a:	2810      	cmp	r0, #16
  7c:	bf14      	ite	ne
  7e:	2300      	movne	r3, #0
  80:	2301      	moveq	r3, #1
  82:	2800      	cmp	r0, #0
  84:	bf08      	it	eq
  86:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  8a:	b953      	cbnz	r3, a2 <TIM_OC1Init+0xa2>
  8c:	2820      	cmp	r0, #32
  8e:	d008      	beq.n	a2 <TIM_OC1Init+0xa2>
  90:	2830      	cmp	r0, #48
  92:	d006      	beq.n	a2 <TIM_OC1Init+0xa2>
  94:	2860      	cmp	r0, #96
  96:	d004      	beq.n	a2 <TIM_OC1Init+0xa2>
  98:	2870      	cmp	r0, #112
  9a:	bf14      	ite	ne
  9c:	2000      	movne	r0, #0
  9e:	2001      	moveq	r0, #1
  a0:	e001      	b.n	a6 <TIM_OC1Init+0xa6>
  a2:	f04f 0001 	mov.w	r0, #1	; 0x1
  a6:	f7ff fffe 	bl	0 <assert_param>
  aa:	8868      	ldrh	r0, [r5, #2]
  ac:	2801      	cmp	r0, #1
  ae:	bf8c      	ite	hi
  b0:	2000      	movhi	r0, #0
  b2:	2001      	movls	r0, #1
  b4:	f7ff fffe 	bl	0 <assert_param>
  b8:	892b      	ldrh	r3, [r5, #8]
  ba:	2b02      	cmp	r3, #2
  bc:	bf14      	ite	ne
  be:	2000      	movne	r0, #0
  c0:	2001      	moveq	r0, #1
  c2:	2b00      	cmp	r3, #0
  c4:	bf08      	it	eq
  c6:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  ca:	f7ff fffe 	bl	0 <assert_param>
  ce:	8c23      	ldrh	r3, [r4, #32]
  d0:	f023 0301 	bic.w	r3, r3, #1	; 0x1
  d4:	ea4f 4303 	mov.w	r3, r3, lsl #16
  d8:	ea4f 4313 	mov.w	r3, r3, lsr #16
  dc:	8423      	strh	r3, [r4, #32]
  de:	8c21      	ldrh	r1, [r4, #32]
  e0:	88a3      	ldrh	r3, [r4, #4]
  e2:	b29f      	uxth	r7, r3
  e4:	8b23      	ldrh	r3, [r4, #24]
  e6:	fa1f f983 	uxth.w	r9, r3
  ea:	f8b5 a000 	ldrh.w	sl, [r5]
  ee:	f021 0102 	bic.w	r1, r1, #2	; 0x2
  f2:	ea4f 4101 	mov.w	r1, r1, lsl #16
  f6:	ea4f 4111 	mov.w	r1, r1, lsr #16
  fa:	886b      	ldrh	r3, [r5, #2]
  fc:	892a      	ldrh	r2, [r5, #8]
  fe:	ea43 0302 	orr.w	r3, r3, r2
 102:	b29b      	uxth	r3, r3
 104:	ea43 0601 	orr.w	r6, r3, r1
 108:	88eb      	ldrh	r3, [r5, #6]
 10a:	86a3      	strh	r3, [r4, #52]
 10c:	f243 4300 	movw	r3, #13312	; 0x3400
 110:	f2c4 0301 	movt	r3, #16385	; 0x4001
 114:	429c      	cmp	r4, r3
 116:	bf14      	ite	ne
 118:	4643      	movne	r3, r8
 11a:	f048 0301 	orreq.w	r3, r8, #1	; 0x1
 11e:	2b00      	cmp	r3, #0
 120:	d04c      	beq.n	1bc <TIM_OC1Init+0x1bc>
 122:	88ab      	ldrh	r3, [r5, #4]
 124:	2b04      	cmp	r3, #4
 126:	bf14      	ite	ne
 128:	2000      	movne	r0, #0
 12a:	2001      	moveq	r0, #1
 12c:	2b00      	cmp	r3, #0
 12e:	bf08      	it	eq
 130:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 134:	f7ff fffe 	bl	0 <assert_param>
 138:	896b      	ldrh	r3, [r5, #10]
 13a:	2b08      	cmp	r3, #8
 13c:	bf14      	ite	ne
 13e:	2000      	movne	r0, #0
 140:	2001      	moveq	r0, #1
 142:	2b00      	cmp	r3, #0
 144:	bf08      	it	eq
 146:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 14a:	f7ff fffe 	bl	0 <assert_param>
 14e:	89eb      	ldrh	r3, [r5, #14]
 150:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
 154:	bf38      	it	cc
 156:	2000      	movcc	r0, #0
 158:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 15c:	bf08      	it	eq
 15e:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 162:	f7ff fffe 	bl	0 <assert_param>
 166:	89ab      	ldrh	r3, [r5, #12]
 168:	f1d3 0001 	rsbs	r0, r3, #1	; 0x1
 16c:	bf38      	it	cc
 16e:	2000      	movcc	r0, #0
 170:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 174:	bf08      	it	eq
 176:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
 17a:	f7ff fffe 	bl	0 <assert_param>
 17e:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 182:	f2c0 0300 	movt	r3, #0	; 0x0
 186:	ea06 0303 	and.w	r3, r6, r3
 18a:	896a      	ldrh	r2, [r5, #10]
 18c:	ea43 0302 	orr.w	r3, r3, r2
 190:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 194:	f2c0 0200 	movt	r2, #0	; 0x0
 198:	ea03 0202 	and.w	r2, r3, r2
 19c:	88ab      	ldrh	r3, [r5, #4]
 19e:	ea42 0603 	orr.w	r6, r2, r3
 1a2:	f647 41ff 	movw	r1, #31999	; 0x7cff
 1a6:	f2c0 0100 	movt	r1, #0	; 0x0
 1aa:	ea07 0101 	and.w	r1, r7, r1
 1ae:	89eb      	ldrh	r3, [r5, #14]
 1b0:	89aa      	ldrh	r2, [r5, #12]
 1b2:	ea43 0302 	orr.w	r3, r3, r2
 1b6:	b29b      	uxth	r3, r3
 1b8:	ea43 0701 	orr.w	r7, r3, r1
 1bc:	80a7      	strh	r7, [r4, #4]
 1be:	f64f 738f 	movw	r3, #65423	; 0xff8f
 1c2:	f2c0 0300 	movt	r3, #0	; 0x0
 1c6:	ea09 0303 	and.w	r3, r9, r3
 1ca:	ea43 030a 	orr.w	r3, r3, sl
 1ce:	8323      	strh	r3, [r4, #24]
 1d0:	8426      	strh	r6, [r4, #32]
 1d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 1d6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_TimeBaseInit:

00000000 <TIM_TimeBaseInit>:
TIM_TimeBaseInit():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f642 4300 	movw	r3, #11264	; 0x2c00
   a:	f2c4 0301 	movt	r3, #16385	; 0x4001
   e:	4298      	cmp	r0, r3
  10:	bf14      	ite	ne
  12:	2600      	movne	r6, #0
  14:	2601      	moveq	r6, #1
  16:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  1a:	bf14      	ite	ne
  1c:	4633      	movne	r3, r6
  1e:	f046 0301 	orreq.w	r3, r6, #1	; 0x1
  22:	bb13      	cbnz	r3, 6a <TIM_TimeBaseInit+0x6a>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	b98b      	cbnz	r3, 6a <TIM_TimeBaseInit+0x6a>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f243 4300 	movw	r3, #13312	; 0x3400
  52:	f2c4 0301 	movt	r3, #16385	; 0x4001
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf14      	ite	ne
  62:	4618      	movne	r0, r3
  64:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  68:	e001      	b.n	6e <TIM_TimeBaseInit+0x6e>
  6a:	f04f 0001 	mov.w	r0, #1	; 0x1
  6e:	f7ff fffe 	bl	0 <assert_param>
  72:	8868      	ldrh	r0, [r5, #2]
  74:	2810      	cmp	r0, #16
  76:	bf14      	ite	ne
  78:	2300      	movne	r3, #0
  7a:	2301      	moveq	r3, #1
  7c:	2800      	cmp	r0, #0
  7e:	bf08      	it	eq
  80:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  84:	b943      	cbnz	r3, 98 <TIM_TimeBaseInit+0x98>
  86:	2820      	cmp	r0, #32
  88:	d006      	beq.n	98 <TIM_TimeBaseInit+0x98>
  8a:	2840      	cmp	r0, #64
  8c:	d004      	beq.n	98 <TIM_TimeBaseInit+0x98>
  8e:	2860      	cmp	r0, #96
  90:	bf14      	ite	ne
  92:	2000      	movne	r0, #0
  94:	2001      	moveq	r0, #1
  96:	e001      	b.n	9c <TIM_TimeBaseInit+0x9c>
  98:	f04f 0001 	mov.w	r0, #1	; 0x1
  9c:	f7ff fffe 	bl	0 <assert_param>
  a0:	88e8      	ldrh	r0, [r5, #6]
  a2:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  a6:	bf14      	ite	ne
  a8:	2300      	movne	r3, #0
  aa:	2301      	moveq	r3, #1
  ac:	2800      	cmp	r0, #0
  ae:	bf08      	it	eq
  b0:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  b4:	b113      	cbz	r3, bc <TIM_TimeBaseInit+0xbc>
  b6:	f04f 0001 	mov.w	r0, #1	; 0x1
  ba:	e004      	b.n	c6 <TIM_TimeBaseInit+0xc6>
  bc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
  c0:	bf14      	ite	ne
  c2:	2000      	movne	r0, #0
  c4:	2001      	moveq	r0, #1
  c6:	f7ff fffe 	bl	0 <assert_param>
  ca:	8823      	ldrh	r3, [r4, #0]
  cc:	f003 038f 	and.w	r3, r3, #143	; 0x8f
  d0:	8023      	strh	r3, [r4, #0]
  d2:	8823      	ldrh	r3, [r4, #0]
  d4:	b29b      	uxth	r3, r3
  d6:	88ea      	ldrh	r2, [r5, #6]
  d8:	ea43 0302 	orr.w	r3, r3, r2
  dc:	886a      	ldrh	r2, [r5, #2]
  de:	ea43 0302 	orr.w	r3, r3, r2
  e2:	b29b      	uxth	r3, r3
  e4:	8023      	strh	r3, [r4, #0]
  e6:	88ab      	ldrh	r3, [r5, #4]
  e8:	85a3      	strh	r3, [r4, #44]
  ea:	882b      	ldrh	r3, [r5, #0]
  ec:	8523      	strh	r3, [r4, #40]
  ee:	f243 4300 	movw	r3, #13312	; 0x3400
  f2:	f2c4 0301 	movt	r3, #16385	; 0x4001
  f6:	429c      	cmp	r4, r3
  f8:	bf14      	ite	ne
  fa:	4633      	movne	r3, r6
  fc:	f046 0301 	orreq.w	r3, r6, #1	; 0x1
 100:	b10b      	cbz	r3, 106 <assert_param+0x106>
 102:	7a2b      	ldrb	r3, [r5, #8]
 104:	8623      	strh	r3, [r4, #48]
 106:	f04f 0301 	mov.w	r3, #1	; 0x1
 10a:	82a3      	strh	r3, [r4, #20]
 10c:	bd70      	pop	{r4, r5, r6, pc}
 10e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_DeInit:

00000000 <TIM_DeInit>:
TIM_DeInit():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	f642 4300 	movw	r3, #11264	; 0x2c00
   8:	f2c4 0301 	movt	r3, #16385	; 0x4001
   c:	4298      	cmp	r0, r3
   e:	bf14      	ite	ne
  10:	2500      	movne	r5, #0
  12:	2501      	moveq	r5, #1
  14:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  18:	bf14      	ite	ne
  1a:	2600      	movne	r6, #0
  1c:	2601      	moveq	r6, #1
  1e:	ea55 0306 	orrs.w	r3, r5, r6
  22:	d133      	bne.n	8c <TIM_DeInit+0x8c>
  24:	f240 4200 	movw	r2, #1024	; 0x400
  28:	f2c4 0200 	movt	r2, #16384	; 0x4000
  2c:	f640 0300 	movw	r3, #2048	; 0x800
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	4298      	cmp	r0, r3
  36:	bf14      	ite	ne
  38:	2300      	movne	r3, #0
  3a:	2301      	moveq	r3, #1
  3c:	4290      	cmp	r0, r2
  3e:	bf08      	it	eq
  40:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  44:	bb13      	cbnz	r3, 8c <TIM_DeInit+0x8c>
  46:	f640 4200 	movw	r2, #3072	; 0xc00
  4a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4e:	f241 0300 	movw	r3, #4096	; 0x1000
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	4298      	cmp	r0, r3
  58:	bf14      	ite	ne
  5a:	2300      	movne	r3, #0
  5c:	2301      	moveq	r3, #1
  5e:	4290      	cmp	r0, r2
  60:	bf08      	it	eq
  62:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  66:	b98b      	cbnz	r3, 8c <TIM_DeInit+0x8c>
  68:	f241 4200 	movw	r2, #5120	; 0x1400
  6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  70:	f243 4300 	movw	r3, #13312	; 0x3400
  74:	f2c4 0301 	movt	r3, #16385	; 0x4001
  78:	4298      	cmp	r0, r3
  7a:	bf14      	ite	ne
  7c:	2300      	movne	r3, #0
  7e:	2301      	moveq	r3, #1
  80:	4290      	cmp	r0, r2
  82:	bf14      	ite	ne
  84:	4618      	movne	r0, r3
  86:	f043 0001 	orreq.w	r0, r3, #1	; 0x1
  8a:	e001      	b.n	90 <TIM_DeInit+0x90>
  8c:	f04f 0001 	mov.w	r0, #1	; 0x1
  90:	f7ff fffe 	bl	0 <assert_param>
  94:	b165      	cbz	r5, b0 <TIM_DeInit+0xb0>
  96:	f44f 6000 	mov.w	r0, #2048	; 0x800
  9a:	f04f 0101 	mov.w	r1, #1	; 0x1
  9e:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
  a2:	f44f 6000 	mov.w	r0, #2048	; 0x800
  a6:	f04f 0100 	mov.w	r1, #0	; 0x0
  aa:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
  ae:	e07d      	b.n	1ac <TIM_DeInit+0x1ac>
  b0:	b15e      	cbz	r6, ca <TIM_DeInit+0xca>
  b2:	f04f 0001 	mov.w	r0, #1	; 0x1
  b6:	4601      	mov	r1, r0
  b8:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
  bc:	f04f 0001 	mov.w	r0, #1	; 0x1
  c0:	f04f 0100 	mov.w	r1, #0	; 0x0
  c4:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
  c8:	e070      	b.n	1ac <TIM_DeInit+0x1ac>
  ca:	f240 4300 	movw	r3, #1024	; 0x400
  ce:	f2c4 0300 	movt	r3, #16384	; 0x4000
  d2:	429c      	cmp	r4, r3
  d4:	d10c      	bne.n	f0 <TIM_DeInit+0xf0>
  d6:	f04f 0002 	mov.w	r0, #2	; 0x2
  da:	f04f 0101 	mov.w	r1, #1	; 0x1
  de:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
  e2:	f04f 0002 	mov.w	r0, #2	; 0x2
  e6:	f04f 0100 	mov.w	r1, #0	; 0x0
  ea:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
  ee:	e05d      	b.n	1ac <TIM_DeInit+0x1ac>
  f0:	f640 0300 	movw	r3, #2048	; 0x800
  f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
  f8:	429c      	cmp	r4, r3
  fa:	d10c      	bne.n	116 <TIM_DeInit+0x116>
  fc:	f04f 0004 	mov.w	r0, #4	; 0x4
 100:	f04f 0101 	mov.w	r1, #1	; 0x1
 104:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
 108:	f04f 0004 	mov.w	r0, #4	; 0x4
 10c:	f04f 0100 	mov.w	r1, #0	; 0x0
 110:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
 114:	e04a      	b.n	1ac <TIM_DeInit+0x1ac>
 116:	f640 4300 	movw	r3, #3072	; 0xc00
 11a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 11e:	429c      	cmp	r4, r3
 120:	d10c      	bne.n	13c <TIM_DeInit+0x13c>
 122:	f04f 0008 	mov.w	r0, #8	; 0x8
 126:	f04f 0101 	mov.w	r1, #1	; 0x1
 12a:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
 12e:	f04f 0008 	mov.w	r0, #8	; 0x8
 132:	f04f 0100 	mov.w	r1, #0	; 0x0
 136:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
 13a:	e037      	b.n	1ac <TIM_DeInit+0x1ac>
 13c:	f241 0300 	movw	r3, #4096	; 0x1000
 140:	f2c4 0300 	movt	r3, #16384	; 0x4000
 144:	429c      	cmp	r4, r3
 146:	d10c      	bne.n	162 <TIM_DeInit+0x162>
 148:	f04f 0010 	mov.w	r0, #16	; 0x10
 14c:	f04f 0101 	mov.w	r1, #1	; 0x1
 150:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
 154:	f04f 0010 	mov.w	r0, #16	; 0x10
 158:	f04f 0100 	mov.w	r1, #0	; 0x0
 15c:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
 160:	e024      	b.n	1ac <TIM_DeInit+0x1ac>
 162:	f241 4300 	movw	r3, #5120	; 0x1400
 166:	f2c4 0300 	movt	r3, #16384	; 0x4000
 16a:	429c      	cmp	r4, r3
 16c:	d10c      	bne.n	188 <TIM_DeInit+0x188>
 16e:	f04f 0020 	mov.w	r0, #32	; 0x20
 172:	f04f 0101 	mov.w	r1, #1	; 0x1
 176:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
 17a:	f04f 0020 	mov.w	r0, #32	; 0x20
 17e:	f04f 0100 	mov.w	r1, #0	; 0x0
 182:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
 186:	e011      	b.n	1ac <TIM_DeInit+0x1ac>
 188:	f243 4300 	movw	r3, #13312	; 0x3400
 18c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 190:	429c      	cmp	r4, r3
 192:	d10b      	bne.n	1ac <TIM_DeInit+0x1ac>
 194:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 198:	f04f 0101 	mov.w	r1, #1	; 0x1
 19c:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
 1a0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 1a4:	f04f 0100 	mov.w	r1, #0	; 0x0
 1a8:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
 1ac:	bd70      	pop	{r4, r5, r6, pc}
 1ae:	46c0      	nop			(mov r8, r8)
