-- VHDL for IBM SMS ALD page 14.71.12.1
-- Title: C ADDRESS REGISTER SET CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/5/2020 12:22:34 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_12_1_C_ADDRESS_REGISTER_SET_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MV_CONS_ADDRESS_ENTRY_C_AR:	 in STD_LOGIC;
		MS_STOPPED_AT_CYCLE_END:	 in STD_LOGIC;
		PS_C_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_B_OR_C:	 in STD_LOGIC;
		PS_C_CYCLE_1:	 in STD_LOGIC;
		PS_LOGIC_GATE_D_OR_E_OR_F:	 in STD_LOGIC;
		MS_SET_A_AND_C_AR:	 in STD_LOGIC;
		PS_ADDRESS_SET_ROUTINE:	 in STD_LOGIC;
		PS_DISPLAY_ROUTINE_1:	 in STD_LOGIC;
		PS_1ST_ADDRESS:	 in STD_LOGIC;
		PS_INSN_RO_GATE:	 in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_SET_C_AR:	 out STD_LOGIC;
		PS_SET_C_AR_A:	 out STD_LOGIC);
end ALD_14_71_12_1_C_ADDRESS_REGISTER_SET_CONTROLS;

architecture behavioral of ALD_14_71_12_1_C_ADDRESS_REGISTER_SET_CONTROLS is 

	signal OUT_4A_C: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_F: STD_LOGIC;
	signal OUT_2C_E: STD_LOGIC;
	signal OUT_5D_P: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_5E_K: STD_LOGIC;
	signal OUT_5F_K: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_5E: STD_LOGIC;

begin

	OUT_4A_C <= NOT(MV_CONS_ADDRESS_ENTRY_C_AR OR MS_STOPPED_AT_CYCLE_END );
	OUT_5B_NoPin <= NOT(PS_C_CYCLE_CTRL AND PS_LOGIC_GATE_B_OR_C );
	OUT_5C_NoPin <= NOT(PS_C_CYCLE_1 AND PS_LOGIC_GATE_D_OR_E_OR_F );
	OUT_4C_F <= NOT(OUT_5B_NoPin AND OUT_5C_NoPin AND MS_SET_A_AND_C_AR );
	OUT_2C_E <= OUT_DOT_4C;
	OUT_5D_P <= NOT(PS_ADDRESS_SET_ROUTINE AND PS_DISPLAY_ROUTINE_1 );
	OUT_4D_C <= NOT(OUT_5D_P AND OUT_DOT_5E );
	OUT_5E_K <= NOT(PS_1ST_ADDRESS AND PS_INSN_RO_GATE );
	OUT_5F_K <= NOT(PS_STORE_ADDR_REGS_OP_CODE AND PS_B_CH_NOT_WM_BIT );
	OUT_DOT_4C <= OUT_4A_C OR OUT_4C_F OR OUT_4D_C;
	OUT_DOT_5E <= OUT_5E_K OR OUT_5F_K;

	PS_SET_C_AR <= OUT_2C_E;
	PS_SET_C_AR_A <= OUT_DOT_5E;


end;
