<profile>

<section name = "Vivado HLS Report for 'ShuffleUnit1'" level="0">
<item name = "Date">Mon Dec 10 14:57:12 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">accelerator_hls</item>
<item name = "Solution">naive</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.53, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3724476, 3724476, 3724476, 3724476, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_subconv_3x3_8_no_rel_fu_405">subconv_3x3_8_no_rel, 378721, 378721, 378721, 378721, none</column>
<column name="grp_subconv_1x1_89_fu_415">subconv_1x1_89, 1653601, 1653601, 1653601, 1653601, none</column>
<column name="grp_shuffle_4811_fu_427">shuffle_4811, 14017, 14017, 14017, 14017, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memset_left_part">3503, 3503, 73, -, -, 48, no</column>
<column name=" + memset_left_part">71, 71, 9, -, -, 8, no</column>
<column name="  ++ memset_left_part">7, 7, 1, -, -, 8, no</column>
<column name="- memset_right_part">3503, 3503, 73, -, -, 48, no</column>
<column name=" + memset_right_part">71, 71, 9, -, -, 8, no</column>
<column name="  ++ memset_right_part">7, 7, 1, -, -, 8, no</column>
<column name="- memset_conv1_output">3503, 3503, 73, -, -, 48, no</column>
<column name=" + memset_conv1_output">71, 71, 9, -, -, 8, no</column>
<column name="  ++ memset_conv1_output">7, 7, 1, -, -, 8, no</column>
<column name="- memset_conv2_output">3503, 3503, 73, -, -, 48, no</column>
<column name=" + memset_conv2_output">71, 71, 9, -, -, 8, no</column>
<column name="  ++ memset_conv2_output">7, 7, 1, -, -, 8, no</column>
<column name="- memset_conv3_output">3503, 3503, 73, -, -, 48, no</column>
<column name=" + memset_conv3_output">71, 71, 9, -, -, 8, no</column>
<column name="  ++ memset_conv3_output">7, 7, 1, -, -, 8, no</column>
<column name="- Loop 6">7008, 7008, 146, -, -, 48, no</column>
<column name=" + Loop 6.1">144, 144, 18, -, -, 8, no</column>
<column name="  ++ Loop 6.1.1">16, 16, 2, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
