
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tbl_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401440 <.init>:
  401440:	stp	x29, x30, [sp, #-16]!
  401444:	mov	x29, sp
  401448:	bl	4018dc <printf@plt+0xec>
  40144c:	ldp	x29, x30, [sp], #16
  401450:	ret

Disassembly of section .plt:

0000000000401460 <_Znam@plt-0x20>:
  401460:	stp	x16, x30, [sp, #-16]!
  401464:	adrp	x16, 425000 <_ZdlPvm@@Base+0x15e54>
  401468:	ldr	x17, [x16, #4088]
  40146c:	add	x16, x16, #0xff8
  401470:	br	x17
  401474:	nop
  401478:	nop
  40147c:	nop

0000000000401480 <_Znam@plt>:
  401480:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16]
  401488:	add	x16, x16, #0x0
  40148c:	br	x17

0000000000401490 <fputs@plt>:
  401490:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #8]
  401498:	add	x16, x16, #0x8
  40149c:	br	x17

00000000004014a0 <memcpy@plt>:
  4014a0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #16]
  4014a8:	add	x16, x16, #0x10
  4014ac:	br	x17

00000000004014b0 <puts@plt>:
  4014b0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #24]
  4014b8:	add	x16, x16, #0x18
  4014bc:	br	x17

00000000004014c0 <tolower@plt>:
  4014c0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #32]
  4014c8:	add	x16, x16, #0x20
  4014cc:	br	x17

00000000004014d0 <ungetc@plt>:
  4014d0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #40]
  4014d8:	add	x16, x16, #0x28
  4014dc:	br	x17

00000000004014e0 <isalnum@plt>:
  4014e0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #48]
  4014e8:	add	x16, x16, #0x30
  4014ec:	br	x17

00000000004014f0 <strlen@plt>:
  4014f0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #56]
  4014f8:	add	x16, x16, #0x38
  4014fc:	br	x17

0000000000401500 <fprintf@plt>:
  401500:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #64]
  401508:	add	x16, x16, #0x40
  40150c:	br	x17

0000000000401510 <putc@plt>:
  401510:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #72]
  401518:	add	x16, x16, #0x48
  40151c:	br	x17

0000000000401520 <islower@plt>:
  401520:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #80]
  401528:	add	x16, x16, #0x50
  40152c:	br	x17

0000000000401530 <fclose@plt>:
  401530:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #88]
  401538:	add	x16, x16, #0x58
  40153c:	br	x17

0000000000401540 <isspace@plt>:
  401540:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #96]
  401548:	add	x16, x16, #0x60
  40154c:	br	x17

0000000000401550 <memcmp@plt>:
  401550:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #104]
  401558:	add	x16, x16, #0x68
  40155c:	br	x17

0000000000401560 <free@plt>:
  401560:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #112]
  401568:	add	x16, x16, #0x70
  40156c:	br	x17

0000000000401570 <memset@plt>:
  401570:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #120]
  401578:	add	x16, x16, #0x78
  40157c:	br	x17

0000000000401580 <strchr@plt>:
  401580:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #128]
  401588:	add	x16, x16, #0x80
  40158c:	br	x17

0000000000401590 <_exit@plt>:
  401590:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #136]
  401598:	add	x16, x16, #0x88
  40159c:	br	x17

00000000004015a0 <strerror@plt>:
  4015a0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #144]
  4015a8:	add	x16, x16, #0x90
  4015ac:	br	x17

00000000004015b0 <strcpy@plt>:
  4015b0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #152]
  4015b8:	add	x16, x16, #0x98
  4015bc:	br	x17

00000000004015c0 <sprintf@plt>:
  4015c0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #160]
  4015c8:	add	x16, x16, #0xa0
  4015cc:	br	x17

00000000004015d0 <isxdigit@plt>:
  4015d0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #168]
  4015d8:	add	x16, x16, #0xa8
  4015dc:	br	x17

00000000004015e0 <putchar@plt>:
  4015e0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #176]
  4015e8:	add	x16, x16, #0xb0
  4015ec:	br	x17

00000000004015f0 <__libc_start_main@plt>:
  4015f0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #184]
  4015f8:	add	x16, x16, #0xb8
  4015fc:	br	x17

0000000000401600 <memchr@plt>:
  401600:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #192]
  401608:	add	x16, x16, #0xc0
  40160c:	br	x17

0000000000401610 <isgraph@plt>:
  401610:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #200]
  401618:	add	x16, x16, #0xc8
  40161c:	br	x17

0000000000401620 <getc@plt>:
  401620:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #208]
  401628:	add	x16, x16, #0xd0
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #216]
  401638:	add	x16, x16, #0xd8
  40163c:	br	x17

0000000000401640 <isprint@plt>:
  401640:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #224]
  401648:	add	x16, x16, #0xe0
  40164c:	br	x17

0000000000401650 <isupper@plt>:
  401650:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #232]
  401658:	add	x16, x16, #0xe8
  40165c:	br	x17

0000000000401660 <fputc@plt>:
  401660:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #240]
  401668:	add	x16, x16, #0xf0
  40166c:	br	x17

0000000000401670 <__isoc99_sscanf@plt>:
  401670:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #248]
  401678:	add	x16, x16, #0xf8
  40167c:	br	x17

0000000000401680 <__cxa_atexit@plt>:
  401680:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #256]
  401688:	add	x16, x16, #0x100
  40168c:	br	x17

0000000000401690 <fflush@plt>:
  401690:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #264]
  401698:	add	x16, x16, #0x108
  40169c:	br	x17

00000000004016a0 <isalpha@plt>:
  4016a0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #272]
  4016a8:	add	x16, x16, #0x110
  4016ac:	br	x17

00000000004016b0 <_ZdaPv@plt>:
  4016b0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #280]
  4016b8:	add	x16, x16, #0x118
  4016bc:	br	x17

00000000004016c0 <__errno_location@plt>:
  4016c0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #288]
  4016c8:	add	x16, x16, #0x120
  4016cc:	br	x17

00000000004016d0 <fopen@plt>:
  4016d0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #296]
  4016d8:	add	x16, x16, #0x128
  4016dc:	br	x17

00000000004016e0 <strcmp@plt>:
  4016e0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #304]
  4016e8:	add	x16, x16, #0x130
  4016ec:	br	x17

00000000004016f0 <toupper@plt>:
  4016f0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #312]
  4016f8:	add	x16, x16, #0x138
  4016fc:	br	x17

0000000000401700 <write@plt>:
  401700:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #320]
  401708:	add	x16, x16, #0x140
  40170c:	br	x17

0000000000401710 <malloc@plt>:
  401710:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #328]
  401718:	add	x16, x16, #0x148
  40171c:	br	x17

0000000000401720 <ispunct@plt>:
  401720:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #336]
  401728:	add	x16, x16, #0x150
  40172c:	br	x17

0000000000401730 <iscntrl@plt>:
  401730:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #344]
  401738:	add	x16, x16, #0x158
  40173c:	br	x17

0000000000401740 <abort@plt>:
  401740:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #352]
  401748:	add	x16, x16, #0x160
  40174c:	br	x17

0000000000401750 <getenv@plt>:
  401750:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #360]
  401758:	add	x16, x16, #0x168
  40175c:	br	x17

0000000000401760 <__gxx_personality_v0@plt>:
  401760:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #368]
  401768:	add	x16, x16, #0x170
  40176c:	br	x17

0000000000401770 <exit@plt>:
  401770:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #376]
  401778:	add	x16, x16, #0x178
  40177c:	br	x17

0000000000401780 <fwrite@plt>:
  401780:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #384]
  401788:	add	x16, x16, #0x180
  40178c:	br	x17

0000000000401790 <_Unwind_Resume@plt>:
  401790:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #392]
  401798:	add	x16, x16, #0x188
  40179c:	br	x17

00000000004017a0 <ferror@plt>:
  4017a0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #400]
  4017a8:	add	x16, x16, #0x190
  4017ac:	br	x17

00000000004017b0 <__gmon_start__@plt>:
  4017b0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #408]
  4017b8:	add	x16, x16, #0x198
  4017bc:	br	x17

00000000004017c0 <__cxa_pure_virtual@plt>:
  4017c0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #416]
  4017c8:	add	x16, x16, #0x1a0
  4017cc:	br	x17

00000000004017d0 <setbuf@plt>:
  4017d0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #424]
  4017d8:	add	x16, x16, #0x1a8
  4017dc:	br	x17

00000000004017e0 <bcmp@plt>:
  4017e0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #432]
  4017e8:	add	x16, x16, #0x1b0
  4017ec:	br	x17

00000000004017f0 <printf@plt>:
  4017f0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #440]
  4017f8:	add	x16, x16, #0x1b8
  4017fc:	br	x17

Disassembly of section .text:

0000000000401800 <_Znwm@@Base-0xd8fc>:
  401800:	stp	x29, x30, [sp, #-16]!
  401804:	mov	x29, sp
  401808:	adrp	x0, 426000 <_Znam@GLIBCXX_3.4>
  40180c:	add	x0, x0, #0x214
  401810:	bl	40dc30 <printf@plt+0xc440>
  401814:	adrp	x0, 426000 <_Znam@GLIBCXX_3.4>
  401818:	add	x0, x0, #0x215
  40181c:	ldp	x29, x30, [sp], #16
  401820:	b	40daa8 <printf@plt+0xc2b8>
  401824:	stp	x29, x30, [sp, #-32]!
  401828:	str	x19, [sp, #16]
  40182c:	mov	x29, sp
  401830:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0x1df8>
  401834:	add	x0, x0, #0x220
  401838:	bl	40dc30 <printf@plt+0xc440>
  40183c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0x1df8>
  401840:	add	x0, x0, #0x221
  401844:	bl	40daa8 <printf@plt+0xc2b8>
  401848:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40184c:	add	x19, x19, #0x228
  401850:	mov	x0, x19
  401854:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  401858:	mov	x1, x19
  40185c:	ldr	x19, [sp, #16]
  401860:	adrp	x0, 40f000 <printf@plt+0xd810>
  401864:	adrp	x2, 426000 <_Znam@GLIBCXX_3.4>
  401868:	add	x0, x0, #0x358
  40186c:	add	x2, x2, #0x1c8
  401870:	ldp	x29, x30, [sp], #32
  401874:	b	401680 <__cxa_atexit@plt>
  401878:	b	40daa8 <printf@plt+0xc2b8>
  40187c:	b	40dc30 <printf@plt+0xc440>
  401880:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x2df8>
  401884:	add	x0, x0, #0xda
  401888:	b	40dc30 <printf@plt+0xc440>
  40188c:	mov	x29, #0x0                   	// #0
  401890:	mov	x30, #0x0                   	// #0
  401894:	mov	x5, x0
  401898:	ldr	x1, [sp]
  40189c:	add	x2, sp, #0x8
  4018a0:	mov	x6, sp
  4018a4:	movz	x0, #0x0, lsl #48
  4018a8:	movk	x0, #0x0, lsl #32
  4018ac:	movk	x0, #0x40, lsl #16
  4018b0:	movk	x0, #0x4ffc
  4018b4:	movz	x3, #0x0, lsl #48
  4018b8:	movk	x3, #0x0, lsl #32
  4018bc:	movk	x3, #0x40, lsl #16
  4018c0:	movk	x3, #0xfcf0
  4018c4:	movz	x4, #0x0, lsl #48
  4018c8:	movk	x4, #0x0, lsl #32
  4018cc:	movk	x4, #0x40, lsl #16
  4018d0:	movk	x4, #0xfd70
  4018d4:	bl	4015f0 <__libc_start_main@plt>
  4018d8:	bl	401740 <abort@plt>
  4018dc:	adrp	x0, 425000 <_ZdlPvm@@Base+0x15e54>
  4018e0:	ldr	x0, [x0, #4064]
  4018e4:	cbz	x0, 4018ec <printf@plt+0xfc>
  4018e8:	b	4017b0 <__gmon_start__@plt>
  4018ec:	ret
  4018f0:	adrp	x0, 426000 <_Znam@GLIBCXX_3.4>
  4018f4:	add	x0, x0, #0x1f8
  4018f8:	adrp	x1, 426000 <_Znam@GLIBCXX_3.4>
  4018fc:	add	x1, x1, #0x1f8
  401900:	cmp	x1, x0
  401904:	b.eq	40191c <printf@plt+0x12c>  // b.none
  401908:	adrp	x1, 40f000 <printf@plt+0xd810>
  40190c:	ldr	x1, [x1, #3480]
  401910:	cbz	x1, 40191c <printf@plt+0x12c>
  401914:	mov	x16, x1
  401918:	br	x16
  40191c:	ret
  401920:	adrp	x0, 426000 <_Znam@GLIBCXX_3.4>
  401924:	add	x0, x0, #0x1f8
  401928:	adrp	x1, 426000 <_Znam@GLIBCXX_3.4>
  40192c:	add	x1, x1, #0x1f8
  401930:	sub	x1, x1, x0
  401934:	lsr	x2, x1, #63
  401938:	add	x1, x2, x1, asr #3
  40193c:	cmp	xzr, x1, asr #1
  401940:	asr	x1, x1, #1
  401944:	b.eq	40195c <printf@plt+0x16c>  // b.none
  401948:	adrp	x2, 40f000 <printf@plt+0xd810>
  40194c:	ldr	x2, [x2, #3488]
  401950:	cbz	x2, 40195c <printf@plt+0x16c>
  401954:	mov	x16, x2
  401958:	br	x16
  40195c:	ret
  401960:	stp	x29, x30, [sp, #-32]!
  401964:	mov	x29, sp
  401968:	str	x19, [sp, #16]
  40196c:	adrp	x19, 426000 <_Znam@GLIBCXX_3.4>
  401970:	ldrb	w0, [x19, #528]
  401974:	cbnz	w0, 401984 <printf@plt+0x194>
  401978:	bl	4018f0 <printf@plt+0x100>
  40197c:	mov	w0, #0x1                   	// #1
  401980:	strb	w0, [x19, #528]
  401984:	ldr	x19, [sp, #16]
  401988:	ldp	x29, x30, [sp], #32
  40198c:	ret
  401990:	b	401920 <printf@plt+0x130>
  401994:	add	x8, x0, #0x10
  401998:	str	x1, [x0]
  40199c:	str	wzr, [x0, #8]
  4019a0:	mov	x0, x8
  4019a4:	b	40f1b8 <_ZdlPvm@@Base+0xc>
  4019a8:	stp	x29, x30, [sp, #-32]!
  4019ac:	stp	x20, x19, [sp, #16]
  4019b0:	mov	x29, sp
  4019b4:	mov	w19, w1
  4019b8:	tst	w1, #0xff
  4019bc:	mov	x20, x0
  4019c0:	b.ne	4019d4 <printf@plt+0x1e4>  // b.any
  4019c4:	adrp	x1, 40f000 <printf@plt+0xd810>
  4019c8:	add	x1, x1, #0xf18
  4019cc:	mov	w0, #0x32                  	// #50
  4019d0:	bl	40da20 <printf@plt+0xc230>
  4019d4:	ldp	w8, w9, [x20, #24]
  4019d8:	cmp	w8, w9
  4019dc:	b.lt	4019ec <printf@plt+0x1fc>  // b.tstop
  4019e0:	add	x0, x20, #0x10
  4019e4:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  4019e8:	ldr	w8, [x20, #24]
  4019ec:	ldr	x9, [x20, #16]
  4019f0:	add	w10, w8, #0x1
  4019f4:	str	w10, [x20, #24]
  4019f8:	and	w10, w19, #0xff
  4019fc:	cmp	w10, #0xa
  401a00:	strb	w19, [x9, w8, sxtw]
  401a04:	b.ne	401a18 <printf@plt+0x228>  // b.any
  401a08:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  401a0c:	ldr	w9, [x8, #220]
  401a10:	sub	w9, w9, #0x1
  401a14:	str	w9, [x8, #220]
  401a18:	ldp	x20, x19, [sp, #16]
  401a1c:	ldp	x29, x30, [sp], #32
  401a20:	ret
  401a24:	stp	x29, x30, [sp, #-64]!
  401a28:	stp	x24, x23, [sp, #16]
  401a2c:	stp	x22, x21, [sp, #32]
  401a30:	stp	x20, x19, [sp, #48]
  401a34:	mov	x29, sp
  401a38:	ldrsw	x8, [x0, #24]
  401a3c:	mov	x19, x0
  401a40:	cbz	w8, 401aa8 <printf@plt+0x2b8>
  401a44:	add	x19, x19, #0x10
  401a48:	cmp	w8, #0x0
  401a4c:	sub	x21, x8, #0x1
  401a50:	b.gt	401a64 <printf@plt+0x274>
  401a54:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  401a58:	add	x1, x1, #0x706
  401a5c:	mov	w0, #0x62                  	// #98
  401a60:	bl	40da20 <printf@plt+0xc230>
  401a64:	ldr	x8, [x19]
  401a68:	mov	x0, x19
  401a6c:	mov	w1, w21
  401a70:	ldrb	w20, [x8, x21]
  401a74:	bl	40f9c8 <_ZdlPvm@@Base+0x81c>
  401a78:	cmp	w20, #0xa
  401a7c:	b.ne	401a90 <printf@plt+0x2a0>  // b.any
  401a80:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  401a84:	ldr	w9, [x8, #220]
  401a88:	add	w9, w9, #0x1
  401a8c:	str	w9, [x8, #220]
  401a90:	mov	w0, w20
  401a94:	ldp	x20, x19, [sp, #48]
  401a98:	ldp	x22, x21, [sp, #32]
  401a9c:	ldp	x24, x23, [sp, #16]
  401aa0:	ldp	x29, x30, [sp], #64
  401aa4:	ret
  401aa8:	adrp	x23, 40f000 <printf@plt+0xd810>
  401aac:	adrp	x21, 40f000 <printf@plt+0xd810>
  401ab0:	adrp	x22, 429000 <stderr@@GLIBC_2.17+0x2df8>
  401ab4:	add	x23, x23, #0xda8
  401ab8:	mov	w24, #0x1                   	// #1
  401abc:	add	x21, x21, #0xf31
  401ac0:	add	x22, x22, #0x58
  401ac4:	ldr	w8, [x19, #8]
  401ac8:	mov	w20, #0xffffffff            	// #-1
  401acc:	cmp	w8, #0xa
  401ad0:	b.hi	401ac4 <printf@plt+0x2d4>  // b.pmore
  401ad4:	adr	x9, 401a90 <printf@plt+0x2a0>
  401ad8:	ldrb	w10, [x23, x8]
  401adc:	add	x9, x9, x10, lsl #2
  401ae0:	br	x9
  401ae4:	ldr	x0, [x19]
  401ae8:	bl	401620 <getc@plt>
  401aec:	mov	w20, w0
  401af0:	cmn	w0, #0x1
  401af4:	b.eq	401b70 <printf@plt+0x380>  // b.none
  401af8:	cmp	w20, #0xa
  401afc:	b.eq	401a80 <printf@plt+0x290>  // b.none
  401b00:	cmp	w20, #0x2e
  401b04:	b.eq	401b98 <printf@plt+0x3a8>  // b.none
  401b08:	str	w24, [x19, #8]
  401b0c:	cbz	w20, 401b48 <printf@plt+0x358>
  401b10:	b	401a90 <printf@plt+0x2a0>
  401b14:	ldr	x0, [x19]
  401b18:	bl	401620 <getc@plt>
  401b1c:	mov	w20, w0
  401b20:	cmp	w0, #0x5c
  401b24:	b.ne	401b44 <printf@plt+0x354>  // b.any
  401b28:	ldr	x0, [x19]
  401b2c:	bl	401620 <getc@plt>
  401b30:	cmp	w0, #0xa
  401b34:	b.ne	401b78 <printf@plt+0x388>  // b.any
  401b38:	ldr	x0, [x19]
  401b3c:	bl	401620 <getc@plt>
  401b40:	mov	w20, w0
  401b44:	cbnz	w20, 401b60 <printf@plt+0x370>
  401b48:	mov	x0, x21
  401b4c:	mov	x1, x22
  401b50:	mov	x2, x22
  401b54:	mov	x3, x22
  401b58:	bl	40e054 <printf@plt+0xc864>
  401b5c:	b	401ac4 <printf@plt+0x2d4>
  401b60:	cmp	w20, #0xa
  401b64:	b.eq	401be4 <printf@plt+0x3f4>  // b.none
  401b68:	cmn	w20, #0x1
  401b6c:	b.ne	401a90 <printf@plt+0x2a0>  // b.any
  401b70:	mov	w8, #0xa                   	// #10
  401b74:	b	401c24 <printf@plt+0x434>
  401b78:	cmp	w0, #0x61
  401b7c:	b.ne	401bec <printf@plt+0x3fc>  // b.any
  401b80:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	w8, [x8, #536]
  401b88:	cbz	w8, 401bec <printf@plt+0x3fc>
  401b8c:	mov	w8, #0x5                   	// #5
  401b90:	str	w8, [x19, #8]
  401b94:	b	401bfc <printf@plt+0x40c>
  401b98:	ldr	x0, [x19]
  401b9c:	bl	401620 <getc@plt>
  401ba0:	cmn	w0, #0x1
  401ba4:	b.eq	401c74 <printf@plt+0x484>  // b.none
  401ba8:	cmp	w0, #0x54
  401bac:	b.ne	401c6c <printf@plt+0x47c>  // b.any
  401bb0:	ldr	x0, [x19]
  401bb4:	bl	401620 <getc@plt>
  401bb8:	cmn	w0, #0x1
  401bbc:	b.eq	401c84 <printf@plt+0x494>  // b.none
  401bc0:	cmp	w0, #0x45
  401bc4:	b.ne	401c7c <printf@plt+0x48c>  // b.any
  401bc8:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  401bcc:	ldr	w8, [x8, #536]
  401bd0:	cbz	w8, 401c94 <printf@plt+0x4a4>
  401bd4:	mov	w8, #0x9                   	// #9
  401bd8:	str	w8, [x19, #8]
  401bdc:	mov	w20, #0xffffffff            	// #-1
  401be0:	b	401a90 <printf@plt+0x2a0>
  401be4:	str	wzr, [x19, #8]
  401be8:	b	401a80 <printf@plt+0x290>
  401bec:	cmn	w0, #0x1
  401bf0:	b.eq	401bfc <printf@plt+0x40c>  // b.none
  401bf4:	ldr	x1, [x19]
  401bf8:	bl	4014d0 <ungetc@plt>
  401bfc:	mov	w20, #0x5c                  	// #92
  401c00:	b	401a90 <printf@plt+0x2a0>
  401c04:	mov	w8, #0x1                   	// #1
  401c08:	b	401c10 <printf@plt+0x420>
  401c0c:	mov	w8, #0x4                   	// #4
  401c10:	str	w8, [x19, #8]
  401c14:	mov	w20, #0x54                  	// #84
  401c18:	b	401a90 <printf@plt+0x2a0>
  401c1c:	mov	w8, #0x1                   	// #1
  401c20:	mov	w20, #0x45                  	// #69
  401c24:	str	w8, [x19, #8]
  401c28:	b	401a90 <printf@plt+0x2a0>
  401c2c:	mov	w8, #0x6                   	// #6
  401c30:	str	w8, [x19, #8]
  401c34:	mov	w20, #0x2a                  	// #42
  401c38:	b	401a90 <printf@plt+0x2a0>
  401c3c:	mov	w8, #0x7                   	// #7
  401c40:	str	w8, [x19, #8]
  401c44:	mov	w20, #0x28                  	// #40
  401c48:	b	401a90 <printf@plt+0x2a0>
  401c4c:	mov	w8, #0x8                   	// #8
  401c50:	str	w8, [x19, #8]
  401c54:	mov	w20, #0x33                  	// #51
  401c58:	b	401a90 <printf@plt+0x2a0>
  401c5c:	mov	w8, #0x1                   	// #1
  401c60:	str	w8, [x19, #8]
  401c64:	mov	w20, #0x61                  	// #97
  401c68:	b	401a90 <printf@plt+0x2a0>
  401c6c:	ldr	x1, [x19]
  401c70:	bl	4014d0 <ungetc@plt>
  401c74:	mov	w8, #0x1                   	// #1
  401c78:	b	401c88 <printf@plt+0x498>
  401c7c:	ldr	x1, [x19]
  401c80:	bl	4014d0 <ungetc@plt>
  401c84:	mov	w8, #0x2                   	// #2
  401c88:	str	w8, [x19, #8]
  401c8c:	mov	w20, #0x2e                  	// #46
  401c90:	b	401a90 <printf@plt+0x2a0>
  401c94:	ldr	x0, [x19]
  401c98:	bl	401620 <getc@plt>
  401c9c:	cmn	w0, #0x1
  401ca0:	b.eq	401bd4 <printf@plt+0x3e4>  // b.none
  401ca4:	ldr	x1, [x19]
  401ca8:	mov	w20, w0
  401cac:	bl	4014d0 <ungetc@plt>
  401cb0:	cmp	w20, #0x20
  401cb4:	b.eq	401bd4 <printf@plt+0x3e4>  // b.none
  401cb8:	cmp	w20, #0xa
  401cbc:	b.eq	401bd4 <printf@plt+0x3e4>  // b.none
  401cc0:	mov	w8, #0x3                   	// #3
  401cc4:	b	401c88 <printf@plt+0x498>
  401cc8:	sub	sp, sp, #0x80
  401ccc:	stp	x29, x30, [sp, #32]
  401cd0:	stp	x28, x27, [sp, #48]
  401cd4:	stp	x26, x25, [sp, #64]
  401cd8:	stp	x24, x23, [sp, #80]
  401cdc:	stp	x22, x21, [sp, #96]
  401ce0:	stp	x20, x19, [sp, #112]
  401ce4:	add	x29, sp, #0x20
  401ce8:	mov	x19, x0
  401cec:	bl	401620 <getc@plt>
  401cf0:	cmn	w0, #0x1
  401cf4:	b.eq	4020c8 <printf@plt+0x8d8>  // b.none
  401cf8:	mov	x8, sp
  401cfc:	adrp	x20, 40f000 <printf@plt+0xd810>
  401d00:	adrp	x28, 40f000 <printf@plt+0xd810>
  401d04:	adrp	x25, 40f000 <printf@plt+0xd810>
  401d08:	mov	w26, w0
  401d0c:	mov	w23, wzr
  401d10:	add	x20, x20, #0xf18
  401d14:	add	x28, x28, #0xdb3
  401d18:	adrp	x22, 429000 <stderr@@GLIBC_2.17+0x2df8>
  401d1c:	adrp	x24, 426000 <_Znam@GLIBCXX_3.4>
  401d20:	adrp	x27, 426000 <_Znam@GLIBCXX_3.4>
  401d24:	add	x21, x8, #0x10
  401d28:	add	x25, x25, #0xf7a
  401d2c:	cmp	w23, #0x6
  401d30:	b.hi	401d6c <printf@plt+0x57c>  // b.pmore
  401d34:	mov	w8, w23
  401d38:	adr	x9, 401d48 <printf@plt+0x558>
  401d3c:	ldrb	w10, [x28, x8]
  401d40:	add	x9, x9, x10, lsl #2
  401d44:	br	x9
  401d48:	cmp	w26, #0x2e
  401d4c:	b.eq	401fa0 <printf@plt+0x7b0>  // b.none
  401d50:	cmp	w26, #0xa
  401d54:	b.ne	401e54 <printf@plt+0x664>  // b.any
  401d58:	ldr	w8, [x22, #220]
  401d5c:	mov	w23, wzr
  401d60:	add	w8, w8, #0x1
  401d64:	str	w8, [x22, #220]
  401d68:	b	401e58 <printf@plt+0x668>
  401d6c:	mov	w0, #0x13c                 	// #316
  401d70:	mov	x1, x20
  401d74:	bl	40da20 <printf@plt+0xc230>
  401d78:	b	402000 <printf@plt+0x810>
  401d7c:	cmp	w26, #0x54
  401d80:	b.eq	401fa8 <printf@plt+0x7b8>  // b.none
  401d84:	cmp	w26, #0x6c
  401d88:	b.ne	401fb0 <printf@plt+0x7c0>  // b.any
  401d8c:	mov	w23, #0x5                   	// #5
  401d90:	b	402000 <printf@plt+0x810>
  401d94:	cmp	w26, #0x53
  401d98:	b.ne	401e64 <printf@plt+0x674>  // b.any
  401d9c:	mov	w23, #0x4                   	// #4
  401da0:	b	402000 <printf@plt+0x810>
  401da4:	ldr	w8, [x24, #536]
  401da8:	cbz	w8, 401f54 <printf@plt+0x764>
  401dac:	mov	w0, #0x2e                  	// #46
  401db0:	bl	4015e0 <putchar@plt>
  401db4:	mov	w0, #0x54                  	// #84
  401db8:	bl	4015e0 <putchar@plt>
  401dbc:	mov	w0, #0x53                  	// #83
  401dc0:	bl	4015e0 <putchar@plt>
  401dc4:	cmp	w26, #0xa
  401dc8:	b.eq	401ed4 <printf@plt+0x6e4>  // b.none
  401dcc:	cmn	w26, #0x1
  401dd0:	b.eq	402044 <printf@plt+0x854>  // b.none
  401dd4:	mov	w0, w26
  401dd8:	bl	4015e0 <putchar@plt>
  401ddc:	mov	x0, x19
  401de0:	bl	401620 <getc@plt>
  401de4:	mov	w26, w0
  401de8:	b	401dc4 <printf@plt+0x5d4>
  401dec:	cmp	w26, #0x66
  401df0:	b.ne	401e74 <printf@plt+0x684>  // b.any
  401df4:	mov	w23, #0x6                   	// #6
  401df8:	b	402000 <printf@plt+0x810>
  401dfc:	ldr	w8, [x24, #536]
  401e00:	cbz	w8, 401f74 <printf@plt+0x784>
  401e04:	mov	x0, sp
  401e08:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  401e0c:	ldp	w8, w9, [sp, #8]
  401e10:	cmp	w8, w9
  401e14:	b.lt	401e24 <printf@plt+0x634>  // b.tstop
  401e18:	mov	x0, sp
  401e1c:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  401e20:	ldr	w8, [sp, #8]
  401e24:	ldr	x9, [sp]
  401e28:	add	w10, w8, #0x1
  401e2c:	cmp	w26, #0xa
  401e30:	str	w10, [sp, #8]
  401e34:	strb	w26, [x9, w8, sxtw]
  401e38:	b.eq	401e84 <printf@plt+0x694>  // b.none
  401e3c:	mov	x0, x19
  401e40:	bl	401620 <getc@plt>
  401e44:	mov	w26, w0
  401e48:	cmn	w0, #0x1
  401e4c:	b.ne	401e0c <printf@plt+0x61c>  // b.any
  401e50:	b	401e90 <printf@plt+0x6a0>
  401e54:	mov	w23, #0x1                   	// #1
  401e58:	mov	w0, w26
  401e5c:	bl	4015e0 <putchar@plt>
  401e60:	b	402000 <printf@plt+0x810>
  401e64:	mov	w0, #0x2e                  	// #46
  401e68:	bl	4015e0 <putchar@plt>
  401e6c:	mov	w0, #0x54                  	// #84
  401e70:	b	401fb4 <printf@plt+0x7c4>
  401e74:	mov	w0, #0x2e                  	// #46
  401e78:	bl	4015e0 <putchar@plt>
  401e7c:	mov	w0, #0x6c                  	// #108
  401e80:	b	401fb4 <printf@plt+0x7c4>
  401e84:	ldr	w8, [x22, #220]
  401e88:	add	w8, w8, #0x1
  401e8c:	str	w8, [x22, #220]
  401e90:	ldp	w8, w9, [sp, #8]
  401e94:	cmp	w8, w9
  401e98:	b.lt	401ea8 <printf@plt+0x6b8>  // b.tstop
  401e9c:	mov	x0, sp
  401ea0:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  401ea4:	ldr	w8, [sp, #8]
  401ea8:	ldr	x9, [sp]
  401eac:	add	w10, w8, #0x1
  401eb0:	str	w10, [sp, #8]
  401eb4:	strb	wzr, [x9, w8, sxtw]
  401eb8:	ldr	x0, [sp]
  401ebc:	bl	40ef6c <printf@plt+0xd77c>
  401ec0:	ldr	x1, [sp]
  401ec4:	mov	x0, x25
  401ec8:	bl	4017f0 <printf@plt>
  401ecc:	mov	x0, sp
  401ed0:	b	401ff8 <printf@plt+0x808>
  401ed4:	mov	w0, #0xa                   	// #10
  401ed8:	bl	4015e0 <putchar@plt>
  401edc:	ldr	w8, [x22, #220]
  401ee0:	mov	x0, x21
  401ee4:	str	x19, [sp]
  401ee8:	str	wzr, [sp, #8]
  401eec:	add	w8, w8, #0x1
  401ef0:	str	w8, [x22, #220]
  401ef4:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  401ef8:	mov	x0, sp
  401efc:	bl	402124 <printf@plt+0x934>
  401f00:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  401f04:	ldr	x0, [x8, #104]
  401f08:	ldr	w1, [x22, #220]
  401f0c:	bl	405544 <printf@plt+0x3d54>
  401f10:	ldr	w8, [sp, #24]
  401f14:	cbnz	w8, 401ff4 <printf@plt+0x804>
  401f18:	ldr	w8, [sp, #8]
  401f1c:	cmp	w8, #0x9
  401f20:	b.ne	401ff4 <printf@plt+0x804>  // b.any
  401f24:	ldr	x1, [x27, #512]
  401f28:	adrp	x0, 40f000 <printf@plt+0xd810>
  401f2c:	add	x0, x0, #0xf72
  401f30:	bl	401490 <fputs@plt>
  401f34:	mov	x0, x19
  401f38:	bl	401620 <getc@plt>
  401f3c:	cmp	w0, #0xa
  401f40:	b.eq	401fe4 <printf@plt+0x7f4>  // b.none
  401f44:	cmn	w0, #0x1
  401f48:	b.eq	402064 <printf@plt+0x874>  // b.none
  401f4c:	bl	4015e0 <putchar@plt>
  401f50:	b	401f34 <printf@plt+0x744>
  401f54:	cmp	w26, #0x20
  401f58:	b.eq	401dac <printf@plt+0x5bc>  // b.none
  401f5c:	cmp	w26, #0xa
  401f60:	b.eq	401dac <printf@plt+0x5bc>  // b.none
  401f64:	ldr	x1, [x27, #512]
  401f68:	adrp	x0, 40f000 <printf@plt+0xd810>
  401f6c:	add	x0, x0, #0xf76
  401f70:	b	401f90 <printf@plt+0x7a0>
  401f74:	cmp	w26, #0x20
  401f78:	b.eq	401e04 <printf@plt+0x614>  // b.none
  401f7c:	cmp	w26, #0xa
  401f80:	b.eq	401e04 <printf@plt+0x614>  // b.none
  401f84:	ldr	x1, [x27, #512]
  401f88:	adrp	x0, 40f000 <printf@plt+0xd810>
  401f8c:	add	x0, x0, #0xf80
  401f90:	bl	401490 <fputs@plt>
  401f94:	mov	w0, w26
  401f98:	bl	4015e0 <putchar@plt>
  401f9c:	b	401fdc <printf@plt+0x7ec>
  401fa0:	mov	w23, #0x2                   	// #2
  401fa4:	b	402000 <printf@plt+0x810>
  401fa8:	mov	w23, #0x3                   	// #3
  401fac:	b	402000 <printf@plt+0x810>
  401fb0:	mov	w0, #0x2e                  	// #46
  401fb4:	bl	4015e0 <putchar@plt>
  401fb8:	mov	w0, w26
  401fbc:	bl	4015e0 <putchar@plt>
  401fc0:	cmp	w26, #0xa
  401fc4:	b.ne	401fdc <printf@plt+0x7ec>  // b.any
  401fc8:	ldr	w8, [x22, #220]
  401fcc:	mov	w23, wzr
  401fd0:	add	w8, w8, #0x1
  401fd4:	str	w8, [x22, #220]
  401fd8:	b	402000 <printf@plt+0x810>
  401fdc:	mov	w23, #0x1                   	// #1
  401fe0:	b	402000 <printf@plt+0x810>
  401fe4:	bl	4015e0 <putchar@plt>
  401fe8:	ldr	w8, [x22, #220]
  401fec:	add	w8, w8, #0x1
  401ff0:	str	w8, [x22, #220]
  401ff4:	mov	x0, x21
  401ff8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  401ffc:	mov	w23, wzr
  402000:	mov	x0, x19
  402004:	bl	401620 <getc@plt>
  402008:	mov	w26, w0
  40200c:	cmn	w0, #0x1
  402010:	b.ne	401d2c <printf@plt+0x53c>  // b.any
  402014:	sub	w8, w23, #0x1
  402018:	cmp	w8, #0x5
  40201c:	b.hi	4020c8 <printf@plt+0x8d8>  // b.pmore
  402020:	adrp	x9, 40f000 <printf@plt+0xd810>
  402024:	add	x9, x9, #0xdba
  402028:	adr	x10, 402038 <printf@plt+0x848>
  40202c:	ldrb	w11, [x9, x8]
  402030:	add	x10, x10, x11, lsl #2
  402034:	br	x10
  402038:	mov	w0, #0xa                   	// #10
  40203c:	bl	4015e0 <putchar@plt>
  402040:	b	4020c8 <printf@plt+0x8d8>
  402044:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  402048:	adrp	x0, 40f000 <printf@plt+0xd810>
  40204c:	add	x1, x1, #0x58
  402050:	add	x0, x0, #0xf50
  402054:	mov	x2, x1
  402058:	mov	x3, x1
  40205c:	bl	40e054 <printf@plt+0xc864>
  402060:	b	4020e0 <printf@plt+0x8f0>
  402064:	mov	w0, #0xa                   	// #10
  402068:	bl	4015e0 <putchar@plt>
  40206c:	mov	x0, x21
  402070:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  402074:	b	4020e0 <printf@plt+0x8f0>
  402078:	ldr	x1, [x27, #512]
  40207c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  402080:	add	x0, x0, #0xf3f
  402084:	b	4020c4 <printf@plt+0x8d4>
  402088:	ldr	x1, [x27, #512]
  40208c:	adrp	x0, 40f000 <printf@plt+0xd810>
  402090:	add	x0, x0, #0xf88
  402094:	b	4020c4 <printf@plt+0x8d4>
  402098:	ldr	x1, [x27, #512]
  40209c:	adrp	x0, 40f000 <printf@plt+0xd810>
  4020a0:	add	x0, x0, #0xf91
  4020a4:	b	4020c4 <printf@plt+0x8d4>
  4020a8:	ldr	x1, [x27, #512]
  4020ac:	adrp	x0, 40f000 <printf@plt+0xd810>
  4020b0:	add	x0, x0, #0xf84
  4020b4:	b	4020c4 <printf@plt+0x8d4>
  4020b8:	ldr	x1, [x27, #512]
  4020bc:	adrp	x0, 40f000 <printf@plt+0xd810>
  4020c0:	add	x0, x0, #0xf8c
  4020c4:	bl	401490 <fputs@plt>
  4020c8:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  4020cc:	ldr	x8, [x8, #504]
  4020d0:	cmp	x8, x19
  4020d4:	b.eq	4020e0 <printf@plt+0x8f0>  // b.none
  4020d8:	mov	x0, x19
  4020dc:	bl	401530 <fclose@plt>
  4020e0:	ldp	x20, x19, [sp, #112]
  4020e4:	ldp	x22, x21, [sp, #96]
  4020e8:	ldp	x24, x23, [sp, #80]
  4020ec:	ldp	x26, x25, [sp, #64]
  4020f0:	ldp	x28, x27, [sp, #48]
  4020f4:	ldp	x29, x30, [sp, #32]
  4020f8:	add	sp, sp, #0x80
  4020fc:	ret
  402100:	mov	x19, x0
  402104:	mov	x0, x21
  402108:	b	402118 <printf@plt+0x928>
  40210c:	b	402110 <printf@plt+0x920>
  402110:	mov	x19, x0
  402114:	mov	x0, sp
  402118:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40211c:	mov	x0, x19
  402120:	bl	401790 <_Unwind_Resume@plt>
  402124:	stp	x29, x30, [sp, #-48]!
  402128:	stp	x22, x21, [sp, #16]
  40212c:	stp	x20, x19, [sp, #32]
  402130:	mov	x29, sp
  402134:	mov	x19, x0
  402138:	bl	402290 <printf@plt+0xaa0>
  40213c:	mov	x20, x0
  402140:	cbz	x0, 40218c <printf@plt+0x99c>
  402144:	mov	x0, x19
  402148:	mov	x1, x20
  40214c:	mov	x2, xzr
  402150:	bl	40358c <printf@plt+0x1d9c>
  402154:	mov	x21, x0
  402158:	cbz	x0, 402190 <printf@plt+0x9a0>
  40215c:	mov	x0, x19
  402160:	mov	x1, x21
  402164:	mov	x2, x20
  402168:	bl	404370 <printf@plt+0x2b80>
  40216c:	cbz	x0, 402190 <printf@plt+0x9a0>
  402170:	mov	x22, x0
  402174:	bl	40a558 <printf@plt+0x8d68>
  402178:	mov	x0, x22
  40217c:	bl	409200 <printf@plt+0x7a10>
  402180:	mov	x0, x22
  402184:	bl	40f1a0 <_ZdlPv@@Base>
  402188:	b	4021c0 <printf@plt+0x9d0>
  40218c:	mov	x21, xzr
  402190:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  402194:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  402198:	add	x1, x1, #0x58
  40219c:	add	x0, x0, #0x67f
  4021a0:	mov	x2, x1
  4021a4:	mov	x3, x1
  4021a8:	bl	40e054 <printf@plt+0xc864>
  4021ac:	mov	x0, x19
  4021b0:	bl	401a24 <printf@plt+0x234>
  4021b4:	cmn	w0, #0x1
  4021b8:	b.ne	4021ac <printf@plt+0x9bc>  // b.any
  4021bc:	cbz	x20, 4021c8 <printf@plt+0x9d8>
  4021c0:	mov	x0, x20
  4021c4:	bl	40f1a0 <_ZdlPv@@Base>
  4021c8:	cbz	x21, 4021dc <printf@plt+0x9ec>
  4021cc:	mov	x0, x21
  4021d0:	bl	40324c <printf@plt+0x1a5c>
  4021d4:	mov	x0, x21
  4021d8:	bl	40f1a0 <_ZdlPv@@Base>
  4021dc:	ldr	w8, [x19, #24]
  4021e0:	cbnz	w8, 402200 <printf@plt+0xa10>
  4021e4:	ldr	w8, [x19, #8]
  4021e8:	cmp	w8, #0x9
  4021ec:	b.ne	402200 <printf@plt+0xa10>  // b.any
  4021f0:	ldp	x20, x19, [sp, #32]
  4021f4:	ldp	x22, x21, [sp, #16]
  4021f8:	ldp	x29, x30, [sp], #48
  4021fc:	ret
  402200:	ldp	x20, x19, [sp, #32]
  402204:	ldp	x22, x21, [sp, #16]
  402208:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40220c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  402210:	add	x1, x1, #0x58
  402214:	add	x0, x0, #0x697
  402218:	mov	x2, x1
  40221c:	mov	x3, x1
  402220:	ldp	x29, x30, [sp], #48
  402224:	b	40e054 <printf@plt+0xc864>
  402228:	mov	w8, #0x2e090000            	// #772341760
  40222c:	str	xzr, [x0]
  402230:	str	w8, [x0, #8]
  402234:	ret
  402238:	ldrb	w8, [x0]
  40223c:	ldrb	w10, [x1]
  402240:	adrp	x9, 428000 <stderr@@GLIBC_2.17+0x1df8>
  402244:	add	x9, x9, #0x350
  402248:	ldrb	w11, [x9, x8]
  40224c:	ldrb	w10, [x9, x10]
  402250:	cmp	w11, w10
  402254:	b.ne	402280 <printf@plt+0xa90>  // b.any
  402258:	add	x10, x1, #0x1
  40225c:	add	x11, x0, #0x1
  402260:	tst	w8, #0xff
  402264:	b.eq	402288 <printf@plt+0xa98>  // b.none
  402268:	ldrb	w8, [x11], #1
  40226c:	ldrb	w12, [x9, x8]
  402270:	ldrb	w13, [x10], #1
  402274:	ldrb	w13, [x9, x13]
  402278:	cmp	w12, w13
  40227c:	b.eq	402260 <printf@plt+0xa70>  // b.none
  402280:	mov	w0, wzr
  402284:	ret
  402288:	mov	w0, #0x1                   	// #1
  40228c:	ret
  402290:	sub	sp, sp, #0x80
  402294:	stp	x29, x30, [sp, #32]
  402298:	stp	x28, x27, [sp, #48]
  40229c:	stp	x26, x25, [sp, #64]
  4022a0:	stp	x24, x23, [sp, #80]
  4022a4:	stp	x22, x21, [sp, #96]
  4022a8:	stp	x20, x19, [sp, #112]
  4022ac:	add	x29, sp, #0x20
  4022b0:	mov	x21, x0
  4022b4:	mov	w0, #0xc                   	// #12
  4022b8:	bl	40f0fc <_Znwm@@Base>
  4022bc:	mov	x20, x0
  4022c0:	mov	w8, #0x2e090000            	// #772341760
  4022c4:	mov	x19, x0
  4022c8:	str	wzr, [x0]
  4022cc:	str	wzr, [x20, #4]!
  4022d0:	str	w8, [x0, #8]
  4022d4:	add	x0, sp, #0x10
  4022d8:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  4022dc:	mov	w23, wzr
  4022e0:	mov	x0, x21
  4022e4:	bl	401a24 <printf@plt+0x234>
  4022e8:	mov	w22, w0
  4022ec:	cmp	w0, #0x28
  4022f0:	b.gt	402300 <printf@plt+0xb10>
  4022f4:	b.ne	402310 <printf@plt+0xb20>  // b.any
  4022f8:	add	w23, w23, #0x1
  4022fc:	b	40232c <printf@plt+0xb3c>
  402300:	cmp	w22, #0x29
  402304:	b.ne	402320 <printf@plt+0xb30>  // b.any
  402308:	sub	w23, w23, #0x1
  40230c:	b	40232c <printf@plt+0xb3c>
  402310:	cmn	w22, #0x1
  402314:	b.eq	4023ac <printf@plt+0xbbc>  // b.none
  402318:	cmp	w22, #0xa
  40231c:	b.eq	402358 <printf@plt+0xb68>  // b.none
  402320:	cbnz	w23, 40232c <printf@plt+0xb3c>
  402324:	cmp	w22, #0x3b
  402328:	b.eq	4023f4 <printf@plt+0xc04>  // b.none
  40232c:	ldp	w8, w9, [sp, #24]
  402330:	cmp	w8, w9
  402334:	b.lt	402344 <printf@plt+0xb54>  // b.tstop
  402338:	add	x0, sp, #0x10
  40233c:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  402340:	ldr	w8, [sp, #24]
  402344:	ldr	x9, [sp, #16]
  402348:	add	w10, w8, #0x1
  40234c:	str	w10, [sp, #24]
  402350:	strb	w22, [x9, w8, sxtw]
  402354:	b	4022e0 <printf@plt+0xaf0>
  402358:	mov	w1, #0xa                   	// #10
  40235c:	mov	x0, x21
  402360:	bl	4019a8 <printf@plt+0x1b8>
  402364:	ldrsw	x23, [sp, #24]
  402368:	adrp	x20, 410000 <_ZdlPvm@@Base+0xe54>
  40236c:	add	x20, x20, #0x706
  402370:	subs	x22, x23, #0x1
  402374:	b.lt	4029c4 <printf@plt+0x11d4>  // b.tstop
  402378:	ldrsw	x8, [sp, #24]
  40237c:	cmp	x23, x8
  402380:	b.le	402390 <printf@plt+0xba0>
  402384:	mov	w0, #0x62                  	// #98
  402388:	mov	x1, x20
  40238c:	bl	40da20 <printf@plt+0xc230>
  402390:	ldr	x8, [sp, #16]
  402394:	add	x8, x8, x23
  402398:	ldurb	w1, [x8, #-1]
  40239c:	mov	x0, x21
  4023a0:	bl	4019a8 <printf@plt+0x1b8>
  4023a4:	mov	x23, x22
  4023a8:	b	402370 <printf@plt+0xb80>
  4023ac:	ldrsw	x23, [sp, #24]
  4023b0:	adrp	x20, 410000 <_ZdlPvm@@Base+0xe54>
  4023b4:	add	x20, x20, #0x706
  4023b8:	subs	x22, x23, #0x1
  4023bc:	b.lt	4029c4 <printf@plt+0x11d4>  // b.tstop
  4023c0:	ldrsw	x8, [sp, #24]
  4023c4:	cmp	x23, x8
  4023c8:	b.le	4023d8 <printf@plt+0xbe8>
  4023cc:	mov	w0, #0x62                  	// #98
  4023d0:	mov	x1, x20
  4023d4:	bl	40da20 <printf@plt+0xc230>
  4023d8:	ldr	x8, [sp, #16]
  4023dc:	add	x8, x8, x23
  4023e0:	ldurb	w1, [x8, #-1]
  4023e4:	mov	x0, x21
  4023e8:	bl	4019a8 <printf@plt+0x1b8>
  4023ec:	mov	x23, x22
  4023f0:	b	4023b8 <printf@plt+0xbc8>
  4023f4:	ldp	w8, w9, [sp, #24]
  4023f8:	cmp	w8, w9
  4023fc:	b.lt	40240c <printf@plt+0xc1c>  // b.tstop
  402400:	add	x0, sp, #0x10
  402404:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  402408:	ldr	w8, [sp, #24]
  40240c:	ldr	x9, [sp, #16]
  402410:	add	w10, w8, #0x1
  402414:	str	w10, [sp, #24]
  402418:	strb	wzr, [x9, w8, sxtw]
  40241c:	ldr	w8, [sp, #24]
  402420:	cbz	w8, 4029c4 <printf@plt+0x11d4>
  402424:	cmp	w8, #0x0
  402428:	b.gt	40243c <printf@plt+0xc4c>
  40242c:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  402430:	add	x1, x1, #0x706
  402434:	mov	w0, #0x62                  	// #98
  402438:	bl	40da20 <printf@plt+0xc230>
  40243c:	ldr	x27, [sp, #16]
  402440:	adrp	x23, 428000 <stderr@@GLIBC_2.17+0x1df8>
  402444:	adrp	x26, 428000 <stderr@@GLIBC_2.17+0x1df8>
  402448:	adrp	x21, 40f000 <printf@plt+0xd810>
  40244c:	adrp	x22, 429000 <stderr@@GLIBC_2.17+0x2df8>
  402450:	adrp	x24, 40f000 <printf@plt+0xd810>
  402454:	add	x23, x23, #0x554
  402458:	add	x26, x26, #0xa54
  40245c:	add	x21, x21, #0xf96
  402460:	add	x22, x22, #0x58
  402464:	add	x24, x24, #0xfba
  402468:	ldrb	w8, [x27]
  40246c:	ldrb	w10, [x23, x8]
  402470:	cmp	x8, #0x0
  402474:	cset	w9, eq  // eq = none
  402478:	cbnz	w10, 402488 <printf@plt+0xc98>
  40247c:	tbnz	w9, #0, 4029c4 <printf@plt+0x11d4>
  402480:	ldrb	w8, [x27, #1]!
  402484:	b	40246c <printf@plt+0xc7c>
  402488:	mov	x25, x27
  40248c:	tbnz	w9, #0, 4029c4 <printf@plt+0x11d4>
  402490:	ldrb	w9, [x23, w8, uxtw]
  402494:	add	x28, x25, #0x1
  402498:	cbz	w9, 4024b4 <printf@plt+0xcc4>
  40249c:	ldrb	w8, [x28], #1
  4024a0:	ldrb	w9, [x23, x8]
  4024a4:	cbnz	w9, 40249c <printf@plt+0xcac>
  4024a8:	sub	x9, x28, #0x1
  4024ac:	cbnz	w8, 4024bc <printf@plt+0xccc>
  4024b0:	b	4024c4 <printf@plt+0xcd4>
  4024b4:	mov	x9, x25
  4024b8:	cbz	w8, 4024c4 <printf@plt+0xcd4>
  4024bc:	cmp	w8, #0x28
  4024c0:	b.ne	4024cc <printf@plt+0xcdc>  // b.any
  4024c4:	mov	x28, x9
  4024c8:	b	4024d0 <printf@plt+0xce0>
  4024cc:	strb	wzr, [x9]
  4024d0:	ldrb	w8, [x28], #1
  4024d4:	ldrb	w9, [x26, x8]
  4024d8:	cbnz	w9, 4024d0 <printf@plt+0xce0>
  4024dc:	cmp	w8, #0x28
  4024e0:	sub	x27, x28, #0x1
  4024e4:	b.ne	402508 <printf@plt+0xd18>  // b.any
  4024e8:	strb	wzr, [x27]
  4024ec:	mov	x27, x28
  4024f0:	ldrb	w8, [x27]
  4024f4:	cbz	w8, 402510 <printf@plt+0xd20>
  4024f8:	cmp	w8, #0x29
  4024fc:	b.eq	402528 <printf@plt+0xd38>  // b.none
  402500:	add	x27, x27, #0x1
  402504:	b	4024f0 <printf@plt+0xd00>
  402508:	mov	x28, xzr
  40250c:	b	40252c <printf@plt+0xd3c>
  402510:	mov	x0, x21
  402514:	mov	x1, x22
  402518:	mov	x2, x22
  40251c:	mov	x3, x22
  402520:	bl	40e054 <printf@plt+0xc864>
  402524:	b	40252c <printf@plt+0xd3c>
  402528:	strb	wzr, [x27], #1
  40252c:	ldrb	w8, [x25]
  402530:	cbz	w8, 402574 <printf@plt+0xd84>
  402534:	mov	x0, x25
  402538:	mov	x1, x24
  40253c:	bl	402238 <printf@plt+0xa48>
  402540:	cbz	w0, 402594 <printf@plt+0xda4>
  402544:	cbz	x28, 4025f4 <printf@plt+0xe04>
  402548:	ldrb	w8, [x28]
  40254c:	cbz	w8, 402558 <printf@plt+0xd68>
  402550:	ldrb	w9, [x28, #1]
  402554:	cbz	w9, 40265c <printf@plt+0xe6c>
  402558:	adrp	x0, 40f000 <printf@plt+0xd810>
  40255c:	add	x0, x0, #0xfec
  402560:	mov	x1, x22
  402564:	mov	x2, x22
  402568:	mov	x3, x22
  40256c:	bl	40e054 <printf@plt+0xc864>
  402570:	b	402468 <printf@plt+0xc78>
  402574:	cbz	x28, 402468 <printf@plt+0xc78>
  402578:	adrp	x0, 40f000 <printf@plt+0xd810>
  40257c:	add	x0, x0, #0xfa2
  402580:	mov	x1, x22
  402584:	mov	x2, x22
  402588:	mov	x3, x22
  40258c:	bl	40e054 <printf@plt+0xc864>
  402590:	b	402468 <printf@plt+0xc78>
  402594:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  402598:	mov	x0, x25
  40259c:	add	x1, x1, #0x20
  4025a0:	bl	402238 <printf@plt+0xa48>
  4025a4:	cbz	w0, 402610 <printf@plt+0xe20>
  4025a8:	cbz	x28, 402664 <printf@plt+0xe74>
  4025ac:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4025b0:	mov	x0, x28
  4025b4:	add	x1, x1, #0x5aa
  4025b8:	mov	x2, x20
  4025bc:	bl	401670 <__isoc99_sscanf@plt>
  4025c0:	cmp	w0, #0x1
  4025c4:	b.ne	402680 <printf@plt+0xe90>  // b.any
  4025c8:	ldr	w8, [x20]
  4025cc:	cmp	w8, #0x0
  4025d0:	b.gt	402468 <printf@plt+0xc78>
  4025d4:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4025d8:	add	x0, x0, #0x6e
  4025dc:	mov	x1, x22
  4025e0:	mov	x2, x22
  4025e4:	mov	x3, x22
  4025e8:	bl	40e054 <printf@plt+0xc864>
  4025ec:	str	wzr, [x20]
  4025f0:	b	402468 <printf@plt+0xc78>
  4025f4:	adrp	x0, 40f000 <printf@plt+0xd810>
  4025f8:	add	x0, x0, #0xfbe
  4025fc:	mov	x1, x22
  402600:	mov	x2, x22
  402604:	mov	x3, x22
  402608:	bl	40e054 <printf@plt+0xc864>
  40260c:	b	402468 <printf@plt+0xc78>
  402610:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  402614:	mov	x0, x25
  402618:	add	x1, x1, #0x88
  40261c:	bl	402238 <printf@plt+0xa48>
  402620:	cbz	w0, 4026a8 <printf@plt+0xeb8>
  402624:	cbz	x28, 4026fc <printf@plt+0xf0c>
  402628:	ldrb	w8, [x28]
  40262c:	cbz	w8, 402640 <printf@plt+0xe50>
  402630:	ldrb	w9, [x28, #1]
  402634:	cbz	w9, 402640 <printf@plt+0xe50>
  402638:	ldrb	w9, [x28, #2]
  40263c:	cbz	w9, 402718 <printf@plt+0xf28>
  402640:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  402644:	add	x0, x0, #0xbe
  402648:	mov	x1, x22
  40264c:	mov	x2, x22
  402650:	mov	x3, x22
  402654:	bl	40e054 <printf@plt+0xc864>
  402658:	b	402468 <printf@plt+0xc78>
  40265c:	strb	w8, [x19, #10]
  402660:	b	402468 <printf@plt+0xc78>
  402664:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  402668:	add	x0, x0, #0x29
  40266c:	mov	x1, x22
  402670:	mov	x2, x22
  402674:	mov	x3, x22
  402678:	bl	40e054 <printf@plt+0xc864>
  40267c:	b	402468 <printf@plt+0xc78>
  402680:	mov	x0, sp
  402684:	mov	x1, x28
  402688:	bl	40de04 <printf@plt+0xc614>
  40268c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  402690:	mov	x1, sp
  402694:	add	x0, x0, #0x5c
  402698:	mov	x2, x22
  40269c:	mov	x3, x22
  4026a0:	bl	40e054 <printf@plt+0xc864>
  4026a4:	b	402468 <printf@plt+0xc78>
  4026a8:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  4026ac:	mov	x0, x25
  4026b0:	add	x1, x1, #0xf0
  4026b4:	bl	402238 <printf@plt+0xa48>
  4026b8:	cbnz	w0, 4026d0 <printf@plt+0xee0>
  4026bc:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  4026c0:	mov	x0, x25
  4026c4:	add	x1, x1, #0xf7
  4026c8:	bl	402238 <printf@plt+0xa48>
  4026cc:	cbz	w0, 402728 <printf@plt+0xf38>
  4026d0:	cbz	x28, 4026ec <printf@plt+0xefc>
  4026d4:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4026d8:	add	x0, x0, #0xfe
  4026dc:	mov	x1, x22
  4026e0:	mov	x2, x22
  4026e4:	mov	x3, x22
  4026e8:	bl	40e054 <printf@plt+0xc864>
  4026ec:	ldr	w8, [x19]
  4026f0:	orr	w8, w8, #0x1
  4026f4:	str	w8, [x19]
  4026f8:	b	402468 <printf@plt+0xc78>
  4026fc:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  402700:	add	x0, x0, #0x8e
  402704:	mov	x1, x22
  402708:	mov	x2, x22
  40270c:	mov	x3, x22
  402710:	bl	40e054 <printf@plt+0xc864>
  402714:	b	402468 <printf@plt+0xc78>
  402718:	strb	w8, [x19, #8]
  40271c:	ldrb	w8, [x28, #1]
  402720:	strb	w8, [x19, #9]
  402724:	b	402468 <printf@plt+0xc78>
  402728:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  40272c:	mov	x0, x25
  402730:	add	x1, x1, #0x128
  402734:	bl	402238 <printf@plt+0xa48>
  402738:	cbz	w0, 402768 <printf@plt+0xf78>
  40273c:	cbz	x28, 402758 <printf@plt+0xf68>
  402740:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  402744:	add	x0, x0, #0x12f
  402748:	mov	x1, x22
  40274c:	mov	x2, x22
  402750:	mov	x3, x22
  402754:	bl	40e054 <printf@plt+0xc864>
  402758:	ldr	w8, [x19]
  40275c:	orr	w8, w8, #0x2
  402760:	str	w8, [x19]
  402764:	b	402468 <printf@plt+0xc78>
  402768:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  40276c:	mov	x0, x25
  402770:	add	x1, x1, #0x186
  402774:	bl	402238 <printf@plt+0xa48>
  402778:	cbnz	w0, 402790 <printf@plt+0xfa0>
  40277c:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  402780:	mov	x0, x25
  402784:	add	x1, x1, #0x190
  402788:	bl	402238 <printf@plt+0xa48>
  40278c:	cbz	w0, 4027bc <printf@plt+0xfcc>
  402790:	cbz	x28, 4027ac <printf@plt+0xfbc>
  402794:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  402798:	add	x0, x0, #0x159
  40279c:	mov	x1, x22
  4027a0:	mov	x2, x22
  4027a4:	mov	x3, x22
  4027a8:	bl	40e054 <printf@plt+0xc864>
  4027ac:	ldr	w8, [x19]
  4027b0:	orr	w8, w8, #0x4
  4027b4:	str	w8, [x19]
  4027b8:	b	402468 <printf@plt+0xc78>
  4027bc:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  4027c0:	mov	x0, x25
  4027c4:	add	x1, x1, #0x180
  4027c8:	bl	402238 <printf@plt+0xa48>
  4027cc:	cbnz	w0, 4027e4 <printf@plt+0xff4>
  4027d0:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  4027d4:	mov	x0, x25
  4027d8:	add	x1, x1, #0x18a
  4027dc:	bl	402238 <printf@plt+0xa48>
  4027e0:	cbz	w0, 402810 <printf@plt+0x1020>
  4027e4:	cbz	x28, 402800 <printf@plt+0x1010>
  4027e8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4027ec:	add	x0, x0, #0x196
  4027f0:	mov	x1, x22
  4027f4:	mov	x2, x22
  4027f8:	mov	x3, x22
  4027fc:	bl	40e054 <printf@plt+0xc864>
  402800:	ldr	w8, [x19]
  402804:	orr	w8, w8, #0x10
  402808:	str	w8, [x19]
  40280c:	b	402468 <printf@plt+0xc78>
  402810:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  402814:	mov	x0, x25
  402818:	add	x1, x1, #0x1c3
  40281c:	bl	402238 <printf@plt+0xa48>
  402820:	cbz	w0, 402850 <printf@plt+0x1060>
  402824:	cbz	x28, 402840 <printf@plt+0x1050>
  402828:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  40282c:	add	x0, x0, #0x1ca
  402830:	mov	x1, x22
  402834:	mov	x2, x22
  402838:	mov	x3, x22
  40283c:	bl	40e054 <printf@plt+0xc864>
  402840:	ldr	w8, [x19]
  402844:	orr	w8, w8, #0x8
  402848:	str	w8, [x19]
  40284c:	b	402468 <printf@plt+0xc78>
  402850:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  402854:	mov	x0, x25
  402858:	add	x1, x1, #0x1f4
  40285c:	bl	402238 <printf@plt+0xa48>
  402860:	cbz	w0, 402890 <printf@plt+0x10a0>
  402864:	cbz	x28, 402880 <printf@plt+0x1090>
  402868:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  40286c:	add	x0, x0, #0x1fb
  402870:	mov	x1, x22
  402874:	mov	x2, x22
  402878:	mov	x3, x22
  40287c:	bl	40e054 <printf@plt+0xc864>
  402880:	ldr	w8, [x19]
  402884:	orr	w8, w8, #0x20
  402888:	str	w8, [x19]
  40288c:	b	402468 <printf@plt+0xc78>
  402890:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  402894:	mov	x0, x25
  402898:	add	x1, x1, #0x225
  40289c:	bl	402238 <printf@plt+0xa48>
  4028a0:	cbz	w0, 4028d0 <printf@plt+0x10e0>
  4028a4:	cbz	x28, 4028c0 <printf@plt+0x10d0>
  4028a8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4028ac:	add	x0, x0, #0x22e
  4028b0:	mov	x1, x22
  4028b4:	mov	x2, x22
  4028b8:	mov	x3, x22
  4028bc:	bl	40e054 <printf@plt+0xc864>
  4028c0:	ldr	w8, [x19]
  4028c4:	orr	w8, w8, #0x40
  4028c8:	str	w8, [x19]
  4028cc:	b	402468 <printf@plt+0xc78>
  4028d0:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  4028d4:	mov	x0, x25
  4028d8:	add	x1, x1, #0x25a
  4028dc:	bl	402238 <printf@plt+0xa48>
  4028e0:	cbz	w0, 402910 <printf@plt+0x1120>
  4028e4:	cbz	x28, 402900 <printf@plt+0x1110>
  4028e8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4028ec:	add	x0, x0, #0x261
  4028f0:	mov	x1, x22
  4028f4:	mov	x2, x22
  4028f8:	mov	x3, x22
  4028fc:	bl	40e054 <printf@plt+0xc864>
  402900:	ldr	w8, [x19]
  402904:	orr	w8, w8, #0x80
  402908:	str	w8, [x19]
  40290c:	b	402468 <printf@plt+0xc78>
  402910:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  402914:	mov	x0, x25
  402918:	add	x1, x1, #0x28b
  40291c:	bl	402238 <printf@plt+0xa48>
  402920:	cbz	w0, 402954 <printf@plt+0x1164>
  402924:	cbz	x28, 402978 <printf@plt+0x1188>
  402928:	ldrb	w8, [x28]
  40292c:	cbz	w8, 402938 <printf@plt+0x1148>
  402930:	ldrb	w9, [x28, #1]
  402934:	cbz	w9, 4029bc <printf@plt+0x11cc>
  402938:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  40293c:	add	x0, x0, #0x2cf
  402940:	mov	x1, x22
  402944:	mov	x2, x22
  402948:	mov	x3, x22
  40294c:	bl	40e054 <printf@plt+0xc864>
  402950:	b	402468 <printf@plt+0xc78>
  402954:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  402958:	mov	x0, x25
  40295c:	add	x1, x1, #0x30c
  402960:	bl	402238 <printf@plt+0xa48>
  402964:	cbz	w0, 402994 <printf@plt+0x11a4>
  402968:	ldr	w8, [x19]
  40296c:	orr	w8, w8, #0x80000000
  402970:	str	w8, [x19]
  402974:	b	402468 <printf@plt+0xc78>
  402978:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  40297c:	add	x0, x0, #0x298
  402980:	mov	x1, x22
  402984:	mov	x2, x22
  402988:	mov	x3, x22
  40298c:	bl	40e054 <printf@plt+0xc864>
  402990:	b	402468 <printf@plt+0xc78>
  402994:	mov	x0, sp
  402998:	mov	x1, x25
  40299c:	bl	40de04 <printf@plt+0xc614>
  4029a0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4029a4:	mov	x1, sp
  4029a8:	add	x0, x0, #0x319
  4029ac:	mov	x2, x22
  4029b0:	mov	x3, x22
  4029b4:	bl	40e054 <printf@plt+0xc864>
  4029b8:	b	402468 <printf@plt+0xc78>
  4029bc:	strb	w8, [x19, #11]
  4029c0:	b	402468 <printf@plt+0xc78>
  4029c4:	add	x0, sp, #0x10
  4029c8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4029cc:	mov	x0, x19
  4029d0:	ldp	x20, x19, [sp, #112]
  4029d4:	ldp	x22, x21, [sp, #96]
  4029d8:	ldp	x24, x23, [sp, #80]
  4029dc:	ldp	x26, x25, [sp, #64]
  4029e0:	ldp	x28, x27, [sp, #48]
  4029e4:	ldp	x29, x30, [sp, #32]
  4029e8:	add	sp, sp, #0x80
  4029ec:	ret
  4029f0:	b	402a0c <printf@plt+0x121c>
  4029f4:	b	402a0c <printf@plt+0x121c>
  4029f8:	b	402a0c <printf@plt+0x121c>
  4029fc:	b	402a0c <printf@plt+0x121c>
  402a00:	b	402a0c <printf@plt+0x121c>
  402a04:	b	402a0c <printf@plt+0x121c>
  402a08:	b	402a0c <printf@plt+0x121c>
  402a0c:	mov	x19, x0
  402a10:	add	x0, sp, #0x10
  402a14:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  402a18:	mov	x0, x19
  402a1c:	bl	401790 <_Unwind_Resume@plt>
  402a20:	stp	x29, x30, [sp, #-32]!
  402a24:	stp	x20, x19, [sp, #16]
  402a28:	mov	x29, sp
  402a2c:	add	x20, x0, #0x8
  402a30:	mov	x19, x0
  402a34:	mov	x0, x20
  402a38:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  402a3c:	add	x0, x19, #0x18
  402a40:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  402a44:	str	wzr, [x19, #40]
  402a48:	strh	wzr, [x19, #44]
  402a4c:	str	xzr, [x19]
  402a50:	ldp	x20, x19, [sp, #16]
  402a54:	ldp	x29, x30, [sp], #32
  402a58:	ret
  402a5c:	mov	x19, x0
  402a60:	mov	x0, x20
  402a64:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  402a68:	mov	x0, x19
  402a6c:	bl	401790 <_Unwind_Resume@plt>
  402a70:	stp	x29, x30, [sp, #-32]!
  402a74:	str	x19, [sp, #16]
  402a78:	mov	x29, sp
  402a7c:	mov	x19, x0
  402a80:	bl	402a20 <printf@plt+0x1230>
  402a84:	str	wzr, [x19, #48]
  402a88:	ldr	x19, [sp, #16]
  402a8c:	ldp	x29, x30, [sp], #32
  402a90:	ret
  402a94:	stp	x29, x30, [sp, #-32]!
  402a98:	stp	x20, x19, [sp, #16]
  402a9c:	mov	x29, sp
  402aa0:	mov	w19, w1
  402aa4:	mov	x20, x0
  402aa8:	bl	402a20 <printf@plt+0x1230>
  402aac:	str	w19, [x20, #48]
  402ab0:	ldp	x20, x19, [sp, #16]
  402ab4:	ldp	x29, x30, [sp], #32
  402ab8:	ret
  402abc:	stp	x29, x30, [sp, #-48]!
  402ac0:	str	x21, [sp, #16]
  402ac4:	stp	x20, x19, [sp, #32]
  402ac8:	mov	x29, sp
  402acc:	ldr	w8, [x0, #48]
  402ad0:	mov	x19, x0
  402ad4:	cmp	w8, #0x8
  402ad8:	b.hi	402b04 <printf@plt+0x1314>  // b.pmore
  402adc:	adrp	x9, 40f000 <printf@plt+0xd810>
  402ae0:	add	x9, x9, #0xdc0
  402ae4:	adr	x10, 402af4 <printf@plt+0x1304>
  402ae8:	ldrb	w11, [x9, x8]
  402aec:	add	x10, x10, x11, lsl #2
  402af0:	br	x10
  402af4:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402af8:	ldr	x1, [x8, #520]
  402afc:	mov	w0, #0x6c                  	// #108
  402b00:	b	402b94 <printf@plt+0x13a4>
  402b04:	adrp	x1, 40f000 <printf@plt+0xd810>
  402b08:	add	x1, x1, #0xf18
  402b0c:	mov	w0, #0x241                 	// #577
  402b10:	bl	40da20 <printf@plt+0xc230>
  402b14:	b	402b98 <printf@plt+0x13a8>
  402b18:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402b1c:	ldr	x1, [x8, #520]
  402b20:	mov	w0, #0x63                  	// #99
  402b24:	b	402b94 <printf@plt+0x13a4>
  402b28:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402b2c:	ldr	x1, [x8, #520]
  402b30:	mov	w0, #0x72                  	// #114
  402b34:	b	402b94 <printf@plt+0x13a4>
  402b38:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402b3c:	ldr	x1, [x8, #520]
  402b40:	mov	w0, #0x6e                  	// #110
  402b44:	b	402b94 <printf@plt+0x13a4>
  402b48:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402b4c:	ldr	x1, [x8, #520]
  402b50:	mov	w0, #0x61                  	// #97
  402b54:	b	402b94 <printf@plt+0x13a4>
  402b58:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402b5c:	ldr	x1, [x8, #520]
  402b60:	mov	w0, #0x73                  	// #115
  402b64:	b	402b94 <printf@plt+0x13a4>
  402b68:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402b6c:	ldr	x1, [x8, #520]
  402b70:	mov	w0, #0x5e                  	// #94
  402b74:	b	402b94 <printf@plt+0x13a4>
  402b78:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402b7c:	ldr	x1, [x8, #520]
  402b80:	mov	w0, #0x5f                  	// #95
  402b84:	b	402b94 <printf@plt+0x13a4>
  402b88:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402b8c:	ldr	x1, [x8, #520]
  402b90:	mov	w0, #0x3d                  	// #61
  402b94:	bl	401510 <putc@plt>
  402b98:	ldrh	w8, [x19, #2]
  402b9c:	cbnz	w8, 402c88 <printf@plt+0x1498>
  402ba0:	ldrh	w8, [x19, #6]
  402ba4:	cbnz	w8, 402cac <printf@plt+0x14bc>
  402ba8:	ldr	w8, [x19, #16]
  402bac:	cbz	w8, 402bdc <printf@plt+0x13ec>
  402bb0:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  402bb4:	ldr	x1, [x21, #520]
  402bb8:	mov	w0, #0x66                  	// #102
  402bbc:	add	x20, x19, #0x8
  402bc0:	bl	401510 <putc@plt>
  402bc4:	ldr	x1, [x21, #520]
  402bc8:	mov	x0, x20
  402bcc:	bl	40fbe0 <_ZdlPvm@@Base+0xa34>
  402bd0:	ldr	x1, [x21, #520]
  402bd4:	mov	w0, #0x20                  	// #32
  402bd8:	bl	401510 <putc@plt>
  402bdc:	ldr	w8, [x19, #32]
  402be0:	cbz	w8, 402c10 <printf@plt+0x1420>
  402be4:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  402be8:	ldr	x1, [x21, #520]
  402bec:	mov	w0, #0x6d                  	// #109
  402bf0:	add	x20, x19, #0x18
  402bf4:	bl	401510 <putc@plt>
  402bf8:	ldr	x1, [x21, #520]
  402bfc:	mov	x0, x20
  402c00:	bl	40fbe0 <_ZdlPvm@@Base+0xa34>
  402c04:	ldr	x1, [x21, #520]
  402c08:	mov	w0, #0x20                  	// #32
  402c0c:	bl	401510 <putc@plt>
  402c10:	ldr	w8, [x19, #40]
  402c14:	cmp	w8, #0x1
  402c18:	b.eq	402c2c <printf@plt+0x143c>  // b.none
  402c1c:	cmp	w8, #0x2
  402c20:	b.ne	402c3c <printf@plt+0x144c>  // b.any
  402c24:	mov	w0, #0x64                  	// #100
  402c28:	b	402c30 <printf@plt+0x1440>
  402c2c:	mov	w0, #0x74                  	// #116
  402c30:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402c34:	ldr	x1, [x8, #520]
  402c38:	bl	401510 <putc@plt>
  402c3c:	ldrb	w8, [x19, #44]
  402c40:	cbz	w8, 402c54 <printf@plt+0x1464>
  402c44:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402c48:	ldr	x1, [x8, #520]
  402c4c:	mov	w0, #0x7a                  	// #122
  402c50:	bl	401510 <putc@plt>
  402c54:	ldrb	w8, [x19, #45]
  402c58:	cbz	w8, 402c78 <printf@plt+0x1488>
  402c5c:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  402c60:	ldr	x1, [x8, #520]
  402c64:	ldp	x20, x19, [sp, #32]
  402c68:	ldr	x21, [sp, #16]
  402c6c:	mov	w0, #0x75                  	// #117
  402c70:	ldp	x29, x30, [sp], #48
  402c74:	b	401510 <putc@plt>
  402c78:	ldp	x20, x19, [sp, #32]
  402c7c:	ldr	x21, [sp, #16]
  402c80:	ldp	x29, x30, [sp], #48
  402c84:	ret
  402c88:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  402c8c:	ldr	x1, [x20, #520]
  402c90:	mov	w0, #0x70                  	// #112
  402c94:	bl	401510 <putc@plt>
  402c98:	ldrsh	w8, [x19]
  402c9c:	cmp	w8, #0x0
  402ca0:	b.le	402cd0 <printf@plt+0x14e0>
  402ca4:	mov	w0, #0x2b                  	// #43
  402ca8:	b	402cd8 <printf@plt+0x14e8>
  402cac:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  402cb0:	ldr	x1, [x20, #520]
  402cb4:	mov	w0, #0x76                  	// #118
  402cb8:	bl	401510 <putc@plt>
  402cbc:	ldrsh	w8, [x19, #4]
  402cc0:	cmp	w8, #0x0
  402cc4:	b.le	402cf8 <printf@plt+0x1508>
  402cc8:	mov	w0, #0x2b                  	// #43
  402ccc:	b	402d00 <printf@plt+0x1510>
  402cd0:	tbz	w8, #31, 402ce0 <printf@plt+0x14f0>
  402cd4:	mov	w0, #0x2d                  	// #45
  402cd8:	ldr	x1, [x20, #520]
  402cdc:	bl	401510 <putc@plt>
  402ce0:	ldr	x0, [x20, #520]
  402ce4:	ldrsh	w2, [x19, #2]
  402ce8:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  402cec:	add	x1, x1, #0x339
  402cf0:	bl	401500 <fprintf@plt>
  402cf4:	b	402ba0 <printf@plt+0x13b0>
  402cf8:	tbz	w8, #31, 402d08 <printf@plt+0x1518>
  402cfc:	mov	w0, #0x2d                  	// #45
  402d00:	ldr	x1, [x20, #520]
  402d04:	bl	401510 <putc@plt>
  402d08:	ldr	x0, [x20, #520]
  402d0c:	ldrsh	w2, [x19, #6]
  402d10:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  402d14:	add	x1, x1, #0x339
  402d18:	bl	401500 <fprintf@plt>
  402d1c:	b	402ba8 <printf@plt+0x13b8>
  402d20:	stp	x29, x30, [sp, #-80]!
  402d24:	stp	x26, x25, [sp, #16]
  402d28:	stp	x24, x23, [sp, #32]
  402d2c:	stp	x22, x21, [sp, #48]
  402d30:	stp	x20, x19, [sp, #64]
  402d34:	mov	x29, sp
  402d38:	mov	w21, w2
  402d3c:	mov	x19, x0
  402d40:	subs	w20, w2, #0x1
  402d44:	stp	w1, w2, [x0]
  402d48:	b.le	402d68 <printf@plt+0x1578>
  402d4c:	sbfiz	x0, x20, #2, #32
  402d50:	bl	401480 <_Znam@plt>
  402d54:	lsl	x2, x20, #2
  402d58:	mov	w1, #0xff                  	// #255
  402d5c:	str	x0, [x19, #8]
  402d60:	bl	401570 <memset@plt>
  402d64:	b	402d6c <printf@plt+0x157c>
  402d68:	str	xzr, [x19, #8]
  402d6c:	sxtw	x22, w21
  402d70:	mov	w8, #0x8                   	// #8
  402d74:	cmp	xzr, x22, lsr #60
  402d78:	bfi	x8, x22, #4, #60
  402d7c:	csinv	x0, x8, xzr, eq  // eq = none
  402d80:	bl	401480 <_Znam@plt>
  402d84:	mov	x23, x0
  402d88:	str	x22, [x23], #8
  402d8c:	cbz	w21, 402dbc <printf@plt+0x15cc>
  402d90:	mov	x20, x0
  402d94:	mov	x21, xzr
  402d98:	lsl	x22, x22, #4
  402d9c:	add	x8, x20, x21
  402da0:	add	x0, x8, #0x8
  402da4:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  402da8:	add	x21, x21, #0x10
  402dac:	cmp	x22, x21
  402db0:	b.ne	402d9c <printf@plt+0x15ac>  // b.any
  402db4:	ldr	w22, [x19, #4]
  402db8:	b	402dc0 <printf@plt+0x15d0>
  402dbc:	mov	w22, wzr
  402dc0:	sxtw	x21, w22
  402dc4:	mov	x0, x21
  402dc8:	str	x23, [x19, #16]
  402dcc:	bl	401480 <_Znam@plt>
  402dd0:	mov	x20, x0
  402dd4:	str	x0, [x19, #24]
  402dd8:	mov	x0, x21
  402ddc:	bl	401480 <_Znam@plt>
  402de0:	cmp	w22, #0x1
  402de4:	str	x0, [x19, #32]
  402de8:	b.lt	402e28 <printf@plt+0x1638>  // b.tstop
  402dec:	strb	wzr, [x20]
  402df0:	ldr	x8, [x19, #32]
  402df4:	strb	wzr, [x8]
  402df8:	ldr	w22, [x19, #4]
  402dfc:	cmp	w22, #0x1
  402e00:	b.le	402e28 <printf@plt+0x1638>
  402e04:	mov	w8, #0x1                   	// #1
  402e08:	ldr	x9, [x19, #24]
  402e0c:	strb	wzr, [x9, x8]
  402e10:	ldr	x9, [x19, #32]
  402e14:	strb	wzr, [x9, x8]
  402e18:	ldrsw	x22, [x19, #4]
  402e1c:	add	x8, x8, #0x1
  402e20:	cmp	x8, x22
  402e24:	b.lt	402e08 <printf@plt+0x1618>  // b.tstop
  402e28:	ldrsw	x21, [x19]
  402e2c:	lsl	x8, x21, #3
  402e30:	cmp	xzr, x21, lsr #61
  402e34:	csinv	x20, x8, xzr, eq  // eq = none
  402e38:	mov	x0, x20
  402e3c:	bl	401480 <_Znam@plt>
  402e40:	cmp	w21, #0x1
  402e44:	str	x0, [x19, #40]
  402e48:	b.lt	402eec <printf@plt+0x16fc>  // b.tstop
  402e4c:	mov	x23, xzr
  402e50:	mov	w24, #0x38                  	// #56
  402e54:	sxtw	x26, w22
  402e58:	umulh	x9, x26, x24
  402e5c:	smull	x8, w22, w24
  402e60:	cmp	xzr, x9
  402e64:	cset	w9, ne  // ne = any
  402e68:	adds	x8, x8, #0x8
  402e6c:	cset	w10, cs  // cs = hs, nlast
  402e70:	orr	w9, w9, w10
  402e74:	cmp	w9, #0x0
  402e78:	csinv	x0, x8, xzr, eq  // eq = none
  402e7c:	bl	401480 <_Znam@plt>
  402e80:	mov	x25, x0
  402e84:	str	x26, [x25], #8
  402e88:	cbz	w22, 402ec0 <printf@plt+0x16d0>
  402e8c:	mov	x20, x0
  402e90:	mov	x22, xzr
  402e94:	madd	x26, x26, x24, x25
  402e98:	add	x8, x20, x22
  402e9c:	add	x21, x8, #0x8
  402ea0:	mov	x0, x21
  402ea4:	bl	402a20 <printf@plt+0x1230>
  402ea8:	add	x8, x21, #0x38
  402eac:	cmp	x8, x26
  402eb0:	add	x22, x22, #0x38
  402eb4:	str	wzr, [x21, #48]
  402eb8:	b.ne	402e98 <printf@plt+0x16a8>  // b.any
  402ebc:	ldr	w21, [x19]
  402ec0:	ldr	x8, [x19, #40]
  402ec4:	str	x25, [x8, x23, lsl #3]
  402ec8:	add	x23, x23, #0x1
  402ecc:	cmp	x23, w21, sxtw
  402ed0:	b.ge	402edc <printf@plt+0x16ec>  // b.tcont
  402ed4:	ldr	w22, [x19, #4]
  402ed8:	b	402e54 <printf@plt+0x1664>
  402edc:	sxtw	x8, w21
  402ee0:	lsl	x9, x8, #3
  402ee4:	cmp	xzr, x8, lsr #61
  402ee8:	csinv	x20, x9, xzr, eq  // eq = none
  402eec:	mov	x0, x20
  402ef0:	bl	401480 <_Znam@plt>
  402ef4:	cmp	w21, #0x1
  402ef8:	str	x0, [x19, #48]
  402efc:	b.lt	402f50 <printf@plt+0x1760>  // b.tstop
  402f00:	ldr	w22, [x19, #4]
  402f04:	mov	x20, xzr
  402f08:	add	w8, w22, #0x1
  402f0c:	sxtw	x0, w8
  402f10:	bl	401480 <_Znam@plt>
  402f14:	ldr	x8, [x19, #48]
  402f18:	str	x0, [x8, x20, lsl #3]
  402f1c:	tbnz	w22, #31, 402f44 <printf@plt+0x1754>
  402f20:	mov	x8, xzr
  402f24:	ldr	x9, [x19, #48]
  402f28:	ldr	x9, [x9, x20, lsl #3]
  402f2c:	strb	wzr, [x9, x8]
  402f30:	ldrsw	x22, [x19, #4]
  402f34:	cmp	x8, x22
  402f38:	add	x8, x8, #0x1
  402f3c:	b.lt	402f24 <printf@plt+0x1734>  // b.tstop
  402f40:	ldr	w21, [x19]
  402f44:	add	x20, x20, #0x1
  402f48:	cmp	x20, w21, sxtw
  402f4c:	b.lt	402f08 <printf@plt+0x1718>  // b.tstop
  402f50:	ldp	x20, x19, [sp, #64]
  402f54:	ldp	x22, x21, [sp, #48]
  402f58:	ldp	x24, x23, [sp, #32]
  402f5c:	ldp	x26, x25, [sp, #16]
  402f60:	ldp	x29, x30, [sp], #80
  402f64:	ret
  402f68:	mov	x19, x0
  402f6c:	cbz	x21, 402fb0 <printf@plt+0x17c0>
  402f70:	sub	x21, x21, #0x8
  402f74:	add	x0, x20, x21
  402f78:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  402f7c:	sub	x21, x21, #0x10
  402f80:	cmn	x21, #0x8
  402f84:	b.ne	402f74 <printf@plt+0x1784>  // b.any
  402f88:	b	402fb0 <printf@plt+0x17c0>
  402f8c:	mov	x19, x0
  402f90:	cbz	x22, 402fb0 <printf@plt+0x17c0>
  402f94:	add	x21, x20, x22
  402f98:	sub	x0, x21, #0x18
  402f9c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  402fa0:	sub	x0, x21, #0x28
  402fa4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  402fa8:	subs	x22, x22, #0x38
  402fac:	b.ne	402f94 <printf@plt+0x17a4>  // b.any
  402fb0:	mov	x0, x20
  402fb4:	bl	4016b0 <_ZdaPv@plt>
  402fb8:	mov	x0, x19
  402fbc:	bl	401790 <_Unwind_Resume@plt>
  402fc0:	stp	x29, x30, [sp, #-32]!
  402fc4:	str	x19, [sp, #16]
  402fc8:	mov	x19, x0
  402fcc:	add	x0, x0, #0x18
  402fd0:	mov	x29, sp
  402fd4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  402fd8:	add	x0, x19, #0x8
  402fdc:	ldr	x19, [sp, #16]
  402fe0:	ldp	x29, x30, [sp], #32
  402fe4:	b	40f358 <_ZdlPvm@@Base+0x1ac>
  402fe8:	stp	x29, x30, [sp, #-96]!
  402fec:	str	x27, [sp, #16]
  402ff0:	stp	x26, x25, [sp, #32]
  402ff4:	stp	x24, x23, [sp, #48]
  402ff8:	stp	x22, x21, [sp, #64]
  402ffc:	stp	x20, x19, [sp, #80]
  403000:	mov	x29, sp
  403004:	ldr	w22, [x0]
  403008:	ldr	x21, [x0, #48]
  40300c:	mov	x19, x0
  403010:	mov	w20, w1
  403014:	add	w8, w22, w1
  403018:	sxtw	x9, w8
  40301c:	sbfiz	x8, x8, #3, #32
  403020:	cmp	xzr, x9, lsr #61
  403024:	csinv	x0, x8, xzr, eq  // eq = none
  403028:	bl	401480 <_Znam@plt>
  40302c:	cmp	w22, #0x1
  403030:	str	x0, [x19, #48]
  403034:	b.lt	403068 <printf@plt+0x1878>  // b.tstop
  403038:	ldr	x8, [x21]
  40303c:	cmp	w22, #0x1
  403040:	str	x8, [x0]
  403044:	b.eq	40306c <printf@plt+0x187c>  // b.none
  403048:	mov	w8, #0x1                   	// #1
  40304c:	ldr	x9, [x19, #48]
  403050:	ldr	x10, [x21, x8, lsl #3]
  403054:	str	x10, [x9, x8, lsl #3]
  403058:	add	x8, x8, #0x1
  40305c:	cmp	x22, x8
  403060:	b.ne	40304c <printf@plt+0x185c>  // b.any
  403064:	b	40306c <printf@plt+0x187c>
  403068:	cbz	x21, 403074 <printf@plt+0x1884>
  40306c:	mov	x0, x21
  403070:	bl	4016b0 <_ZdaPv@plt>
  403074:	cmp	w20, #0x1
  403078:	b.lt	4030f0 <printf@plt+0x1900>  // b.tstop
  40307c:	ldr	w22, [x19, #4]
  403080:	mov	w21, wzr
  403084:	add	w8, w22, #0x1
  403088:	sxtw	x0, w8
  40308c:	bl	401480 <_Znam@plt>
  403090:	ldr	w8, [x19]
  403094:	ldr	x9, [x19, #48]
  403098:	add	w8, w8, w21
  40309c:	str	x0, [x9, w8, sxtw #3]
  4030a0:	tbnz	w22, #31, 4030e4 <printf@plt+0x18f4>
  4030a4:	ldr	x9, [x19, #48]
  4030a8:	ldr	x8, [x9, w8, sxtw #3]
  4030ac:	strb	wzr, [x8]
  4030b0:	ldr	w22, [x19, #4]
  4030b4:	cmp	w22, #0x1
  4030b8:	b.lt	4030e4 <printf@plt+0x18f4>  // b.tstop
  4030bc:	mov	w8, #0x1                   	// #1
  4030c0:	ldr	w9, [x19]
  4030c4:	ldr	x10, [x19, #48]
  4030c8:	add	w9, w9, w21
  4030cc:	ldr	x9, [x10, w9, sxtw #3]
  4030d0:	strb	wzr, [x9, x8]
  4030d4:	ldrsw	x22, [x19, #4]
  4030d8:	cmp	x8, x22
  4030dc:	add	x8, x8, #0x1
  4030e0:	b.lt	4030c0 <printf@plt+0x18d0>  // b.tstop
  4030e4:	add	w21, w21, #0x1
  4030e8:	cmp	w21, w20
  4030ec:	b.ne	403084 <printf@plt+0x1894>  // b.any
  4030f0:	ldr	w22, [x19]
  4030f4:	ldr	x21, [x19, #40]
  4030f8:	add	w8, w22, w20
  4030fc:	sxtw	x9, w8
  403100:	sbfiz	x8, x8, #3, #32
  403104:	cmp	xzr, x9, lsr #61
  403108:	csinv	x0, x8, xzr, eq  // eq = none
  40310c:	bl	401480 <_Znam@plt>
  403110:	cmp	w22, #0x1
  403114:	str	x0, [x19, #40]
  403118:	b.lt	40314c <printf@plt+0x195c>  // b.tstop
  40311c:	ldr	x8, [x21]
  403120:	cmp	w22, #0x1
  403124:	str	x8, [x0]
  403128:	b.eq	403150 <printf@plt+0x1960>  // b.none
  40312c:	mov	w8, #0x1                   	// #1
  403130:	ldr	x9, [x19, #40]
  403134:	ldr	x10, [x21, x8, lsl #3]
  403138:	str	x10, [x9, x8, lsl #3]
  40313c:	add	x8, x8, #0x1
  403140:	cmp	x22, x8
  403144:	b.ne	403130 <printf@plt+0x1940>  // b.any
  403148:	b	403150 <printf@plt+0x1960>
  40314c:	cbz	x21, 403158 <printf@plt+0x1968>
  403150:	mov	x0, x21
  403154:	bl	4016b0 <_ZdaPv@plt>
  403158:	cmp	w20, #0x0
  40315c:	b.le	4031f0 <printf@plt+0x1a00>
  403160:	mov	w23, wzr
  403164:	mov	w24, #0x38                  	// #56
  403168:	ldrsw	x22, [x19, #4]
  40316c:	umulh	x8, x22, x24
  403170:	mul	x9, x22, x24
  403174:	cmp	xzr, x8
  403178:	cset	w8, ne  // ne = any
  40317c:	adds	x9, x9, #0x8
  403180:	cset	w10, cs  // cs = hs, nlast
  403184:	orr	w8, w8, w10
  403188:	cmp	w8, #0x0
  40318c:	csinv	x0, x9, xzr, eq  // eq = none
  403190:	bl	401480 <_Znam@plt>
  403194:	mov	x26, x0
  403198:	str	x22, [x26], #8
  40319c:	cbz	w22, 4031d0 <printf@plt+0x19e0>
  4031a0:	mov	x21, x0
  4031a4:	mov	x25, xzr
  4031a8:	madd	x27, x22, x24, x26
  4031ac:	add	x8, x21, x25
  4031b0:	add	x22, x8, #0x8
  4031b4:	mov	x0, x22
  4031b8:	bl	402a20 <printf@plt+0x1230>
  4031bc:	add	x8, x22, #0x38
  4031c0:	cmp	x8, x27
  4031c4:	add	x25, x25, #0x38
  4031c8:	str	wzr, [x22, #48]
  4031cc:	b.ne	4031ac <printf@plt+0x19bc>  // b.any
  4031d0:	ldr	w8, [x19]
  4031d4:	ldr	x9, [x19, #40]
  4031d8:	add	w10, w8, w23
  4031dc:	add	w23, w23, #0x1
  4031e0:	cmp	w23, w20
  4031e4:	str	x26, [x9, w10, sxtw #3]
  4031e8:	b.ne	403168 <printf@plt+0x1978>  // b.any
  4031ec:	b	4031f4 <printf@plt+0x1a04>
  4031f0:	ldr	w8, [x19]
  4031f4:	add	w8, w8, w20
  4031f8:	str	w8, [x19]
  4031fc:	ldp	x20, x19, [sp, #80]
  403200:	ldp	x22, x21, [sp, #64]
  403204:	ldp	x24, x23, [sp, #48]
  403208:	ldp	x26, x25, [sp, #32]
  40320c:	ldr	x27, [sp, #16]
  403210:	ldp	x29, x30, [sp], #96
  403214:	ret
  403218:	mov	x19, x0
  40321c:	cbz	x25, 40323c <printf@plt+0x1a4c>
  403220:	add	x20, x21, x25
  403224:	sub	x0, x20, #0x18
  403228:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40322c:	sub	x0, x20, #0x28
  403230:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  403234:	subs	x25, x25, #0x38
  403238:	b.ne	403220 <printf@plt+0x1a30>  // b.any
  40323c:	mov	x0, x21
  403240:	bl	4016b0 <_ZdaPv@plt>
  403244:	mov	x0, x19
  403248:	bl	401790 <_Unwind_Resume@plt>
  40324c:	stp	x29, x30, [sp, #-80]!
  403250:	stp	x24, x23, [sp, #32]
  403254:	stp	x22, x21, [sp, #48]
  403258:	stp	x20, x19, [sp, #64]
  40325c:	mov	x19, x0
  403260:	ldr	x0, [x0, #8]
  403264:	str	x25, [sp, #16]
  403268:	mov	x29, sp
  40326c:	cbz	x0, 403274 <printf@plt+0x1a84>
  403270:	bl	4016b0 <_ZdaPv@plt>
  403274:	ldr	x8, [x19, #16]
  403278:	cbz	x8, 4032a8 <printf@plt+0x1ab8>
  40327c:	mov	x20, x8
  403280:	ldr	x9, [x20, #-8]!
  403284:	cbz	x9, 4032a0 <printf@plt+0x1ab0>
  403288:	lsl	x21, x9, #4
  40328c:	sub	x22, x8, #0x10
  403290:	add	x0, x22, x21
  403294:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  403298:	subs	x21, x21, #0x10
  40329c:	b.ne	403290 <printf@plt+0x1aa0>  // b.any
  4032a0:	mov	x0, x20
  4032a4:	bl	4016b0 <_ZdaPv@plt>
  4032a8:	ldr	x0, [x19, #24]
  4032ac:	cbz	x0, 4032b4 <printf@plt+0x1ac4>
  4032b0:	bl	4016b0 <_ZdaPv@plt>
  4032b4:	ldr	x0, [x19, #32]
  4032b8:	cbz	x0, 4032c0 <printf@plt+0x1ad0>
  4032bc:	bl	4016b0 <_ZdaPv@plt>
  4032c0:	ldr	w8, [x19]
  4032c4:	ldr	x0, [x19, #48]
  4032c8:	cmp	w8, #0x1
  4032cc:	b.lt	403338 <printf@plt+0x1b48>  // b.tstop
  4032d0:	mov	x21, xzr
  4032d4:	mov	w22, #0x38                  	// #56
  4032d8:	ldr	x0, [x0, x21, lsl #3]
  4032dc:	cbz	x0, 4032e4 <printf@plt+0x1af4>
  4032e0:	bl	4016b0 <_ZdaPv@plt>
  4032e4:	ldr	x8, [x19, #40]
  4032e8:	ldr	x23, [x8, x21, lsl #3]
  4032ec:	cbz	x23, 403324 <printf@plt+0x1b34>
  4032f0:	mov	x20, x23
  4032f4:	ldr	x8, [x20, #-8]!
  4032f8:	cbz	x8, 40331c <printf@plt+0x1b2c>
  4032fc:	mul	x24, x8, x22
  403300:	add	x25, x23, x24
  403304:	sub	x0, x25, #0x20
  403308:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40330c:	sub	x0, x25, #0x30
  403310:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  403314:	subs	x24, x24, #0x38
  403318:	b.ne	403300 <printf@plt+0x1b10>  // b.any
  40331c:	mov	x0, x20
  403320:	bl	4016b0 <_ZdaPv@plt>
  403324:	ldrsw	x8, [x19]
  403328:	ldr	x0, [x19, #48]
  40332c:	add	x21, x21, #0x1
  403330:	cmp	x21, x8
  403334:	b.lt	4032d8 <printf@plt+0x1ae8>  // b.tstop
  403338:	cbz	x0, 403340 <printf@plt+0x1b50>
  40333c:	bl	4016b0 <_ZdaPv@plt>
  403340:	ldr	x0, [x19, #40]
  403344:	cbz	x0, 403360 <printf@plt+0x1b70>
  403348:	ldp	x20, x19, [sp, #64]
  40334c:	ldp	x22, x21, [sp, #48]
  403350:	ldp	x24, x23, [sp, #32]
  403354:	ldr	x25, [sp, #16]
  403358:	ldp	x29, x30, [sp], #80
  40335c:	b	4016b0 <_ZdaPv@plt>
  403360:	ldp	x20, x19, [sp, #64]
  403364:	ldp	x22, x21, [sp, #48]
  403368:	ldp	x24, x23, [sp, #32]
  40336c:	ldr	x25, [sp, #16]
  403370:	ldp	x29, x30, [sp], #80
  403374:	ret
  403378:	stp	x29, x30, [sp, #-48]!
  40337c:	str	x21, [sp, #16]
  403380:	stp	x20, x19, [sp, #32]
  403384:	mov	x29, sp
  403388:	mov	x20, x2
  40338c:	mov	w21, w1
  403390:	mov	x19, x0
  403394:	bl	402a20 <printf@plt+0x1230>
  403398:	add	x0, x19, #0x40
  40339c:	str	w21, [x19, #48]
  4033a0:	str	x20, [x19, #56]
  4033a4:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  4033a8:	mov	w8, #0xffffffff            	// #-1
  4033ac:	stur	xzr, [x19, #92]
  4033b0:	stur	xzr, [x19, #84]
  4033b4:	str	w8, [x19, #80]
  4033b8:	str	wzr, [x19, #100]
  4033bc:	ldp	x20, x19, [sp, #32]
  4033c0:	ldr	x21, [sp, #16]
  4033c4:	ldp	x29, x30, [sp], #48
  4033c8:	ret
  4033cc:	mov	x20, x0
  4033d0:	add	x0, x19, #0x18
  4033d4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4033d8:	add	x0, x19, #0x8
  4033dc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4033e0:	mov	x0, x20
  4033e4:	bl	401790 <_Unwind_Resume@plt>
  4033e8:	stp	x29, x30, [sp, #-32]!
  4033ec:	str	x19, [sp, #16]
  4033f0:	mov	x19, x0
  4033f4:	add	x0, x0, #0x40
  4033f8:	mov	x29, sp
  4033fc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  403400:	add	x0, x19, #0x18
  403404:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  403408:	add	x0, x19, #0x8
  40340c:	ldr	x19, [sp, #16]
  403410:	ldp	x29, x30, [sp], #32
  403414:	b	40f358 <_ZdlPvm@@Base+0x1ac>
  403418:	stp	x29, x30, [sp, #-32]!
  40341c:	stp	x20, x19, [sp, #16]
  403420:	mov	x29, sp
  403424:	cbz	x0, 403458 <printf@plt+0x1c68>
  403428:	mov	x19, x0
  40342c:	ldr	x20, [x19, #56]
  403430:	add	x0, x19, #0x40
  403434:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  403438:	add	x0, x19, #0x18
  40343c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  403440:	add	x0, x19, #0x8
  403444:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  403448:	mov	x0, x19
  40344c:	bl	40f1a0 <_ZdlPv@@Base>
  403450:	mov	x19, x20
  403454:	cbnz	x20, 40342c <printf@plt+0x1c3c>
  403458:	ldp	x20, x19, [sp, #16]
  40345c:	ldp	x29, x30, [sp], #32
  403460:	ret
  403464:	stp	x29, x30, [sp, #-48]!
  403468:	str	x21, [sp, #16]
  40346c:	stp	x20, x19, [sp, #32]
  403470:	mov	x29, sp
  403474:	ldr	w8, [x0, #88]
  403478:	mov	x19, x0
  40347c:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  403480:	cmp	w8, #0x1
  403484:	b.lt	4034a8 <printf@plt+0x1cb8>  // b.tstop
  403488:	mov	w20, wzr
  40348c:	ldr	x1, [x21, #520]
  403490:	mov	w0, #0x7c                  	// #124
  403494:	bl	401510 <putc@plt>
  403498:	ldr	w8, [x19, #88]
  40349c:	add	w20, w20, #0x1
  4034a0:	cmp	w20, w8
  4034a4:	b.lt	40348c <printf@plt+0x1c9c>  // b.tstop
  4034a8:	mov	x0, x19
  4034ac:	bl	402abc <printf@plt+0x12cc>
  4034b0:	ldr	w8, [x19, #72]
  4034b4:	cbz	w8, 4034ec <printf@plt+0x1cfc>
  4034b8:	ldr	x1, [x21, #520]
  4034bc:	mov	w0, #0x77                  	// #119
  4034c0:	add	x20, x19, #0x40
  4034c4:	bl	401510 <putc@plt>
  4034c8:	ldr	x1, [x21, #520]
  4034cc:	mov	w0, #0x28                  	// #40
  4034d0:	bl	401510 <putc@plt>
  4034d4:	ldr	x1, [x21, #520]
  4034d8:	mov	x0, x20
  4034dc:	bl	40fbe0 <_ZdlPvm@@Base+0xa34>
  4034e0:	ldr	x1, [x21, #520]
  4034e4:	mov	w0, #0x29                  	// #41
  4034e8:	bl	401510 <putc@plt>
  4034ec:	ldr	w8, [x19, #96]
  4034f0:	cbz	w8, 403500 <printf@plt+0x1d10>
  4034f4:	ldr	x1, [x21, #520]
  4034f8:	mov	w0, #0x65                  	// #101
  4034fc:	bl	401510 <putc@plt>
  403500:	ldr	w8, [x19, #100]
  403504:	cbz	w8, 403514 <printf@plt+0x1d24>
  403508:	ldr	x1, [x21, #520]
  40350c:	mov	w0, #0x78                  	// #120
  403510:	bl	401510 <putc@plt>
  403514:	ldr	w2, [x19, #80]
  403518:	tbz	w2, #31, 403578 <printf@plt+0x1d88>
  40351c:	ldr	w8, [x19, #84]
  403520:	cmp	w8, #0x1
  403524:	b.lt	403548 <printf@plt+0x1d58>  // b.tstop
  403528:	mov	w20, wzr
  40352c:	ldr	x1, [x21, #520]
  403530:	mov	w0, #0x7c                  	// #124
  403534:	bl	401510 <putc@plt>
  403538:	ldr	w8, [x19, #84]
  40353c:	add	w20, w20, #0x1
  403540:	cmp	w20, w8
  403544:	b.lt	40352c <printf@plt+0x1d3c>  // b.tstop
  403548:	ldr	w8, [x19, #92]
  40354c:	cbz	w8, 403568 <printf@plt+0x1d78>
  403550:	ldr	x1, [x21, #520]
  403554:	ldp	x20, x19, [sp, #32]
  403558:	ldr	x21, [sp, #16]
  40355c:	mov	w0, #0x2c                  	// #44
  403560:	ldp	x29, x30, [sp], #48
  403564:	b	401510 <putc@plt>
  403568:	ldp	x20, x19, [sp, #32]
  40356c:	ldr	x21, [sp, #16]
  403570:	ldp	x29, x30, [sp], #48
  403574:	ret
  403578:	ldr	x0, [x21, #520]
  40357c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  403580:	add	x1, x1, #0x5aa
  403584:	bl	401500 <fprintf@plt>
  403588:	b	40351c <printf@plt+0x1d2c>
  40358c:	sub	sp, sp, #0xa0
  403590:	stp	d9, d8, [sp, #48]
  403594:	stp	x29, x30, [sp, #64]
  403598:	stp	x28, x27, [sp, #80]
  40359c:	stp	x26, x25, [sp, #96]
  4035a0:	stp	x24, x23, [sp, #112]
  4035a4:	stp	x22, x21, [sp, #128]
  4035a8:	stp	x20, x19, [sp, #144]
  4035ac:	add	x29, sp, #0x30
  4035b0:	str	x2, [sp, #16]
  4035b4:	mov	x20, x1
  4035b8:	mov	x22, x0
  4035bc:	bl	401a24 <printf@plt+0x234>
  4035c0:	adrp	x8, 40f000 <printf@plt+0xd810>
  4035c4:	adrp	x9, 40f000 <printf@plt+0xd810>
  4035c8:	ldr	d8, [x8, #3856]
  4035cc:	ldr	d9, [x9, #3848]
  4035d0:	adrp	x26, 40f000 <printf@plt+0xd810>
  4035d4:	adrp	x28, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4035d8:	mov	w25, w0
  4035dc:	mov	x23, xzr
  4035e0:	add	x26, x26, #0xde0
  4035e4:	mov	w19, #0xa                   	// #10
  4035e8:	add	x28, x28, #0x854
  4035ec:	str	x20, [sp, #24]
  4035f0:	mov	w27, wzr
  4035f4:	cmp	w25, #0x1f
  4035f8:	b.le	403620 <printf@plt+0x1e30>
  4035fc:	cmp	w25, #0x5d
  403600:	b.gt	403644 <printf@plt+0x1e54>
  403604:	cmp	w25, #0x2d
  403608:	b.gt	403690 <printf@plt+0x1ea0>
  40360c:	cmp	w25, #0x20
  403610:	b.eq	403650 <printf@plt+0x1e60>  // b.none
  403614:	cmp	w25, #0x2d
  403618:	b.ne	403634 <printf@plt+0x1e44>  // b.any
  40361c:	b	403708 <printf@plt+0x1f18>
  403620:	sub	w8, w25, #0x9
  403624:	cmp	w8, #0x2
  403628:	b.cc	403650 <printf@plt+0x1e60>  // b.lo, b.ul, b.last
  40362c:	cmn	w25, #0x1
  403630:	b.eq	40400c <printf@plt+0x281c>  // b.none
  403634:	ldrb	w8, [x20, #10]
  403638:	cmp	w25, w8
  40363c:	b.eq	403650 <printf@plt+0x1e60>  // b.none
  403640:	b	403fe4 <printf@plt+0x27f4>
  403644:	cmp	w25, #0x7c
  403648:	b.ne	403660 <printf@plt+0x1e70>  // b.any
  40364c:	add	w27, w27, #0x1
  403650:	mov	x0, x22
  403654:	bl	401a24 <printf@plt+0x234>
  403658:	mov	w25, w0
  40365c:	b	4035f4 <printf@plt+0x1e04>
  403660:	sub	w8, w25, #0x5e
  403664:	cmp	w8, #0x5
  403668:	b.ls	4036b4 <printf@plt+0x1ec4>  // b.plast
  40366c:	sub	w8, w25, #0x6c
  403670:	cmp	w8, #0x7
  403674:	b.hi	403634 <printf@plt+0x1e44>  // b.pmore
  403678:	adrp	x11, 40f000 <printf@plt+0xd810>
  40367c:	add	x11, x11, #0xdd7
  403680:	adr	x9, 403634 <printf@plt+0x1e44>
  403684:	ldrb	w10, [x11, x8]
  403688:	add	x9, x9, x10, lsl #2
  40368c:	br	x9
  403690:	cmp	w25, #0x42
  403694:	b.gt	4036cc <printf@plt+0x1edc>
  403698:	cmp	w25, #0x2e
  40369c:	b.eq	403ee4 <printf@plt+0x26f4>  // b.none
  4036a0:	cmp	w25, #0x3d
  4036a4:	b.eq	403738 <printf@plt+0x1f48>  // b.none
  4036a8:	cmp	w25, #0x41
  4036ac:	b.ne	403634 <printf@plt+0x1e44>  // b.any
  4036b0:	b	403700 <printf@plt+0x1f10>
  4036b4:	adrp	x11, 40f000 <printf@plt+0xd810>
  4036b8:	add	x11, x11, #0xdd1
  4036bc:	adr	x9, 403634 <printf@plt+0x1e44>
  4036c0:	ldrb	w10, [x11, x8]
  4036c4:	add	x9, x9, x10, lsl #2
  4036c8:	br	x9
  4036cc:	sub	w8, w25, #0x4c
  4036d0:	cmp	w8, #0x7
  4036d4:	b.hi	4036f0 <printf@plt+0x1f00>  // b.pmore
  4036d8:	adrp	x11, 40f000 <printf@plt+0xd810>
  4036dc:	add	x11, x11, #0xdc9
  4036e0:	adr	x9, 403634 <printf@plt+0x1e44>
  4036e4:	ldrb	w10, [x11, x8]
  4036e8:	add	x9, x9, x10, lsl #2
  4036ec:	br	x9
  4036f0:	cmp	w25, #0x43
  4036f4:	b.ne	403634 <printf@plt+0x1e44>  // b.any
  4036f8:	mov	w20, #0x1                   	// #1
  4036fc:	b	40373c <printf@plt+0x1f4c>
  403700:	mov	w20, #0x4                   	// #4
  403704:	b	40373c <printf@plt+0x1f4c>
  403708:	mov	w20, #0x7                   	// #7
  40370c:	b	40373c <printf@plt+0x1f4c>
  403710:	mov	w20, wzr
  403714:	b	40373c <printf@plt+0x1f4c>
  403718:	mov	w20, #0x3                   	// #3
  40371c:	b	40373c <printf@plt+0x1f4c>
  403720:	mov	w20, #0x2                   	// #2
  403724:	b	40373c <printf@plt+0x1f4c>
  403728:	mov	w20, #0x5                   	// #5
  40372c:	b	40373c <printf@plt+0x1f4c>
  403730:	mov	w20, #0x6                   	// #6
  403734:	b	40373c <printf@plt+0x1f4c>
  403738:	mov	w20, #0x8                   	// #8
  40373c:	mov	x0, x22
  403740:	bl	401a24 <printf@plt+0x234>
  403744:	mov	w25, w0
  403748:	mov	w0, #0x68                  	// #104
  40374c:	bl	40f0fc <_Znwm@@Base>
  403750:	mov	x21, x0
  403754:	mov	w1, w20
  403758:	mov	x2, x23
  40375c:	bl	403378 <printf@plt+0x1b88>
  403760:	cbz	w27, 403768 <printf@plt+0x1f78>
  403764:	str	w27, [x21, #88]
  403768:	add	x27, x21, #0x40
  40376c:	add	x20, x21, #0x18
  403770:	add	x23, x21, #0x8
  403774:	sub	w8, w25, #0x20
  403778:	cmp	w8, #0x5c
  40377c:	b.hi	403ad8 <printf@plt+0x22e8>  // b.pmore
  403780:	adr	x9, 403790 <printf@plt+0x1fa0>
  403784:	ldrh	w10, [x26, x8, lsl #1]
  403788:	add	x9, x9, x10, lsl #2
  40378c:	br	x9
  403790:	mov	w24, wzr
  403794:	madd	w8, w24, w19, w25
  403798:	mov	x0, x22
  40379c:	sub	w24, w8, #0x30
  4037a0:	bl	401a24 <printf@plt+0x234>
  4037a4:	mov	w25, w0
  4037a8:	cmn	w0, #0x1
  4037ac:	b.eq	4037bc <printf@plt+0x1fcc>  // b.none
  4037b0:	and	x8, x25, #0xff
  4037b4:	ldrb	w8, [x28, x8]
  4037b8:	cbnz	w8, 403794 <printf@plt+0x1fa4>
  4037bc:	str	w24, [x21, #80]
  4037c0:	b	403774 <printf@plt+0x1f84>
  4037c4:	mov	x0, x22
  4037c8:	bl	401a24 <printf@plt+0x234>
  4037cc:	mov	w25, w0
  4037d0:	cmp	w0, #0x1f
  4037d4:	b.le	4037ec <printf@plt+0x1ffc>
  4037d8:	cmp	w25, #0x27
  4037dc:	b.gt	403a60 <printf@plt+0x2270>
  4037e0:	cmp	w25, #0x20
  4037e4:	b.eq	4037c4 <printf@plt+0x1fd4>  // b.none
  4037e8:	b	403d5c <printf@plt+0x256c>
  4037ec:	cmp	w25, #0x9
  4037f0:	b.eq	4037c4 <printf@plt+0x1fd4>  // b.none
  4037f4:	b	403d5c <printf@plt+0x256c>
  4037f8:	cmp	w25, #0x20
  4037fc:	b.ne	403b74 <printf@plt+0x2384>  // b.any
  403800:	mov	x0, x22
  403804:	bl	401a24 <printf@plt+0x234>
  403808:	mov	w25, w0
  40380c:	cmp	w0, #0x1f
  403810:	b.gt	4037f8 <printf@plt+0x2008>
  403814:	cmp	w25, #0x9
  403818:	b.eq	403800 <printf@plt+0x2010>  // b.none
  40381c:	cmn	w25, #0x1
  403820:	b.ne	403c6c <printf@plt+0x247c>  // b.any
  403824:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  403828:	add	x0, x0, #0x391
  40382c:	b	403864 <printf@plt+0x2074>
  403830:	cmp	w25, #0x20
  403834:	b.ne	403be0 <printf@plt+0x23f0>  // b.any
  403838:	mov	x0, x22
  40383c:	bl	401a24 <printf@plt+0x234>
  403840:	mov	w25, w0
  403844:	cmp	w0, #0x1f
  403848:	b.gt	403830 <printf@plt+0x2040>
  40384c:	cmp	w25, #0x9
  403850:	b.eq	403838 <printf@plt+0x2048>  // b.none
  403854:	cmn	w25, #0x1
  403858:	b.ne	403cdc <printf@plt+0x24ec>  // b.any
  40385c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  403860:	add	x0, x0, #0x37d
  403864:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  403868:	add	x1, x1, #0x58
  40386c:	mov	x2, x1
  403870:	mov	x3, x1
  403874:	bl	40e054 <printf@plt+0xc864>
  403878:	mov	w25, #0xffffffff            	// #-1
  40387c:	b	403774 <printf@plt+0x1f84>
  403880:	mov	x0, x22
  403884:	bl	401a24 <printf@plt+0x234>
  403888:	mov	w8, #0x1                   	// #1
  40388c:	mov	w25, w0
  403890:	strb	w8, [x21, #44]
  403894:	b	403774 <printf@plt+0x1f84>
  403898:	mov	x0, x22
  40389c:	bl	401a24 <printf@plt+0x234>
  4038a0:	mov	w8, #0x1                   	// #1
  4038a4:	mov	w25, w0
  4038a8:	strb	w8, [x21, #45]
  4038ac:	b	403774 <printf@plt+0x1f84>
  4038b0:	mov	x0, x22
  4038b4:	bl	401a24 <printf@plt+0x234>
  4038b8:	mov	w25, w0
  4038bc:	cmp	w0, #0x2d
  4038c0:	str	wzr, [x21]
  4038c4:	b.eq	4038d0 <printf@plt+0x20e0>  // b.none
  4038c8:	cmp	w25, #0x2b
  4038cc:	b.ne	4038ec <printf@plt+0x20fc>  // b.any
  4038d0:	cmp	w25, #0x2b
  4038d4:	mov	w8, #0x1                   	// #1
  4038d8:	cneg	w8, w8, ne  // ne = any
  4038dc:	mov	x0, x22
  4038e0:	strh	w8, [x21]
  4038e4:	bl	401a24 <printf@plt+0x234>
  4038e8:	mov	w25, w0
  4038ec:	cmn	w25, #0x1
  4038f0:	b.eq	403af4 <printf@plt+0x2304>  // b.none
  4038f4:	and	x8, x25, #0xff
  4038f8:	ldrb	w8, [x28, x8]
  4038fc:	cbz	w8, 403af4 <printf@plt+0x2304>
  403900:	ldrh	w8, [x21, #2]
  403904:	mov	x0, x22
  403908:	madd	w8, w8, w19, w25
  40390c:	sub	w8, w8, #0x30
  403910:	strh	w8, [x21, #2]
  403914:	bl	401a24 <printf@plt+0x234>
  403918:	cmn	w0, #0x1
  40391c:	b.eq	403dec <printf@plt+0x25fc>  // b.none
  403920:	mov	w25, w0
  403924:	and	x8, x25, #0xff
  403928:	ldrb	w8, [x28, x8]
  40392c:	cbnz	w8, 403900 <printf@plt+0x2110>
  403930:	b	403df0 <printf@plt+0x2600>
  403934:	mov	x0, x22
  403938:	bl	401a24 <printf@plt+0x234>
  40393c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  403940:	mov	w25, w0
  403944:	mov	x0, x27
  403948:	add	x1, x1, #0x889
  40394c:	str	d9, [x21, #96]
  403950:	bl	40f414 <_ZdlPvm@@Base+0x268>
  403954:	b	403774 <printf@plt+0x1f84>
  403958:	mov	x0, x22
  40395c:	bl	401a24 <printf@plt+0x234>
  403960:	mov	w8, #0x1                   	// #1
  403964:	mov	w25, w0
  403968:	str	w8, [x21, #40]
  40396c:	b	403774 <printf@plt+0x1f84>
  403970:	mov	x0, x22
  403974:	bl	401a24 <printf@plt+0x234>
  403978:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  40397c:	mov	w25, w0
  403980:	mov	x0, x23
  403984:	add	x1, x1, #0x38f
  403988:	bl	40f414 <_ZdlPvm@@Base+0x268>
  40398c:	b	403774 <printf@plt+0x1f84>
  403990:	mov	x0, x22
  403994:	bl	401a24 <printf@plt+0x234>
  403998:	mov	w8, #0x2                   	// #2
  40399c:	mov	w25, w0
  4039a0:	str	w8, [x21, #40]
  4039a4:	b	403774 <printf@plt+0x1f84>
  4039a8:	mov	x0, x22
  4039ac:	bl	401a24 <printf@plt+0x234>
  4039b0:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  4039b4:	mov	w25, w0
  4039b8:	mov	x0, x23
  4039bc:	add	x1, x1, #0x37b
  4039c0:	bl	40f414 <_ZdlPvm@@Base+0x268>
  4039c4:	b	403774 <printf@plt+0x1f84>
  4039c8:	mov	x0, x22
  4039cc:	bl	401a24 <printf@plt+0x234>
  4039d0:	mov	w25, w0
  4039d4:	cmp	w0, #0x2d
  4039d8:	str	wzr, [x21, #4]
  4039dc:	b.eq	4039e8 <printf@plt+0x21f8>  // b.none
  4039e0:	cmp	w25, #0x2b
  4039e4:	b.ne	403a04 <printf@plt+0x2214>  // b.any
  4039e8:	cmp	w25, #0x2b
  4039ec:	mov	w8, #0x1                   	// #1
  4039f0:	cneg	w8, w8, ne  // ne = any
  4039f4:	mov	x0, x22
  4039f8:	strh	w8, [x21, #4]
  4039fc:	bl	401a24 <printf@plt+0x234>
  403a00:	mov	w25, w0
  403a04:	cmn	w25, #0x1
  403a08:	b.eq	403b18 <printf@plt+0x2328>  // b.none
  403a0c:	and	x8, x25, #0xff
  403a10:	ldrb	w8, [x28, x8]
  403a14:	cbz	w8, 403b18 <printf@plt+0x2328>
  403a18:	ldrh	w8, [x21, #6]
  403a1c:	mov	x0, x22
  403a20:	madd	w8, w8, w19, w25
  403a24:	sub	w8, w8, #0x30
  403a28:	strh	w8, [x21, #6]
  403a2c:	bl	401a24 <printf@plt+0x234>
  403a30:	cmn	w0, #0x1
  403a34:	b.eq	403e28 <printf@plt+0x2638>  // b.none
  403a38:	mov	w25, w0
  403a3c:	and	x8, x25, #0xff
  403a40:	ldrb	w8, [x28, x8]
  403a44:	cbnz	w8, 403a18 <printf@plt+0x2228>
  403a48:	b	403e2c <printf@plt+0x263c>
  403a4c:	mov	x0, x22
  403a50:	bl	401a24 <printf@plt+0x234>
  403a54:	mov	w25, w0
  403a58:	str	d8, [x21, #96]
  403a5c:	b	403774 <printf@plt+0x1f84>
  403a60:	cmp	w25, #0x2d
  403a64:	b.eq	403b3c <printf@plt+0x234c>  // b.none
  403a68:	cmp	w25, #0x2b
  403a6c:	b.eq	403b3c <printf@plt+0x234c>  // b.none
  403a70:	cmp	w25, #0x28
  403a74:	b.ne	403d5c <printf@plt+0x256c>  // b.any
  403a78:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  403a7c:	mov	x0, x27
  403a80:	add	x1, x1, #0x889
  403a84:	bl	40f414 <_ZdlPvm@@Base+0x268>
  403a88:	mov	x0, x22
  403a8c:	bl	401a24 <printf@plt+0x234>
  403a90:	cmn	w0, #0x1
  403a94:	b.eq	403f94 <printf@plt+0x27a4>  // b.none
  403a98:	mov	w25, w0
  403a9c:	cmp	w0, #0x29
  403aa0:	b.eq	403e6c <printf@plt+0x267c>  // b.none
  403aa4:	cmp	w25, #0xa
  403aa8:	b.eq	403f94 <printf@plt+0x27a4>  // b.none
  403aac:	ldp	w8, w9, [x21, #72]
  403ab0:	cmp	w8, w9
  403ab4:	b.lt	403ac4 <printf@plt+0x22d4>  // b.tstop
  403ab8:	mov	x0, x27
  403abc:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  403ac0:	ldr	w8, [x21, #72]
  403ac4:	ldr	x9, [x21, #64]
  403ac8:	add	w10, w8, #0x1
  403acc:	str	w10, [x21, #72]
  403ad0:	strb	w25, [x9, w8, sxtw]
  403ad4:	b	403a88 <printf@plt+0x2298>
  403ad8:	cmp	w25, #0x9
  403adc:	b.eq	403d4c <printf@plt+0x255c>  // b.none
  403ae0:	ldr	x8, [sp, #24]
  403ae4:	ldrb	w8, [x8, #10]
  403ae8:	cmp	w25, w8
  403aec:	b.eq	403d4c <printf@plt+0x255c>  // b.none
  403af0:	b	403e80 <printf@plt+0x2690>
  403af4:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  403af8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  403afc:	add	x1, x1, #0x58
  403b00:	add	x0, x0, #0x3a4
  403b04:	mov	x2, x1
  403b08:	mov	x3, x1
  403b0c:	bl	40e054 <printf@plt+0xc864>
  403b10:	strh	wzr, [x21]
  403b14:	b	403df0 <printf@plt+0x2600>
  403b18:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  403b1c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  403b20:	add	x1, x1, #0x58
  403b24:	add	x0, x0, #0x3e4
  403b28:	mov	x2, x1
  403b2c:	mov	x3, x1
  403b30:	bl	40e054 <printf@plt+0xc864>
  403b34:	strh	wzr, [x21, #4]
  403b38:	b	403e2c <printf@plt+0x263c>
  403b3c:	mov	x0, x27
  403b40:	mov	w1, w25
  403b44:	bl	40f494 <_ZdlPvm@@Base+0x2e8>
  403b48:	mov	x0, x22
  403b4c:	bl	401a24 <printf@plt+0x234>
  403b50:	mov	w25, w0
  403b54:	b	403d6c <printf@plt+0x257c>
  403b58:	mov	x0, x22
  403b5c:	bl	401a24 <printf@plt+0x234>
  403b60:	ldr	w8, [x21, #84]
  403b64:	mov	w25, w0
  403b68:	add	w8, w8, #0x1
  403b6c:	str	w8, [x21, #84]
  403b70:	b	403774 <printf@plt+0x1f84>
  403b74:	cmp	w25, #0x28
  403b78:	b.ne	403c6c <printf@plt+0x247c>  // b.any
  403b7c:	mov	x0, x22
  403b80:	bl	401a24 <printf@plt+0x234>
  403b84:	mov	w25, w0
  403b88:	cmp	w0, #0x1f
  403b8c:	b.gt	403ba4 <printf@plt+0x23b4>
  403b90:	cmn	w25, #0x1
  403b94:	b.eq	403c4c <printf@plt+0x245c>  // b.none
  403b98:	cmp	w25, #0x9
  403b9c:	b.ne	403bb4 <printf@plt+0x23c4>  // b.any
  403ba0:	b	403c4c <printf@plt+0x245c>
  403ba4:	cmp	w25, #0x29
  403ba8:	b.eq	403d4c <printf@plt+0x255c>  // b.none
  403bac:	cmp	w25, #0x20
  403bb0:	b.eq	403c4c <printf@plt+0x245c>  // b.none
  403bb4:	ldp	w8, w9, [x21, #32]
  403bb8:	cmp	w8, w9
  403bbc:	b.lt	403bcc <printf@plt+0x23dc>  // b.tstop
  403bc0:	mov	x0, x20
  403bc4:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  403bc8:	ldr	w8, [x21, #32]
  403bcc:	ldr	x9, [x21, #24]
  403bd0:	add	w10, w8, #0x1
  403bd4:	str	w10, [x21, #32]
  403bd8:	strb	w25, [x9, w8, sxtw]
  403bdc:	b	403b7c <printf@plt+0x238c>
  403be0:	cmp	w25, #0x28
  403be4:	b.ne	403cdc <printf@plt+0x24ec>  // b.any
  403be8:	mov	x0, x22
  403bec:	bl	401a24 <printf@plt+0x234>
  403bf0:	mov	w25, w0
  403bf4:	cmp	w0, #0x1f
  403bf8:	b.gt	403c10 <printf@plt+0x2420>
  403bfc:	cmn	w25, #0x1
  403c00:	b.eq	403c4c <printf@plt+0x245c>  // b.none
  403c04:	cmp	w25, #0x9
  403c08:	b.ne	403c20 <printf@plt+0x2430>  // b.any
  403c0c:	b	403c4c <printf@plt+0x245c>
  403c10:	cmp	w25, #0x29
  403c14:	b.eq	403d4c <printf@plt+0x255c>  // b.none
  403c18:	cmp	w25, #0x20
  403c1c:	b.eq	403c4c <printf@plt+0x245c>  // b.none
  403c20:	ldp	w8, w9, [x21, #16]
  403c24:	cmp	w8, w9
  403c28:	b.lt	403c38 <printf@plt+0x2448>  // b.tstop
  403c2c:	mov	x0, x23
  403c30:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  403c34:	ldr	w8, [x21, #16]
  403c38:	ldr	x9, [x21, #8]
  403c3c:	add	w10, w8, #0x1
  403c40:	str	w10, [x21, #16]
  403c44:	strb	w25, [x9, w8, sxtw]
  403c48:	b	403be8 <printf@plt+0x23f8>
  403c4c:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  403c50:	adrp	x0, 40f000 <printf@plt+0xd810>
  403c54:	add	x1, x1, #0x58
  403c58:	add	x0, x0, #0xf96
  403c5c:	mov	x2, x1
  403c60:	mov	x3, x1
  403c64:	bl	40e054 <printf@plt+0xc864>
  403c68:	b	403774 <printf@plt+0x1f84>
  403c6c:	mov	x0, x20
  403c70:	mov	w1, w25
  403c74:	bl	40f494 <_ZdlPvm@@Base+0x2e8>
  403c78:	mov	x0, x22
  403c7c:	bl	401a24 <printf@plt+0x234>
  403c80:	and	x8, x25, #0xff
  403c84:	ldrb	w8, [x28, x8]
  403c88:	mov	w25, w0
  403c8c:	cbnz	w8, 403774 <printf@plt+0x1f84>
  403c90:	add	w8, w25, #0x1
  403c94:	cmp	w8, #0x2f
  403c98:	b.hi	403cb4 <printf@plt+0x24c4>  // b.pmore
  403c9c:	mov	w9, #0x1                   	// #1
  403ca0:	lsl	x8, x9, x8
  403ca4:	mov	x9, #0xc01                 	// #3073
  403ca8:	movk	x9, #0x8002, lsl #32
  403cac:	tst	x8, x9
  403cb0:	b.ne	403774 <printf@plt+0x1f84>  // b.any
  403cb4:	ldp	w8, w9, [x21, #32]
  403cb8:	cmp	w8, w9
  403cbc:	b.lt	403ccc <printf@plt+0x24dc>  // b.tstop
  403cc0:	mov	x0, x20
  403cc4:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  403cc8:	ldr	w8, [x21, #32]
  403ccc:	ldr	x9, [x21, #24]
  403cd0:	add	w10, w8, #0x1
  403cd4:	str	w10, [x21, #32]
  403cd8:	b	403d48 <printf@plt+0x2558>
  403cdc:	mov	x0, x23
  403ce0:	mov	w1, w25
  403ce4:	bl	40f494 <_ZdlPvm@@Base+0x2e8>
  403ce8:	mov	x0, x22
  403cec:	bl	401a24 <printf@plt+0x234>
  403cf0:	and	x8, x25, #0xff
  403cf4:	ldrb	w8, [x28, x8]
  403cf8:	mov	w25, w0
  403cfc:	cbnz	w8, 403774 <printf@plt+0x1f84>
  403d00:	add	w8, w25, #0x1
  403d04:	cmp	w8, #0x2f
  403d08:	b.hi	403d24 <printf@plt+0x2534>  // b.pmore
  403d0c:	mov	w9, #0x1                   	// #1
  403d10:	lsl	x8, x9, x8
  403d14:	mov	x9, #0xc01                 	// #3073
  403d18:	movk	x9, #0x8002, lsl #32
  403d1c:	tst	x8, x9
  403d20:	b.ne	403774 <printf@plt+0x1f84>  // b.any
  403d24:	ldp	w8, w9, [x21, #16]
  403d28:	cmp	w8, w9
  403d2c:	b.lt	403d3c <printf@plt+0x254c>  // b.tstop
  403d30:	mov	x0, x23
  403d34:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  403d38:	ldr	w8, [x21, #16]
  403d3c:	ldr	x9, [x21, #8]
  403d40:	add	w10, w8, #0x1
  403d44:	str	w10, [x21, #16]
  403d48:	strb	w25, [x9, w8, sxtw]
  403d4c:	mov	x0, x22
  403d50:	bl	401a24 <printf@plt+0x234>
  403d54:	mov	w25, w0
  403d58:	b	403774 <printf@plt+0x1f84>
  403d5c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  403d60:	mov	x0, x27
  403d64:	add	x1, x1, #0x889
  403d68:	bl	40f414 <_ZdlPvm@@Base+0x268>
  403d6c:	cmn	w25, #0x1
  403d70:	b.eq	403dcc <printf@plt+0x25dc>  // b.none
  403d74:	and	x8, x25, #0xff
  403d78:	ldrb	w8, [x28, x8]
  403d7c:	cbz	w8, 403dcc <printf@plt+0x25dc>
  403d80:	ldp	w8, w9, [x21, #72]
  403d84:	cmp	w8, w9
  403d88:	b.lt	403d98 <printf@plt+0x25a8>  // b.tstop
  403d8c:	mov	x0, x27
  403d90:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  403d94:	ldr	w8, [x21, #72]
  403d98:	ldr	x9, [x21, #64]
  403d9c:	add	w10, w8, #0x1
  403da0:	mov	x0, x22
  403da4:	str	w10, [x21, #72]
  403da8:	strb	w25, [x9, w8, sxtw]
  403dac:	bl	401a24 <printf@plt+0x234>
  403db0:	cmn	w0, #0x1
  403db4:	b.eq	403e64 <printf@plt+0x2674>  // b.none
  403db8:	mov	w25, w0
  403dbc:	and	x8, x25, #0xff
  403dc0:	ldrb	w8, [x28, x8]
  403dc4:	cbnz	w8, 403d80 <printf@plt+0x2590>
  403dc8:	b	403e78 <printf@plt+0x2688>
  403dcc:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  403dd0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  403dd4:	add	x1, x1, #0x58
  403dd8:	add	x0, x0, #0x42a
  403ddc:	mov	x2, x1
  403de0:	mov	x3, x1
  403de4:	bl	40e054 <printf@plt+0xc864>
  403de8:	b	403e78 <printf@plt+0x2688>
  403dec:	mov	w25, #0xffffffff            	// #-1
  403df0:	ldrh	w8, [x21, #2]
  403df4:	add	w8, w8, #0x63
  403df8:	and	w8, w8, #0xffff
  403dfc:	cmp	w8, #0xc7
  403e00:	b.cc	403774 <printf@plt+0x1f84>  // b.lo, b.ul, b.last
  403e04:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  403e08:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  403e0c:	add	x1, x1, #0x58
  403e10:	add	x0, x0, #0x3cc
  403e14:	mov	x2, x1
  403e18:	mov	x3, x1
  403e1c:	bl	40e054 <printf@plt+0xc864>
  403e20:	str	wzr, [x21]
  403e24:	b	403774 <printf@plt+0x1f84>
  403e28:	mov	w25, #0xffffffff            	// #-1
  403e2c:	ldrh	w8, [x21, #6]
  403e30:	add	w8, w8, #0x48
  403e34:	and	w8, w8, #0xffff
  403e38:	cmp	w8, #0x91
  403e3c:	b.cc	403774 <printf@plt+0x1f84>  // b.lo, b.ul, b.last
  403e40:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  403e44:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  403e48:	add	x1, x1, #0x58
  403e4c:	add	x0, x0, #0x40c
  403e50:	mov	x2, x1
  403e54:	mov	x3, x1
  403e58:	bl	40e054 <printf@plt+0xc864>
  403e5c:	str	wzr, [x21, #4]
  403e60:	b	403774 <printf@plt+0x1f84>
  403e64:	mov	w25, #0xffffffff            	// #-1
  403e68:	b	403e78 <printf@plt+0x2688>
  403e6c:	mov	x0, x22
  403e70:	bl	401a24 <printf@plt+0x234>
  403e74:	mov	w25, w0
  403e78:	str	wzr, [x21, #100]
  403e7c:	b	403774 <printf@plt+0x1f84>
  403e80:	ldr	w8, [x21, #84]
  403e84:	cmp	w8, #0x3
  403e88:	b.lt	403eb0 <printf@plt+0x26c0>  // b.tstop
  403e8c:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  403e90:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  403e94:	add	x1, x1, #0x58
  403e98:	mov	w8, #0x2                   	// #2
  403e9c:	add	x0, x0, #0x448
  403ea0:	mov	x2, x1
  403ea4:	mov	x3, x1
  403ea8:	str	w8, [x21, #84]
  403eac:	bl	40e054 <printf@plt+0xc864>
  403eb0:	ldr	x20, [sp, #24]
  403eb4:	cmp	w25, #0x2c
  403eb8:	b.eq	403ec8 <printf@plt+0x26d8>  // b.none
  403ebc:	cmp	w25, #0xa
  403ec0:	mov	x23, x21
  403ec4:	b.ne	4035f0 <printf@plt+0x1e00>  // b.any
  403ec8:	mov	x0, x22
  403ecc:	bl	401a24 <printf@plt+0x234>
  403ed0:	mov	w8, #0x1                   	// #1
  403ed4:	mov	w25, w0
  403ed8:	str	w8, [x21, #92]
  403edc:	mov	x23, x21
  403ee0:	b	4035f0 <printf@plt+0x1e00>
  403ee4:	mov	x0, x22
  403ee8:	bl	401a24 <printf@plt+0x234>
  403eec:	cmp	w0, #0x9
  403ef0:	b.eq	403ee4 <printf@plt+0x26f4>  // b.none
  403ef4:	cmp	w0, #0x20
  403ef8:	b.eq	403ee4 <printf@plt+0x26f4>  // b.none
  403efc:	cmp	w0, #0xa
  403f00:	b.ne	404018 <printf@plt+0x2828>  // b.any
  403f04:	cbz	x23, 40403c <printf@plt+0x284c>
  403f08:	mov	x27, xzr
  403f0c:	mov	w8, #0x1                   	// #1
  403f10:	str	w8, [x23, #92]
  403f14:	mov	x8, x27
  403f18:	mov	x27, x23
  403f1c:	ldr	x23, [x23, #56]
  403f20:	str	x8, [x27, #56]
  403f24:	cbnz	x23, 403f14 <printf@plt+0x2724>
  403f28:	mov	w9, wzr
  403f2c:	mov	w22, wzr
  403f30:	mov	x8, x27
  403f34:	ldr	w10, [x8, #92]
  403f38:	cbz	w10, 403f50 <printf@plt+0x2760>
  403f3c:	cmp	w9, w22
  403f40:	csinc	w22, w22, w9, lt  // lt = tstop
  403f44:	add	w23, w23, #0x1
  403f48:	mov	w9, wzr
  403f4c:	b	403f54 <printf@plt+0x2764>
  403f50:	add	w9, w9, #0x1
  403f54:	ldr	x8, [x8, #56]
  403f58:	cbnz	x8, 403f34 <printf@plt+0x2744>
  403f5c:	ldr	x21, [sp, #16]
  403f60:	cbz	x21, 40405c <printf@plt+0x286c>
  403f64:	ldr	w8, [x21, #4]
  403f68:	cmp	w22, w8
  403f6c:	b.le	40407c <printf@plt+0x288c>
  403f70:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  403f74:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  403f78:	add	x1, x1, #0x58
  403f7c:	add	x0, x0, #0x49f
  403f80:	mov	x2, x1
  403f84:	mov	x3, x1
  403f88:	bl	40e054 <printf@plt+0xc864>
  403f8c:	mov	x0, x27
  403f90:	b	403fb4 <printf@plt+0x27c4>
  403f94:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  403f98:	adrp	x0, 40f000 <printf@plt+0xd810>
  403f9c:	add	x1, x1, #0x58
  403fa0:	add	x0, x0, #0xf96
  403fa4:	mov	x2, x1
  403fa8:	mov	x3, x1
  403fac:	bl	40e054 <printf@plt+0xc864>
  403fb0:	mov	x0, x21
  403fb4:	bl	403418 <printf@plt+0x1c28>
  403fb8:	mov	x21, xzr
  403fbc:	mov	x0, x21
  403fc0:	ldp	x20, x19, [sp, #144]
  403fc4:	ldp	x22, x21, [sp, #128]
  403fc8:	ldp	x24, x23, [sp, #112]
  403fcc:	ldp	x26, x25, [sp, #96]
  403fd0:	ldp	x28, x27, [sp, #80]
  403fd4:	ldp	x29, x30, [sp, #64]
  403fd8:	ldp	d9, d8, [sp, #48]
  403fdc:	add	sp, sp, #0xa0
  403fe0:	ret
  403fe4:	sub	x0, x29, #0x10
  403fe8:	mov	w1, w25
  403fec:	bl	40de4c <printf@plt+0xc65c>
  403ff0:	adrp	x2, 429000 <stderr@@GLIBC_2.17+0x2df8>
  403ff4:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  403ff8:	add	x2, x2, #0x58
  403ffc:	add	x0, x0, #0x362
  404000:	sub	x1, x29, #0x10
  404004:	mov	x3, x2
  404008:	b	404030 <printf@plt+0x2840>
  40400c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  404010:	add	x0, x0, #0x33d
  404014:	b	404020 <printf@plt+0x2830>
  404018:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  40401c:	add	x0, x0, #0x476
  404020:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404024:	add	x1, x1, #0x58
  404028:	mov	x2, x1
  40402c:	mov	x3, x1
  404030:	bl	40e054 <printf@plt+0xc864>
  404034:	mov	x0, x23
  404038:	b	403fb4 <printf@plt+0x27c4>
  40403c:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404040:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  404044:	add	x1, x1, #0x58
  404048:	add	x0, x0, #0x495
  40404c:	mov	x2, x1
  404050:	mov	x3, x1
  404054:	bl	40e054 <printf@plt+0xc864>
  404058:	b	403fb8 <printf@plt+0x27c8>
  40405c:	mov	w0, #0x38                  	// #56
  404060:	bl	40f0fc <_Znwm@@Base>
  404064:	mov	x21, x0
  404068:	mov	w1, w23
  40406c:	mov	w2, w22
  404070:	bl	402d20 <printf@plt+0x1530>
  404074:	mov	w19, wzr
  404078:	b	40408c <printf@plt+0x289c>
  40407c:	ldr	w19, [x21]
  404080:	mov	x0, x21
  404084:	mov	w1, w23
  404088:	bl	402fe8 <printf@plt+0x17f8>
  40408c:	adrp	x24, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404090:	mov	w28, wzr
  404094:	sub	w23, w22, #0x1
  404098:	add	x24, x24, #0x58
  40409c:	mov	x20, x27
  4040a0:	str	wzr, [sp, #12]
  4040a4:	ldr	x8, [x21, #40]
  4040a8:	ldr	x9, [x20]
  4040ac:	mov	w10, #0x38                  	// #56
  4040b0:	add	x1, x20, #0x8
  4040b4:	ldr	x8, [x8, w19, sxtw #3]
  4040b8:	sxtw	x25, w28
  4040bc:	smaddl	x26, w28, w10, x8
  4040c0:	add	x0, x26, #0x8
  4040c4:	str	x9, [x26]
  4040c8:	bl	40f368 <_ZdlPvm@@Base+0x1bc>
  4040cc:	add	x0, x26, #0x18
  4040d0:	add	x1, x20, #0x18
  4040d4:	bl	40f368 <_ZdlPvm@@Base+0x1bc>
  4040d8:	ldr	w8, [x20, #40]
  4040dc:	ldrh	w9, [x20, #44]
  4040e0:	cmp	w28, w23
  4040e4:	str	w8, [x26, #40]
  4040e8:	strh	w9, [x26, #44]
  4040ec:	ldr	w8, [x20, #48]
  4040f0:	str	w8, [x26, #48]
  4040f4:	ldr	w8, [x20, #80]
  4040f8:	b.ge	404120 <printf@plt+0x2930>  // b.tcont
  4040fc:	ldr	x9, [x21, #8]
  404100:	ldr	w10, [x9, x25, lsl #2]
  404104:	cmp	w8, w10
  404108:	b.le	40413c <printf@plt+0x294c>
  40410c:	ldr	x10, [sp, #16]
  404110:	cbz	x10, 404174 <printf@plt+0x2984>
  404114:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  404118:	add	x0, x0, #0x4db
  40411c:	b	40412c <printf@plt+0x293c>
  404120:	tbnz	w8, #31, 40413c <printf@plt+0x294c>
  404124:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  404128:	add	x0, x0, #0x50f
  40412c:	mov	x1, x24
  404130:	mov	x2, x24
  404134:	mov	x3, x24
  404138:	bl	40e054 <printf@plt+0xc864>
  40413c:	ldr	w8, [x20, #96]
  404140:	cbz	w8, 404184 <printf@plt+0x2994>
  404144:	ldr	x8, [x21, #24]
  404148:	ldrb	w9, [x8, x25]
  40414c:	cbnz	w9, 404184 <printf@plt+0x2994>
  404150:	ldr	x9, [sp, #16]
  404154:	cbz	x9, 40417c <printf@plt+0x298c>
  404158:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  40415c:	add	x0, x0, #0x53b
  404160:	mov	x1, x24
  404164:	mov	x2, x24
  404168:	mov	x3, x24
  40416c:	bl	40e054 <printf@plt+0xc864>
  404170:	b	404184 <printf@plt+0x2994>
  404174:	str	w8, [x9, x25, lsl #2]
  404178:	b	40413c <printf@plt+0x294c>
  40417c:	mov	w9, #0x1                   	// #1
  404180:	strb	w9, [x8, x25]
  404184:	ldr	w8, [x20, #100]
  404188:	cbz	w8, 4041cc <printf@plt+0x29dc>
  40418c:	ldr	x8, [x21, #32]
  404190:	ldrb	w9, [x8, x25]
  404194:	cbnz	w9, 4041cc <printf@plt+0x29dc>
  404198:	ldr	x9, [sp, #16]
  40419c:	cbz	x9, 4041bc <printf@plt+0x29cc>
  4041a0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4041a4:	add	x0, x0, #0x575
  4041a8:	mov	x1, x24
  4041ac:	mov	x2, x24
  4041b0:	mov	x3, x24
  4041b4:	bl	40e054 <printf@plt+0xc864>
  4041b8:	b	4041cc <printf@plt+0x29dc>
  4041bc:	mov	w10, #0x1                   	// #1
  4041c0:	mov	w9, #0x1                   	// #1
  4041c4:	str	w9, [sp, #12]
  4041c8:	strb	w10, [x8, x25]
  4041cc:	ldrsw	x2, [x20, #72]
  4041d0:	cbz	w2, 404238 <printf@plt+0x2a48>
  4041d4:	ldr	x26, [x21, #16]
  4041d8:	add	x28, x20, #0x40
  4041dc:	add	x8, x26, x25, lsl #4
  4041e0:	ldr	w8, [x8, #8]
  4041e4:	cbz	w8, 40422c <printf@plt+0x2a3c>
  4041e8:	cmp	w8, w2
  4041ec:	b.ne	404204 <printf@plt+0x2a14>  // b.any
  4041f0:	lsl	x8, x25, #4
  4041f4:	ldr	x0, [x26, x8]
  4041f8:	ldr	x1, [x28]
  4041fc:	bl	4017e0 <bcmp@plt>
  404200:	cbz	w0, 40422c <printf@plt+0x2a3c>
  404204:	add	w1, w25, #0x1
  404208:	sub	x0, x29, #0x10
  40420c:	bl	40de2c <printf@plt+0xc63c>
  404210:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  404214:	sub	x1, x29, #0x10
  404218:	add	x0, x0, #0x5b2
  40421c:	mov	x2, x24
  404220:	mov	x3, x24
  404224:	bl	40e054 <printf@plt+0xc864>
  404228:	ldr	x26, [x21, #16]
  40422c:	add	x0, x26, x25, lsl #4
  404230:	mov	x1, x28
  404234:	bl	40f368 <_ZdlPvm@@Base+0x1bc>
  404238:	ldr	w8, [x20, #88]
  40423c:	sxtw	x19, w19
  404240:	cbz	w8, 404268 <printf@plt+0x2a78>
  404244:	cbz	w25, 40425c <printf@plt+0x2a6c>
  404248:	adrp	x1, 40f000 <printf@plt+0xd810>
  40424c:	mov	w0, #0x4b3                 	// #1203
  404250:	add	x1, x1, #0xf18
  404254:	bl	40da20 <printf@plt+0xc230>
  404258:	ldr	w8, [x20, #88]
  40425c:	ldr	x9, [x21, #48]
  404260:	ldr	x9, [x9, x19, lsl #3]
  404264:	strb	w8, [x9, x25]
  404268:	ldr	x8, [x21, #48]
  40426c:	ldr	w9, [x20, #84]
  404270:	add	x10, x25, #0x1
  404274:	ldr	x8, [x8, x19, lsl #3]
  404278:	strb	w9, [x8, x10]
  40427c:	ldr	w8, [x20, #92]
  404280:	ldr	x20, [x20, #56]
  404284:	cmp	w8, #0x0
  404288:	csel	w28, w10, wzr, eq  // eq = none
  40428c:	cinc	w19, w19, ne  // ne = any
  404290:	cbnz	x20, 4040a4 <printf@plt+0x28b4>
  404294:	mov	x0, x27
  404298:	bl	403418 <printf@plt+0x1c28>
  40429c:	ldr	x19, [sp, #24]
  4042a0:	cmp	w22, #0x1
  4042a4:	b.lt	4042ec <printf@plt+0x2afc>  // b.tstop
  4042a8:	ldr	x8, [x21, #40]
  4042ac:	ldrsw	x9, [x21]
  4042b0:	mov	w11, #0x1a0                 	// #416
  4042b4:	add	x8, x8, x9, lsl #3
  4042b8:	ldur	x10, [x8, #-8]
  4042bc:	mov	w8, w22
  4042c0:	mov	w9, #0x1                   	// #1
  4042c4:	add	x10, x10, #0x30
  4042c8:	ldr	w12, [x10]
  4042cc:	cmp	w12, #0x8
  4042d0:	b.hi	40431c <printf@plt+0x2b2c>  // b.pmore
  4042d4:	lsl	w12, w9, w12
  4042d8:	tst	w12, w11
  4042dc:	b.eq	40431c <printf@plt+0x2b2c>  // b.none
  4042e0:	subs	x8, x8, #0x1
  4042e4:	add	x10, x10, #0x38
  4042e8:	b.ne	4042c8 <printf@plt+0x2ad8>  // b.any
  4042ec:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  4042f0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4042f4:	add	x1, x1, #0x58
  4042f8:	add	x0, x0, #0x5d0
  4042fc:	mov	x2, x1
  404300:	mov	x3, x1
  404304:	bl	40e054 <printf@plt+0xc864>
  404308:	mov	x0, x21
  40430c:	bl	40324c <printf@plt+0x1a5c>
  404310:	mov	x0, x21
  404314:	bl	40f1a0 <_ZdlPv@@Base>
  404318:	b	403fb8 <printf@plt+0x27c8>
  40431c:	ldr	w8, [sp, #12]
  404320:	cbz	w8, 403fbc <printf@plt+0x27cc>
  404324:	ldrb	w8, [x19]
  404328:	tbz	w8, #1, 403fbc <printf@plt+0x27cc>
  40432c:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404330:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  404334:	add	x1, x1, #0x58
  404338:	add	x0, x0, #0x5f0
  40433c:	mov	x2, x1
  404340:	mov	x3, x1
  404344:	bl	40e054 <printf@plt+0xc864>
  404348:	ldr	w8, [x19]
  40434c:	and	w8, w8, #0xfffffffd
  404350:	str	w8, [x19]
  404354:	b	403fbc <printf@plt+0x27cc>
  404358:	b	40435c <printf@plt+0x2b6c>
  40435c:	mov	x19, x0
  404360:	mov	x0, x21
  404364:	bl	40f1a0 <_ZdlPv@@Base>
  404368:	mov	x0, x19
  40436c:	bl	401790 <_Unwind_Resume@plt>
  404370:	sub	sp, sp, #0xd0
  404374:	stp	x29, x30, [sp, #112]
  404378:	stp	x28, x27, [sp, #128]
  40437c:	stp	x26, x25, [sp, #144]
  404380:	stp	x24, x23, [sp, #160]
  404384:	stp	x22, x21, [sp, #176]
  404388:	stp	x20, x19, [sp, #192]
  40438c:	add	x29, sp, #0x70
  404390:	ldrb	w26, [x2, #10]
  404394:	ldr	w23, [x1, #4]
  404398:	mov	x22, x0
  40439c:	mov	w0, #0x88                  	// #136
  4043a0:	mov	x20, x2
  4043a4:	mov	x27, x1
  4043a8:	bl	40f0fc <_Znwm@@Base>
  4043ac:	ldp	w2, w3, [x20]
  4043b0:	ldrb	w4, [x20, #11]
  4043b4:	mov	x19, x0
  4043b8:	mov	w1, w23
  4043bc:	bl	40906c <printf@plt+0x787c>
  4043c0:	ldrb	w1, [x20, #8]
  4043c4:	cbz	w1, 4043d4 <printf@plt+0x2be4>
  4043c8:	ldrb	w2, [x20, #9]
  4043cc:	mov	x0, x19
  4043d0:	bl	409368 <printf@plt+0x7b78>
  4043d4:	sxtw	x8, w23
  4043d8:	stur	x8, [x29, #-48]
  4043dc:	mov	w8, #0x38                  	// #56
  4043e0:	mov	w25, wzr
  4043e4:	mov	w24, wzr
  4043e8:	mul	x8, x23, x8
  4043ec:	str	x20, [sp, #32]
  4043f0:	str	x8, [sp, #24]
  4043f4:	stur	x22, [x29, #-40]
  4043f8:	str	w26, [sp, #16]
  4043fc:	mov	x0, x22
  404400:	mov	x28, x25
  404404:	bl	401a24 <printf@plt+0x234>
  404408:	mov	w25, w0
  40440c:	cmp	w0, #0x2e
  404410:	b.eq	404458 <printf@plt+0x2c68>  // b.none
  404414:	cmn	w25, #0x1
  404418:	b.eq	404e4c <printf@plt+0x365c>  // b.none
  40441c:	cmp	w25, #0x5f
  404420:	b.eq	40442c <printf@plt+0x2c3c>  // b.none
  404424:	cmp	w25, #0x3d
  404428:	b.ne	404488 <printf@plt+0x2c98>  // b.any
  40442c:	ldur	x0, [x29, #-40]
  404430:	bl	401a24 <printf@plt+0x234>
  404434:	mov	w1, w0
  404438:	cmp	w0, #0xa
  40443c:	b.ne	404480 <printf@plt+0x2c90>  // b.any
  404440:	mov	x0, x19
  404444:	mov	w1, w24
  404448:	cmp	w25, #0x5f
  40444c:	b.ne	404d88 <printf@plt+0x3598>  // b.any
  404450:	bl	409570 <printf@plt+0x7d80>
  404454:	b	404d8c <printf@plt+0x359c>
  404458:	mov	x0, x22
  40445c:	bl	401a24 <printf@plt+0x234>
  404460:	mov	w1, w0
  404464:	cmn	w0, #0x1
  404468:	b.eq	404578 <printf@plt+0x2d88>  // b.none
  40446c:	adrp	x9, 428000 <stderr@@GLIBC_2.17+0x1df8>
  404470:	and	x8, x1, #0xff
  404474:	add	x9, x9, #0x854
  404478:	ldrb	w8, [x9, x8]
  40447c:	cbz	w8, 404578 <printf@plt+0x2d88>
  404480:	ldur	x0, [x29, #-40]
  404484:	bl	4019a8 <printf@plt+0x1b8>
  404488:	sub	x0, x29, #0x10
  40448c:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  404490:	ldr	w8, [x27]
  404494:	sub	w9, w8, #0x1
  404498:	cmp	w28, w8
  40449c:	csel	w28, w28, w9, lt  // lt = tstop
  4044a0:	cmp	w28, w9
  4044a4:	b.ge	404670 <printf@plt+0x2e80>  // b.tcont
  4044a8:	sxtw	x28, w28
  4044ac:	str	x28, [sp, #48]
  4044b0:	cmp	w23, #0x1
  4044b4:	b.lt	404540 <printf@plt+0x2d50>  // b.tstop
  4044b8:	ldr	x8, [x27, #40]
  4044bc:	ldr	x9, [sp, #48]
  4044c0:	ldr	x8, [x8, x9, lsl #3]
  4044c4:	mov	x9, x23
  4044c8:	add	x8, x8, #0x30
  4044cc:	ldr	w10, [x8]
  4044d0:	sub	w10, w10, #0x7
  4044d4:	cmp	w10, #0x2
  4044d8:	b.cs	404674 <printf@plt+0x2e84>  // b.hs, b.nlast
  4044dc:	subs	x9, x9, #0x1
  4044e0:	add	x8, x8, #0x38
  4044e4:	b.ne	4044cc <printf@plt+0x2cdc>  // b.any
  4044e8:	cmp	w23, #0x1
  4044ec:	b.lt	404540 <printf@plt+0x2d50>  // b.tstop
  4044f0:	mov	x21, xzr
  4044f4:	mov	w20, wzr
  4044f8:	ldr	x8, [x27, #40]
  4044fc:	ldr	x9, [sp, #48]
  404500:	ldr	x8, [x8, x9, lsl #3]
  404504:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404508:	ldr	x5, [x9, #104]
  40450c:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404510:	ldr	w6, [x9, #220]
  404514:	add	x4, x8, x21
  404518:	sub	x3, x29, #0x10
  40451c:	mov	x0, x19
  404520:	mov	w1, w24
  404524:	mov	w2, w20
  404528:	bl	409c88 <printf@plt+0x8498>
  40452c:	ldr	x8, [sp, #24]
  404530:	add	x21, x21, #0x38
  404534:	add	w20, w20, #0x1
  404538:	cmp	x8, x21
  40453c:	b.ne	4044f8 <printf@plt+0x2d08>  // b.any
  404540:	ldr	x8, [x27, #48]
  404544:	ldr	x20, [sp, #48]
  404548:	ldr	x2, [x8, x20, lsl #3]
  40454c:	mov	x0, x19
  404550:	mov	w1, w24
  404554:	bl	40a454 <printf@plt+0x8c64>
  404558:	ldrsw	x8, [x27]
  40455c:	add	x20, x20, #0x1
  404560:	add	w24, w24, #0x1
  404564:	str	x20, [sp, #48]
  404568:	sub	x8, x8, #0x1
  40456c:	cmp	x20, x8
  404570:	b.lt	4044b0 <printf@plt+0x2cc0>  // b.tstop
  404574:	b	404674 <printf@plt+0x2e84>
  404578:	ldur	x22, [x29, #-40]
  40457c:	mov	x0, x22
  404580:	bl	4019a8 <printf@plt+0x1b8>
  404584:	sub	x0, x29, #0x10
  404588:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  40458c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404590:	ldr	w21, [x8, #220]
  404594:	mov	w20, #0x2e                  	// #46
  404598:	mov	x25, x28
  40459c:	ldp	w8, w9, [x29, #-8]
  4045a0:	cmp	w8, w9
  4045a4:	b.lt	4045b4 <printf@plt+0x2dc4>  // b.tstop
  4045a8:	sub	x0, x29, #0x10
  4045ac:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  4045b0:	ldur	w8, [x29, #-8]
  4045b4:	ldur	x9, [x29, #-16]
  4045b8:	add	w10, w8, #0x1
  4045bc:	cmp	w20, #0xa
  4045c0:	stur	w10, [x29, #-8]
  4045c4:	strb	w20, [x9, w8, sxtw]
  4045c8:	b.eq	4045e0 <printf@plt+0x2df0>  // b.none
  4045cc:	mov	x0, x22
  4045d0:	bl	401a24 <printf@plt+0x234>
  4045d4:	mov	w20, w0
  4045d8:	cmn	w0, #0x1
  4045dc:	b.ne	40459c <printf@plt+0x2dac>  // b.any
  4045e0:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  4045e4:	ldr	x3, [x8, #104]
  4045e8:	sub	x2, x29, #0x10
  4045ec:	mov	x0, x19
  4045f0:	mov	w1, w24
  4045f4:	mov	w4, w21
  4045f8:	bl	4094d8 <printf@plt+0x7ce8>
  4045fc:	ldur	w8, [x29, #-8]
  404600:	cmp	w8, #0x3
  404604:	b.le	404cc4 <printf@plt+0x34d4>
  404608:	ldur	x8, [x29, #-16]
  40460c:	ldrb	w9, [x8]
  404610:	cmp	w9, #0x2e
  404614:	b.ne	404cf8 <printf@plt+0x3508>  // b.any
  404618:	ldrb	w9, [x8, #1]
  40461c:	cmp	w9, #0x54
  404620:	b.ne	404cf8 <printf@plt+0x3508>  // b.any
  404624:	ldur	w9, [x29, #-8]
  404628:	cmp	w9, #0x2
  40462c:	b.gt	404644 <printf@plt+0x2e54>
  404630:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  404634:	mov	w0, #0x62                  	// #98
  404638:	add	x1, x1, #0x706
  40463c:	bl	40da20 <printf@plt+0xc230>
  404640:	ldur	x8, [x29, #-16]
  404644:	ldrb	w8, [x8, #2]
  404648:	cmp	w8, #0x26
  40464c:	b.ne	404cf8 <printf@plt+0x3508>  // b.any
  404650:	ldr	x1, [sp, #32]
  404654:	mov	x0, x22
  404658:	mov	x2, x27
  40465c:	bl	40358c <printf@plt+0x1d9c>
  404660:	cmp	x0, #0x0
  404664:	cset	w20, eq  // eq = none
  404668:	csel	x27, x27, x0, eq  // eq = none
  40466c:	b	404cfc <printf@plt+0x350c>
  404670:	str	x28, [sp, #48]
  404674:	ldr	x8, [x27, #40]
  404678:	ldr	x9, [sp, #48]
  40467c:	mov	w21, wzr
  404680:	str	wzr, [sp, #20]
  404684:	ldr	x8, [x8, w9, sxtw #3]
  404688:	str	x8, [sp, #40]
  40468c:	sxtw	x8, w9
  404690:	str	x8, [sp, #8]
  404694:	cmp	w25, w26
  404698:	b.eq	4046d0 <printf@plt+0x2ee0>  // b.none
  40469c:	cmp	w25, #0xa
  4046a0:	b.eq	4046d0 <printf@plt+0x2ee0>  // b.none
  4046a4:	ldp	w8, w9, [x29, #-8]
  4046a8:	cmp	w8, w9
  4046ac:	b.lt	4046bc <printf@plt+0x2ecc>  // b.tstop
  4046b0:	sub	x0, x29, #0x10
  4046b4:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  4046b8:	ldur	w8, [x29, #-8]
  4046bc:	ldur	x9, [x29, #-16]
  4046c0:	add	w10, w8, #0x1
  4046c4:	stur	w10, [x29, #-8]
  4046c8:	strb	w25, [x9, w8, sxtw]
  4046cc:	b	404c30 <printf@plt+0x3440>
  4046d0:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  4046d4:	ldr	w20, [x8, #220]
  4046d8:	ldr	x8, [sp, #32]
  4046dc:	cmp	w25, #0xa
  4046e0:	sub	w28, w20, #0x1
  4046e4:	ldrb	w8, [x8]
  4046e8:	csel	w22, w28, w20, eq  // eq = none
  4046ec:	tbz	w8, #6, 4046f8 <printf@plt+0x2f08>
  4046f0:	sub	x0, x29, #0x10
  4046f4:	bl	40faf8 <_ZdlPvm@@Base+0x94c>
  4046f8:	cmp	w21, w23
  4046fc:	stur	w20, [x29, #-52]
  404700:	b.ge	40479c <printf@plt+0x2fac>  // b.tcont
  404704:	ldr	x10, [sp, #40]
  404708:	mov	w9, #0x38                  	// #56
  40470c:	smaddl	x8, w21, w9, x10
  404710:	ldr	w8, [x8, #48]
  404714:	cmp	w8, #0x5
  404718:	sxtw	x8, w21
  40471c:	b.ne	4047a4 <printf@plt+0x2fb4>  // b.any
  404720:	mov	x26, x27
  404724:	add	x27, x8, #0x1
  404728:	madd	x20, x8, x9, x10
  40472c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  404730:	sub	x0, x29, #0x20
  404734:	add	x1, x1, #0x889
  404738:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40473c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404740:	ldr	x5, [x8, #104]
  404744:	sub	x3, x29, #0x20
  404748:	mov	x0, x19
  40474c:	mov	w1, w24
  404750:	mov	w2, w21
  404754:	mov	x4, x20
  404758:	mov	w6, w22
  40475c:	bl	409c88 <printf@plt+0x8498>
  404760:	sub	x0, x29, #0x20
  404764:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  404768:	ldur	x8, [x29, #-48]
  40476c:	cmp	x8, x27
  404770:	b.eq	4047b0 <printf@plt+0x2fc0>  // b.none
  404774:	ldr	w8, [x20, #104]
  404778:	add	w21, w21, #0x1
  40477c:	add	x27, x27, #0x1
  404780:	add	x20, x20, #0x38
  404784:	cmp	w8, #0x5
  404788:	b.eq	40472c <printf@plt+0x2f3c>  // b.none
  40478c:	ldur	x8, [x29, #-48]
  404790:	sub	x21, x27, #0x1
  404794:	cmp	x21, x8
  404798:	b	4047bc <printf@plt+0x2fcc>
  40479c:	mov	w20, wzr
  4047a0:	b	4047c8 <printf@plt+0x2fd8>
  4047a4:	mov	w20, #0x1                   	// #1
  4047a8:	mov	x21, x8
  4047ac:	b	4047c8 <printf@plt+0x2fd8>
  4047b0:	ldur	x8, [x29, #-48]
  4047b4:	mov	w21, w23
  4047b8:	cmp	x27, x8
  4047bc:	cset	w20, lt  // lt = tstop
  4047c0:	mov	x27, x26
  4047c4:	ldr	w26, [sp, #16]
  4047c8:	cmp	w25, #0xa
  4047cc:	b.ne	404b94 <printf@plt+0x33a4>  // b.any
  4047d0:	ldur	w8, [x29, #-8]
  4047d4:	cmp	w8, #0x2
  4047d8:	b.ne	404bc8 <printf@plt+0x33d8>  // b.any
  4047dc:	ldur	x8, [x29, #-16]
  4047e0:	ldrb	w9, [x8]
  4047e4:	cmp	w9, #0x54
  4047e8:	b.ne	404bc8 <printf@plt+0x33d8>  // b.any
  4047ec:	ldrb	w8, [x8, #1]
  4047f0:	cmp	w8, #0x7b
  4047f4:	b.ne	404bc8 <printf@plt+0x33d8>  // b.any
  4047f8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  4047fc:	sub	x0, x29, #0x10
  404800:	add	x1, x1, #0x889
  404804:	bl	40f414 <_ZdlPvm@@Base+0x268>
  404808:	mov	w28, wzr
  40480c:	add	w8, w22, #0x1
  404810:	stur	w8, [x29, #-52]
  404814:	ldur	x0, [x29, #-40]
  404818:	bl	401a24 <printf@plt+0x234>
  40481c:	mov	w25, w0
  404820:	cmn	w0, #0x1
  404824:	b.eq	404ccc <printf@plt+0x34dc>  // b.none
  404828:	cmp	w28, #0x6
  40482c:	b.hi	404864 <printf@plt+0x3074>  // b.pmore
  404830:	adrp	x11, 40f000 <printf@plt+0xd810>
  404834:	mov	w8, w28
  404838:	add	x11, x11, #0xe9a
  40483c:	adr	x9, 40484c <printf@plt+0x305c>
  404840:	ldrb	w10, [x11, x8]
  404844:	add	x9, x9, x10, lsl #2
  404848:	br	x9
  40484c:	cmp	w25, #0x54
  404850:	b.eq	404b4c <printf@plt+0x335c>  // b.none
  404854:	cmp	w25, #0x2e
  404858:	b.ne	404b54 <printf@plt+0x3364>  // b.any
  40485c:	mov	w28, #0x4                   	// #4
  404860:	b	404b84 <printf@plt+0x3394>
  404864:	adrp	x1, 40f000 <printf@plt+0xd810>
  404868:	mov	w0, #0x58b                 	// #1419
  40486c:	add	x1, x1, #0xf18
  404870:	bl	40da20 <printf@plt+0xc230>
  404874:	b	404b84 <printf@plt+0x3394>
  404878:	ldp	w8, w9, [x29, #-8]
  40487c:	cmp	w25, #0xa
  404880:	cset	w28, ne  // ne = any
  404884:	cmp	w8, w9
  404888:	b.lt	404898 <printf@plt+0x30a8>  // b.tstop
  40488c:	sub	x0, x29, #0x10
  404890:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404894:	ldur	w8, [x29, #-8]
  404898:	ldur	x9, [x29, #-16]
  40489c:	add	w10, w8, #0x1
  4048a0:	stur	w10, [x29, #-8]
  4048a4:	b	404b0c <printf@plt+0x331c>
  4048a8:	cmp	w25, #0x7d
  4048ac:	b.eq	404a74 <printf@plt+0x3284>  // b.none
  4048b0:	ldp	w8, w9, [x29, #-8]
  4048b4:	cmp	w8, w9
  4048b8:	b.lt	4048c8 <printf@plt+0x30d8>  // b.tstop
  4048bc:	sub	x0, x29, #0x10
  4048c0:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  4048c4:	ldur	w8, [x29, #-8]
  4048c8:	ldur	x9, [x29, #-16]
  4048cc:	add	w10, w8, #0x1
  4048d0:	stur	w10, [x29, #-8]
  4048d4:	mov	w10, #0x54                  	// #84
  4048d8:	strb	w10, [x9, w8, sxtw]
  4048dc:	ldp	w8, w9, [x29, #-8]
  4048e0:	cmp	w8, w9
  4048e4:	b.lt	404b6c <printf@plt+0x337c>  // b.tstop
  4048e8:	sub	x0, x29, #0x10
  4048ec:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  4048f0:	b	404b68 <printf@plt+0x3378>
  4048f4:	ldr	x8, [sp, #32]
  4048f8:	ldrb	w8, [x8]
  4048fc:	tbz	w8, #6, 404a7c <printf@plt+0x328c>
  404900:	cmp	w25, #0x20
  404904:	b.ne	404a6c <printf@plt+0x327c>  // b.any
  404908:	ldur	x0, [x29, #-40]
  40490c:	bl	401a24 <printf@plt+0x234>
  404910:	mov	w25, w0
  404914:	b	404900 <printf@plt+0x3110>
  404918:	cmp	w25, #0x6c
  40491c:	b.ne	404a00 <printf@plt+0x3210>  // b.any
  404920:	mov	w28, #0x5                   	// #5
  404924:	b	404b84 <printf@plt+0x3394>
  404928:	cmp	w25, #0x66
  40492c:	b.ne	404a44 <printf@plt+0x3254>  // b.any
  404930:	mov	w28, #0x6                   	// #6
  404934:	b	404b84 <printf@plt+0x3394>
  404938:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40493c:	ldr	w8, [x8, #536]
  404940:	cbz	w8, 404b14 <printf@plt+0x3324>
  404944:	sub	x0, x29, #0x20
  404948:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  40494c:	adrp	x1, 40f000 <printf@plt+0xd810>
  404950:	sub	x0, x29, #0x10
  404954:	add	x1, x1, #0xf80
  404958:	bl	40f600 <_ZdlPvm@@Base+0x454>
  40495c:	cmn	w25, #0x1
  404960:	b.eq	4049a4 <printf@plt+0x31b4>  // b.none
  404964:	ldp	w8, w9, [x29, #-24]
  404968:	cmp	w8, w9
  40496c:	b.lt	40497c <printf@plt+0x318c>  // b.tstop
  404970:	sub	x0, x29, #0x20
  404974:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404978:	ldur	w8, [x29, #-24]
  40497c:	ldur	x9, [x29, #-32]
  404980:	add	w10, w8, #0x1
  404984:	cmp	w25, #0xa
  404988:	stur	w10, [x29, #-24]
  40498c:	strb	w25, [x9, w8, sxtw]
  404990:	b.eq	4049a4 <printf@plt+0x31b4>  // b.none
  404994:	ldur	x0, [x29, #-40]
  404998:	bl	401a24 <printf@plt+0x234>
  40499c:	mov	w25, w0
  4049a0:	b	40495c <printf@plt+0x316c>
  4049a4:	ldp	w8, w9, [x29, #-24]
  4049a8:	cmp	w8, w9
  4049ac:	b.lt	4049bc <printf@plt+0x31cc>  // b.tstop
  4049b0:	sub	x0, x29, #0x20
  4049b4:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  4049b8:	ldur	w8, [x29, #-24]
  4049bc:	ldur	x9, [x29, #-32]
  4049c0:	add	w10, w8, #0x1
  4049c4:	stur	w10, [x29, #-24]
  4049c8:	strb	wzr, [x9, w8, sxtw]
  4049cc:	ldur	x0, [x29, #-32]
  4049d0:	bl	40ef6c <printf@plt+0xd77c>
  4049d4:	ldur	w8, [x29, #-24]
  4049d8:	sub	w1, w8, #0x1
  4049dc:	sub	x0, x29, #0x20
  4049e0:	bl	40f9c8 <_ZdlPvm@@Base+0x81c>
  4049e4:	sub	x0, x29, #0x10
  4049e8:	sub	x1, x29, #0x20
  4049ec:	bl	40f67c <_ZdlPvm@@Base+0x4d0>
  4049f0:	sub	x0, x29, #0x20
  4049f4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4049f8:	mov	w28, wzr
  4049fc:	b	404b84 <printf@plt+0x3394>
  404a00:	ldp	w8, w9, [x29, #-8]
  404a04:	cmp	w8, w9
  404a08:	b.lt	404a18 <printf@plt+0x3228>  // b.tstop
  404a0c:	sub	x0, x29, #0x10
  404a10:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404a14:	ldur	w8, [x29, #-8]
  404a18:	ldur	x9, [x29, #-16]
  404a1c:	add	w10, w8, #0x1
  404a20:	stur	w10, [x29, #-8]
  404a24:	mov	w10, #0x2e                  	// #46
  404a28:	strb	w10, [x9, w8, sxtw]
  404a2c:	ldp	w8, w9, [x29, #-8]
  404a30:	cmp	w8, w9
  404a34:	b.lt	404b6c <printf@plt+0x337c>  // b.tstop
  404a38:	sub	x0, x29, #0x10
  404a3c:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404a40:	b	404b68 <printf@plt+0x3378>
  404a44:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  404a48:	sub	x0, x29, #0x10
  404a4c:	add	x1, x1, #0x62a
  404a50:	bl	40f600 <_ZdlPvm@@Base+0x454>
  404a54:	ldp	w8, w9, [x29, #-8]
  404a58:	cmp	w8, w9
  404a5c:	b.lt	404b6c <printf@plt+0x337c>  // b.tstop
  404a60:	sub	x0, x29, #0x10
  404a64:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404a68:	b	404b68 <printf@plt+0x3378>
  404a6c:	cmn	w25, #0x1
  404a70:	b.ne	404a7c <printf@plt+0x328c>  // b.any
  404a74:	mov	w28, #0x3                   	// #3
  404a78:	b	404b84 <printf@plt+0x3394>
  404a7c:	cmp	w25, #0xa
  404a80:	b.eq	404b94 <printf@plt+0x33a4>  // b.none
  404a84:	cmp	w25, w26
  404a88:	b.eq	404b94 <printf@plt+0x33a4>  // b.none
  404a8c:	ldp	w8, w9, [x29, #-8]
  404a90:	cmp	w8, w9
  404a94:	b.lt	404aa4 <printf@plt+0x32b4>  // b.tstop
  404a98:	sub	x0, x29, #0x10
  404a9c:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404aa0:	ldur	w8, [x29, #-8]
  404aa4:	ldur	x9, [x29, #-16]
  404aa8:	add	w10, w8, #0x1
  404aac:	stur	w10, [x29, #-8]
  404ab0:	mov	w10, #0x54                  	// #84
  404ab4:	strb	w10, [x9, w8, sxtw]
  404ab8:	ldp	w8, w9, [x29, #-8]
  404abc:	cmp	w8, w9
  404ac0:	b.lt	404ad0 <printf@plt+0x32e0>  // b.tstop
  404ac4:	sub	x0, x29, #0x10
  404ac8:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404acc:	ldur	w8, [x29, #-8]
  404ad0:	ldur	x9, [x29, #-16]
  404ad4:	add	w10, w8, #0x1
  404ad8:	stur	w10, [x29, #-8]
  404adc:	mov	w10, #0x7d                  	// #125
  404ae0:	strb	w10, [x9, w8, sxtw]
  404ae4:	ldp	w8, w9, [x29, #-8]
  404ae8:	cmp	w8, w9
  404aec:	b.lt	404afc <printf@plt+0x330c>  // b.tstop
  404af0:	sub	x0, x29, #0x10
  404af4:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404af8:	ldur	w8, [x29, #-8]
  404afc:	ldur	x9, [x29, #-16]
  404b00:	add	w10, w8, #0x1
  404b04:	stur	w10, [x29, #-8]
  404b08:	mov	w28, #0x1                   	// #1
  404b0c:	strb	w25, [x9, w8, sxtw]
  404b10:	b	404b84 <printf@plt+0x3394>
  404b14:	cmp	w25, #0x20
  404b18:	b.eq	404944 <printf@plt+0x3154>  // b.none
  404b1c:	cmp	w25, #0xa
  404b20:	b.eq	404944 <printf@plt+0x3154>  // b.none
  404b24:	adrp	x1, 40f000 <printf@plt+0xd810>
  404b28:	sub	x0, x29, #0x10
  404b2c:	add	x1, x1, #0xf80
  404b30:	bl	40f600 <_ZdlPvm@@Base+0x454>
  404b34:	ldp	w8, w9, [x29, #-8]
  404b38:	cmp	w8, w9
  404b3c:	b.lt	404afc <printf@plt+0x330c>  // b.tstop
  404b40:	sub	x0, x29, #0x10
  404b44:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404b48:	b	404af8 <printf@plt+0x3308>
  404b4c:	mov	w28, #0x2                   	// #2
  404b50:	b	404b84 <printf@plt+0x3394>
  404b54:	ldp	w8, w9, [x29, #-8]
  404b58:	cmp	w8, w9
  404b5c:	b.lt	404b6c <printf@plt+0x337c>  // b.tstop
  404b60:	sub	x0, x29, #0x10
  404b64:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404b68:	ldur	w8, [x29, #-8]
  404b6c:	ldur	x9, [x29, #-16]
  404b70:	add	w10, w8, #0x1
  404b74:	cmp	w25, #0xa
  404b78:	stur	w10, [x29, #-8]
  404b7c:	strb	w25, [x9, w8, sxtw]
  404b80:	cset	w28, ne  // ne = any
  404b84:	cmp	w28, #0x7
  404b88:	b.ne	404814 <printf@plt+0x3024>  // b.any
  404b8c:	cmn	w25, #0x1
  404b90:	b.eq	404ccc <printf@plt+0x34dc>  // b.none
  404b94:	tbz	w20, #0, 404bd4 <printf@plt+0x33e4>
  404b98:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404b9c:	ldr	x9, [sp, #40]
  404ba0:	ldr	x5, [x8, #104]
  404ba4:	mov	w8, #0x38                  	// #56
  404ba8:	smaddl	x4, w21, w8, x9
  404bac:	ldur	w6, [x29, #-52]
  404bb0:	sub	x3, x29, #0x10
  404bb4:	mov	x0, x19
  404bb8:	mov	w1, w24
  404bbc:	mov	w2, w21
  404bc0:	bl	409c88 <printf@plt+0x8498>
  404bc4:	b	404c14 <printf@plt+0x3424>
  404bc8:	mov	w25, #0xa                   	// #10
  404bcc:	stur	w28, [x29, #-52]
  404bd0:	tbnz	w20, #0, 404b98 <printf@plt+0x33a8>
  404bd4:	ldur	w8, [x29, #-8]
  404bd8:	cbz	w8, 404c14 <printf@plt+0x3424>
  404bdc:	cmp	w8, #0x2
  404be0:	b.lt	404c0c <printf@plt+0x341c>  // b.tstop
  404be4:	ldur	x9, [x29, #-16]
  404be8:	ldrb	w10, [x9]
  404bec:	cmp	w10, #0x5c
  404bf0:	b.ne	404c0c <printf@plt+0x341c>  // b.any
  404bf4:	ldrb	w9, [x9, #1]
  404bf8:	cmp	w9, #0x22
  404bfc:	b.ne	404c0c <printf@plt+0x341c>  // b.any
  404c00:	mov	w8, #0x1                   	// #1
  404c04:	str	w8, [sp, #20]
  404c08:	b	404c14 <printf@plt+0x3424>
  404c0c:	ldr	w9, [sp, #20]
  404c10:	cbz	w9, 404c48 <printf@plt+0x3458>
  404c14:	cmp	w25, #0xa
  404c18:	add	w21, w21, #0x1
  404c1c:	b.eq	404dac <printf@plt+0x35bc>  // b.none
  404c20:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  404c24:	sub	x0, x29, #0x10
  404c28:	add	x1, x1, #0x889
  404c2c:	bl	40f414 <_ZdlPvm@@Base+0x268>
  404c30:	ldur	x0, [x29, #-40]
  404c34:	bl	401a24 <printf@plt+0x234>
  404c38:	mov	w25, w0
  404c3c:	cmn	w0, #0x1
  404c40:	b.ne	404694 <printf@plt+0x2ea4>  // b.any
  404c44:	b	404dac <printf@plt+0x35bc>
  404c48:	cmp	w25, #0xa
  404c4c:	b.ne	404c60 <printf@plt+0x3470>  // b.any
  404c50:	ldur	x0, [x29, #-40]
  404c54:	mov	w1, #0xa                   	// #10
  404c58:	bl	4019a8 <printf@plt+0x1b8>
  404c5c:	ldur	w8, [x29, #-8]
  404c60:	ldur	w9, [x29, #-4]
  404c64:	cmp	w8, w9
  404c68:	b.lt	404c78 <printf@plt+0x3488>  // b.tstop
  404c6c:	sub	x0, x29, #0x10
  404c70:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404c74:	ldur	w8, [x29, #-8]
  404c78:	ldur	x9, [x29, #-16]
  404c7c:	add	w10, w8, #0x1
  404c80:	stur	w10, [x29, #-8]
  404c84:	strb	wzr, [x9, w8, sxtw]
  404c88:	ldur	x1, [x29, #-16]
  404c8c:	sub	x0, x29, #0x20
  404c90:	bl	40de04 <printf@plt+0xc614>
  404c94:	adrp	x2, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404c98:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  404c9c:	add	x2, x2, #0x58
  404ca0:	sub	x1, x29, #0x20
  404ca4:	add	x0, x0, #0x651
  404ca8:	mov	x3, x2
  404cac:	bl	40e054 <printf@plt+0xc864>
  404cb0:	cmp	w25, #0xa
  404cb4:	b.eq	404da0 <printf@plt+0x35b0>  // b.none
  404cb8:	str	wzr, [sp, #20]
  404cbc:	add	w21, w21, #0x1
  404cc0:	b	404c20 <printf@plt+0x3430>
  404cc4:	mov	w20, wzr
  404cc8:	b	404d00 <printf@plt+0x3510>
  404ccc:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404cd0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  404cd4:	add	x1, x1, #0x58
  404cd8:	add	x0, x0, #0x62d
  404cdc:	mov	x2, x1
  404ce0:	mov	x3, x1
  404ce4:	bl	40e054 <printf@plt+0xc864>
  404ce8:	ldur	x22, [x29, #-40]
  404cec:	ldr	x25, [sp, #48]
  404cf0:	mov	w20, #0x1                   	// #1
  404cf4:	b	404e38 <printf@plt+0x3648>
  404cf8:	mov	w20, wzr
  404cfc:	ldur	w8, [x29, #-8]
  404d00:	cmp	w8, #0x3
  404d04:	b.lt	404e38 <printf@plt+0x3648>  // b.tstop
  404d08:	ldur	x8, [x29, #-16]
  404d0c:	ldrb	w9, [x8]
  404d10:	cmp	w9, #0x2e
  404d14:	b.ne	404e38 <printf@plt+0x3648>  // b.any
  404d18:	ldrb	w9, [x8, #1]
  404d1c:	cmp	w9, #0x6c
  404d20:	b.ne	404e38 <printf@plt+0x3648>  // b.any
  404d24:	ldur	w9, [x29, #-8]
  404d28:	cmp	w9, #0x2
  404d2c:	b.gt	404d44 <printf@plt+0x3554>
  404d30:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  404d34:	mov	w0, #0x62                  	// #98
  404d38:	add	x1, x1, #0x706
  404d3c:	bl	40da20 <printf@plt+0xc230>
  404d40:	ldur	x8, [x29, #-16]
  404d44:	ldrb	w9, [x8, #2]
  404d48:	cmp	w9, #0x66
  404d4c:	b.ne	404e38 <printf@plt+0x3648>  // b.any
  404d50:	ldp	w9, w10, [x29, #-8]
  404d54:	cmp	w9, w10
  404d58:	b.lt	404d6c <printf@plt+0x357c>  // b.tstop
  404d5c:	sub	x0, x29, #0x10
  404d60:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  404d64:	ldur	w9, [x29, #-8]
  404d68:	ldur	x8, [x29, #-16]
  404d6c:	add	w10, w9, #0x1
  404d70:	stur	w10, [x29, #-8]
  404d74:	strb	wzr, [x8, w9, sxtw]
  404d78:	ldur	x8, [x29, #-16]
  404d7c:	add	x0, x8, #0x3
  404d80:	bl	40ef6c <printf@plt+0xd77c>
  404d84:	b	404e38 <printf@plt+0x3648>
  404d88:	bl	4095c4 <printf@plt+0x7dd4>
  404d8c:	ldur	x22, [x29, #-40]
  404d90:	mov	w20, wzr
  404d94:	mov	x25, x28
  404d98:	cbz	w20, 4043fc <printf@plt+0x2c0c>
  404d9c:	b	404e44 <printf@plt+0x3654>
  404da0:	ldur	x0, [x29, #-40]
  404da4:	bl	401a24 <printf@plt+0x234>
  404da8:	add	w21, w21, #0x1
  404dac:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  404db0:	sub	x0, x29, #0x10
  404db4:	add	x1, x1, #0x889
  404db8:	bl	40f414 <_ZdlPvm@@Base+0x268>
  404dbc:	ldr	x25, [sp, #48]
  404dc0:	cmp	w21, w23
  404dc4:	b.ge	404e10 <printf@plt+0x3620>  // b.tcont
  404dc8:	ldr	x9, [sp, #40]
  404dcc:	mov	w8, #0x38                  	// #56
  404dd0:	smaddl	x20, w21, w8, x9
  404dd4:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404dd8:	ldr	w8, [x8, #220]
  404ddc:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404de0:	ldr	x5, [x9, #104]
  404de4:	sub	w6, w8, #0x1
  404de8:	sub	x3, x29, #0x10
  404dec:	mov	x0, x19
  404df0:	mov	w1, w24
  404df4:	mov	w2, w21
  404df8:	mov	x4, x20
  404dfc:	bl	409c88 <printf@plt+0x8498>
  404e00:	add	w21, w21, #0x1
  404e04:	cmp	w23, w21
  404e08:	add	x20, x20, #0x38
  404e0c:	b.ne	404dd4 <printf@plt+0x35e4>  // b.any
  404e10:	ldr	x8, [x27, #48]
  404e14:	ldr	x9, [sp, #8]
  404e18:	ldr	x2, [x8, x9, lsl #3]
  404e1c:	mov	x0, x19
  404e20:	mov	w1, w24
  404e24:	bl	40a454 <printf@plt+0x8c64>
  404e28:	ldur	x22, [x29, #-40]
  404e2c:	mov	w20, wzr
  404e30:	add	w24, w24, #0x1
  404e34:	add	w25, w25, #0x1
  404e38:	sub	x0, x29, #0x10
  404e3c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  404e40:	cbz	w20, 4043fc <printf@plt+0x2c0c>
  404e44:	mov	w8, #0x1                   	// #1
  404e48:	b	404e50 <printf@plt+0x3660>
  404e4c:	mov	w8, wzr
  404e50:	orr	w9, w8, w24
  404e54:	cbz	w9, 404f30 <printf@plt+0x3740>
  404e58:	cbnz	w8, 404f4c <printf@plt+0x375c>
  404e5c:	subs	w21, w23, #0x1
  404e60:	b.le	404e8c <printf@plt+0x369c>
  404e64:	mov	x20, xzr
  404e68:	ldr	x8, [x27, #8]
  404e6c:	ldr	w2, [x8, x20, lsl #2]
  404e70:	tbnz	w2, #31, 404e80 <printf@plt+0x3690>
  404e74:	mov	x0, x19
  404e78:	mov	w1, w20
  404e7c:	bl	4093cc <printf@plt+0x7bdc>
  404e80:	add	x20, x20, #0x1
  404e84:	cmp	x21, x20
  404e88:	b.ne	404e68 <printf@plt+0x3678>  // b.any
  404e8c:	cmp	w23, #0x1
  404e90:	b.lt	404f60 <printf@plt+0x3770>  // b.tstop
  404e94:	mov	x20, xzr
  404e98:	mov	w21, #0x8                   	// #8
  404e9c:	ldr	x8, [x27, #16]
  404ea0:	ldr	w9, [x8, x21]
  404ea4:	cbz	w9, 404ebc <printf@plt+0x36cc>
  404ea8:	add	x8, x8, x21
  404eac:	sub	x2, x8, #0x8
  404eb0:	mov	x0, x19
  404eb4:	mov	w1, w20
  404eb8:	bl	409374 <printf@plt+0x7b84>
  404ebc:	add	x20, x20, #0x1
  404ec0:	cmp	x23, x20
  404ec4:	add	x21, x21, #0x10
  404ec8:	b.ne	404e9c <printf@plt+0x36ac>  // b.any
  404ecc:	cmp	w23, #0x1
  404ed0:	b.lt	404f60 <printf@plt+0x3770>  // b.tstop
  404ed4:	mov	x20, xzr
  404ed8:	ldr	x8, [x27, #24]
  404edc:	ldrb	w8, [x8, x20]
  404ee0:	cbz	w8, 404ef0 <printf@plt+0x3700>
  404ee4:	mov	x0, x19
  404ee8:	mov	w1, w20
  404eec:	bl	409424 <printf@plt+0x7c34>
  404ef0:	add	x20, x20, #0x1
  404ef4:	cmp	x23, x20
  404ef8:	b.ne	404ed8 <printf@plt+0x36e8>  // b.any
  404efc:	cmp	w23, #0x1
  404f00:	b.lt	404f60 <printf@plt+0x3770>  // b.tstop
  404f04:	mov	x20, xzr
  404f08:	ldr	x8, [x27, #32]
  404f0c:	ldrb	w8, [x8, x20]
  404f10:	cbz	w8, 404f20 <printf@plt+0x3730>
  404f14:	mov	x0, x19
  404f18:	mov	w1, w20
  404f1c:	bl	409470 <printf@plt+0x7c80>
  404f20:	add	x20, x20, #0x1
  404f24:	cmp	x23, x20
  404f28:	b.ne	404f08 <printf@plt+0x3718>  // b.any
  404f2c:	b	404f60 <printf@plt+0x3770>
  404f30:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  404f34:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  404f38:	add	x1, x1, #0x58
  404f3c:	add	x0, x0, #0x672
  404f40:	mov	x2, x1
  404f44:	mov	x3, x1
  404f48:	bl	40e054 <printf@plt+0xc864>
  404f4c:	mov	x0, x19
  404f50:	bl	409200 <printf@plt+0x7a10>
  404f54:	mov	x0, x19
  404f58:	bl	40f1a0 <_ZdlPv@@Base>
  404f5c:	mov	x19, xzr
  404f60:	mov	x0, x19
  404f64:	ldp	x20, x19, [sp, #192]
  404f68:	ldp	x22, x21, [sp, #176]
  404f6c:	ldp	x24, x23, [sp, #160]
  404f70:	ldp	x26, x25, [sp, #144]
  404f74:	ldp	x28, x27, [sp, #128]
  404f78:	ldp	x29, x30, [sp, #112]
  404f7c:	add	sp, sp, #0xd0
  404f80:	ret
  404f84:	b	404fe8 <printf@plt+0x37f8>
  404f88:	b	404fe8 <printf@plt+0x37f8>
  404f8c:	mov	x20, x0
  404f90:	mov	x0, x19
  404f94:	bl	40f1a0 <_ZdlPv@@Base>
  404f98:	b	404ff4 <printf@plt+0x3804>
  404f9c:	b	404fe8 <printf@plt+0x37f8>
  404fa0:	b	404fe8 <printf@plt+0x37f8>
  404fa4:	b	404fe8 <printf@plt+0x37f8>
  404fa8:	b	404fe8 <printf@plt+0x37f8>
  404fac:	b	404fe8 <printf@plt+0x37f8>
  404fb0:	b	404fe8 <printf@plt+0x37f8>
  404fb4:	b	404fd8 <printf@plt+0x37e8>
  404fb8:	b	404fe8 <printf@plt+0x37f8>
  404fbc:	b	404fe8 <printf@plt+0x37f8>
  404fc0:	b	404fe8 <printf@plt+0x37f8>
  404fc4:	b	404fe8 <printf@plt+0x37f8>
  404fc8:	b	404fe8 <printf@plt+0x37f8>
  404fcc:	b	404fe8 <printf@plt+0x37f8>
  404fd0:	b	404fd8 <printf@plt+0x37e8>
  404fd4:	b	404fe8 <printf@plt+0x37f8>
  404fd8:	mov	x20, x0
  404fdc:	sub	x0, x29, #0x20
  404fe0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  404fe4:	b	404fec <printf@plt+0x37fc>
  404fe8:	mov	x20, x0
  404fec:	sub	x0, x29, #0x10
  404ff0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  404ff4:	mov	x0, x20
  404ff8:	bl	401790 <_Unwind_Resume@plt>
  404ffc:	sub	sp, sp, #0x80
  405000:	stp	x29, x30, [sp, #32]
  405004:	stp	x28, x27, [sp, #48]
  405008:	stp	x26, x25, [sp, #64]
  40500c:	stp	x24, x23, [sp, #80]
  405010:	stp	x22, x21, [sp, #96]
  405014:	stp	x20, x19, [sp, #112]
  405018:	add	x29, sp, #0x20
  40501c:	adrp	x24, 426000 <_Znam@GLIBCXX_3.4>
  405020:	mov	w19, w0
  405024:	ldr	x8, [x1]
  405028:	ldr	x0, [x24, #520]
  40502c:	mov	x20, x1
  405030:	adrp	x1, 426000 <_Znam@GLIBCXX_3.4>
  405034:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x2df8>
  405038:	add	x1, x1, #0x21c
  40503c:	str	x8, [x9, #224]
  405040:	bl	4017d0 <setbuf@plt>
  405044:	adrp	x21, 410000 <_ZdlPvm@@Base+0xe54>
  405048:	adrp	x22, 40f000 <printf@plt+0xd810>
  40504c:	adrp	x23, 40f000 <printf@plt+0xd810>
  405050:	add	x21, x21, #0x6ba
  405054:	add	x22, x22, #0xea8
  405058:	adrp	x25, 426000 <_Znam@GLIBCXX_3.4>
  40505c:	mov	w26, #0x1                   	// #1
  405060:	add	x23, x23, #0xf18
  405064:	mov	w0, w19
  405068:	mov	x1, x20
  40506c:	mov	x2, x21
  405070:	mov	x3, x22
  405074:	mov	x4, xzr
  405078:	bl	40ee5c <printf@plt+0xd66c>
  40507c:	cmp	w0, #0x53
  405080:	b.gt	40509c <printf@plt+0x38ac>
  405084:	cmn	w0, #0x1
  405088:	b.eq	4050d0 <printf@plt+0x38e0>  // b.none
  40508c:	cmp	w0, #0x43
  405090:	b.ne	4050b8 <printf@plt+0x38c8>  // b.any
  405094:	str	w26, [x25, #536]
  405098:	b	405064 <printf@plt+0x3874>
  40509c:	cmp	w0, #0x54
  4050a0:	b.eq	405064 <printf@plt+0x3874>  // b.none
  4050a4:	cmp	w0, #0x76
  4050a8:	b.eq	4052c0 <printf@plt+0x3ad0>  // b.none
  4050ac:	cmp	w0, #0x100
  4050b0:	b.ne	4050c0 <printf@plt+0x38d0>  // b.any
  4050b4:	b	4052d8 <printf@plt+0x3ae8>
  4050b8:	cmp	w0, #0x3f
  4050bc:	b.eq	4052ec <printf@plt+0x3afc>  // b.none
  4050c0:	mov	w0, #0x63e                 	// #1598
  4050c4:	mov	x1, x23
  4050c8:	bl	40da20 <printf@plt+0xc230>
  4050cc:	b	405064 <printf@plt+0x3874>
  4050d0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4050d4:	add	x0, x0, #0x742
  4050d8:	bl	4014b0 <puts@plt>
  4050dc:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  4050e0:	ldrsw	x8, [x8, #464]
  4050e4:	cmp	w8, w19
  4050e8:	b.ge	405228 <printf@plt+0x3a38>  // b.tcont
  4050ec:	add	x26, x20, x8, lsl #3
  4050f0:	adrp	x20, 410000 <_ZdlPvm@@Base+0xe54>
  4050f4:	adrp	x22, 429000 <stderr@@GLIBC_2.17+0x2df8>
  4050f8:	adrp	x23, 410000 <_ZdlPvm@@Base+0xe54>
  4050fc:	sub	w27, w19, w8
  405100:	adrp	x28, 429000 <stderr@@GLIBC_2.17+0x2df8>
  405104:	adrp	x19, 429000 <stderr@@GLIBC_2.17+0x2df8>
  405108:	mov	w21, #0x1                   	// #1
  40510c:	add	x20, x20, #0x3ca
  405110:	add	x22, x22, #0x58
  405114:	add	x23, x23, #0x6ef
  405118:	ldr	x24, [x26]
  40511c:	ldrb	w8, [x24]
  405120:	cmp	w8, #0x2d
  405124:	b.ne	405130 <printf@plt+0x3940>  // b.any
  405128:	ldrb	w8, [x24, #1]
  40512c:	cbz	w8, 4051f0 <printf@plt+0x3a00>
  405130:	bl	4016c0 <__errno_location@plt>
  405134:	mov	x25, x0
  405138:	str	wzr, [x0]
  40513c:	mov	x0, x24
  405140:	mov	x1, x20
  405144:	bl	4016d0 <fopen@plt>
  405148:	cbz	x0, 4051b4 <printf@plt+0x39c4>
  40514c:	str	w21, [x19, #220]
  405150:	ldr	x1, [x26]
  405154:	mov	x24, x0
  405158:	add	x0, sp, #0x10
  40515c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  405160:	ldp	w8, w9, [sp, #24]
  405164:	cmp	w8, w9
  405168:	b.lt	405178 <printf@plt+0x3988>  // b.tstop
  40516c:	add	x0, sp, #0x10
  405170:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  405174:	ldr	w8, [sp, #24]
  405178:	ldr	x9, [sp, #16]
  40517c:	add	w10, w8, #0x1
  405180:	str	w10, [sp, #24]
  405184:	strb	wzr, [x9, w8, sxtw]
  405188:	add	x0, sp, #0x10
  40518c:	bl	40f0f8 <printf@plt+0xd908>
  405190:	ldr	x1, [sp, #16]
  405194:	mov	x0, x23
  405198:	str	x1, [x28, #104]
  40519c:	bl	4017f0 <printf@plt>
  4051a0:	mov	x0, x24
  4051a4:	bl	401cc8 <printf@plt+0x4d8>
  4051a8:	add	x0, sp, #0x10
  4051ac:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4051b0:	b	405218 <printf@plt+0x3a28>
  4051b4:	ldr	x1, [x26]
  4051b8:	add	x0, sp, #0x10
  4051bc:	bl	40de04 <printf@plt+0xc614>
  4051c0:	ldr	w0, [x25]
  4051c4:	bl	4015a0 <strerror@plt>
  4051c8:	mov	x1, x0
  4051cc:	mov	x0, sp
  4051d0:	bl	40de04 <printf@plt+0xc614>
  4051d4:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4051d8:	add	x1, sp, #0x10
  4051dc:	mov	x2, sp
  4051e0:	add	x0, x0, #0x6db
  4051e4:	mov	x3, x22
  4051e8:	bl	40e0bc <printf@plt+0xc8cc>
  4051ec:	b	405218 <printf@plt+0x3a28>
  4051f0:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  4051f4:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4051f8:	add	x8, x8, #0x793
  4051fc:	add	x0, x0, #0x78d
  405200:	str	x8, [x28, #104]
  405204:	str	w21, [x19, #220]
  405208:	bl	4014b0 <puts@plt>
  40520c:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  405210:	ldr	x0, [x8, #504]
  405214:	bl	401cc8 <printf@plt+0x4d8>
  405218:	subs	w27, w27, #0x1
  40521c:	add	x26, x26, #0x8
  405220:	b.ne	405118 <printf@plt+0x3928>  // b.any
  405224:	b	40525c <printf@plt+0x3a6c>
  405228:	adrp	x9, 410000 <_ZdlPvm@@Base+0xe54>
  40522c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  405230:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  405234:	add	x9, x9, #0x793
  405238:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40523c:	mov	w11, #0x1                   	// #1
  405240:	add	x0, x0, #0x78d
  405244:	str	x9, [x8, #104]
  405248:	str	w11, [x10, #220]
  40524c:	bl	4014b0 <puts@plt>
  405250:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  405254:	ldr	x0, [x8, #504]
  405258:	bl	401cc8 <printf@plt+0x4d8>
  40525c:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  405260:	ldr	x19, [x8, #512]
  405264:	mov	x0, x19
  405268:	bl	4017a0 <ferror@plt>
  40526c:	cbz	w0, 405290 <printf@plt+0x3aa0>
  405270:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  405274:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  405278:	add	x1, x1, #0x58
  40527c:	add	x0, x0, #0x6f9
  405280:	mov	x2, x1
  405284:	mov	x3, x1
  405288:	bl	40e0bc <printf@plt+0xc8cc>
  40528c:	b	40529c <printf@plt+0x3aac>
  405290:	mov	x0, x19
  405294:	bl	401690 <fflush@plt>
  405298:	tbnz	w0, #31, 405270 <printf@plt+0x3a80>
  40529c:	ldp	x20, x19, [sp, #112]
  4052a0:	ldp	x22, x21, [sp, #96]
  4052a4:	ldp	x24, x23, [sp, #80]
  4052a8:	ldp	x26, x25, [sp, #64]
  4052ac:	ldp	x28, x27, [sp, #48]
  4052b0:	ldp	x29, x30, [sp, #32]
  4052b4:	mov	w0, wzr
  4052b8:	add	sp, sp, #0x80
  4052bc:	ret
  4052c0:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  4052c4:	ldr	x1, [x8, #496]
  4052c8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe54>
  4052cc:	add	x0, x0, #0x6bf
  4052d0:	bl	4017f0 <printf@plt>
  4052d4:	b	4052e4 <printf@plt+0x3af4>
  4052d8:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  4052dc:	ldr	x0, [x8, #512]
  4052e0:	bl	405310 <printf@plt+0x3b20>
  4052e4:	mov	w0, wzr
  4052e8:	bl	401770 <exit@plt>
  4052ec:	ldr	x0, [x24, #520]
  4052f0:	bl	405310 <printf@plt+0x3b20>
  4052f4:	mov	w0, #0x1                   	// #1
  4052f8:	bl	401770 <exit@plt>
  4052fc:	mov	x19, x0
  405300:	add	x0, sp, #0x10
  405304:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405308:	mov	x0, x19
  40530c:	bl	401790 <_Unwind_Resume@plt>
  405310:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  405314:	ldr	x2, [x8, #224]
  405318:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  40531c:	add	x1, x1, #0x722
  405320:	b	401500 <fprintf@plt>
  405324:	ldrsw	x2, [x0, #8]
  405328:	cbz	w2, 405340 <printf@plt+0x3b50>
  40532c:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  405330:	ldr	x0, [x0]
  405334:	ldr	x3, [x8, #512]
  405338:	mov	w1, #0x1                   	// #1
  40533c:	b	401780 <fwrite@plt>
  405340:	ret
  405344:	stp	x29, x30, [sp, #-32]!
  405348:	str	x19, [sp, #16]
  40534c:	mov	x29, sp
  405350:	mov	x19, x0
  405354:	ldr	x0, [x0, #56]
  405358:	bl	40537c <printf@plt+0x3b8c>
  40535c:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  405360:	ldr	x0, [x19, #64]
  405364:	ldr	x1, [x8, #512]
  405368:	bl	401490 <fputs@plt>
  40536c:	ldr	x0, [x19, #56]
  405370:	ldr	x19, [sp, #16]
  405374:	ldp	x29, x30, [sp], #32
  405378:	b	405470 <printf@plt+0x3c80>
  40537c:	sub	sp, sp, #0x30
  405380:	stp	x29, x30, [sp, #16]
  405384:	stp	x20, x19, [sp, #32]
  405388:	add	x29, sp, #0x10
  40538c:	ldr	w8, [x0, #16]
  405390:	mov	x19, x0
  405394:	cbz	w8, 4053bc <printf@plt+0x3bcc>
  405398:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40539c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4053a0:	add	x2, x2, #0x228
  4053a4:	add	x1, x19, #0x8
  4053a8:	add	x0, x0, #0xb9e
  4053ac:	mov	x3, x2
  4053b0:	mov	x4, x2
  4053b4:	mov	x5, x2
  4053b8:	bl	4058a4 <printf@plt+0x40b4>
  4053bc:	ldrh	w8, [x19, #2]
  4053c0:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  4053c4:	cbz	w8, 40542c <printf@plt+0x3c3c>
  4053c8:	ldr	x1, [x20, #512]
  4053cc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4053d0:	add	x0, x0, #0xba5
  4053d4:	bl	401490 <fputs@plt>
  4053d8:	ldrsh	w8, [x19]
  4053dc:	cmp	w8, #0x0
  4053e0:	b.le	4053f0 <printf@plt+0x3c00>
  4053e4:	mov	w0, #0x2b                  	// #43
  4053e8:	bl	4015e0 <putchar@plt>
  4053ec:	b	4053f4 <printf@plt+0x3c04>
  4053f0:	tbnz	w8, #31, 405454 <printf@plt+0x3c64>
  4053f4:	ldrsh	w0, [x19, #2]
  4053f8:	mov	x8, sp
  4053fc:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  405400:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405404:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405408:	add	x2, x2, #0x228
  40540c:	add	x0, x0, #0xba1
  405410:	mov	x1, sp
  405414:	mov	x3, x2
  405418:	mov	x4, x2
  40541c:	mov	x5, x2
  405420:	bl	4058a4 <printf@plt+0x40b4>
  405424:	mov	x0, sp
  405428:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40542c:	ldrb	w8, [x19, #45]
  405430:	cbz	w8, 405444 <printf@plt+0x3c54>
  405434:	ldr	x1, [x20, #512]
  405438:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40543c:	add	x0, x0, #0xb0d
  405440:	bl	401490 <fputs@plt>
  405444:	ldp	x20, x19, [sp, #32]
  405448:	ldp	x29, x30, [sp, #16]
  40544c:	add	sp, sp, #0x30
  405450:	ret
  405454:	mov	w0, #0x2d                  	// #45
  405458:	b	4053e8 <printf@plt+0x3bf8>
  40545c:	mov	x19, x0
  405460:	mov	x0, sp
  405464:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405468:	mov	x0, x19
  40546c:	bl	401790 <_Unwind_Resume@plt>
  405470:	stp	x29, x30, [sp, #-32]!
  405474:	stp	x20, x19, [sp, #16]
  405478:	ldr	w8, [x0, #16]
  40547c:	mov	x19, x0
  405480:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  405484:	mov	x29, sp
  405488:	cbz	w8, 40549c <printf@plt+0x3cac>
  40548c:	ldr	x1, [x20, #512]
  405490:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405494:	add	x0, x0, #0xba9
  405498:	bl	401490 <fputs@plt>
  40549c:	ldrh	w8, [x19, #2]
  4054a0:	cbz	w8, 4054b4 <printf@plt+0x3cc4>
  4054a4:	ldr	x1, [x20, #512]
  4054a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4054ac:	add	x0, x0, #0xbb6
  4054b0:	bl	401490 <fputs@plt>
  4054b4:	ldrb	w8, [x19, #45]
  4054b8:	cbz	w8, 4054d4 <printf@plt+0x3ce4>
  4054bc:	ldr	x1, [x20, #512]
  4054c0:	ldp	x20, x19, [sp, #16]
  4054c4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4054c8:	add	x0, x0, #0xb35
  4054cc:	ldp	x29, x30, [sp], #32
  4054d0:	b	401490 <fputs@plt>
  4054d4:	ldp	x20, x19, [sp, #16]
  4054d8:	ldp	x29, x30, [sp], #32
  4054dc:	ret
  4054e0:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  4054e4:	add	x8, x8, #0x7d0
  4054e8:	mov	w9, #0xffffffff            	// #-1
  4054ec:	mov	x10, #0xffffffffffffffff    	// #-1
  4054f0:	stp	x8, xzr, [x0]
  4054f4:	str	w9, [x0, #16]
  4054f8:	stp	xzr, x10, [x0, #24]
  4054fc:	stp	x10, x1, [x0, #40]
  405500:	str	x2, [x0, #56]
  405504:	ret
  405508:	brk	#0x1
  40550c:	mov	w0, wzr
  405510:	ret
  405514:	ret
  405518:	mov	x0, xzr
  40551c:	ret
  405520:	mov	x0, xzr
  405524:	ret
  405528:	mov	x0, xzr
  40552c:	ret
  405530:	ret
  405534:	ldr	x8, [x0, #24]
  405538:	ldr	w1, [x0, #16]
  40553c:	mov	x0, x8
  405540:	b	405544 <printf@plt+0x3d54>
  405544:	sub	sp, sp, #0x60
  405548:	stp	x29, x30, [sp, #48]
  40554c:	stp	x22, x21, [sp, #64]
  405550:	stp	x20, x19, [sp, #80]
  405554:	add	x29, sp, #0x30
  405558:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40555c:	ldr	w8, [x21, #568]
  405560:	mov	w20, w1
  405564:	mov	x19, x0
  405568:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40556c:	cbnz	w8, 405584 <printf@plt+0x3d94>
  405570:	ldr	x1, [x22, #840]
  405574:	cbz	x1, 405584 <printf@plt+0x3d94>
  405578:	mov	x0, x19
  40557c:	bl	4016e0 <strcmp@plt>
  405580:	cbz	w0, 405630 <printf@plt+0x3e40>
  405584:	sub	x0, x29, #0x10
  405588:	mov	x1, x19
  40558c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  405590:	ldp	w8, w9, [x29, #-8]
  405594:	cmp	w8, w9
  405598:	b.lt	4055a8 <printf@plt+0x3db8>  // b.tstop
  40559c:	sub	x0, x29, #0x10
  4055a0:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  4055a4:	ldur	w8, [x29, #-8]
  4055a8:	ldur	x9, [x29, #-16]
  4055ac:	add	w10, w8, #0x1
  4055b0:	stur	w10, [x29, #-8]
  4055b4:	strb	wzr, [x9, w8, sxtw]
  4055b8:	sub	x0, x29, #0x10
  4055bc:	bl	40f0f8 <printf@plt+0xd908>
  4055c0:	add	x8, sp, #0x10
  4055c4:	mov	w0, w20
  4055c8:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  4055cc:	ldur	x1, [x29, #-16]
  4055d0:	mov	x0, sp
  4055d4:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4055d8:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4055dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  4055e0:	add	x3, x3, #0x228
  4055e4:	add	x0, x0, #0xf09
  4055e8:	add	x1, sp, #0x10
  4055ec:	mov	x2, sp
  4055f0:	mov	x4, x3
  4055f4:	mov	x5, x3
  4055f8:	bl	4058a4 <printf@plt+0x40b4>
  4055fc:	mov	x0, sp
  405600:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405604:	add	x0, sp, #0x10
  405608:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40560c:	str	x19, [x22, #840]
  405610:	str	wzr, [x21, #568]
  405614:	sub	x0, x29, #0x10
  405618:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40561c:	ldp	x20, x19, [sp, #80]
  405620:	ldp	x22, x21, [sp, #64]
  405624:	ldp	x29, x30, [sp, #48]
  405628:	add	sp, sp, #0x60
  40562c:	ret
  405630:	sub	x8, x29, #0x10
  405634:	mov	w0, w20
  405638:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40563c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405640:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  405644:	add	x2, x2, #0x228
  405648:	add	x0, x0, #0xf01
  40564c:	sub	x1, x29, #0x10
  405650:	mov	x3, x2
  405654:	mov	x4, x2
  405658:	mov	x5, x2
  40565c:	bl	4058a4 <printf@plt+0x40b4>
  405660:	b	405614 <printf@plt+0x3e24>
  405664:	b	40568c <printf@plt+0x3e9c>
  405668:	mov	x19, x0
  40566c:	mov	x0, sp
  405670:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405674:	b	40567c <printf@plt+0x3e8c>
  405678:	mov	x19, x0
  40567c:	add	x0, sp, #0x10
  405680:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405684:	b	405690 <printf@plt+0x3ea0>
  405688:	b	40568c <printf@plt+0x3e9c>
  40568c:	mov	x19, x0
  405690:	sub	x0, x29, #0x10
  405694:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405698:	mov	x0, x19
  40569c:	bl	401790 <_Unwind_Resume@plt>
  4056a0:	mov	w0, #0xffffffff            	// #-1
  4056a4:	ret
  4056a8:	ret
  4056ac:	ret
  4056b0:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  4056b4:	mov	w8, #0xffffffff            	// #-1
  4056b8:	mov	x9, #0xffffffffffffffff    	// #-1
  4056bc:	add	x10, x10, #0x848
  4056c0:	stp	x1, x2, [x0, #48]
  4056c4:	str	w8, [x0, #16]
  4056c8:	stp	xzr, x9, [x0, #24]
  4056cc:	str	x9, [x0, #40]
  4056d0:	stp	x10, xzr, [x0]
  4056d4:	ret
  4056d8:	ret
  4056dc:	ret
  4056e0:	sub	sp, sp, #0x30
  4056e4:	stp	x29, x30, [sp, #16]
  4056e8:	stp	x20, x19, [sp, #32]
  4056ec:	add	x29, sp, #0x10
  4056f0:	ldp	w2, w8, [x0, #32]
  4056f4:	cmp	w2, w8
  4056f8:	b.eq	405858 <printf@plt+0x4068>  // b.none
  4056fc:	ldr	x8, [x0, #56]
  405700:	mov	x19, x0
  405704:	ldr	w8, [x8, #40]
  405708:	cbz	w8, 405768 <printf@plt+0x3f78>
  40570c:	cmp	w8, #0x2
  405710:	b.eq	405808 <printf@plt+0x4018>  // b.none
  405714:	cmp	w8, #0x1
  405718:	b.ne	405868 <printf@plt+0x4078>  // b.any
  40571c:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405720:	add	x19, x19, #0x2fd
  405724:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  405728:	add	x1, x1, #0x5d6
  40572c:	mov	x0, x19
  405730:	bl	4015c0 <sprintf@plt>
  405734:	mov	x0, sp
  405738:	mov	x1, x19
  40573c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  405740:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405744:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405748:	add	x2, x2, #0x228
  40574c:	add	x0, x0, #0x7d0
  405750:	mov	x1, sp
  405754:	mov	x3, x2
  405758:	mov	x4, x2
  40575c:	mov	x5, x2
  405760:	bl	4058a4 <printf@plt+0x40b4>
  405764:	b	405850 <printf@plt+0x4060>
  405768:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40576c:	add	x20, x20, #0x2fd
  405770:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  405774:	add	x1, x1, #0x5d6
  405778:	mov	x0, x20
  40577c:	bl	4015c0 <sprintf@plt>
  405780:	mov	x0, sp
  405784:	mov	x1, x20
  405788:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40578c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405790:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405794:	add	x2, x2, #0x228
  405798:	add	x0, x0, #0x7d0
  40579c:	mov	x1, sp
  4057a0:	mov	x3, x2
  4057a4:	mov	x4, x2
  4057a8:	mov	x5, x2
  4057ac:	bl	4058a4 <printf@plt+0x40b4>
  4057b0:	mov	x0, sp
  4057b4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4057b8:	ldr	w2, [x19, #32]
  4057bc:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4057c0:	add	x19, x19, #0x2fd
  4057c4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4057c8:	add	x1, x1, #0x5d6
  4057cc:	mov	x0, x19
  4057d0:	bl	4015c0 <sprintf@plt>
  4057d4:	mov	x0, sp
  4057d8:	mov	x1, x19
  4057dc:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4057e0:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4057e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4057e8:	add	x2, x2, #0x228
  4057ec:	add	x0, x0, #0x7de
  4057f0:	mov	x1, sp
  4057f4:	mov	x3, x2
  4057f8:	mov	x4, x2
  4057fc:	mov	x5, x2
  405800:	bl	4058a4 <printf@plt+0x40b4>
  405804:	b	405850 <printf@plt+0x4060>
  405808:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40580c:	add	x19, x19, #0x2fd
  405810:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  405814:	add	x1, x1, #0x5d6
  405818:	mov	x0, x19
  40581c:	bl	4015c0 <sprintf@plt>
  405820:	mov	x0, sp
  405824:	mov	x1, x19
  405828:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40582c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405830:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405834:	add	x2, x2, #0x228
  405838:	add	x0, x0, #0x7fb
  40583c:	mov	x1, sp
  405840:	mov	x3, x2
  405844:	mov	x4, x2
  405848:	mov	x5, x2
  40584c:	bl	4058a4 <printf@plt+0x40b4>
  405850:	mov	x0, sp
  405854:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405858:	ldp	x20, x19, [sp, #32]
  40585c:	ldp	x29, x30, [sp, #16]
  405860:	add	sp, sp, #0x30
  405864:	ret
  405868:	ldp	x20, x19, [sp, #32]
  40586c:	ldp	x29, x30, [sp, #16]
  405870:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  405874:	add	x1, x1, #0x81e
  405878:	mov	w0, #0x1a8                 	// #424
  40587c:	add	sp, sp, #0x30
  405880:	b	40da20 <printf@plt+0xc230>
  405884:	b	405890 <printf@plt+0x40a0>
  405888:	b	405890 <printf@plt+0x40a0>
  40588c:	b	405890 <printf@plt+0x40a0>
  405890:	mov	x19, x0
  405894:	mov	x0, sp
  405898:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40589c:	mov	x0, x19
  4058a0:	bl	401790 <_Unwind_Resume@plt>
  4058a4:	stp	x29, x30, [sp, #-96]!
  4058a8:	str	x27, [sp, #16]
  4058ac:	stp	x26, x25, [sp, #32]
  4058b0:	stp	x24, x23, [sp, #48]
  4058b4:	stp	x22, x21, [sp, #64]
  4058b8:	stp	x20, x19, [sp, #80]
  4058bc:	mov	x29, sp
  4058c0:	cbz	x0, 4059c8 <printf@plt+0x41d8>
  4058c4:	adrp	x24, 411000 <_ZdlPvm@@Base+0x1e54>
  4058c8:	adrp	x25, 410000 <_ZdlPvm@@Base+0xe54>
  4058cc:	mov	x19, x5
  4058d0:	mov	x20, x4
  4058d4:	mov	x21, x3
  4058d8:	mov	x22, x2
  4058dc:	mov	x23, x1
  4058e0:	add	x24, x24, #0x81e
  4058e4:	add	x25, x25, #0x798
  4058e8:	adrp	x26, 426000 <_Znam@GLIBCXX_3.4>
  4058ec:	mov	x27, x0
  4058f0:	ldrb	w8, [x27], #1
  4058f4:	cmp	w8, #0x25
  4058f8:	b.eq	405910 <printf@plt+0x4120>  // b.none
  4058fc:	cbz	w8, 4059c8 <printf@plt+0x41d8>
  405900:	mov	w0, w8
  405904:	bl	4015e0 <putchar@plt>
  405908:	mov	x0, x27
  40590c:	b	4058ec <printf@plt+0x40fc>
  405910:	ldrb	w8, [x0, #1]
  405914:	add	x27, x0, #0x2
  405918:	sub	w8, w8, #0x25
  40591c:	cmp	w8, #0x14
  405920:	b.hi	405940 <printf@plt+0x4150>  // b.pmore
  405924:	adr	x9, 4058ec <printf@plt+0x40fc>
  405928:	ldrb	w10, [x25, x8]
  40592c:	add	x9, x9, x10, lsl #2
  405930:	mov	x0, x27
  405934:	br	x9
  405938:	mov	w0, #0x25                  	// #37
  40593c:	b	405904 <printf@plt+0x4114>
  405940:	mov	w0, #0xbc2                 	// #3010
  405944:	mov	x1, x24
  405948:	bl	40da20 <printf@plt+0xc230>
  40594c:	mov	x0, x27
  405950:	b	4058ec <printf@plt+0x40fc>
  405954:	ldrsw	x2, [x22, #8]
  405958:	mov	x0, x27
  40595c:	cbz	w2, 4058ec <printf@plt+0x40fc>
  405960:	ldr	x0, [x22]
  405964:	b	4059b4 <printf@plt+0x41c4>
  405968:	ldrsw	x2, [x21, #8]
  40596c:	mov	x0, x27
  405970:	cbz	w2, 4058ec <printf@plt+0x40fc>
  405974:	ldr	x0, [x21]
  405978:	b	4059b4 <printf@plt+0x41c4>
  40597c:	ldrsw	x2, [x20, #8]
  405980:	mov	x0, x27
  405984:	cbz	w2, 4058ec <printf@plt+0x40fc>
  405988:	ldr	x0, [x20]
  40598c:	b	4059b4 <printf@plt+0x41c4>
  405990:	ldrsw	x2, [x19, #8]
  405994:	mov	x0, x27
  405998:	cbz	w2, 4058ec <printf@plt+0x40fc>
  40599c:	ldr	x0, [x19]
  4059a0:	b	4059b4 <printf@plt+0x41c4>
  4059a4:	ldrsw	x2, [x23, #8]
  4059a8:	mov	x0, x27
  4059ac:	cbz	w2, 4058ec <printf@plt+0x40fc>
  4059b0:	ldr	x0, [x23]
  4059b4:	ldr	x3, [x26, #512]
  4059b8:	mov	w1, #0x1                   	// #1
  4059bc:	bl	401780 <fwrite@plt>
  4059c0:	mov	x0, x27
  4059c4:	b	4058ec <printf@plt+0x40fc>
  4059c8:	ldp	x20, x19, [sp, #80]
  4059cc:	ldp	x22, x21, [sp, #64]
  4059d0:	ldp	x24, x23, [sp, #48]
  4059d4:	ldp	x26, x25, [sp, #32]
  4059d8:	ldr	x27, [sp, #16]
  4059dc:	ldp	x29, x30, [sp], #96
  4059e0:	ret
  4059e4:	stp	x29, x30, [sp, #-32]!
  4059e8:	stp	x20, x19, [sp, #16]
  4059ec:	mov	x29, sp
  4059f0:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4059f4:	add	x20, x20, #0x2fd
  4059f8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4059fc:	mov	w2, w0
  405a00:	add	x1, x1, #0x5d6
  405a04:	mov	x0, x20
  405a08:	mov	x19, x8
  405a0c:	bl	4015c0 <sprintf@plt>
  405a10:	mov	x0, x19
  405a14:	mov	x1, x20
  405a18:	ldp	x20, x19, [sp, #16]
  405a1c:	ldp	x29, x30, [sp], #32
  405a20:	b	40f23c <_ZdlPvm@@Base+0x90>
  405a24:	stp	x29, x30, [sp, #-32]!
  405a28:	stp	x20, x19, [sp, #16]
  405a2c:	mov	x29, sp
  405a30:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  405a34:	ldr	x1, [x20, #512]
  405a38:	mov	x19, x0
  405a3c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405a40:	add	x0, x0, #0x838
  405a44:	bl	401490 <fputs@plt>
  405a48:	ldr	x8, [x19]
  405a4c:	mov	x0, x19
  405a50:	ldr	x8, [x8, #104]
  405a54:	blr	x8
  405a58:	mov	w0, #0xa                   	// #10
  405a5c:	bl	4015e0 <putchar@plt>
  405a60:	ldr	x0, [x19, #24]
  405a64:	ldr	w1, [x19, #16]
  405a68:	bl	405544 <printf@plt+0x3d54>
  405a6c:	ldr	x1, [x20, #512]
  405a70:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405a74:	add	x0, x0, #0x858
  405a78:	bl	401490 <fputs@plt>
  405a7c:	ldr	x8, [x19]
  405a80:	mov	x0, x19
  405a84:	mov	w1, wzr
  405a88:	ldr	x8, [x8, #112]
  405a8c:	blr	x8
  405a90:	ldp	x20, x19, [sp, #16]
  405a94:	mov	w0, #0xa                   	// #10
  405a98:	ldp	x29, x30, [sp], #32
  405a9c:	b	4015e0 <putchar@plt>
  405aa0:	ret
  405aa4:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  405aa8:	mov	w8, #0xffffffff            	// #-1
  405aac:	mov	x9, #0xffffffffffffffff    	// #-1
  405ab0:	add	x10, x10, #0x8d0
  405ab4:	stp	x1, x2, [x0, #48]
  405ab8:	str	w8, [x0, #16]
  405abc:	stp	xzr, x9, [x0, #24]
  405ac0:	str	x9, [x0, #40]
  405ac4:	stp	x10, xzr, [x0]
  405ac8:	ret
  405acc:	mov	w0, wzr
  405ad0:	ret
  405ad4:	mov	w8, #0xffffffff            	// #-1
  405ad8:	str	w8, [x0, #16]
  405adc:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  405ae0:	mov	x9, #0xffffffffffffffff    	// #-1
  405ae4:	add	x8, x8, #0x958
  405ae8:	stp	xzr, x9, [x0, #24]
  405aec:	stp	x9, x1, [x0, #40]
  405af0:	stp	x8, xzr, [x0]
  405af4:	stp	x2, x3, [x0, #56]
  405af8:	ret
  405afc:	stp	x29, x30, [sp, #-32]!
  405b00:	str	x19, [sp, #16]
  405b04:	mov	x19, x0
  405b08:	ldr	x0, [x0, #64]
  405b0c:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  405b10:	add	x8, x8, #0x958
  405b14:	mov	x29, sp
  405b18:	str	x8, [x19]
  405b1c:	bl	401560 <free@plt>
  405b20:	mov	x0, x19
  405b24:	ldr	x19, [sp, #16]
  405b28:	ldp	x29, x30, [sp], #32
  405b2c:	b	40f1a0 <_ZdlPv@@Base>
  405b30:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  405b34:	mov	w8, #0xffffffff            	// #-1
  405b38:	mov	x9, #0xffffffffffffffff    	// #-1
  405b3c:	add	x10, x10, #0x9e0
  405b40:	stp	x2, x3, [x0, #56]
  405b44:	str	w8, [x0, #16]
  405b48:	stp	xzr, x9, [x0, #24]
  405b4c:	stp	x9, x1, [x0, #40]
  405b50:	stp	x10, xzr, [x0]
  405b54:	ret
  405b58:	sub	sp, sp, #0x30
  405b5c:	stp	x29, x30, [sp, #16]
  405b60:	stp	x20, x19, [sp, #32]
  405b64:	add	x29, sp, #0x10
  405b68:	ldr	w2, [x0, #40]
  405b6c:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405b70:	add	x20, x20, #0x30b
  405b74:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  405b78:	mov	x19, x0
  405b7c:	add	x1, x1, #0x5dc
  405b80:	mov	x0, x20
  405b84:	bl	4015c0 <sprintf@plt>
  405b88:	mov	x0, sp
  405b8c:	mov	x1, x20
  405b90:	bl	40f23c <_ZdlPvm@@Base+0x90>
  405b94:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405b98:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405b9c:	add	x2, x2, #0x228
  405ba0:	add	x0, x0, #0x83c
  405ba4:	mov	x1, sp
  405ba8:	mov	x3, x2
  405bac:	mov	x4, x2
  405bb0:	mov	x5, x2
  405bb4:	bl	4058a4 <printf@plt+0x40b4>
  405bb8:	mov	x0, sp
  405bbc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405bc0:	ldr	x0, [x19, #56]
  405bc4:	bl	40537c <printf@plt+0x3b8c>
  405bc8:	ldp	w0, w1, [x19, #40]
  405bcc:	mov	x8, sp
  405bd0:	bl	405c90 <printf@plt+0x44a0>
  405bd4:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405bd8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405bdc:	add	x2, x2, #0x228
  405be0:	add	x0, x0, #0x849
  405be4:	mov	x1, sp
  405be8:	mov	x3, x2
  405bec:	mov	x4, x2
  405bf0:	mov	x5, x2
  405bf4:	bl	4058a4 <printf@plt+0x40b4>
  405bf8:	mov	x0, sp
  405bfc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405c00:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  405c04:	ldr	x0, [x19, #64]
  405c08:	ldr	x1, [x20, #512]
  405c0c:	bl	401490 <fputs@plt>
  405c10:	ldr	x1, [x20, #512]
  405c14:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405c18:	add	x0, x0, #0x894
  405c1c:	bl	401490 <fputs@plt>
  405c20:	ldr	x0, [x19, #56]
  405c24:	bl	405470 <printf@plt+0x3c80>
  405c28:	ldp	x20, x19, [sp, #32]
  405c2c:	ldp	x29, x30, [sp, #16]
  405c30:	add	sp, sp, #0x30
  405c34:	ret
  405c38:	b	405c3c <printf@plt+0x444c>
  405c3c:	mov	x19, x0
  405c40:	mov	x0, sp
  405c44:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405c48:	mov	x0, x19
  405c4c:	bl	401790 <_Unwind_Resume@plt>
  405c50:	stp	x29, x30, [sp, #-32]!
  405c54:	stp	x20, x19, [sp, #16]
  405c58:	mov	x29, sp
  405c5c:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405c60:	add	x20, x20, #0x30b
  405c64:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  405c68:	mov	w2, w0
  405c6c:	add	x1, x1, #0x5dc
  405c70:	mov	x0, x20
  405c74:	mov	x19, x8
  405c78:	bl	4015c0 <sprintf@plt>
  405c7c:	mov	x0, x19
  405c80:	mov	x1, x20
  405c84:	ldp	x20, x19, [sp, #16]
  405c88:	ldp	x29, x30, [sp], #32
  405c8c:	b	40f23c <_ZdlPvm@@Base+0x90>
  405c90:	stp	x29, x30, [sp, #-48]!
  405c94:	stp	x22, x21, [sp, #16]
  405c98:	stp	x20, x19, [sp, #32]
  405c9c:	mov	x29, sp
  405ca0:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405ca4:	mov	w20, w1
  405ca8:	mov	w22, w0
  405cac:	add	x21, x21, #0x28a
  405cb0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  405cb4:	add	x1, x1, #0x5b7
  405cb8:	mov	x0, x21
  405cbc:	mov	w2, w22
  405cc0:	mov	x19, x8
  405cc4:	bl	4015c0 <sprintf@plt>
  405cc8:	cmp	w20, w22
  405ccc:	b.eq	405cec <printf@plt+0x44fc>  // b.none
  405cd0:	mov	x0, x21
  405cd4:	bl	4014f0 <strlen@plt>
  405cd8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  405cdc:	add	x0, x21, x0
  405ce0:	add	x1, x1, #0x5a9
  405ce4:	mov	w2, w20
  405ce8:	bl	4015c0 <sprintf@plt>
  405cec:	mov	x0, x19
  405cf0:	ldp	x20, x19, [sp, #32]
  405cf4:	ldp	x22, x21, [sp, #16]
  405cf8:	adrp	x1, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405cfc:	add	x1, x1, #0x28a
  405d00:	ldp	x29, x30, [sp], #48
  405d04:	b	40f23c <_ZdlPvm@@Base+0x90>
  405d08:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  405d0c:	mov	w8, #0xffffffff            	// #-1
  405d10:	mov	x9, #0xffffffffffffffff    	// #-1
  405d14:	add	x10, x10, #0xa68
  405d18:	stp	x2, x3, [x0, #56]
  405d1c:	str	w8, [x0, #16]
  405d20:	stp	xzr, x9, [x0, #24]
  405d24:	stp	x9, x1, [x0, #40]
  405d28:	stp	x10, xzr, [x0]
  405d2c:	ret
  405d30:	sub	sp, sp, #0x30
  405d34:	stp	x29, x30, [sp, #16]
  405d38:	str	x19, [sp, #32]
  405d3c:	add	x29, sp, #0x10
  405d40:	mov	x19, x0
  405d44:	ldr	x0, [x0, #24]
  405d48:	ldr	w1, [x19, #16]
  405d4c:	bl	405544 <printf@plt+0x3d54>
  405d50:	ldp	w0, w1, [x19, #40]
  405d54:	mov	x8, sp
  405d58:	bl	405c90 <printf@plt+0x44a0>
  405d5c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405d60:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405d64:	add	x2, x2, #0x228
  405d68:	add	x0, x0, #0x85b
  405d6c:	mov	x1, sp
  405d70:	mov	x3, x2
  405d74:	mov	x4, x2
  405d78:	mov	x5, x2
  405d7c:	bl	4058a4 <printf@plt+0x40b4>
  405d80:	mov	x0, sp
  405d84:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405d88:	mov	x0, x19
  405d8c:	bl	405344 <printf@plt+0x3b54>
  405d90:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  405d94:	ldr	x1, [x8, #512]
  405d98:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405d9c:	add	x0, x0, #0x873
  405da0:	bl	401490 <fputs@plt>
  405da4:	ldr	x19, [sp, #32]
  405da8:	ldp	x29, x30, [sp, #16]
  405dac:	add	sp, sp, #0x30
  405db0:	ret
  405db4:	mov	x19, x0
  405db8:	mov	x0, sp
  405dbc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405dc0:	mov	x0, x19
  405dc4:	bl	401790 <_Unwind_Resume@plt>
  405dc8:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  405dcc:	mov	w8, #0xffffffff            	// #-1
  405dd0:	mov	x9, #0xffffffffffffffff    	// #-1
  405dd4:	add	x10, x10, #0xaf0
  405dd8:	stp	x2, x3, [x0, #56]
  405ddc:	str	w8, [x0, #16]
  405de0:	stp	xzr, x9, [x0, #24]
  405de4:	stp	x9, x1, [x0, #40]
  405de8:	stp	x10, xzr, [x0]
  405dec:	ret
  405df0:	sub	sp, sp, #0x30
  405df4:	stp	x29, x30, [sp, #16]
  405df8:	stp	x20, x19, [sp, #32]
  405dfc:	add	x29, sp, #0x10
  405e00:	ldr	w2, [x0, #40]
  405e04:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405e08:	add	x20, x20, #0x30b
  405e0c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  405e10:	mov	x19, x0
  405e14:	add	x1, x1, #0x5dc
  405e18:	mov	x0, x20
  405e1c:	bl	4015c0 <sprintf@plt>
  405e20:	mov	x0, sp
  405e24:	mov	x1, x20
  405e28:	bl	40f23c <_ZdlPvm@@Base+0x90>
  405e2c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405e30:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405e34:	add	x2, x2, #0x228
  405e38:	add	x0, x0, #0x83c
  405e3c:	mov	x1, sp
  405e40:	mov	x3, x2
  405e44:	mov	x4, x2
  405e48:	mov	x5, x2
  405e4c:	bl	4058a4 <printf@plt+0x40b4>
  405e50:	mov	x0, sp
  405e54:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405e58:	mov	x0, x19
  405e5c:	bl	405344 <printf@plt+0x3b54>
  405e60:	ldp	x20, x19, [sp, #32]
  405e64:	ldp	x29, x30, [sp, #16]
  405e68:	add	sp, sp, #0x30
  405e6c:	ret
  405e70:	mov	x19, x0
  405e74:	mov	x0, sp
  405e78:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405e7c:	mov	x0, x19
  405e80:	bl	401790 <_Unwind_Resume@plt>
  405e84:	sub	sp, sp, #0x30
  405e88:	stp	x29, x30, [sp, #16]
  405e8c:	str	x19, [sp, #32]
  405e90:	add	x29, sp, #0x10
  405e94:	ldr	w2, [x0, #44]
  405e98:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405e9c:	add	x19, x19, #0x319
  405ea0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  405ea4:	add	x1, x1, #0x5e2
  405ea8:	mov	x0, x19
  405eac:	bl	4015c0 <sprintf@plt>
  405eb0:	mov	x0, sp
  405eb4:	mov	x1, x19
  405eb8:	bl	40f23c <_ZdlPvm@@Base+0x90>
  405ebc:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405ec0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405ec4:	add	x2, x2, #0x228
  405ec8:	add	x0, x0, #0x87b
  405ecc:	mov	x1, sp
  405ed0:	mov	x3, x2
  405ed4:	mov	x4, x2
  405ed8:	mov	x5, x2
  405edc:	bl	4058a4 <printf@plt+0x40b4>
  405ee0:	mov	x0, sp
  405ee4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405ee8:	ldr	x19, [sp, #32]
  405eec:	ldp	x29, x30, [sp, #16]
  405ef0:	add	sp, sp, #0x30
  405ef4:	ret
  405ef8:	mov	x19, x0
  405efc:	mov	x0, sp
  405f00:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405f04:	mov	x0, x19
  405f08:	bl	401790 <_Unwind_Resume@plt>
  405f0c:	stp	x29, x30, [sp, #-32]!
  405f10:	stp	x20, x19, [sp, #16]
  405f14:	mov	x29, sp
  405f18:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405f1c:	add	x20, x20, #0x319
  405f20:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  405f24:	mov	w2, w0
  405f28:	add	x1, x1, #0x5e2
  405f2c:	mov	x0, x20
  405f30:	mov	x19, x8
  405f34:	bl	4015c0 <sprintf@plt>
  405f38:	mov	x0, x19
  405f3c:	mov	x1, x20
  405f40:	ldp	x20, x19, [sp, #16]
  405f44:	ldp	x29, x30, [sp], #32
  405f48:	b	40f23c <_ZdlPvm@@Base+0x90>
  405f4c:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  405f50:	mov	w8, #0xffffffff            	// #-1
  405f54:	mov	x9, #0xffffffffffffffff    	// #-1
  405f58:	add	x10, x10, #0xb78
  405f5c:	stp	x2, x3, [x0, #56]
  405f60:	str	w8, [x0, #16]
  405f64:	stp	xzr, x9, [x0, #24]
  405f68:	stp	x9, x1, [x0, #40]
  405f6c:	stp	x10, xzr, [x0]
  405f70:	ret
  405f74:	sub	sp, sp, #0x30
  405f78:	stp	x29, x30, [sp, #16]
  405f7c:	stp	x20, x19, [sp, #32]
  405f80:	add	x29, sp, #0x10
  405f84:	ldr	w2, [x0, #40]
  405f88:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405f8c:	add	x20, x20, #0x30b
  405f90:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  405f94:	mov	x19, x0
  405f98:	add	x1, x1, #0x5dc
  405f9c:	mov	x0, x20
  405fa0:	bl	4015c0 <sprintf@plt>
  405fa4:	mov	x0, sp
  405fa8:	mov	x1, x20
  405fac:	bl	40f23c <_ZdlPvm@@Base+0x90>
  405fb0:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  405fb4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405fb8:	add	x2, x2, #0x228
  405fbc:	add	x0, x0, #0x83c
  405fc0:	mov	x1, sp
  405fc4:	mov	x3, x2
  405fc8:	mov	x4, x2
  405fcc:	mov	x5, x2
  405fd0:	bl	4058a4 <printf@plt+0x40b4>
  405fd4:	mov	x0, sp
  405fd8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  405fdc:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  405fe0:	ldr	x1, [x20, #512]
  405fe4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  405fe8:	add	x0, x0, #0x884
  405fec:	bl	401490 <fputs@plt>
  405ff0:	mov	x0, x19
  405ff4:	bl	405344 <printf@plt+0x3b54>
  405ff8:	ldr	x1, [x20, #512]
  405ffc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406000:	add	x0, x0, #0x888
  406004:	bl	401490 <fputs@plt>
  406008:	ldp	x20, x19, [sp, #32]
  40600c:	ldp	x29, x30, [sp, #16]
  406010:	add	sp, sp, #0x30
  406014:	ret
  406018:	mov	x19, x0
  40601c:	mov	x0, sp
  406020:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406024:	mov	x0, x19
  406028:	bl	401790 <_Unwind_Resume@plt>
  40602c:	sub	sp, sp, #0x30
  406030:	stp	x29, x30, [sp, #16]
  406034:	str	x19, [sp, #32]
  406038:	add	x29, sp, #0x10
  40603c:	ldr	w2, [x0, #44]
  406040:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406044:	add	x19, x19, #0x319
  406048:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40604c:	add	x1, x1, #0x5e2
  406050:	mov	x0, x19
  406054:	bl	4015c0 <sprintf@plt>
  406058:	mov	x0, sp
  40605c:	mov	x1, x19
  406060:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406064:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406068:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40606c:	add	x2, x2, #0x228
  406070:	add	x0, x0, #0x87b
  406074:	mov	x1, sp
  406078:	mov	x3, x2
  40607c:	mov	x4, x2
  406080:	mov	x5, x2
  406084:	bl	4058a4 <printf@plt+0x40b4>
  406088:	mov	x0, sp
  40608c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406090:	ldr	x19, [sp, #32]
  406094:	ldp	x29, x30, [sp, #16]
  406098:	add	sp, sp, #0x30
  40609c:	ret
  4060a0:	mov	x19, x0
  4060a4:	mov	x0, sp
  4060a8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4060ac:	mov	x0, x19
  4060b0:	bl	401790 <_Unwind_Resume@plt>
  4060b4:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  4060b8:	mov	w8, #0xffffffff            	// #-1
  4060bc:	mov	x9, #0xffffffffffffffff    	// #-1
  4060c0:	add	x10, x10, #0xc00
  4060c4:	stp	x2, x3, [x0, #56]
  4060c8:	str	w8, [x0, #16]
  4060cc:	stp	xzr, x9, [x0, #24]
  4060d0:	stp	x9, x1, [x0, #40]
  4060d4:	stp	x10, xzr, [x0]
  4060d8:	ret
  4060dc:	sub	sp, sp, #0x30
  4060e0:	stp	x29, x30, [sp, #16]
  4060e4:	stp	x20, x19, [sp, #32]
  4060e8:	add	x29, sp, #0x10
  4060ec:	ldr	w2, [x0, #40]
  4060f0:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4060f4:	add	x20, x20, #0x30b
  4060f8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4060fc:	mov	x19, x0
  406100:	add	x1, x1, #0x5dc
  406104:	mov	x0, x20
  406108:	bl	4015c0 <sprintf@plt>
  40610c:	mov	x0, sp
  406110:	mov	x1, x20
  406114:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406118:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40611c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406120:	add	x2, x2, #0x228
  406124:	add	x0, x0, #0x83c
  406128:	mov	x1, sp
  40612c:	mov	x3, x2
  406130:	mov	x4, x2
  406134:	mov	x5, x2
  406138:	bl	4058a4 <printf@plt+0x40b4>
  40613c:	mov	x0, sp
  406140:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406144:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  406148:	ldr	x1, [x20, #512]
  40614c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406150:	add	x0, x0, #0x884
  406154:	bl	401490 <fputs@plt>
  406158:	mov	x0, x19
  40615c:	bl	405344 <printf@plt+0x3b54>
  406160:	ldr	x1, [x20, #512]
  406164:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406168:	add	x0, x0, #0x887
  40616c:	bl	401490 <fputs@plt>
  406170:	ldp	x20, x19, [sp, #32]
  406174:	ldp	x29, x30, [sp, #16]
  406178:	add	sp, sp, #0x30
  40617c:	ret
  406180:	mov	x19, x0
  406184:	mov	x0, sp
  406188:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40618c:	mov	x0, x19
  406190:	bl	401790 <_Unwind_Resume@plt>
  406194:	sub	sp, sp, #0x30
  406198:	stp	x29, x30, [sp, #16]
  40619c:	str	x19, [sp, #32]
  4061a0:	add	x29, sp, #0x10
  4061a4:	ldr	w2, [x0, #44]
  4061a8:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4061ac:	add	x19, x19, #0x319
  4061b0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4061b4:	add	x1, x1, #0x5e2
  4061b8:	mov	x0, x19
  4061bc:	bl	4015c0 <sprintf@plt>
  4061c0:	mov	x0, sp
  4061c4:	mov	x1, x19
  4061c8:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4061cc:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4061d0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4061d4:	add	x2, x2, #0x228
  4061d8:	add	x0, x0, #0x87b
  4061dc:	mov	x1, sp
  4061e0:	mov	x3, x2
  4061e4:	mov	x4, x2
  4061e8:	mov	x5, x2
  4061ec:	bl	4058a4 <printf@plt+0x40b4>
  4061f0:	mov	x0, sp
  4061f4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4061f8:	ldr	x19, [sp, #32]
  4061fc:	ldp	x29, x30, [sp, #16]
  406200:	add	sp, sp, #0x30
  406204:	ret
  406208:	mov	x19, x0
  40620c:	mov	x0, sp
  406210:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406214:	mov	x0, x19
  406218:	bl	401790 <_Unwind_Resume@plt>
  40621c:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  406220:	mov	w8, #0xffffffff            	// #-1
  406224:	mov	x9, #0xffffffffffffffff    	// #-1
  406228:	add	x10, x10, #0xc88
  40622c:	stp	x2, x3, [x0, #56]
  406230:	str	w8, [x0, #16]
  406234:	stp	xzr, x9, [x0, #24]
  406238:	stp	x9, x1, [x0, #40]
  40623c:	stp	x10, xzr, [x0]
  406240:	str	w4, [x0, #72]
  406244:	ret
  406248:	sub	sp, sp, #0x50
  40624c:	stp	x29, x30, [sp, #32]
  406250:	str	x21, [sp, #48]
  406254:	stp	x20, x19, [sp, #64]
  406258:	add	x29, sp, #0x20
  40625c:	ldr	w8, [x0, #72]
  406260:	mov	x19, x0
  406264:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  406268:	cbz	w8, 406384 <printf@plt+0x4b94>
  40626c:	ldr	x0, [x19, #24]
  406270:	ldr	w1, [x19, #16]
  406274:	bl	405544 <printf@plt+0x3d54>
  406278:	ldr	w2, [x19, #32]
  40627c:	ldr	w3, [x19, #40]
  406280:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406284:	add	x20, x20, #0x23c
  406288:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40628c:	add	x1, x1, #0x599
  406290:	mov	x0, x20
  406294:	bl	4015c0 <sprintf@plt>
  406298:	add	x0, sp, #0x10
  40629c:	mov	x1, x20
  4062a0:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4062a4:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4062a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4062ac:	add	x2, x2, #0x228
  4062b0:	add	x0, x0, #0x88a
  4062b4:	add	x1, sp, #0x10
  4062b8:	mov	x3, x2
  4062bc:	mov	x4, x2
  4062c0:	mov	x5, x2
  4062c4:	bl	4058a4 <printf@plt+0x40b4>
  4062c8:	add	x0, sp, #0x10
  4062cc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4062d0:	ldr	x0, [x19, #56]
  4062d4:	bl	40537c <printf@plt+0x3b8c>
  4062d8:	ldr	w8, [x19, #72]
  4062dc:	cmp	w8, #0x1
  4062e0:	b.lt	406304 <printf@plt+0x4b14>  // b.tstop
  4062e4:	mov	x20, xzr
  4062e8:	ldr	x8, [x19, #64]
  4062ec:	ldrb	w0, [x8, x20]
  4062f0:	bl	4015e0 <putchar@plt>
  4062f4:	ldrsw	x8, [x19, #72]
  4062f8:	add	x20, x20, #0x1
  4062fc:	cmp	x20, x8
  406300:	b.lt	4062e8 <printf@plt+0x4af8>  // b.tstop
  406304:	ldr	x0, [x19, #56]
  406308:	bl	405470 <printf@plt+0x3c80>
  40630c:	ldr	x1, [x21, #512]
  406310:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406314:	add	x0, x0, #0x873
  406318:	bl	401490 <fputs@plt>
  40631c:	ldp	w0, w1, [x19, #40]
  406320:	add	x8, sp, #0x10
  406324:	bl	4064ec <printf@plt+0x4cfc>
  406328:	ldr	w2, [x19, #32]
  40632c:	ldr	w3, [x19, #40]
  406330:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406334:	add	x20, x20, #0x23c
  406338:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40633c:	add	x1, x1, #0x599
  406340:	mov	x0, x20
  406344:	bl	4015c0 <sprintf@plt>
  406348:	mov	x0, sp
  40634c:	mov	x1, x20
  406350:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406354:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406358:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40635c:	add	x3, x3, #0x228
  406360:	add	x0, x0, #0x89b
  406364:	add	x1, sp, #0x10
  406368:	mov	x2, sp
  40636c:	mov	x4, x3
  406370:	mov	x5, x3
  406374:	bl	4058a4 <printf@plt+0x40b4>
  406378:	mov	x0, sp
  40637c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406380:	b	4063d4 <printf@plt+0x4be4>
  406384:	ldr	w2, [x19, #32]
  406388:	ldr	w3, [x19, #40]
  40638c:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406390:	add	x20, x20, #0x23c
  406394:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406398:	add	x1, x1, #0x599
  40639c:	mov	x0, x20
  4063a0:	bl	4015c0 <sprintf@plt>
  4063a4:	add	x0, sp, #0x10
  4063a8:	mov	x1, x20
  4063ac:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4063b0:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4063b4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4063b8:	add	x2, x2, #0x228
  4063bc:	add	x0, x0, #0x8b2
  4063c0:	add	x1, sp, #0x10
  4063c4:	mov	x3, x2
  4063c8:	mov	x4, x2
  4063cc:	mov	x5, x2
  4063d0:	bl	4058a4 <printf@plt+0x40b4>
  4063d4:	add	x0, sp, #0x10
  4063d8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4063dc:	ldr	x8, [x19, #64]
  4063e0:	ldrsw	x9, [x19, #72]
  4063e4:	ldrb	w8, [x8, x9]
  4063e8:	cbz	w8, 406464 <printf@plt+0x4c74>
  4063ec:	ldr	x0, [x19, #24]
  4063f0:	ldr	w1, [x19, #16]
  4063f4:	bl	405544 <printf@plt+0x3d54>
  4063f8:	ldp	w0, w1, [x19, #40]
  4063fc:	add	x8, sp, #0x10
  406400:	bl	406564 <printf@plt+0x4d74>
  406404:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406408:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40640c:	add	x2, x2, #0x228
  406410:	add	x0, x0, #0x85b
  406414:	add	x1, sp, #0x10
  406418:	mov	x3, x2
  40641c:	mov	x4, x2
  406420:	mov	x5, x2
  406424:	bl	4058a4 <printf@plt+0x40b4>
  406428:	add	x0, sp, #0x10
  40642c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406430:	ldr	x0, [x19, #56]
  406434:	bl	40537c <printf@plt+0x3b8c>
  406438:	ldr	x8, [x19, #64]
  40643c:	ldrsw	x9, [x19, #72]
  406440:	ldr	x1, [x21, #512]
  406444:	add	x0, x8, x9
  406448:	bl	401490 <fputs@plt>
  40644c:	ldr	x0, [x19, #56]
  406450:	bl	405470 <printf@plt+0x3c80>
  406454:	ldr	x1, [x21, #512]
  406458:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40645c:	add	x0, x0, #0x873
  406460:	bl	401490 <fputs@plt>
  406464:	ldp	x20, x19, [sp, #64]
  406468:	ldr	x21, [sp, #48]
  40646c:	ldp	x29, x30, [sp, #32]
  406470:	add	sp, sp, #0x50
  406474:	ret
  406478:	b	406494 <printf@plt+0x4ca4>
  40647c:	b	406494 <printf@plt+0x4ca4>
  406480:	mov	x19, x0
  406484:	mov	x0, sp
  406488:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40648c:	b	406498 <printf@plt+0x4ca8>
  406490:	b	406494 <printf@plt+0x4ca4>
  406494:	mov	x19, x0
  406498:	add	x0, sp, #0x10
  40649c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4064a0:	mov	x0, x19
  4064a4:	bl	401790 <_Unwind_Resume@plt>
  4064a8:	stp	x29, x30, [sp, #-32]!
  4064ac:	stp	x20, x19, [sp, #16]
  4064b0:	mov	x29, sp
  4064b4:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4064b8:	mov	w3, w1
  4064bc:	add	x20, x20, #0x23c
  4064c0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4064c4:	mov	w2, w0
  4064c8:	add	x1, x1, #0x599
  4064cc:	mov	x0, x20
  4064d0:	mov	x19, x8
  4064d4:	bl	4015c0 <sprintf@plt>
  4064d8:	mov	x0, x19
  4064dc:	mov	x1, x20
  4064e0:	ldp	x20, x19, [sp, #16]
  4064e4:	ldp	x29, x30, [sp], #32
  4064e8:	b	40f23c <_ZdlPvm@@Base+0x90>
  4064ec:	stp	x29, x30, [sp, #-48]!
  4064f0:	stp	x22, x21, [sp, #16]
  4064f4:	stp	x20, x19, [sp, #32]
  4064f8:	mov	x29, sp
  4064fc:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406500:	mov	w20, w1
  406504:	mov	w22, w0
  406508:	add	x21, x21, #0x2a2
  40650c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406510:	add	x1, x1, #0x5bc
  406514:	mov	x0, x21
  406518:	mov	w2, w22
  40651c:	mov	x19, x8
  406520:	bl	4015c0 <sprintf@plt>
  406524:	cmp	w20, w22
  406528:	b.eq	406548 <printf@plt+0x4d58>  // b.none
  40652c:	mov	x0, x21
  406530:	bl	4014f0 <strlen@plt>
  406534:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406538:	add	x0, x21, x0
  40653c:	add	x1, x1, #0x5a9
  406540:	mov	w2, w20
  406544:	bl	4015c0 <sprintf@plt>
  406548:	mov	x0, x19
  40654c:	ldp	x20, x19, [sp, #32]
  406550:	ldp	x22, x21, [sp, #16]
  406554:	adrp	x1, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406558:	add	x1, x1, #0x2a2
  40655c:	ldp	x29, x30, [sp], #48
  406560:	b	40f23c <_ZdlPvm@@Base+0x90>
  406564:	stp	x29, x30, [sp, #-48]!
  406568:	stp	x22, x21, [sp, #16]
  40656c:	stp	x20, x19, [sp, #32]
  406570:	mov	x29, sp
  406574:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406578:	mov	w20, w1
  40657c:	mov	w22, w0
  406580:	add	x21, x21, #0x2bc
  406584:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406588:	add	x1, x1, #0x5c3
  40658c:	mov	x0, x21
  406590:	mov	w2, w22
  406594:	mov	x19, x8
  406598:	bl	4015c0 <sprintf@plt>
  40659c:	cmp	w20, w22
  4065a0:	b.eq	4065c0 <printf@plt+0x4dd0>  // b.none
  4065a4:	mov	x0, x21
  4065a8:	bl	4014f0 <strlen@plt>
  4065ac:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4065b0:	add	x0, x21, x0
  4065b4:	add	x1, x1, #0x5a9
  4065b8:	mov	w2, w20
  4065bc:	bl	4015c0 <sprintf@plt>
  4065c0:	mov	x0, x19
  4065c4:	ldp	x20, x19, [sp, #32]
  4065c8:	ldp	x22, x21, [sp, #16]
  4065cc:	adrp	x1, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4065d0:	add	x1, x1, #0x2bc
  4065d4:	ldp	x29, x30, [sp], #48
  4065d8:	b	40f23c <_ZdlPvm@@Base+0x90>
  4065dc:	sub	sp, sp, #0x70
  4065e0:	stp	x29, x30, [sp, #80]
  4065e4:	stp	x20, x19, [sp, #96]
  4065e8:	add	x29, sp, #0x50
  4065ec:	mov	x19, x0
  4065f0:	ldr	w0, [x0, #40]
  4065f4:	ldr	w1, [x19, #44]
  4065f8:	sub	x8, x29, #0x10
  4065fc:	bl	405c90 <printf@plt+0x44a0>
  406600:	ldp	w0, w1, [x19, #40]
  406604:	sub	x8, x29, #0x20
  406608:	bl	4064ec <printf@plt+0x4cfc>
  40660c:	ldp	w0, w1, [x19, #40]
  406610:	add	x8, sp, #0x20
  406614:	bl	406564 <printf@plt+0x4d74>
  406618:	ldr	w2, [x19, #40]
  40661c:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406620:	add	x20, x20, #0x30b
  406624:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406628:	add	x1, x1, #0x5dc
  40662c:	mov	x0, x20
  406630:	bl	4015c0 <sprintf@plt>
  406634:	add	x0, sp, #0x10
  406638:	mov	x1, x20
  40663c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406640:	ldr	w2, [x19, #32]
  406644:	ldr	w3, [x19, #40]
  406648:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40664c:	add	x20, x20, #0x23c
  406650:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406654:	add	x1, x1, #0x599
  406658:	mov	x0, x20
  40665c:	bl	4015c0 <sprintf@plt>
  406660:	mov	x0, sp
  406664:	mov	x1, x20
  406668:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40666c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406670:	add	x0, x0, #0x8bc
  406674:	sub	x1, x29, #0x10
  406678:	sub	x2, x29, #0x20
  40667c:	add	x3, sp, #0x20
  406680:	add	x4, sp, #0x10
  406684:	mov	x5, sp
  406688:	bl	4058a4 <printf@plt+0x40b4>
  40668c:	mov	x0, sp
  406690:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406694:	add	x0, sp, #0x10
  406698:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40669c:	add	x0, sp, #0x20
  4066a0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4066a4:	sub	x0, x29, #0x20
  4066a8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4066ac:	sub	x0, x29, #0x10
  4066b0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4066b4:	mov	x0, x19
  4066b8:	bl	405344 <printf@plt+0x3b54>
  4066bc:	ldp	x20, x19, [sp, #96]
  4066c0:	ldp	x29, x30, [sp, #80]
  4066c4:	add	sp, sp, #0x70
  4066c8:	ret
  4066cc:	mov	x19, x0
  4066d0:	mov	x0, sp
  4066d4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4066d8:	b	4066e0 <printf@plt+0x4ef0>
  4066dc:	mov	x19, x0
  4066e0:	add	x0, sp, #0x10
  4066e4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4066e8:	b	4066f0 <printf@plt+0x4f00>
  4066ec:	mov	x19, x0
  4066f0:	add	x0, sp, #0x20
  4066f4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4066f8:	b	406700 <printf@plt+0x4f10>
  4066fc:	mov	x19, x0
  406700:	sub	x0, x29, #0x20
  406704:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406708:	b	406710 <printf@plt+0x4f20>
  40670c:	mov	x19, x0
  406710:	sub	x0, x29, #0x10
  406714:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406718:	mov	x0, x19
  40671c:	bl	401790 <_Unwind_Resume@plt>
  406720:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  406724:	mov	w8, #0xffffffff            	// #-1
  406728:	mov	x9, #0xffffffffffffffff    	// #-1
  40672c:	add	x10, x10, #0xd10
  406730:	stp	x2, x3, [x0, #56]
  406734:	str	w8, [x0, #16]
  406738:	stp	xzr, x9, [x0, #24]
  40673c:	stp	x9, x1, [x0, #40]
  406740:	stp	x10, xzr, [x0]
  406744:	ret
  406748:	sub	sp, sp, #0x30
  40674c:	stp	x29, x30, [sp, #16]
  406750:	str	x19, [sp, #32]
  406754:	add	x29, sp, #0x10
  406758:	mov	x19, x0
  40675c:	ldr	x0, [x0, #24]
  406760:	ldr	w1, [x19, #16]
  406764:	bl	405544 <printf@plt+0x3d54>
  406768:	ldp	w0, w1, [x19, #40]
  40676c:	mov	x8, sp
  406770:	bl	4067e0 <printf@plt+0x4ff0>
  406774:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406778:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40677c:	add	x2, x2, #0x228
  406780:	add	x0, x0, #0x85b
  406784:	mov	x1, sp
  406788:	mov	x3, x2
  40678c:	mov	x4, x2
  406790:	mov	x5, x2
  406794:	bl	4058a4 <printf@plt+0x40b4>
  406798:	mov	x0, sp
  40679c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4067a0:	mov	x0, x19
  4067a4:	bl	405344 <printf@plt+0x3b54>
  4067a8:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  4067ac:	ldr	x1, [x8, #512]
  4067b0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4067b4:	add	x0, x0, #0x873
  4067b8:	bl	401490 <fputs@plt>
  4067bc:	ldr	x19, [sp, #32]
  4067c0:	ldp	x29, x30, [sp, #16]
  4067c4:	add	sp, sp, #0x30
  4067c8:	ret
  4067cc:	mov	x19, x0
  4067d0:	mov	x0, sp
  4067d4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4067d8:	mov	x0, x19
  4067dc:	bl	401790 <_Unwind_Resume@plt>
  4067e0:	stp	x29, x30, [sp, #-48]!
  4067e4:	stp	x22, x21, [sp, #16]
  4067e8:	stp	x20, x19, [sp, #32]
  4067ec:	mov	x29, sp
  4067f0:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4067f4:	mov	w20, w1
  4067f8:	mov	w22, w0
  4067fc:	add	x21, x21, #0x2d6
  406800:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406804:	add	x1, x1, #0x5ca
  406808:	mov	x0, x21
  40680c:	mov	w2, w22
  406810:	mov	x19, x8
  406814:	bl	4015c0 <sprintf@plt>
  406818:	cmp	w20, w22
  40681c:	b.eq	40683c <printf@plt+0x504c>  // b.none
  406820:	mov	x0, x21
  406824:	bl	4014f0 <strlen@plt>
  406828:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40682c:	add	x0, x21, x0
  406830:	add	x1, x1, #0x5a9
  406834:	mov	w2, w20
  406838:	bl	4015c0 <sprintf@plt>
  40683c:	mov	x0, x19
  406840:	ldp	x20, x19, [sp, #32]
  406844:	ldp	x22, x21, [sp, #16]
  406848:	adrp	x1, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40684c:	add	x1, x1, #0x2d6
  406850:	ldp	x29, x30, [sp], #48
  406854:	b	40f23c <_ZdlPvm@@Base+0x90>
  406858:	sub	sp, sp, #0x40
  40685c:	stp	x29, x30, [sp, #32]
  406860:	stp	x20, x19, [sp, #48]
  406864:	add	x29, sp, #0x20
  406868:	ldr	w2, [x0, #40]
  40686c:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406870:	add	x20, x20, #0x30b
  406874:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406878:	mov	x19, x0
  40687c:	add	x1, x1, #0x5dc
  406880:	mov	x0, x20
  406884:	bl	4015c0 <sprintf@plt>
  406888:	add	x0, sp, #0x10
  40688c:	mov	x1, x20
  406890:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406894:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406898:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40689c:	add	x2, x2, #0x228
  4068a0:	add	x0, x0, #0x83c
  4068a4:	add	x1, sp, #0x10
  4068a8:	mov	x3, x2
  4068ac:	mov	x4, x2
  4068b0:	mov	x5, x2
  4068b4:	bl	4058a4 <printf@plt+0x40b4>
  4068b8:	add	x0, sp, #0x10
  4068bc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4068c0:	ldp	w0, w1, [x19, #40]
  4068c4:	add	x8, sp, #0x10
  4068c8:	bl	405c90 <printf@plt+0x44a0>
  4068cc:	ldp	w0, w1, [x19, #40]
  4068d0:	mov	x8, sp
  4068d4:	bl	4067e0 <printf@plt+0x4ff0>
  4068d8:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4068dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4068e0:	add	x3, x3, #0x228
  4068e4:	add	x0, x0, #0x8f6
  4068e8:	add	x1, sp, #0x10
  4068ec:	mov	x2, sp
  4068f0:	mov	x4, x3
  4068f4:	mov	x5, x3
  4068f8:	bl	4058a4 <printf@plt+0x40b4>
  4068fc:	mov	x0, sp
  406900:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406904:	add	x0, sp, #0x10
  406908:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40690c:	mov	x0, x19
  406910:	bl	405344 <printf@plt+0x3b54>
  406914:	ldp	x20, x19, [sp, #48]
  406918:	ldp	x29, x30, [sp, #32]
  40691c:	add	sp, sp, #0x40
  406920:	ret
  406924:	mov	x19, x0
  406928:	mov	x0, sp
  40692c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406930:	b	40693c <printf@plt+0x514c>
  406934:	b	406938 <printf@plt+0x5148>
  406938:	mov	x19, x0
  40693c:	add	x0, sp, #0x10
  406940:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406944:	mov	x0, x19
  406948:	bl	401790 <_Unwind_Resume@plt>
  40694c:	sub	sp, sp, #0x30
  406950:	stp	x29, x30, [sp, #16]
  406954:	str	x19, [sp, #32]
  406958:	add	x29, sp, #0x10
  40695c:	ldr	w2, [x0, #44]
  406960:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406964:	add	x19, x19, #0x319
  406968:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40696c:	add	x1, x1, #0x5e2
  406970:	mov	x0, x19
  406974:	bl	4015c0 <sprintf@plt>
  406978:	mov	x0, sp
  40697c:	mov	x1, x19
  406980:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406984:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406988:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40698c:	add	x2, x2, #0x228
  406990:	add	x0, x0, #0x87b
  406994:	mov	x1, sp
  406998:	mov	x3, x2
  40699c:	mov	x4, x2
  4069a0:	mov	x5, x2
  4069a4:	bl	4058a4 <printf@plt+0x40b4>
  4069a8:	mov	x0, sp
  4069ac:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4069b0:	ldr	x19, [sp, #32]
  4069b4:	ldp	x29, x30, [sp, #16]
  4069b8:	add	sp, sp, #0x30
  4069bc:	ret
  4069c0:	mov	x19, x0
  4069c4:	mov	x0, sp
  4069c8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4069cc:	mov	x0, x19
  4069d0:	bl	401790 <_Unwind_Resume@plt>
  4069d4:	mov	w8, #0xffffffff            	// #-1
  4069d8:	str	w8, [x0, #16]
  4069dc:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  4069e0:	mov	x9, #0xffffffffffffffff    	// #-1
  4069e4:	add	x8, x8, #0xd98
  4069e8:	stp	xzr, x9, [x0, #24]
  4069ec:	stp	x9, x1, [x0, #40]
  4069f0:	stp	x8, xzr, [x0]
  4069f4:	stp	x2, x3, [x0, #56]
  4069f8:	ret
  4069fc:	brk	#0x1
  406a00:	sub	sp, sp, #0x40
  406a04:	stp	x29, x30, [sp, #32]
  406a08:	stp	x20, x19, [sp, #48]
  406a0c:	add	x29, sp, #0x20
  406a10:	ldp	w2, w8, [x0, #32]
  406a14:	mov	x19, x0
  406a18:	cmp	w2, w8
  406a1c:	b.eq	406bec <printf@plt+0x53fc>  // b.none
  406a20:	ldr	x8, [x19, #56]
  406a24:	ldr	w8, [x8, #40]
  406a28:	cbz	w8, 406a88 <printf@plt+0x5298>
  406a2c:	cmp	w8, #0x2
  406a30:	b.eq	406b54 <printf@plt+0x5364>  // b.none
  406a34:	cmp	w8, #0x1
  406a38:	b.ne	406bdc <printf@plt+0x53ec>  // b.any
  406a3c:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406a40:	add	x20, x20, #0x2fd
  406a44:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406a48:	add	x1, x1, #0x5d6
  406a4c:	mov	x0, x20
  406a50:	bl	4015c0 <sprintf@plt>
  406a54:	add	x0, sp, #0x10
  406a58:	mov	x1, x20
  406a5c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406a60:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406a64:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406a68:	add	x2, x2, #0x228
  406a6c:	add	x0, x0, #0x7d0
  406a70:	add	x1, sp, #0x10
  406a74:	mov	x3, x2
  406a78:	mov	x4, x2
  406a7c:	mov	x5, x2
  406a80:	bl	4058a4 <printf@plt+0x40b4>
  406a84:	b	406bd0 <printf@plt+0x53e0>
  406a88:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406a8c:	add	x20, x20, #0x2fd
  406a90:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406a94:	add	x1, x1, #0x5d6
  406a98:	mov	x0, x20
  406a9c:	bl	4015c0 <sprintf@plt>
  406aa0:	add	x0, sp, #0x10
  406aa4:	mov	x1, x20
  406aa8:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406aac:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406ab0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406ab4:	add	x2, x2, #0x228
  406ab8:	add	x0, x0, #0x7d0
  406abc:	add	x1, sp, #0x10
  406ac0:	mov	x3, x2
  406ac4:	mov	x4, x2
  406ac8:	mov	x5, x2
  406acc:	bl	4058a4 <printf@plt+0x40b4>
  406ad0:	add	x0, sp, #0x10
  406ad4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406ad8:	ldr	w2, [x19, #32]
  406adc:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406ae0:	add	x20, x20, #0x2fd
  406ae4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406ae8:	add	x1, x1, #0x5d6
  406aec:	mov	x0, x20
  406af0:	bl	4015c0 <sprintf@plt>
  406af4:	add	x0, sp, #0x10
  406af8:	mov	x1, x20
  406afc:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406b00:	ldr	w2, [x19, #32]
  406b04:	ldr	w3, [x19, #40]
  406b08:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406b0c:	add	x20, x20, #0x270
  406b10:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406b14:	add	x1, x1, #0x5ad
  406b18:	mov	x0, x20
  406b1c:	bl	4015c0 <sprintf@plt>
  406b20:	mov	x0, sp
  406b24:	mov	x1, x20
  406b28:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406b2c:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406b30:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406b34:	add	x3, x3, #0x228
  406b38:	add	x0, x0, #0x90d
  406b3c:	add	x1, sp, #0x10
  406b40:	mov	x2, sp
  406b44:	mov	x4, x3
  406b48:	mov	x5, x3
  406b4c:	bl	4058a4 <printf@plt+0x40b4>
  406b50:	b	406bc8 <printf@plt+0x53d8>
  406b54:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406b58:	add	x20, x20, #0x2fd
  406b5c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406b60:	add	x1, x1, #0x5d6
  406b64:	mov	x0, x20
  406b68:	bl	4015c0 <sprintf@plt>
  406b6c:	add	x0, sp, #0x10
  406b70:	mov	x1, x20
  406b74:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406b78:	ldr	w2, [x19, #32]
  406b7c:	ldr	w3, [x19, #40]
  406b80:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406b84:	add	x20, x20, #0x270
  406b88:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406b8c:	add	x1, x1, #0x5ad
  406b90:	mov	x0, x20
  406b94:	bl	4015c0 <sprintf@plt>
  406b98:	mov	x0, sp
  406b9c:	mov	x1, x20
  406ba0:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406ba4:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406ba8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406bac:	add	x3, x3, #0x228
  406bb0:	add	x0, x0, #0x92f
  406bb4:	add	x1, sp, #0x10
  406bb8:	mov	x2, sp
  406bbc:	mov	x4, x3
  406bc0:	mov	x5, x3
  406bc4:	bl	4058a4 <printf@plt+0x40b4>
  406bc8:	mov	x0, sp
  406bcc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406bd0:	add	x0, sp, #0x10
  406bd4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406bd8:	b	406bec <printf@plt+0x53fc>
  406bdc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  406be0:	add	x1, x1, #0x81e
  406be4:	mov	w0, #0x296                 	// #662
  406be8:	bl	40da20 <printf@plt+0xc230>
  406bec:	ldr	x8, [x19, #56]
  406bf0:	ldrb	w8, [x8, #45]
  406bf4:	cbz	w8, 406c0c <printf@plt+0x541c>
  406bf8:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  406bfc:	ldr	x1, [x8, #512]
  406c00:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406c04:	add	x0, x0, #0x957
  406c08:	bl	401490 <fputs@plt>
  406c0c:	ldp	x20, x19, [sp, #48]
  406c10:	ldp	x29, x30, [sp, #32]
  406c14:	add	sp, sp, #0x40
  406c18:	ret
  406c1c:	b	406c24 <printf@plt+0x5434>
  406c20:	b	406c3c <printf@plt+0x544c>
  406c24:	mov	x19, x0
  406c28:	mov	x0, sp
  406c2c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406c30:	b	406c40 <printf@plt+0x5450>
  406c34:	b	406c3c <printf@plt+0x544c>
  406c38:	b	406c3c <printf@plt+0x544c>
  406c3c:	mov	x19, x0
  406c40:	add	x0, sp, #0x10
  406c44:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406c48:	mov	x0, x19
  406c4c:	bl	401790 <_Unwind_Resume@plt>
  406c50:	stp	x29, x30, [sp, #-32]!
  406c54:	stp	x20, x19, [sp, #16]
  406c58:	mov	x29, sp
  406c5c:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406c60:	mov	w3, w1
  406c64:	add	x20, x20, #0x270
  406c68:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406c6c:	mov	w2, w0
  406c70:	add	x1, x1, #0x5ad
  406c74:	mov	x0, x20
  406c78:	mov	x19, x8
  406c7c:	bl	4015c0 <sprintf@plt>
  406c80:	mov	x0, x19
  406c84:	mov	x1, x20
  406c88:	ldp	x20, x19, [sp, #16]
  406c8c:	ldp	x29, x30, [sp], #32
  406c90:	b	40f23c <_ZdlPvm@@Base+0x90>
  406c94:	stp	x29, x30, [sp, #-16]!
  406c98:	mov	x29, sp
  406c9c:	mov	w5, w4
  406ca0:	mov	x4, x3
  406ca4:	mov	x3, x2
  406ca8:	mov	w2, w1
  406cac:	mov	w1, wzr
  406cb0:	bl	406cc0 <printf@plt+0x54d0>
  406cb4:	mov	w0, #0x1                   	// #1
  406cb8:	ldp	x29, x30, [sp], #16
  406cbc:	ret
  406cc0:	sub	sp, sp, #0x90
  406cc4:	stp	x29, x30, [sp, #48]
  406cc8:	stp	x28, x27, [sp, #64]
  406ccc:	stp	x26, x25, [sp, #80]
  406cd0:	stp	x24, x23, [sp, #96]
  406cd4:	stp	x22, x21, [sp, #112]
  406cd8:	stp	x20, x19, [sp, #128]
  406cdc:	add	x29, sp, #0x30
  406ce0:	mov	x23, x3
  406ce4:	ldpsw	x3, x8, [x0, #40]
  406ce8:	mov	x21, x4
  406cec:	mov	w22, w2
  406cf0:	mov	x19, x0
  406cf4:	cmp	w3, w8
  406cf8:	mov	w20, w1
  406cfc:	b.gt	406d20 <printf@plt+0x5530>
  406d00:	ldr	x9, [x19, #48]
  406d04:	mov	x10, x3
  406d08:	ldr	x9, [x9, #128]
  406d0c:	ldrb	w11, [x9, x10]
  406d10:	cbnz	w11, 406d28 <printf@plt+0x5538>
  406d14:	cmp	x10, x8
  406d18:	add	x10, x10, #0x1
  406d1c:	b.lt	406d0c <printf@plt+0x551c>  // b.tstop
  406d20:	cbnz	w5, 4070d4 <printf@plt+0x58e4>
  406d24:	b	406d2c <printf@plt+0x553c>
  406d28:	cbz	w5, 4070d4 <printf@plt+0x58e4>
  406d2c:	ldr	w2, [x19, #32]
  406d30:	adrp	x24, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406d34:	add	x24, x24, #0x256
  406d38:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  406d3c:	add	x1, x1, #0x5a3
  406d40:	mov	x0, x24
  406d44:	bl	4015c0 <sprintf@plt>
  406d48:	sub	x0, x29, #0x10
  406d4c:	mov	x1, x24
  406d50:	bl	40f23c <_ZdlPvm@@Base+0x90>
  406d54:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406d58:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406d5c:	add	x2, x2, #0x228
  406d60:	add	x0, x0, #0x961
  406d64:	sub	x1, x29, #0x10
  406d68:	mov	x3, x2
  406d6c:	mov	x4, x2
  406d70:	mov	x5, x2
  406d74:	bl	4058a4 <printf@plt+0x40b4>
  406d78:	sub	x0, x29, #0x10
  406d7c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406d80:	adrp	x27, 426000 <_Znam@GLIBCXX_3.4>
  406d84:	ldr	x1, [x27, #512]
  406d88:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406d8c:	add	x0, x0, #0x969
  406d90:	bl	401490 <fputs@plt>
  406d94:	ldr	x1, [x27, #512]
  406d98:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406d9c:	add	x0, x0, #0x981
  406da0:	bl	401490 <fputs@plt>
  406da4:	ldp	w0, w9, [x19, #40]
  406da8:	cmp	w0, w9
  406dac:	b.gt	406eb8 <printf@plt+0x56c8>
  406db0:	sxtw	x28, w0
  406db4:	add	x10, x23, x28, lsl #4
  406db8:	sxtw	x8, w9
  406dbc:	add	x10, x10, #0x8
  406dc0:	mov	x11, x28
  406dc4:	ldr	w12, [x10]
  406dc8:	cbnz	w12, 406ddc <printf@plt+0x55ec>
  406dcc:	ldr	x12, [x19, #48]
  406dd0:	ldr	x12, [x12, #128]
  406dd4:	ldrb	w12, [x12, x11]
  406dd8:	cbz	w12, 4070f4 <printf@plt+0x5904>
  406ddc:	cmp	x11, x8
  406de0:	add	x11, x11, #0x1
  406de4:	add	x10, x10, #0x10
  406de8:	b.lt	406dc4 <printf@plt+0x55d4>  // b.tstop
  406dec:	cmp	w0, w9
  406df0:	b.gt	406eb8 <printf@plt+0x56c8>
  406df4:	adrp	x24, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406df8:	adrp	x25, 411000 <_ZdlPvm@@Base+0x1e54>
  406dfc:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1e54>
  406e00:	add	x22, x23, x28, lsl #4
  406e04:	sub	x23, x21, #0x4
  406e08:	add	x24, x24, #0x228
  406e0c:	add	x25, x25, #0x998
  406e10:	add	x26, x26, #0x98b
  406e14:	cmp	x28, w0, sxtw
  406e18:	b.le	406e5c <printf@plt+0x566c>
  406e1c:	cbz	x21, 406e54 <printf@plt+0x5664>
  406e20:	ldr	w0, [x23, x28, lsl #2]
  406e24:	sub	x8, x29, #0x10
  406e28:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  406e2c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406e30:	sub	x1, x29, #0x10
  406e34:	add	x0, x0, #0x986
  406e38:	mov	x2, x24
  406e3c:	mov	x3, x24
  406e40:	mov	x4, x24
  406e44:	mov	x5, x24
  406e48:	bl	4058a4 <printf@plt+0x40b4>
  406e4c:	sub	x0, x29, #0x10
  406e50:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406e54:	mov	w0, #0x2b                  	// #43
  406e58:	bl	4015e0 <putchar@plt>
  406e5c:	ldr	x8, [x19, #48]
  406e60:	ldr	x8, [x8, #128]
  406e64:	ldrb	w8, [x8, x28]
  406e68:	cbz	w8, 406e7c <printf@plt+0x568c>
  406e6c:	ldr	x1, [x27, #512]
  406e70:	mov	x0, x26
  406e74:	bl	401490 <fputs@plt>
  406e78:	b	406e98 <printf@plt+0x56a8>
  406e7c:	mov	x0, x25
  406e80:	mov	x1, x22
  406e84:	mov	x2, x24
  406e88:	mov	x3, x24
  406e8c:	mov	x4, x24
  406e90:	mov	x5, x24
  406e94:	bl	4058a4 <printf@plt+0x40b4>
  406e98:	ldrsw	x9, [x19, #44]
  406e9c:	cmp	x28, x9
  406ea0:	b.ge	406eb4 <printf@plt+0x56c4>  // b.tcont
  406ea4:	ldr	w0, [x19, #40]
  406ea8:	add	x28, x28, #0x1
  406eac:	add	x22, x22, #0x10
  406eb0:	b	406e14 <printf@plt+0x5624>
  406eb4:	ldr	w0, [x19, #40]
  406eb8:	sub	x8, x29, #0x10
  406ebc:	mov	w1, w9
  406ec0:	bl	405c90 <printf@plt+0x44a0>
  406ec4:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406ec8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406ecc:	add	x2, x2, #0x228
  406ed0:	add	x0, x0, #0x99f
  406ed4:	sub	x1, x29, #0x10
  406ed8:	mov	x3, x2
  406edc:	mov	x4, x2
  406ee0:	mov	x5, x2
  406ee4:	bl	4058a4 <printf@plt+0x40b4>
  406ee8:	sub	x0, x29, #0x10
  406eec:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406ef0:	cbz	w20, 406f04 <printf@plt+0x5714>
  406ef4:	ldr	x1, [x27, #512]
  406ef8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406efc:	add	x0, x0, #0x9c4
  406f00:	bl	401490 <fputs@plt>
  406f04:	ldr	x1, [x27, #512]
  406f08:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  406f0c:	add	x0, x0, #0xdbf
  406f10:	bl	401490 <fputs@plt>
  406f14:	ldr	x1, [x27, #512]
  406f18:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  406f1c:	add	x0, x0, #0xef6
  406f20:	bl	401490 <fputs@plt>
  406f24:	ldr	x0, [x19, #56]
  406f28:	bl	4071f0 <printf@plt+0x5a00>
  406f2c:	ldr	x0, [x19, #24]
  406f30:	ldr	w1, [x19, #16]
  406f34:	bl	405544 <printf@plt+0x3d54>
  406f38:	ldr	x0, [x19, #64]
  406f3c:	ldr	x1, [x27, #512]
  406f40:	bl	401490 <fputs@plt>
  406f44:	ldr	x1, [x27, #512]
  406f48:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406f4c:	add	x0, x0, #0x9c8
  406f50:	bl	401490 <fputs@plt>
  406f54:	ldr	x8, [x19, #56]
  406f58:	ldrb	w8, [x8, #44]
  406f5c:	cbnz	w8, 407008 <printf@plt+0x5818>
  406f60:	cbz	w20, 406fd0 <printf@plt+0x57e0>
  406f64:	ldp	w0, w1, [x19, #40]
  406f68:	sub	x8, x29, #0x10
  406f6c:	bl	405c90 <printf@plt+0x44a0>
  406f70:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406f74:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406f78:	add	x2, x2, #0x228
  406f7c:	add	x0, x0, #0x9d7
  406f80:	sub	x1, x29, #0x10
  406f84:	mov	x3, x2
  406f88:	mov	x4, x2
  406f8c:	mov	x5, x2
  406f90:	bl	4058a4 <printf@plt+0x40b4>
  406f94:	sub	x0, x29, #0x10
  406f98:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  406f9c:	ldp	w0, w1, [x19, #40]
  406fa0:	sub	x8, x29, #0x10
  406fa4:	bl	4067e0 <printf@plt+0x4ff0>
  406fa8:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406fac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406fb0:	add	x2, x2, #0x228
  406fb4:	add	x0, x0, #0x9f3
  406fb8:	sub	x1, x29, #0x10
  406fbc:	mov	x3, x2
  406fc0:	mov	x4, x2
  406fc4:	mov	x5, x2
  406fc8:	bl	4058a4 <printf@plt+0x40b4>
  406fcc:	b	407000 <printf@plt+0x5810>
  406fd0:	ldp	w0, w1, [x19, #40]
  406fd4:	sub	x8, x29, #0x10
  406fd8:	bl	405c90 <printf@plt+0x44a0>
  406fdc:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  406fe0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  406fe4:	add	x2, x2, #0x228
  406fe8:	add	x0, x0, #0x9f3
  406fec:	sub	x1, x29, #0x10
  406ff0:	mov	x3, x2
  406ff4:	mov	x4, x2
  406ff8:	mov	x5, x2
  406ffc:	bl	4058a4 <printf@plt+0x40b4>
  407000:	sub	x0, x29, #0x10
  407004:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407008:	ldr	w2, [x19, #32]
  40700c:	ldr	w3, [x19, #40]
  407010:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407014:	add	x20, x20, #0x270
  407018:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40701c:	add	x1, x1, #0x5ad
  407020:	mov	x0, x20
  407024:	bl	4015c0 <sprintf@plt>
  407028:	sub	x0, x29, #0x10
  40702c:	mov	x1, x20
  407030:	bl	40f23c <_ZdlPvm@@Base+0x90>
  407034:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407038:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40703c:	add	x2, x2, #0x228
  407040:	add	x0, x0, #0xa0a
  407044:	sub	x1, x29, #0x10
  407048:	mov	x3, x2
  40704c:	mov	x4, x2
  407050:	mov	x5, x2
  407054:	bl	4058a4 <printf@plt+0x40b4>
  407058:	sub	x0, x29, #0x10
  40705c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407060:	ldr	w2, [x19, #32]
  407064:	ldr	w3, [x19, #40]
  407068:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40706c:	add	x19, x19, #0x23c
  407070:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407074:	add	x1, x1, #0x599
  407078:	mov	x0, x19
  40707c:	bl	4015c0 <sprintf@plt>
  407080:	sub	x0, x29, #0x10
  407084:	mov	x1, x19
  407088:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40708c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407090:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407094:	add	x2, x2, #0x228
  407098:	add	x0, x0, #0xa19
  40709c:	sub	x1, x29, #0x10
  4070a0:	mov	x3, x2
  4070a4:	mov	x4, x2
  4070a8:	mov	x5, x2
  4070ac:	bl	4058a4 <printf@plt+0x40b4>
  4070b0:	sub	x0, x29, #0x10
  4070b4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4070b8:	ldr	x1, [x27, #512]
  4070bc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4070c0:	add	x0, x0, #0xa28
  4070c4:	bl	401490 <fputs@plt>
  4070c8:	adrp	x8, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4070cc:	mov	w9, #0x1                   	// #1
  4070d0:	str	w9, [x8, #568]
  4070d4:	ldp	x20, x19, [sp, #128]
  4070d8:	ldp	x22, x21, [sp, #112]
  4070dc:	ldp	x24, x23, [sp, #96]
  4070e0:	ldp	x26, x25, [sp, #80]
  4070e4:	ldp	x28, x27, [sp, #64]
  4070e8:	ldp	x29, x30, [sp, #48]
  4070ec:	add	sp, sp, #0x90
  4070f0:	ret
  4070f4:	sub	x8, x29, #0x10
  4070f8:	mov	w1, w9
  4070fc:	bl	405c90 <printf@plt+0x44a0>
  407100:	ldp	w9, w8, [x19, #40]
  407104:	sub	w8, w8, w9
  407108:	add	w0, w8, #0x1
  40710c:	add	x8, sp, #0x10
  407110:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  407114:	add	w0, w22, #0x1
  407118:	mov	x8, sp
  40711c:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  407120:	adrp	x4, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407124:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407128:	add	x4, x4, #0x228
  40712c:	add	x0, x0, #0x9a9
  407130:	sub	x1, x29, #0x10
  407134:	add	x2, sp, #0x10
  407138:	mov	x3, sp
  40713c:	mov	x5, x4
  407140:	bl	4058a4 <printf@plt+0x40b4>
  407144:	mov	x0, sp
  407148:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40714c:	add	x0, sp, #0x10
  407150:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407154:	b	406ee8 <printf@plt+0x56f8>
  407158:	mov	x19, x0
  40715c:	mov	x0, sp
  407160:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407164:	b	40716c <printf@plt+0x597c>
  407168:	mov	x19, x0
  40716c:	add	x0, sp, #0x10
  407170:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407174:	b	40719c <printf@plt+0x59ac>
  407178:	b	407198 <printf@plt+0x59a8>
  40717c:	b	407198 <printf@plt+0x59a8>
  407180:	b	407198 <printf@plt+0x59a8>
  407184:	b	407198 <printf@plt+0x59a8>
  407188:	b	407198 <printf@plt+0x59a8>
  40718c:	b	407198 <printf@plt+0x59a8>
  407190:	b	407198 <printf@plt+0x59a8>
  407194:	b	407198 <printf@plt+0x59a8>
  407198:	mov	x19, x0
  40719c:	sub	x0, x29, #0x10
  4071a0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4071a4:	mov	x0, x19
  4071a8:	bl	401790 <_Unwind_Resume@plt>
  4071ac:	stp	x29, x30, [sp, #-32]!
  4071b0:	stp	x20, x19, [sp, #16]
  4071b4:	mov	x29, sp
  4071b8:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4071bc:	mov	w3, w1
  4071c0:	add	x20, x20, #0x256
  4071c4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4071c8:	mov	w2, w0
  4071cc:	add	x1, x1, #0x5a3
  4071d0:	mov	x0, x20
  4071d4:	mov	x19, x8
  4071d8:	bl	4015c0 <sprintf@plt>
  4071dc:	mov	x0, x19
  4071e0:	mov	x1, x20
  4071e4:	ldp	x20, x19, [sp, #16]
  4071e8:	ldp	x29, x30, [sp], #32
  4071ec:	b	40f23c <_ZdlPvm@@Base+0x90>
  4071f0:	sub	sp, sp, #0x30
  4071f4:	stp	x29, x30, [sp, #16]
  4071f8:	stp	x20, x19, [sp, #32]
  4071fc:	add	x29, sp, #0x10
  407200:	ldr	w8, [x0, #16]
  407204:	mov	x19, x0
  407208:	cbz	w8, 407230 <printf@plt+0x5a40>
  40720c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407210:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407214:	add	x2, x2, #0x228
  407218:	add	x1, x19, #0x8
  40721c:	add	x0, x0, #0xb8c
  407220:	mov	x3, x2
  407224:	mov	x4, x2
  407228:	mov	x5, x2
  40722c:	bl	4058a4 <printf@plt+0x40b4>
  407230:	ldrh	w8, [x19, #2]
  407234:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  407238:	cbz	w8, 4072a0 <printf@plt+0x5ab0>
  40723c:	ldr	x1, [x20, #512]
  407240:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407244:	add	x0, x0, #0xb94
  407248:	bl	401490 <fputs@plt>
  40724c:	ldrsh	w8, [x19]
  407250:	cmp	w8, #0x0
  407254:	b.le	407264 <printf@plt+0x5a74>
  407258:	mov	w0, #0x2b                  	// #43
  40725c:	bl	4015e0 <putchar@plt>
  407260:	b	407268 <printf@plt+0x5a78>
  407264:	tbnz	w8, #31, 407348 <printf@plt+0x5b58>
  407268:	ldrsh	w0, [x19, #2]
  40726c:	mov	x8, sp
  407270:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  407274:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407278:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40727c:	add	x2, x2, #0x228
  407280:	add	x0, x0, #0xf05
  407284:	mov	x1, sp
  407288:	mov	x3, x2
  40728c:	mov	x4, x2
  407290:	mov	x5, x2
  407294:	bl	4058a4 <printf@plt+0x40b4>
  407298:	mov	x0, sp
  40729c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4072a0:	ldrh	w8, [x19, #6]
  4072a4:	cbz	w8, 40730c <printf@plt+0x5b1c>
  4072a8:	ldr	x1, [x20, #512]
  4072ac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4072b0:	add	x0, x0, #0xb99
  4072b4:	bl	401490 <fputs@plt>
  4072b8:	ldrsh	w8, [x19, #4]
  4072bc:	cmp	w8, #0x0
  4072c0:	b.le	4072d0 <printf@plt+0x5ae0>
  4072c4:	mov	w0, #0x2b                  	// #43
  4072c8:	bl	4015e0 <putchar@plt>
  4072cc:	b	4072d4 <printf@plt+0x5ae4>
  4072d0:	tbnz	w8, #31, 407350 <printf@plt+0x5b60>
  4072d4:	ldrsh	w0, [x19, #6]
  4072d8:	mov	x8, sp
  4072dc:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  4072e0:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4072e4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  4072e8:	add	x2, x2, #0x228
  4072ec:	add	x0, x0, #0xf05
  4072f0:	mov	x1, sp
  4072f4:	mov	x3, x2
  4072f8:	mov	x4, x2
  4072fc:	mov	x5, x2
  407300:	bl	4058a4 <printf@plt+0x40b4>
  407304:	mov	x0, sp
  407308:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40730c:	ldr	w8, [x19, #32]
  407310:	cbz	w8, 407338 <printf@plt+0x5b48>
  407314:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407318:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40731c:	add	x2, x2, #0x228
  407320:	add	x1, x19, #0x18
  407324:	add	x0, x0, #0xa74
  407328:	mov	x3, x2
  40732c:	mov	x4, x2
  407330:	mov	x5, x2
  407334:	bl	4058a4 <printf@plt+0x40b4>
  407338:	ldp	x20, x19, [sp, #32]
  40733c:	ldp	x29, x30, [sp, #16]
  407340:	add	sp, sp, #0x30
  407344:	ret
  407348:	mov	w0, #0x2d                  	// #45
  40734c:	b	40725c <printf@plt+0x5a6c>
  407350:	mov	w0, #0x2d                  	// #45
  407354:	b	4072c8 <printf@plt+0x5ad8>
  407358:	b	40735c <printf@plt+0x5b6c>
  40735c:	mov	x19, x0
  407360:	mov	x0, sp
  407364:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407368:	mov	x0, x19
  40736c:	bl	401790 <_Unwind_Resume@plt>
  407370:	sub	sp, sp, #0x40
  407374:	stp	x29, x30, [sp, #32]
  407378:	stp	x20, x19, [sp, #48]
  40737c:	add	x29, sp, #0x20
  407380:	ldr	w2, [x0, #32]
  407384:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407388:	add	x20, x20, #0x2fd
  40738c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407390:	mov	x19, x0
  407394:	add	x1, x1, #0x5d6
  407398:	mov	x0, x20
  40739c:	bl	4015c0 <sprintf@plt>
  4073a0:	add	x0, sp, #0x10
  4073a4:	mov	x1, x20
  4073a8:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4073ac:	ldr	w2, [x19, #32]
  4073b0:	ldr	w3, [x19, #40]
  4073b4:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4073b8:	add	x19, x19, #0x270
  4073bc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4073c0:	add	x1, x1, #0x5ad
  4073c4:	mov	x0, x19
  4073c8:	bl	4015c0 <sprintf@plt>
  4073cc:	mov	x0, sp
  4073d0:	mov	x1, x19
  4073d4:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4073d8:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4073dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4073e0:	add	x3, x3, #0x228
  4073e4:	add	x0, x0, #0xa42
  4073e8:	add	x1, sp, #0x10
  4073ec:	mov	x2, sp
  4073f0:	mov	x4, x3
  4073f4:	mov	x5, x3
  4073f8:	bl	4058a4 <printf@plt+0x40b4>
  4073fc:	mov	x0, sp
  407400:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407404:	add	x0, sp, #0x10
  407408:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40740c:	ldp	x20, x19, [sp, #48]
  407410:	ldp	x29, x30, [sp, #32]
  407414:	add	sp, sp, #0x40
  407418:	ret
  40741c:	mov	x19, x0
  407420:	mov	x0, sp
  407424:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407428:	b	407430 <printf@plt+0x5c40>
  40742c:	mov	x19, x0
  407430:	add	x0, sp, #0x10
  407434:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407438:	mov	x0, x19
  40743c:	bl	401790 <_Unwind_Resume@plt>
  407440:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  407444:	mov	w8, #0xffffffff            	// #-1
  407448:	mov	x9, #0xffffffffffffffff    	// #-1
  40744c:	add	x10, x10, #0xe10
  407450:	stp	x2, x3, [x0, #56]
  407454:	str	w8, [x0, #16]
  407458:	stp	xzr, x9, [x0, #24]
  40745c:	stp	x9, x1, [x0, #40]
  407460:	stp	x10, xzr, [x0]
  407464:	ret
  407468:	sub	sp, sp, #0x30
  40746c:	stp	x29, x30, [sp, #16]
  407470:	stp	x20, x19, [sp, #32]
  407474:	add	x29, sp, #0x10
  407478:	ldr	w2, [x0, #40]
  40747c:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407480:	add	x20, x20, #0x30b
  407484:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407488:	mov	x19, x0
  40748c:	add	x1, x1, #0x5dc
  407490:	mov	x0, x20
  407494:	bl	4015c0 <sprintf@plt>
  407498:	mov	x0, sp
  40749c:	mov	x1, x20
  4074a0:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4074a4:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4074a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4074ac:	add	x2, x2, #0x228
  4074b0:	add	x0, x0, #0xa66
  4074b4:	mov	x1, sp
  4074b8:	mov	x3, x2
  4074bc:	mov	x4, x2
  4074c0:	mov	x5, x2
  4074c4:	bl	4058a4 <printf@plt+0x40b4>
  4074c8:	mov	x0, sp
  4074cc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4074d0:	ldr	w2, [x19, #32]
  4074d4:	ldr	w3, [x19, #40]
  4074d8:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4074dc:	add	x19, x19, #0x256
  4074e0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4074e4:	add	x1, x1, #0x5a3
  4074e8:	mov	x0, x19
  4074ec:	bl	4015c0 <sprintf@plt>
  4074f0:	mov	x0, sp
  4074f4:	mov	x1, x19
  4074f8:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4074fc:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407500:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407504:	add	x2, x2, #0x228
  407508:	add	x0, x0, #0xa74
  40750c:	mov	x1, sp
  407510:	mov	x3, x2
  407514:	mov	x4, x2
  407518:	mov	x5, x2
  40751c:	bl	4058a4 <printf@plt+0x40b4>
  407520:	mov	x0, sp
  407524:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407528:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40752c:	ldr	x1, [x8, #512]
  407530:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407534:	add	x0, x0, #0xa79
  407538:	bl	401490 <fputs@plt>
  40753c:	ldp	x20, x19, [sp, #32]
  407540:	ldp	x29, x30, [sp, #16]
  407544:	add	sp, sp, #0x30
  407548:	ret
  40754c:	b	407550 <printf@plt+0x5d60>
  407550:	mov	x19, x0
  407554:	mov	x0, sp
  407558:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40755c:	mov	x0, x19
  407560:	bl	401790 <_Unwind_Resume@plt>
  407564:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  407568:	mov	w8, #0xffffffff            	// #-1
  40756c:	mov	x9, #0xffffffffffffffff    	// #-1
  407570:	add	x10, x10, #0xe88
  407574:	stp	x2, x3, [x0, #56]
  407578:	str	w8, [x0, #16]
  40757c:	stp	xzr, x9, [x0, #24]
  407580:	stp	x9, x1, [x0, #40]
  407584:	stp	x10, xzr, [x0]
  407588:	ret
  40758c:	sub	sp, sp, #0x50
  407590:	stp	x29, x30, [sp, #48]
  407594:	stp	x20, x19, [sp, #64]
  407598:	add	x29, sp, #0x30
  40759c:	ldr	w2, [x0, #40]
  4075a0:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4075a4:	add	x20, x20, #0x30b
  4075a8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4075ac:	mov	x19, x0
  4075b0:	add	x1, x1, #0x5dc
  4075b4:	mov	x0, x20
  4075b8:	bl	4015c0 <sprintf@plt>
  4075bc:	sub	x0, x29, #0x10
  4075c0:	mov	x1, x20
  4075c4:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4075c8:	ldp	w0, w1, [x19, #40]
  4075cc:	add	x8, sp, #0x10
  4075d0:	bl	405c90 <printf@plt+0x44a0>
  4075d4:	ldr	w2, [x19, #32]
  4075d8:	ldr	w3, [x19, #40]
  4075dc:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4075e0:	add	x20, x20, #0x23c
  4075e4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4075e8:	add	x1, x1, #0x599
  4075ec:	mov	x0, x20
  4075f0:	bl	4015c0 <sprintf@plt>
  4075f4:	mov	x0, sp
  4075f8:	mov	x1, x20
  4075fc:	bl	40f23c <_ZdlPvm@@Base+0x90>
  407600:	adrp	x4, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407604:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407608:	add	x4, x4, #0x228
  40760c:	add	x0, x0, #0xa7e
  407610:	sub	x1, x29, #0x10
  407614:	add	x2, sp, #0x10
  407618:	mov	x3, sp
  40761c:	mov	x5, x4
  407620:	bl	4058a4 <printf@plt+0x40b4>
  407624:	mov	x0, sp
  407628:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40762c:	add	x0, sp, #0x10
  407630:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407634:	sub	x0, x29, #0x10
  407638:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40763c:	ldr	w2, [x19, #32]
  407640:	ldr	w3, [x19, #40]
  407644:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407648:	add	x19, x19, #0x256
  40764c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407650:	add	x1, x1, #0x5a3
  407654:	mov	x0, x19
  407658:	bl	4015c0 <sprintf@plt>
  40765c:	sub	x0, x29, #0x10
  407660:	mov	x1, x19
  407664:	bl	40f23c <_ZdlPvm@@Base+0x90>
  407668:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40766c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407670:	add	x2, x2, #0x228
  407674:	add	x0, x0, #0xa74
  407678:	sub	x1, x29, #0x10
  40767c:	mov	x3, x2
  407680:	mov	x4, x2
  407684:	mov	x5, x2
  407688:	bl	4058a4 <printf@plt+0x40b4>
  40768c:	sub	x0, x29, #0x10
  407690:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407694:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  407698:	ldr	x1, [x8, #512]
  40769c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4076a0:	add	x0, x0, #0xa79
  4076a4:	bl	401490 <fputs@plt>
  4076a8:	ldp	x20, x19, [sp, #64]
  4076ac:	ldp	x29, x30, [sp, #48]
  4076b0:	add	sp, sp, #0x50
  4076b4:	ret
  4076b8:	b	4076dc <printf@plt+0x5eec>
  4076bc:	mov	x19, x0
  4076c0:	mov	x0, sp
  4076c4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4076c8:	b	4076d0 <printf@plt+0x5ee0>
  4076cc:	mov	x19, x0
  4076d0:	add	x0, sp, #0x10
  4076d4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4076d8:	b	4076e0 <printf@plt+0x5ef0>
  4076dc:	mov	x19, x0
  4076e0:	sub	x0, x29, #0x10
  4076e4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4076e8:	mov	x0, x19
  4076ec:	bl	401790 <_Unwind_Resume@plt>
  4076f0:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  4076f4:	mov	w8, #0xffffffff            	// #-1
  4076f8:	mov	x9, #0xffffffffffffffff    	// #-1
  4076fc:	add	x10, x10, #0xf00
  407700:	stp	x2, x3, [x0, #56]
  407704:	str	w8, [x0, #16]
  407708:	stp	xzr, x9, [x0, #24]
  40770c:	stp	x9, x1, [x0, #40]
  407710:	stp	x10, xzr, [x0]
  407714:	ret
  407718:	sub	sp, sp, #0x50
  40771c:	stp	x29, x30, [sp, #48]
  407720:	stp	x20, x19, [sp, #64]
  407724:	add	x29, sp, #0x30
  407728:	ldr	w2, [x0, #40]
  40772c:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407730:	add	x20, x20, #0x30b
  407734:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407738:	mov	x19, x0
  40773c:	add	x1, x1, #0x5dc
  407740:	mov	x0, x20
  407744:	bl	4015c0 <sprintf@plt>
  407748:	sub	x0, x29, #0x10
  40774c:	mov	x1, x20
  407750:	bl	40f23c <_ZdlPvm@@Base+0x90>
  407754:	ldp	w0, w1, [x19, #40]
  407758:	add	x8, sp, #0x10
  40775c:	bl	405c90 <printf@plt+0x44a0>
  407760:	ldr	w2, [x19, #32]
  407764:	ldr	w3, [x19, #40]
  407768:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40776c:	add	x20, x20, #0x23c
  407770:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407774:	add	x1, x1, #0x599
  407778:	mov	x0, x20
  40777c:	bl	4015c0 <sprintf@plt>
  407780:	mov	x0, sp
  407784:	mov	x1, x20
  407788:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40778c:	adrp	x4, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407790:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407794:	add	x4, x4, #0x228
  407798:	add	x0, x0, #0xa9c
  40779c:	sub	x1, x29, #0x10
  4077a0:	add	x2, sp, #0x10
  4077a4:	mov	x3, sp
  4077a8:	mov	x5, x4
  4077ac:	bl	4058a4 <printf@plt+0x40b4>
  4077b0:	mov	x0, sp
  4077b4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4077b8:	add	x0, sp, #0x10
  4077bc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4077c0:	sub	x0, x29, #0x10
  4077c4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4077c8:	ldr	w2, [x19, #32]
  4077cc:	ldr	w3, [x19, #40]
  4077d0:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4077d4:	add	x19, x19, #0x256
  4077d8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4077dc:	add	x1, x1, #0x5a3
  4077e0:	mov	x0, x19
  4077e4:	bl	4015c0 <sprintf@plt>
  4077e8:	sub	x0, x29, #0x10
  4077ec:	mov	x1, x19
  4077f0:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4077f4:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4077f8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4077fc:	add	x2, x2, #0x228
  407800:	add	x0, x0, #0xa74
  407804:	sub	x1, x29, #0x10
  407808:	mov	x3, x2
  40780c:	mov	x4, x2
  407810:	mov	x5, x2
  407814:	bl	4058a4 <printf@plt+0x40b4>
  407818:	sub	x0, x29, #0x10
  40781c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407820:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  407824:	ldr	x1, [x8, #512]
  407828:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40782c:	add	x0, x0, #0xa79
  407830:	bl	401490 <fputs@plt>
  407834:	ldp	x20, x19, [sp, #64]
  407838:	ldp	x29, x30, [sp, #48]
  40783c:	add	sp, sp, #0x50
  407840:	ret
  407844:	b	407868 <printf@plt+0x6078>
  407848:	mov	x19, x0
  40784c:	mov	x0, sp
  407850:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407854:	b	40785c <printf@plt+0x606c>
  407858:	mov	x19, x0
  40785c:	add	x0, sp, #0x10
  407860:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407864:	b	40786c <printf@plt+0x607c>
  407868:	mov	x19, x0
  40786c:	sub	x0, x29, #0x10
  407870:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407874:	mov	x0, x19
  407878:	bl	401790 <_Unwind_Resume@plt>
  40787c:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  407880:	mov	w8, #0xffffffff            	// #-1
  407884:	mov	x9, #0xffffffffffffffff    	// #-1
  407888:	add	x10, x10, #0xf78
  40788c:	stp	x2, x3, [x0, #56]
  407890:	str	w8, [x0, #16]
  407894:	stp	xzr, x9, [x0, #24]
  407898:	stp	x9, x1, [x0, #40]
  40789c:	stp	x10, xzr, [x0]
  4078a0:	ret
  4078a4:	stp	x29, x30, [sp, #-16]!
  4078a8:	mov	x29, sp
  4078ac:	mov	w5, w4
  4078b0:	mov	x4, x3
  4078b4:	mov	x3, x2
  4078b8:	mov	w2, w1
  4078bc:	mov	w1, #0x1                   	// #1
  4078c0:	bl	406cc0 <printf@plt+0x54d0>
  4078c4:	mov	w0, #0x1                   	// #1
  4078c8:	ldp	x29, x30, [sp], #16
  4078cc:	ret
  4078d0:	sub	sp, sp, #0x50
  4078d4:	stp	x29, x30, [sp, #48]
  4078d8:	stp	x20, x19, [sp, #64]
  4078dc:	add	x29, sp, #0x30
  4078e0:	ldr	w2, [x0, #40]
  4078e4:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4078e8:	add	x20, x20, #0x30b
  4078ec:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4078f0:	mov	x19, x0
  4078f4:	add	x1, x1, #0x5dc
  4078f8:	mov	x0, x20
  4078fc:	bl	4015c0 <sprintf@plt>
  407900:	sub	x0, x29, #0x10
  407904:	mov	x1, x20
  407908:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40790c:	ldp	w0, w1, [x19, #40]
  407910:	add	x8, sp, #0x10
  407914:	bl	405c90 <printf@plt+0x44a0>
  407918:	ldp	w0, w1, [x19, #40]
  40791c:	mov	x8, sp
  407920:	bl	4067e0 <printf@plt+0x4ff0>
  407924:	adrp	x4, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407928:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40792c:	add	x4, x4, #0x228
  407930:	add	x0, x0, #0xa9c
  407934:	sub	x1, x29, #0x10
  407938:	add	x2, sp, #0x10
  40793c:	mov	x3, sp
  407940:	mov	x5, x4
  407944:	bl	4058a4 <printf@plt+0x40b4>
  407948:	mov	x0, sp
  40794c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407950:	add	x0, sp, #0x10
  407954:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407958:	sub	x0, x29, #0x10
  40795c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407960:	ldr	w2, [x19, #32]
  407964:	ldr	w3, [x19, #40]
  407968:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40796c:	add	x19, x19, #0x256
  407970:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407974:	add	x1, x1, #0x5a3
  407978:	mov	x0, x19
  40797c:	bl	4015c0 <sprintf@plt>
  407980:	sub	x0, x29, #0x10
  407984:	mov	x1, x19
  407988:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40798c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407990:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407994:	add	x2, x2, #0x228
  407998:	add	x0, x0, #0xa74
  40799c:	sub	x1, x29, #0x10
  4079a0:	mov	x3, x2
  4079a4:	mov	x4, x2
  4079a8:	mov	x5, x2
  4079ac:	bl	4058a4 <printf@plt+0x40b4>
  4079b0:	sub	x0, x29, #0x10
  4079b4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4079b8:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  4079bc:	ldr	x1, [x8, #512]
  4079c0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4079c4:	add	x0, x0, #0xa79
  4079c8:	bl	401490 <fputs@plt>
  4079cc:	ldp	x20, x19, [sp, #64]
  4079d0:	ldp	x29, x30, [sp, #48]
  4079d4:	add	sp, sp, #0x50
  4079d8:	ret
  4079dc:	b	407a00 <printf@plt+0x6210>
  4079e0:	mov	x19, x0
  4079e4:	mov	x0, sp
  4079e8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4079ec:	b	4079f4 <printf@plt+0x6204>
  4079f0:	mov	x19, x0
  4079f4:	add	x0, sp, #0x10
  4079f8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4079fc:	b	407a04 <printf@plt+0x6214>
  407a00:	mov	x19, x0
  407a04:	sub	x0, x29, #0x10
  407a08:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407a0c:	mov	x0, x19
  407a10:	bl	401790 <_Unwind_Resume@plt>
  407a14:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  407a18:	mov	w8, #0xffffffff            	// #-1
  407a1c:	mov	x9, #0xffffffffffffffff    	// #-1
  407a20:	add	x10, x10, #0xff0
  407a24:	stp	x1, x2, [x0, #48]
  407a28:	str	w8, [x0, #16]
  407a2c:	stp	xzr, x9, [x0, #24]
  407a30:	str	x9, [x0, #40]
  407a34:	stp	x10, xzr, [x0]
  407a38:	strh	wzr, [x0, #64]
  407a3c:	ret
  407a40:	cmp	w1, #0x0
  407a44:	mov	w8, #0x1                   	// #1
  407a48:	cinc	w8, w8, eq  // eq = none
  407a4c:	strb	w8, [x0, #64]
  407a50:	ret
  407a54:	cmp	w1, #0x0
  407a58:	mov	w8, #0x1                   	// #1
  407a5c:	cinc	w8, w8, eq  // eq = none
  407a60:	strb	w8, [x0, #65]
  407a64:	ret
  407a68:	adrp	x10, 411000 <_ZdlPvm@@Base+0x1e54>
  407a6c:	mov	w8, #0xffffffff            	// #-1
  407a70:	mov	x9, #0xffffffffffffffff    	// #-1
  407a74:	add	x10, x10, #0x78
  407a78:	stp	x1, x2, [x0, #48]
  407a7c:	strh	wzr, [x0, #64]
  407a80:	str	w8, [x0, #16]
  407a84:	stp	xzr, x9, [x0, #24]
  407a88:	str	x9, [x0, #40]
  407a8c:	stp	x10, xzr, [x0]
  407a90:	ret
  407a94:	mov	w0, #0x1                   	// #1
  407a98:	ret
  407a9c:	sub	sp, sp, #0x50
  407aa0:	stp	x29, x30, [sp, #16]
  407aa4:	stp	x24, x23, [sp, #32]
  407aa8:	stp	x22, x21, [sp, #48]
  407aac:	stp	x20, x19, [sp, #64]
  407ab0:	add	x29, sp, #0x10
  407ab4:	ldr	w2, [x0, #40]
  407ab8:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407abc:	mov	w19, w1
  407ac0:	add	x21, x21, #0x327
  407ac4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407ac8:	mov	x20, x0
  407acc:	add	x1, x1, #0x5e8
  407ad0:	mov	x0, x21
  407ad4:	bl	4015c0 <sprintf@plt>
  407ad8:	mov	x0, sp
  407adc:	mov	x1, x21
  407ae0:	bl	40f23c <_ZdlPvm@@Base+0x90>
  407ae4:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407ae8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  407aec:	add	x2, x2, #0x228
  407af0:	add	x0, x0, #0xa7b
  407af4:	mov	x1, sp
  407af8:	mov	x3, x2
  407afc:	mov	x4, x2
  407b00:	mov	x5, x2
  407b04:	bl	4058a4 <printf@plt+0x40b4>
  407b08:	mov	x0, sp
  407b0c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407b10:	ldrb	w8, [x20, #65]
  407b14:	adrp	x23, 410000 <_ZdlPvm@@Base+0xe54>
  407b18:	adrp	x24, 411000 <_ZdlPvm@@Base+0x1e54>
  407b1c:	adrp	x22, 426000 <_Znam@GLIBCXX_3.4>
  407b20:	add	x23, x23, #0x793
  407b24:	add	x24, x24, #0xabf
  407b28:	cbz	w8, 407b4c <printf@plt+0x635c>
  407b2c:	ldr	x1, [x22, #512]
  407b30:	cmp	w8, #0x1
  407b34:	csel	x0, x23, x24, eq  // eq = none
  407b38:	bl	401490 <fputs@plt>
  407b3c:	ldr	x1, [x22, #512]
  407b40:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407b44:	add	x0, x0, #0xc08
  407b48:	bl	401490 <fputs@plt>
  407b4c:	ldr	x1, [x22, #512]
  407b50:	adrp	x0, 40f000 <printf@plt+0xd810>
  407b54:	add	x0, x0, #0xfa0
  407b58:	bl	401490 <fputs@plt>
  407b5c:	cbnz	w19, 407b70 <printf@plt+0x6380>
  407b60:	ldr	x1, [x22, #512]
  407b64:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407b68:	add	x0, x0, #0xac1
  407b6c:	bl	401490 <fputs@plt>
  407b70:	ldr	w8, [x20, #44]
  407b74:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407b78:	add	x21, x21, #0x327
  407b7c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407b80:	add	w2, w8, #0x1
  407b84:	add	x1, x1, #0x5e8
  407b88:	mov	x0, x21
  407b8c:	bl	4015c0 <sprintf@plt>
  407b90:	mov	x0, sp
  407b94:	mov	x1, x21
  407b98:	bl	40f23c <_ZdlPvm@@Base+0x90>
  407b9c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407ba0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407ba4:	add	x2, x2, #0x228
  407ba8:	add	x0, x0, #0xadb
  407bac:	mov	x1, sp
  407bb0:	mov	x3, x2
  407bb4:	mov	x4, x2
  407bb8:	mov	x5, x2
  407bbc:	bl	4058a4 <printf@plt+0x40b4>
  407bc0:	mov	x0, sp
  407bc4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407bc8:	ldrb	w8, [x20, #64]
  407bcc:	cbz	w8, 407bf4 <printf@plt+0x6404>
  407bd0:	ldrb	w8, [x20, #65]
  407bd4:	ldr	x1, [x22, #512]
  407bd8:	cmp	w8, #0x1
  407bdc:	csel	x0, x24, x23, eq  // eq = none
  407be0:	bl	401490 <fputs@plt>
  407be4:	ldr	x1, [x22, #512]
  407be8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407bec:	add	x0, x0, #0xc08
  407bf0:	bl	401490 <fputs@plt>
  407bf4:	ldr	x1, [x22, #512]
  407bf8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407bfc:	add	x0, x0, #0xb2f
  407c00:	bl	401490 <fputs@plt>
  407c04:	cbnz	w19, 407c18 <printf@plt+0x6428>
  407c08:	ldr	x1, [x22, #512]
  407c0c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407c10:	add	x0, x0, #0xacb
  407c14:	bl	401490 <fputs@plt>
  407c18:	ldp	x20, x19, [sp, #64]
  407c1c:	ldp	x22, x21, [sp, #48]
  407c20:	ldp	x24, x23, [sp, #32]
  407c24:	ldp	x29, x30, [sp, #16]
  407c28:	add	sp, sp, #0x50
  407c2c:	ret
  407c30:	b	407c34 <printf@plt+0x6444>
  407c34:	mov	x19, x0
  407c38:	mov	x0, sp
  407c3c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407c40:	mov	x0, x19
  407c44:	bl	401790 <_Unwind_Resume@plt>
  407c48:	stp	x29, x30, [sp, #-32]!
  407c4c:	stp	x20, x19, [sp, #16]
  407c50:	mov	x29, sp
  407c54:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407c58:	add	x20, x20, #0x327
  407c5c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407c60:	mov	w2, w0
  407c64:	add	x1, x1, #0x5e8
  407c68:	mov	x0, x20
  407c6c:	mov	x19, x8
  407c70:	bl	4015c0 <sprintf@plt>
  407c74:	mov	x0, x19
  407c78:	mov	x1, x20
  407c7c:	ldp	x20, x19, [sp, #16]
  407c80:	ldp	x29, x30, [sp], #32
  407c84:	b	40f23c <_ZdlPvm@@Base+0x90>
  407c88:	ret
  407c8c:	adrp	x10, 411000 <_ZdlPvm@@Base+0x1e54>
  407c90:	mov	w8, #0xffffffff            	// #-1
  407c94:	mov	x9, #0xffffffffffffffff    	// #-1
  407c98:	add	x10, x10, #0x100
  407c9c:	stp	x1, x2, [x0, #48]
  407ca0:	strh	wzr, [x0, #64]
  407ca4:	str	w8, [x0, #16]
  407ca8:	stp	xzr, x9, [x0, #24]
  407cac:	str	x9, [x0, #40]
  407cb0:	stp	x10, xzr, [x0]
  407cb4:	ret
  407cb8:	mov	w0, #0x2                   	// #2
  407cbc:	ret
  407cc0:	sub	sp, sp, #0x50
  407cc4:	stp	x29, x30, [sp, #16]
  407cc8:	stp	x24, x23, [sp, #32]
  407ccc:	stp	x22, x21, [sp, #48]
  407cd0:	stp	x20, x19, [sp, #64]
  407cd4:	add	x29, sp, #0x10
  407cd8:	mov	w19, w1
  407cdc:	mov	x20, x0
  407ce0:	adrp	x22, 426000 <_Znam@GLIBCXX_3.4>
  407ce4:	cbnz	w1, 407cf8 <printf@plt+0x6508>
  407ce8:	ldr	x1, [x22, #512]
  407cec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407cf0:	add	x0, x0, #0xac1
  407cf4:	bl	401490 <fputs@plt>
  407cf8:	ldr	w2, [x20, #40]
  407cfc:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407d00:	add	x21, x21, #0x327
  407d04:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407d08:	add	x1, x1, #0x5e8
  407d0c:	mov	x0, x21
  407d10:	bl	4015c0 <sprintf@plt>
  407d14:	mov	x0, sp
  407d18:	mov	x1, x21
  407d1c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  407d20:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407d24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  407d28:	add	x2, x2, #0x228
  407d2c:	add	x0, x0, #0xa7b
  407d30:	mov	x1, sp
  407d34:	mov	x3, x2
  407d38:	mov	x4, x2
  407d3c:	mov	x5, x2
  407d40:	bl	4058a4 <printf@plt+0x40b4>
  407d44:	mov	x0, sp
  407d48:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407d4c:	ldrb	w8, [x20, #65]
  407d50:	adrp	x23, 410000 <_ZdlPvm@@Base+0xe54>
  407d54:	adrp	x24, 411000 <_ZdlPvm@@Base+0x1e54>
  407d58:	add	x23, x23, #0x793
  407d5c:	add	x24, x24, #0xabf
  407d60:	cbz	w8, 407d84 <printf@plt+0x6594>
  407d64:	ldr	x1, [x22, #512]
  407d68:	cmp	w8, #0x1
  407d6c:	csel	x0, x23, x24, eq  // eq = none
  407d70:	bl	401490 <fputs@plt>
  407d74:	ldr	x1, [x22, #512]
  407d78:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407d7c:	add	x0, x0, #0xc08
  407d80:	bl	401490 <fputs@plt>
  407d84:	ldr	x1, [x22, #512]
  407d88:	adrp	x0, 40f000 <printf@plt+0xd810>
  407d8c:	add	x0, x0, #0xfa0
  407d90:	bl	401490 <fputs@plt>
  407d94:	ldr	w8, [x20, #44]
  407d98:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407d9c:	add	x21, x21, #0x327
  407da0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407da4:	add	w2, w8, #0x1
  407da8:	add	x1, x1, #0x5e8
  407dac:	mov	x0, x21
  407db0:	bl	4015c0 <sprintf@plt>
  407db4:	mov	x0, sp
  407db8:	mov	x1, x21
  407dbc:	bl	40f23c <_ZdlPvm@@Base+0x90>
  407dc0:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407dc4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407dc8:	add	x2, x2, #0x228
  407dcc:	add	x0, x0, #0xad4
  407dd0:	mov	x1, sp
  407dd4:	mov	x3, x2
  407dd8:	mov	x4, x2
  407ddc:	mov	x5, x2
  407de0:	bl	4058a4 <printf@plt+0x40b4>
  407de4:	mov	x0, sp
  407de8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407dec:	ldrb	w8, [x20, #64]
  407df0:	cbz	w8, 407e04 <printf@plt+0x6614>
  407df4:	ldr	x1, [x22, #512]
  407df8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407dfc:	add	x0, x0, #0xaf5
  407e00:	bl	401490 <fputs@plt>
  407e04:	ldr	x1, [x22, #512]
  407e08:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  407e0c:	add	x0, x0, #0xa5e
  407e10:	bl	401490 <fputs@plt>
  407e14:	ldr	w2, [x20, #40]
  407e18:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407e1c:	add	x21, x21, #0x327
  407e20:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407e24:	add	x1, x1, #0x5e8
  407e28:	mov	x0, x21
  407e2c:	bl	4015c0 <sprintf@plt>
  407e30:	mov	x0, sp
  407e34:	mov	x1, x21
  407e38:	bl	40f23c <_ZdlPvm@@Base+0x90>
  407e3c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407e40:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407e44:	add	x2, x2, #0x228
  407e48:	add	x0, x0, #0xaf9
  407e4c:	mov	x1, sp
  407e50:	mov	x3, x2
  407e54:	mov	x4, x2
  407e58:	mov	x5, x2
  407e5c:	bl	4058a4 <printf@plt+0x40b4>
  407e60:	mov	x0, sp
  407e64:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407e68:	ldrb	w8, [x20, #64]
  407e6c:	cbz	w8, 407e94 <printf@plt+0x66a4>
  407e70:	ldrb	w8, [x20, #65]
  407e74:	ldr	x1, [x22, #512]
  407e78:	cmp	w8, #0x1
  407e7c:	csel	x0, x24, x23, eq  // eq = none
  407e80:	bl	401490 <fputs@plt>
  407e84:	ldr	x1, [x22, #512]
  407e88:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407e8c:	add	x0, x0, #0xc08
  407e90:	bl	401490 <fputs@plt>
  407e94:	ldr	x1, [x22, #512]
  407e98:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  407e9c:	add	x0, x0, #0xa5e
  407ea0:	bl	401490 <fputs@plt>
  407ea4:	ldr	x1, [x22, #512]
  407ea8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407eac:	add	x0, x0, #0xb81
  407eb0:	bl	401490 <fputs@plt>
  407eb4:	cbnz	w19, 407ec8 <printf@plt+0x66d8>
  407eb8:	ldr	x1, [x22, #512]
  407ebc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407ec0:	add	x0, x0, #0xacb
  407ec4:	bl	401490 <fputs@plt>
  407ec8:	ldp	x20, x19, [sp, #64]
  407ecc:	ldp	x22, x21, [sp, #48]
  407ed0:	ldp	x24, x23, [sp, #32]
  407ed4:	ldp	x29, x30, [sp, #16]
  407ed8:	add	sp, sp, #0x50
  407edc:	ret
  407ee0:	b	407ee8 <printf@plt+0x66f8>
  407ee4:	b	407ee8 <printf@plt+0x66f8>
  407ee8:	mov	x19, x0
  407eec:	mov	x0, sp
  407ef0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407ef4:	mov	x0, x19
  407ef8:	bl	401790 <_Unwind_Resume@plt>
  407efc:	ret
  407f00:	adrp	x10, 411000 <_ZdlPvm@@Base+0x1e54>
  407f04:	mov	w8, #0xffffffff            	// #-1
  407f08:	mov	x9, #0xffffffffffffffff    	// #-1
  407f0c:	add	x10, x10, #0x188
  407f10:	stp	x1, x2, [x0, #48]
  407f14:	str	w8, [x0, #16]
  407f18:	stp	xzr, x9, [x0, #24]
  407f1c:	str	x9, [x0, #40]
  407f20:	stp	x10, xzr, [x0]
  407f24:	ret
  407f28:	mov	w0, #0x1                   	// #1
  407f2c:	ret
  407f30:	sub	sp, sp, #0x40
  407f34:	stp	x29, x30, [sp, #16]
  407f38:	stp	x22, x21, [sp, #32]
  407f3c:	stp	x20, x19, [sp, #48]
  407f40:	add	x29, sp, #0x10
  407f44:	ldr	x8, [x0, #56]
  407f48:	mov	w20, w1
  407f4c:	mov	x19, x0
  407f50:	adrp	x22, 426000 <_Znam@GLIBCXX_3.4>
  407f54:	ldrb	w8, [x8, #45]
  407f58:	cbz	w8, 407f6c <printf@plt+0x677c>
  407f5c:	ldr	x1, [x22, #512]
  407f60:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407f64:	add	x0, x0, #0xb0d
  407f68:	bl	401490 <fputs@plt>
  407f6c:	cbnz	w20, 407f80 <printf@plt+0x6790>
  407f70:	ldr	x1, [x22, #512]
  407f74:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407f78:	add	x0, x0, #0xac1
  407f7c:	bl	401490 <fputs@plt>
  407f80:	ldr	w2, [x19, #40]
  407f84:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407f88:	add	x21, x21, #0x30b
  407f8c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  407f90:	add	x1, x1, #0x5dc
  407f94:	mov	x0, x21
  407f98:	bl	4015c0 <sprintf@plt>
  407f9c:	mov	x0, sp
  407fa0:	mov	x1, x21
  407fa4:	bl	40f23c <_ZdlPvm@@Base+0x90>
  407fa8:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407fac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407fb0:	add	x2, x2, #0x228
  407fb4:	add	x0, x0, #0x83c
  407fb8:	mov	x1, sp
  407fbc:	mov	x3, x2
  407fc0:	mov	x4, x2
  407fc4:	mov	x5, x2
  407fc8:	bl	4058a4 <printf@plt+0x40b4>
  407fcc:	mov	x0, sp
  407fd0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  407fd4:	ldp	w0, w1, [x19, #40]
  407fd8:	mov	x8, sp
  407fdc:	bl	405c90 <printf@plt+0x44a0>
  407fe0:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  407fe4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  407fe8:	add	x2, x2, #0x228
  407fec:	add	x0, x0, #0xb16
  407ff0:	mov	x1, sp
  407ff4:	mov	x3, x2
  407ff8:	mov	x4, x2
  407ffc:	mov	x5, x2
  408000:	bl	4058a4 <printf@plt+0x40b4>
  408004:	mov	x0, sp
  408008:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40800c:	cbnz	w20, 408020 <printf@plt+0x6830>
  408010:	ldr	x1, [x22, #512]
  408014:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408018:	add	x0, x0, #0xacb
  40801c:	bl	401490 <fputs@plt>
  408020:	ldr	x8, [x19, #56]
  408024:	ldrb	w8, [x8, #45]
  408028:	cbz	w8, 40803c <printf@plt+0x684c>
  40802c:	ldr	x1, [x22, #512]
  408030:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408034:	add	x0, x0, #0xb35
  408038:	bl	401490 <fputs@plt>
  40803c:	ldp	x20, x19, [sp, #48]
  408040:	ldp	x22, x21, [sp, #32]
  408044:	ldp	x29, x30, [sp, #16]
  408048:	add	sp, sp, #0x40
  40804c:	ret
  408050:	b	408054 <printf@plt+0x6864>
  408054:	mov	x19, x0
  408058:	mov	x0, sp
  40805c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408060:	mov	x0, x19
  408064:	bl	401790 <_Unwind_Resume@plt>
  408068:	adrp	x10, 411000 <_ZdlPvm@@Base+0x1e54>
  40806c:	mov	w8, #0xffffffff            	// #-1
  408070:	mov	x9, #0xffffffffffffffff    	// #-1
  408074:	add	x10, x10, #0x210
  408078:	stp	x1, x2, [x0, #48]
  40807c:	str	w8, [x0, #16]
  408080:	stp	xzr, x9, [x0, #24]
  408084:	str	x9, [x0, #40]
  408088:	stp	x10, xzr, [x0]
  40808c:	ret
  408090:	mov	w0, #0x2                   	// #2
  408094:	ret
  408098:	sub	sp, sp, #0x50
  40809c:	stp	x29, x30, [sp, #32]
  4080a0:	stp	x22, x21, [sp, #48]
  4080a4:	stp	x20, x19, [sp, #64]
  4080a8:	add	x29, sp, #0x20
  4080ac:	ldr	x8, [x0, #56]
  4080b0:	mov	w20, w1
  4080b4:	mov	x19, x0
  4080b8:	adrp	x22, 426000 <_Znam@GLIBCXX_3.4>
  4080bc:	ldrb	w8, [x8, #45]
  4080c0:	cbz	w8, 4080d4 <printf@plt+0x68e4>
  4080c4:	ldr	x1, [x22, #512]
  4080c8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4080cc:	add	x0, x0, #0xb0d
  4080d0:	bl	401490 <fputs@plt>
  4080d4:	cbnz	w20, 4080e8 <printf@plt+0x68f8>
  4080d8:	ldr	x1, [x22, #512]
  4080dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4080e0:	add	x0, x0, #0xac1
  4080e4:	bl	401490 <fputs@plt>
  4080e8:	ldp	w0, w1, [x19, #40]
  4080ec:	add	x8, sp, #0x10
  4080f0:	bl	405c90 <printf@plt+0x44a0>
  4080f4:	ldr	w2, [x19, #40]
  4080f8:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4080fc:	add	x21, x21, #0x30b
  408100:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  408104:	add	x1, x1, #0x5dc
  408108:	mov	x0, x21
  40810c:	bl	4015c0 <sprintf@plt>
  408110:	mov	x0, sp
  408114:	mov	x1, x21
  408118:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40811c:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408120:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408124:	add	x3, x3, #0x228
  408128:	add	x0, x0, #0xb3d
  40812c:	add	x1, sp, #0x10
  408130:	mov	x2, sp
  408134:	mov	x4, x3
  408138:	mov	x5, x3
  40813c:	bl	4058a4 <printf@plt+0x40b4>
  408140:	mov	x0, sp
  408144:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408148:	add	x0, sp, #0x10
  40814c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408150:	cbnz	w20, 408164 <printf@plt+0x6974>
  408154:	ldr	x1, [x22, #512]
  408158:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40815c:	add	x0, x0, #0xacb
  408160:	bl	401490 <fputs@plt>
  408164:	ldr	x8, [x19, #56]
  408168:	ldrb	w8, [x8, #45]
  40816c:	cbz	w8, 408180 <printf@plt+0x6990>
  408170:	ldr	x1, [x22, #512]
  408174:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408178:	add	x0, x0, #0xb35
  40817c:	bl	401490 <fputs@plt>
  408180:	ldp	x20, x19, [sp, #64]
  408184:	ldp	x22, x21, [sp, #48]
  408188:	ldp	x29, x30, [sp, #32]
  40818c:	add	sp, sp, #0x50
  408190:	ret
  408194:	mov	x19, x0
  408198:	mov	x0, sp
  40819c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4081a0:	b	4081a8 <printf@plt+0x69b8>
  4081a4:	mov	x19, x0
  4081a8:	add	x0, sp, #0x10
  4081ac:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4081b0:	mov	x0, x19
  4081b4:	bl	401790 <_Unwind_Resume@plt>
  4081b8:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  4081bc:	add	x8, x8, #0x298
  4081c0:	str	w1, [x0, #16]
  4081c4:	stp	x8, xzr, [x0]
  4081c8:	strb	wzr, [x0, #20]
  4081cc:	ret
  4081d0:	brk	#0x1
  4081d4:	stp	x29, x30, [sp, #-48]!
  4081d8:	str	x21, [sp, #16]
  4081dc:	stp	x20, x19, [sp, #32]
  4081e0:	mov	x29, sp
  4081e4:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  4081e8:	add	x8, x8, #0x2d0
  4081ec:	mov	x21, x0
  4081f0:	str	w2, [x0, #16]
  4081f4:	strb	wzr, [x0, #20]
  4081f8:	stp	x8, xzr, [x0], #24
  4081fc:	mov	w19, w4
  408200:	mov	x20, x3
  408204:	bl	40f2f4 <_ZdlPvm@@Base+0x148>
  408208:	str	x20, [x21, #40]
  40820c:	str	w19, [x21, #48]
  408210:	ldp	x20, x19, [sp, #32]
  408214:	ldr	x21, [sp, #16]
  408218:	ldp	x29, x30, [sp], #48
  40821c:	ret
  408220:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  408224:	add	x8, x8, #0x2d0
  408228:	str	x8, [x0], #24
  40822c:	b	40f358 <_ZdlPvm@@Base+0x1ac>
  408230:	stp	x29, x30, [sp, #-32]!
  408234:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  408238:	add	x8, x8, #0x2d0
  40823c:	str	x19, [sp, #16]
  408240:	mov	x19, x0
  408244:	str	x8, [x0], #24
  408248:	mov	x29, sp
  40824c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408250:	mov	x0, x19
  408254:	ldr	x19, [sp, #16]
  408258:	ldp	x29, x30, [sp], #32
  40825c:	b	40f1a0 <_ZdlPv@@Base>
  408260:	stp	x29, x30, [sp, #-48]!
  408264:	str	x21, [sp, #16]
  408268:	stp	x20, x19, [sp, #32]
  40826c:	mov	x29, sp
  408270:	mov	w20, #0x1                   	// #1
  408274:	strb	w20, [x0, #20]
  408278:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  40827c:	ldr	x1, [x21, #512]
  408280:	mov	x19, x0
  408284:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408288:	add	x0, x0, #0xef6
  40828c:	bl	401490 <fputs@plt>
  408290:	ldr	x0, [x19, #40]
  408294:	ldr	w1, [x19, #48]
  408298:	bl	405544 <printf@plt+0x3d54>
  40829c:	ldrsw	x2, [x19, #32]
  4082a0:	cbz	w2, 4082b4 <printf@plt+0x6ac4>
  4082a4:	ldr	x0, [x19, #24]
  4082a8:	ldr	x3, [x21, #512]
  4082ac:	mov	w1, #0x1                   	// #1
  4082b0:	bl	401780 <fwrite@plt>
  4082b4:	ldr	x1, [x21, #512]
  4082b8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4082bc:	add	x0, x0, #0xee7
  4082c0:	bl	401490 <fputs@plt>
  4082c4:	adrp	x8, 428000 <stderr@@GLIBC_2.17+0x1df8>
  4082c8:	str	w20, [x8, #568]
  4082cc:	ldp	x20, x19, [sp, #32]
  4082d0:	ldr	x21, [sp, #16]
  4082d4:	ldp	x29, x30, [sp], #48
  4082d8:	ret
  4082dc:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  4082e0:	add	x8, x8, #0x308
  4082e4:	str	w1, [x0, #16]
  4082e8:	strb	wzr, [x0, #20]
  4082ec:	stp	x8, xzr, [x0]
  4082f0:	ret
  4082f4:	mov	x8, x1
  4082f8:	ldr	w1, [x0, #16]
  4082fc:	mov	w9, #0x1                   	// #1
  408300:	strb	w9, [x0, #20]
  408304:	mov	x0, x8
  408308:	b	40830c <printf@plt+0x6b1c>
  40830c:	sub	sp, sp, #0x70
  408310:	stp	x29, x30, [sp, #16]
  408314:	stp	x28, x27, [sp, #32]
  408318:	stp	x26, x25, [sp, #48]
  40831c:	stp	x24, x23, [sp, #64]
  408320:	stp	x22, x21, [sp, #80]
  408324:	stp	x20, x19, [sp, #96]
  408328:	add	x29, sp, #0x10
  40832c:	adrp	x23, 426000 <_Znam@GLIBCXX_3.4>
  408330:	mov	w19, w1
  408334:	ldr	x1, [x23, #512]
  408338:	mov	x20, x0
  40833c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408340:	add	x0, x0, #0x9c3
  408344:	bl	401490 <fputs@plt>
  408348:	ldr	w8, [x20]
  40834c:	cmp	w8, w19
  408350:	b.le	40854c <printf@plt+0x6d5c>
  408354:	sxtw	x26, w19
  408358:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40835c:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2e54>
  408360:	adrp	x24, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408364:	mov	w28, wzr
  408368:	add	x21, x21, #0x327
  40836c:	add	x22, x22, #0x5e8
  408370:	add	x24, x24, #0x228
  408374:	sub	x27, x26, #0x1
  408378:	ldr	w8, [x20, #4]
  40837c:	cmp	w28, w8
  408380:	sxtw	x9, w8
  408384:	b.ge	4083b4 <printf@plt+0x6bc4>  // b.tcont
  408388:	ldr	x10, [x20, #56]
  40838c:	sxtw	x28, w28
  408390:	ldr	x10, [x10, x26, lsl #3]
  408394:	ldr	x11, [x10, x28, lsl #3]
  408398:	cbz	x11, 4083b4 <printf@plt+0x6bc4>
  40839c:	ldr	w11, [x11, #32]
  4083a0:	cmp	w11, w19
  4083a4:	b.eq	4083b4 <printf@plt+0x6bc4>  // b.none
  4083a8:	add	x28, x28, #0x1
  4083ac:	cmp	x28, x9
  4083b0:	b.lt	408394 <printf@plt+0x6ba4>  // b.tstop
  4083b4:	cmp	w28, w8
  4083b8:	b.ge	40855c <printf@plt+0x6d6c>  // b.tcont
  4083bc:	ldr	x11, [x20, #56]
  4083c0:	mov	w2, w28
  4083c4:	mov	x10, xzr
  4083c8:	sxtw	x25, w2
  4083cc:	ldr	x11, [x11, x26, lsl #3]
  4083d0:	sub	x9, x9, w2, sxtw
  4083d4:	add	x11, x11, w2, sxtw #3
  4083d8:	ldr	x12, [x11, x10, lsl #3]
  4083dc:	cbz	x12, 4083ec <printf@plt+0x6bfc>
  4083e0:	ldr	w12, [x12, #32]
  4083e4:	cmp	w12, w19
  4083e8:	b.ne	408400 <printf@plt+0x6c10>  // b.any
  4083ec:	add	x10, x10, #0x1
  4083f0:	cmp	x9, x10
  4083f4:	b.ne	4083d8 <printf@plt+0x6be8>  // b.any
  4083f8:	mov	w28, w8
  4083fc:	b	408404 <printf@plt+0x6c14>
  408400:	add	w28, w2, w10
  408404:	cmp	w28, w2
  408408:	b.le	40855c <printf@plt+0x6d6c>
  40840c:	mov	x0, x21
  408410:	mov	x1, x22
  408414:	bl	4015c0 <sprintf@plt>
  408418:	mov	x0, sp
  40841c:	mov	x1, x21
  408420:	bl	40f23c <_ZdlPvm@@Base+0x90>
  408424:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408428:	mov	x1, sp
  40842c:	add	x0, x0, #0xa7b
  408430:	mov	x2, x24
  408434:	mov	x3, x24
  408438:	mov	x4, x24
  40843c:	mov	x5, x24
  408440:	bl	4058a4 <printf@plt+0x40b4>
  408444:	mov	x0, sp
  408448:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40844c:	cmp	w19, #0x1
  408450:	b.lt	408468 <printf@plt+0x6c78>  // b.tstop
  408454:	ldr	x8, [x20, #64]
  408458:	ldr	x8, [x8, x27, lsl #3]
  40845c:	ldrb	w8, [x8, x25]
  408460:	cmp	w8, #0x2
  408464:	b.eq	408488 <printf@plt+0x6c98>  // b.none
  408468:	ldr	w8, [x20]
  40846c:	cmp	w8, w19
  408470:	b.le	408498 <printf@plt+0x6ca8>
  408474:	ldr	x8, [x20, #64]
  408478:	ldr	x8, [x8, x26, lsl #3]
  40847c:	ldrb	w8, [x8, x25]
  408480:	cmp	w8, #0x2
  408484:	b.ne	408498 <printf@plt+0x6ca8>  // b.any
  408488:	ldr	x1, [x23, #512]
  40848c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408490:	add	x0, x0, #0xaf5
  408494:	bl	401490 <fputs@plt>
  408498:	ldr	x1, [x23, #512]
  40849c:	adrp	x0, 40f000 <printf@plt+0xd810>
  4084a0:	add	x0, x0, #0xfa0
  4084a4:	bl	401490 <fputs@plt>
  4084a8:	mov	x0, x21
  4084ac:	mov	x1, x22
  4084b0:	mov	w2, w28
  4084b4:	bl	4015c0 <sprintf@plt>
  4084b8:	mov	x0, sp
  4084bc:	mov	x1, x21
  4084c0:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4084c4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4084c8:	mov	x1, sp
  4084cc:	add	x0, x0, #0xaff
  4084d0:	mov	x2, x24
  4084d4:	mov	x3, x24
  4084d8:	mov	x4, x24
  4084dc:	mov	x5, x24
  4084e0:	bl	4058a4 <printf@plt+0x40b4>
  4084e4:	mov	x0, sp
  4084e8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4084ec:	cmp	w19, #0x1
  4084f0:	b.lt	408508 <printf@plt+0x6d18>  // b.tstop
  4084f4:	ldr	x8, [x20, #64]
  4084f8:	ldr	x8, [x8, x27, lsl #3]
  4084fc:	ldrb	w8, [x8, w28, sxtw]
  408500:	cmp	w8, #0x2
  408504:	b.eq	408528 <printf@plt+0x6d38>  // b.none
  408508:	ldr	w8, [x20]
  40850c:	cmp	w8, w19
  408510:	b.le	408538 <printf@plt+0x6d48>
  408514:	ldr	x8, [x20, #64]
  408518:	ldr	x8, [x8, x26, lsl #3]
  40851c:	ldrb	w8, [x8, w28, sxtw]
  408520:	cmp	w8, #0x2
  408524:	b.ne	408538 <printf@plt+0x6d48>  // b.any
  408528:	ldr	x1, [x23, #512]
  40852c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408530:	add	x0, x0, #0xc07
  408534:	bl	401490 <fputs@plt>
  408538:	ldr	x1, [x23, #512]
  40853c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408540:	add	x0, x0, #0xa5e
  408544:	bl	401490 <fputs@plt>
  408548:	b	408378 <printf@plt+0x6b88>
  40854c:	ldr	x1, [x23, #512]
  408550:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408554:	add	x0, x0, #0xa51
  408558:	bl	401490 <fputs@plt>
  40855c:	ldr	x1, [x23, #512]
  408560:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408564:	add	x0, x0, #0xe5f
  408568:	bl	401490 <fputs@plt>
  40856c:	ldr	x1, [x23, #512]
  408570:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408574:	add	x0, x0, #0xa8b
  408578:	bl	401490 <fputs@plt>
  40857c:	ldp	x20, x19, [sp, #96]
  408580:	ldp	x22, x21, [sp, #80]
  408584:	ldp	x24, x23, [sp, #64]
  408588:	ldp	x26, x25, [sp, #48]
  40858c:	ldp	x28, x27, [sp, #32]
  408590:	ldp	x29, x30, [sp, #16]
  408594:	add	sp, sp, #0x70
  408598:	ret
  40859c:	b	4085a0 <printf@plt+0x6db0>
  4085a0:	mov	x19, x0
  4085a4:	mov	x0, sp
  4085a8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4085ac:	mov	x0, x19
  4085b0:	bl	401790 <_Unwind_Resume@plt>
  4085b4:	mov	w0, #0x1                   	// #1
  4085b8:	ret
  4085bc:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  4085c0:	add	x8, x8, #0x340
  4085c4:	str	w1, [x0, #16]
  4085c8:	strb	wzr, [x0, #20]
  4085cc:	stp	x8, xzr, [x0]
  4085d0:	ret
  4085d4:	mov	x8, x1
  4085d8:	ldr	w1, [x0, #16]
  4085dc:	mov	w9, #0x1                   	// #1
  4085e0:	strb	w9, [x0, #20]
  4085e4:	mov	x0, x8
  4085e8:	b	4085ec <printf@plt+0x6dfc>
  4085ec:	sub	sp, sp, #0x80
  4085f0:	stp	x29, x30, [sp, #32]
  4085f4:	stp	x28, x27, [sp, #48]
  4085f8:	stp	x26, x25, [sp, #64]
  4085fc:	stp	x24, x23, [sp, #80]
  408600:	stp	x22, x21, [sp, #96]
  408604:	stp	x20, x19, [sp, #112]
  408608:	add	x29, sp, #0x20
  40860c:	adrp	x27, 426000 <_Znam@GLIBCXX_3.4>
  408610:	mov	w19, w1
  408614:	ldr	x1, [x27, #512]
  408618:	mov	x20, x0
  40861c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408620:	add	x0, x0, #0x9f7
  408624:	bl	401490 <fputs@plt>
  408628:	ldr	w8, [x20]
  40862c:	cmp	w8, w19
  408630:	b.le	40892c <printf@plt+0x713c>
  408634:	sxtw	x22, w19
  408638:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40863c:	adrp	x24, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408640:	mov	w23, wzr
  408644:	add	x21, x21, #0x327
  408648:	add	x24, x24, #0x228
  40864c:	sub	x8, x22, #0x1
  408650:	str	x8, [sp, #8]
  408654:	ldr	w8, [x20, #4]
  408658:	cmp	w23, w8
  40865c:	sxtw	x10, w8
  408660:	b.ge	408690 <printf@plt+0x6ea0>  // b.tcont
  408664:	ldr	x9, [x20, #56]
  408668:	sxtw	x23, w23
  40866c:	ldr	x9, [x9, x22, lsl #3]
  408670:	ldr	x11, [x9, x23, lsl #3]
  408674:	cbz	x11, 408690 <printf@plt+0x6ea0>
  408678:	ldr	w11, [x11, #32]
  40867c:	cmp	w11, w19
  408680:	b.eq	408690 <printf@plt+0x6ea0>  // b.none
  408684:	add	x23, x23, #0x1
  408688:	cmp	x23, x10
  40868c:	b.lt	408670 <printf@plt+0x6e80>  // b.tstop
  408690:	cmp	w23, w8
  408694:	b.ge	40893c <printf@plt+0x714c>  // b.tcont
  408698:	ldr	x9, [x20, #56]
  40869c:	mov	w28, w23
  4086a0:	mov	x11, xzr
  4086a4:	sub	x10, x10, w28, sxtw
  4086a8:	ldr	x12, [x9, x22, lsl #3]
  4086ac:	sxtw	x9, w28
  4086b0:	add	x12, x12, w28, sxtw #3
  4086b4:	ldr	x13, [x12, x11, lsl #3]
  4086b8:	cbz	x13, 4086c8 <printf@plt+0x6ed8>
  4086bc:	ldr	w13, [x13, #32]
  4086c0:	cmp	w13, w19
  4086c4:	b.ne	4086dc <printf@plt+0x6eec>  // b.any
  4086c8:	add	x11, x11, #0x1
  4086cc:	cmp	x10, x11
  4086d0:	b.ne	4086b4 <printf@plt+0x6ec4>  // b.any
  4086d4:	mov	w23, w8
  4086d8:	b	4086e0 <printf@plt+0x6ef0>
  4086dc:	add	w23, w28, w11
  4086e0:	cmp	w23, w28
  4086e4:	b.le	40893c <printf@plt+0x714c>
  4086e8:	cmp	w19, #0x1
  4086ec:	b.lt	408708 <printf@plt+0x6f18>  // b.tstop
  4086f0:	ldr	x8, [x20, #64]
  4086f4:	ldr	x10, [sp, #8]
  4086f8:	ldr	x8, [x8, x10, lsl #3]
  4086fc:	ldrb	w8, [x8, x9]
  408700:	cmp	w8, #0x2
  408704:	b.eq	408728 <printf@plt+0x6f38>  // b.none
  408708:	ldr	w8, [x20]
  40870c:	cmp	w8, w19
  408710:	b.le	408734 <printf@plt+0x6f44>
  408714:	ldr	x8, [x20, #64]
  408718:	ldr	x8, [x8, x22, lsl #3]
  40871c:	ldrb	w8, [x8, x9]
  408720:	cmp	w8, #0x2
  408724:	b.ne	408734 <printf@plt+0x6f44>  // b.any
  408728:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1e54>
  40872c:	add	x26, x26, #0xaf5
  408730:	b	408738 <printf@plt+0x6f48>
  408734:	mov	x26, xzr
  408738:	cmp	w19, #0x1
  40873c:	b.lt	408758 <printf@plt+0x6f68>  // b.tstop
  408740:	ldr	x8, [x20, #64]
  408744:	ldr	x9, [sp, #8]
  408748:	ldr	x8, [x8, x9, lsl #3]
  40874c:	ldrb	w8, [x8, w23, sxtw]
  408750:	cmp	w8, #0x2
  408754:	b.eq	408778 <printf@plt+0x6f88>  // b.none
  408758:	ldr	w8, [x20]
  40875c:	cmp	w8, w19
  408760:	b.le	408784 <printf@plt+0x6f94>
  408764:	ldr	x8, [x20, #64]
  408768:	ldr	x8, [x8, x22, lsl #3]
  40876c:	ldrb	w8, [x8, w23, sxtw]
  408770:	cmp	w8, #0x2
  408774:	b.ne	408784 <printf@plt+0x6f94>  // b.any
  408778:	adrp	x25, 411000 <_ZdlPvm@@Base+0x1e54>
  40877c:	add	x25, x25, #0xc07
  408780:	b	408788 <printf@plt+0x6f98>
  408784:	mov	x25, xzr
  408788:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40878c:	mov	x0, x21
  408790:	add	x1, x1, #0x5e8
  408794:	mov	w2, w28
  408798:	bl	4015c0 <sprintf@plt>
  40879c:	add	x0, sp, #0x10
  4087a0:	mov	x1, x21
  4087a4:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4087a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  4087ac:	add	x1, sp, #0x10
  4087b0:	add	x0, x0, #0xa62
  4087b4:	mov	x2, x24
  4087b8:	mov	x3, x24
  4087bc:	mov	x4, x24
  4087c0:	mov	x5, x24
  4087c4:	bl	4058a4 <printf@plt+0x40b4>
  4087c8:	add	x0, sp, #0x10
  4087cc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4087d0:	cbz	x26, 4087e0 <printf@plt+0x6ff0>
  4087d4:	ldr	x1, [x27, #512]
  4087d8:	mov	x0, x26
  4087dc:	bl	401490 <fputs@plt>
  4087e0:	ldr	x1, [x27, #512]
  4087e4:	adrp	x0, 40f000 <printf@plt+0xd810>
  4087e8:	add	x0, x0, #0xfa0
  4087ec:	bl	401490 <fputs@plt>
  4087f0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4087f4:	mov	x0, x21
  4087f8:	add	x1, x1, #0x5e8
  4087fc:	mov	w2, w23
  408800:	bl	4015c0 <sprintf@plt>
  408804:	add	x0, sp, #0x10
  408808:	mov	x1, x21
  40880c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  408810:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408814:	add	x1, sp, #0x10
  408818:	add	x0, x0, #0xaff
  40881c:	mov	x2, x24
  408820:	mov	x3, x24
  408824:	mov	x4, x24
  408828:	mov	x5, x24
  40882c:	bl	4058a4 <printf@plt+0x40b4>
  408830:	add	x0, sp, #0x10
  408834:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408838:	cbz	x25, 408848 <printf@plt+0x7058>
  40883c:	ldr	x1, [x27, #512]
  408840:	mov	x0, x25
  408844:	bl	401490 <fputs@plt>
  408848:	ldr	x1, [x27, #512]
  40884c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408850:	add	x0, x0, #0xa5e
  408854:	bl	401490 <fputs@plt>
  408858:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40885c:	mov	x0, x21
  408860:	add	x1, x1, #0x5e8
  408864:	mov	w2, w28
  408868:	bl	4015c0 <sprintf@plt>
  40886c:	add	x0, sp, #0x10
  408870:	mov	x1, x21
  408874:	bl	40f23c <_ZdlPvm@@Base+0x90>
  408878:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40887c:	add	x1, sp, #0x10
  408880:	add	x0, x0, #0xa75
  408884:	mov	x2, x24
  408888:	mov	x3, x24
  40888c:	mov	x4, x24
  408890:	mov	x5, x24
  408894:	bl	4058a4 <printf@plt+0x40b4>
  408898:	add	x0, sp, #0x10
  40889c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4088a0:	cbz	x26, 4088b0 <printf@plt+0x70c0>
  4088a4:	ldr	x1, [x27, #512]
  4088a8:	mov	x0, x26
  4088ac:	bl	401490 <fputs@plt>
  4088b0:	ldr	x1, [x27, #512]
  4088b4:	adrp	x0, 40f000 <printf@plt+0xd810>
  4088b8:	add	x0, x0, #0xfa0
  4088bc:	bl	401490 <fputs@plt>
  4088c0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  4088c4:	mov	x0, x21
  4088c8:	add	x1, x1, #0x5e8
  4088cc:	mov	w2, w23
  4088d0:	bl	4015c0 <sprintf@plt>
  4088d4:	add	x0, sp, #0x10
  4088d8:	mov	x1, x21
  4088dc:	bl	40f23c <_ZdlPvm@@Base+0x90>
  4088e0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4088e4:	add	x1, sp, #0x10
  4088e8:	add	x0, x0, #0xaff
  4088ec:	mov	x2, x24
  4088f0:	mov	x3, x24
  4088f4:	mov	x4, x24
  4088f8:	mov	x5, x24
  4088fc:	bl	4058a4 <printf@plt+0x40b4>
  408900:	add	x0, sp, #0x10
  408904:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408908:	cbz	x25, 408918 <printf@plt+0x7128>
  40890c:	ldr	x1, [x27, #512]
  408910:	mov	x0, x25
  408914:	bl	401490 <fputs@plt>
  408918:	ldr	x1, [x27, #512]
  40891c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408920:	add	x0, x0, #0xa5e
  408924:	bl	401490 <fputs@plt>
  408928:	b	408654 <printf@plt+0x6e64>
  40892c:	ldr	x1, [x27, #512]
  408930:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408934:	add	x0, x0, #0xa2e
  408938:	bl	401490 <fputs@plt>
  40893c:	ldr	x1, [x27, #512]
  408940:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408944:	add	x0, x0, #0xa87
  408948:	bl	401490 <fputs@plt>
  40894c:	ldp	x20, x19, [sp, #112]
  408950:	ldp	x22, x21, [sp, #96]
  408954:	ldp	x24, x23, [sp, #80]
  408958:	ldp	x26, x25, [sp, #64]
  40895c:	ldp	x28, x27, [sp, #48]
  408960:	ldp	x29, x30, [sp, #32]
  408964:	add	sp, sp, #0x80
  408968:	ret
  40896c:	b	408978 <printf@plt+0x7188>
  408970:	b	408978 <printf@plt+0x7188>
  408974:	b	408978 <printf@plt+0x7188>
  408978:	mov	x19, x0
  40897c:	add	x0, sp, #0x10
  408980:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408984:	mov	x0, x19
  408988:	bl	401790 <_Unwind_Resume@plt>
  40898c:	mov	w0, #0x1                   	// #1
  408990:	ret
  408994:	stp	x29, x30, [sp, #-32]!
  408998:	stp	x20, x19, [sp, #16]
  40899c:	mov	x29, sp
  4089a0:	add	x19, x0, #0x18
  4089a4:	mov	x20, x0
  4089a8:	str	x5, [x0]
  4089ac:	stp	w1, w2, [x0, #8]
  4089b0:	str	w3, [x0, #16]
  4089b4:	strb	w4, [x0, #20]
  4089b8:	mov	x0, x19
  4089bc:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  4089c0:	add	x0, x20, #0x28
  4089c4:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  4089c8:	ldp	x20, x19, [sp, #16]
  4089cc:	ldp	x29, x30, [sp], #32
  4089d0:	ret
  4089d4:	mov	x20, x0
  4089d8:	mov	x0, x19
  4089dc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4089e0:	mov	x0, x20
  4089e4:	bl	401790 <_Unwind_Resume@plt>
  4089e8:	stp	x29, x30, [sp, #-32]!
  4089ec:	str	x19, [sp, #16]
  4089f0:	mov	x19, x0
  4089f4:	add	x0, x0, #0x28
  4089f8:	mov	x29, sp
  4089fc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408a00:	add	x0, x19, #0x18
  408a04:	ldr	x19, [sp, #16]
  408a08:	ldp	x29, x30, [sp], #32
  408a0c:	b	40f358 <_ZdlPvm@@Base+0x1ac>
  408a10:	sub	sp, sp, #0xb0
  408a14:	stp	x29, x30, [sp, #80]
  408a18:	stp	x28, x27, [sp, #96]
  408a1c:	stp	x26, x25, [sp, #112]
  408a20:	stp	x24, x23, [sp, #128]
  408a24:	stp	x22, x21, [sp, #144]
  408a28:	stp	x20, x19, [sp, #160]
  408a2c:	add	x29, sp, #0x50
  408a30:	mov	x19, x0
  408a34:	ldr	w0, [x0, #8]
  408a38:	add	x8, sp, #0x28
  408a3c:	mov	x20, x1
  408a40:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  408a44:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408a48:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408a4c:	add	x2, x2, #0x228
  408a50:	add	x0, x0, #0xbc2
  408a54:	add	x1, sp, #0x28
  408a58:	mov	x3, x2
  408a5c:	mov	x4, x2
  408a60:	mov	x5, x2
  408a64:	bl	4058a4 <printf@plt+0x40b4>
  408a68:	add	x0, sp, #0x28
  408a6c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408a70:	ldr	w8, [x20]
  408a74:	ldr	w0, [x19, #12]
  408a78:	sub	w8, w8, #0x1
  408a7c:	cmp	w0, w8
  408a80:	b.eq	408ab8 <printf@plt+0x72c8>  // b.none
  408a84:	add	x8, sp, #0x28
  408a88:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  408a8c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408a90:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408a94:	add	x2, x2, #0x228
  408a98:	add	x0, x0, #0xbd4
  408a9c:	add	x1, sp, #0x28
  408aa0:	mov	x3, x2
  408aa4:	mov	x4, x2
  408aa8:	mov	x5, x2
  408aac:	bl	4058a4 <printf@plt+0x40b4>
  408ab0:	add	x0, sp, #0x28
  408ab4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408ab8:	adrp	x25, 426000 <_Znam@GLIBCXX_3.4>
  408abc:	ldr	x1, [x25, #512]
  408ac0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408ac4:	add	x0, x0, #0x6b1
  408ac8:	bl	401490 <fputs@plt>
  408acc:	ldr	w0, [x19, #8]
  408ad0:	add	x8, sp, #0x28
  408ad4:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  408ad8:	ldr	w2, [x19, #8]
  408adc:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408ae0:	add	x20, x20, #0x335
  408ae4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  408ae8:	add	x1, x1, #0x5ee
  408aec:	mov	x0, x20
  408af0:	bl	4015c0 <sprintf@plt>
  408af4:	sub	x0, x29, #0x10
  408af8:	mov	x1, x20
  408afc:	bl	40f23c <_ZdlPvm@@Base+0x90>
  408b00:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408b04:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408b08:	add	x3, x3, #0x228
  408b0c:	add	x0, x0, #0xbe4
  408b10:	add	x1, sp, #0x28
  408b14:	sub	x2, x29, #0x10
  408b18:	mov	x4, x3
  408b1c:	mov	x5, x3
  408b20:	bl	4058a4 <printf@plt+0x40b4>
  408b24:	sub	x0, x29, #0x10
  408b28:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408b2c:	add	x0, sp, #0x28
  408b30:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408b34:	ldrb	w8, [x19, #20]
  408b38:	cbz	w8, 408b58 <printf@plt+0x7368>
  408b3c:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  408b40:	add	x8, x8, #0xaf5
  408b44:	str	x8, [sp, #40]
  408b48:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  408b4c:	str	xzr, [sp, #56]
  408b50:	add	x8, x8, #0xc07
  408b54:	b	408b68 <printf@plt+0x7378>
  408b58:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1e54>
  408b5c:	mov	x8, xzr
  408b60:	add	x9, x9, #0x889
  408b64:	str	x9, [sp, #40]
  408b68:	ldr	x1, [x25, #512]
  408b6c:	add	x9, sp, #0x28
  408b70:	adrp	x24, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408b74:	adrp	x26, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408b78:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1e54>
  408b7c:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408b80:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2e54>
  408b84:	add	x20, x19, #0x28
  408b88:	add	x21, x19, #0x18
  408b8c:	add	x24, x24, #0x327
  408b90:	add	x26, x26, #0x335
  408b94:	add	x28, x28, #0xc1e
  408b98:	add	x22, x22, #0x228
  408b9c:	add	x23, x23, #0xe5e
  408ba0:	add	x27, x9, #0x8
  408ba4:	str	x8, [sp, #48]
  408ba8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408bac:	add	x0, x0, #0xc0b
  408bb0:	bl	401490 <fputs@plt>
  408bb4:	ldr	w8, [x19, #48]
  408bb8:	cbz	w8, 408bdc <printf@plt+0x73ec>
  408bbc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408bc0:	add	x0, x0, #0xc1a
  408bc4:	mov	x1, x20
  408bc8:	mov	x2, x22
  408bcc:	mov	x3, x22
  408bd0:	mov	x4, x22
  408bd4:	mov	x5, x22
  408bd8:	bl	4058a4 <printf@plt+0x40b4>
  408bdc:	ldr	x1, [x25, #512]
  408be0:	adrp	x0, 40f000 <printf@plt+0xd810>
  408be4:	add	x0, x0, #0xfa0
  408be8:	bl	401490 <fputs@plt>
  408bec:	ldr	w2, [x19, #16]
  408bf0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  408bf4:	mov	x0, x24
  408bf8:	add	x1, x1, #0x5e8
  408bfc:	bl	4015c0 <sprintf@plt>
  408c00:	sub	x0, x29, #0x10
  408c04:	mov	x1, x24
  408c08:	bl	40f23c <_ZdlPvm@@Base+0x90>
  408c0c:	ldr	w2, [x19, #8]
  408c10:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  408c14:	mov	x0, x26
  408c18:	add	x1, x1, #0x5ee
  408c1c:	bl	4015c0 <sprintf@plt>
  408c20:	add	x0, sp, #0x18
  408c24:	mov	x1, x26
  408c28:	bl	40f23c <_ZdlPvm@@Base+0x90>
  408c2c:	ldur	x1, [x27, #-8]
  408c30:	add	x0, sp, #0x8
  408c34:	bl	40f23c <_ZdlPvm@@Base+0x90>
  408c38:	sub	x1, x29, #0x10
  408c3c:	add	x2, sp, #0x18
  408c40:	add	x3, sp, #0x8
  408c44:	mov	x0, x28
  408c48:	mov	x4, x22
  408c4c:	mov	x5, x22
  408c50:	bl	4058a4 <printf@plt+0x40b4>
  408c54:	add	x0, sp, #0x8
  408c58:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408c5c:	add	x0, sp, #0x18
  408c60:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408c64:	sub	x0, x29, #0x10
  408c68:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408c6c:	ldr	w8, [x19, #48]
  408c70:	cbz	w8, 408c94 <printf@plt+0x74a4>
  408c74:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408c78:	add	x0, x0, #0xc4a
  408c7c:	mov	x1, x20
  408c80:	mov	x2, x22
  408c84:	mov	x3, x22
  408c88:	mov	x4, x22
  408c8c:	mov	x5, x22
  408c90:	bl	4058a4 <printf@plt+0x40b4>
  408c94:	ldr	w8, [x19, #32]
  408c98:	cbz	w8, 408cd0 <printf@plt+0x74e0>
  408c9c:	ldr	w0, [x19, #8]
  408ca0:	sub	x8, x29, #0x10
  408ca4:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  408ca8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408cac:	sub	x2, x29, #0x10
  408cb0:	add	x0, x0, #0xc50
  408cb4:	mov	x1, x21
  408cb8:	mov	x3, x22
  408cbc:	mov	x4, x22
  408cc0:	mov	x5, x22
  408cc4:	bl	4058a4 <printf@plt+0x40b4>
  408cc8:	sub	x0, x29, #0x10
  408ccc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408cd0:	ldr	x1, [x25, #512]
  408cd4:	mov	x0, x23
  408cd8:	bl	401490 <fputs@plt>
  408cdc:	ldr	x8, [x27], #8
  408ce0:	ldr	x1, [x25, #512]
  408ce4:	cbnz	x8, 408ba8 <printf@plt+0x73b8>
  408ce8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  408cec:	add	x0, x0, #0xede
  408cf0:	bl	401490 <fputs@plt>
  408cf4:	ldp	x20, x19, [sp, #160]
  408cf8:	ldp	x22, x21, [sp, #144]
  408cfc:	ldp	x24, x23, [sp, #128]
  408d00:	ldp	x26, x25, [sp, #112]
  408d04:	ldp	x28, x27, [sp, #96]
  408d08:	ldp	x29, x30, [sp, #80]
  408d0c:	add	sp, sp, #0xb0
  408d10:	ret
  408d14:	b	408d2c <printf@plt+0x753c>
  408d18:	mov	x19, x0
  408d1c:	sub	x0, x29, #0x10
  408d20:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408d24:	b	408d30 <printf@plt+0x7540>
  408d28:	b	408d2c <printf@plt+0x753c>
  408d2c:	mov	x19, x0
  408d30:	add	x0, sp, #0x28
  408d34:	b	408d64 <printf@plt+0x7574>
  408d38:	b	408d5c <printf@plt+0x756c>
  408d3c:	mov	x19, x0
  408d40:	add	x0, sp, #0x8
  408d44:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408d48:	b	408d50 <printf@plt+0x7560>
  408d4c:	mov	x19, x0
  408d50:	add	x0, sp, #0x18
  408d54:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408d58:	b	408d60 <printf@plt+0x7570>
  408d5c:	mov	x19, x0
  408d60:	sub	x0, x29, #0x10
  408d64:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408d68:	mov	x0, x19
  408d6c:	bl	401790 <_Unwind_Resume@plt>
  408d70:	ldr	w0, [x0]
  408d74:	ret
  408d78:	stp	x29, x30, [sp, #-32]!
  408d7c:	stp	x20, x19, [sp, #16]
  408d80:	mov	x29, sp
  408d84:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408d88:	add	x20, x20, #0x335
  408d8c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  408d90:	mov	w2, w0
  408d94:	add	x1, x1, #0x5ee
  408d98:	mov	x0, x20
  408d9c:	mov	x19, x8
  408da0:	bl	4015c0 <sprintf@plt>
  408da4:	mov	x0, x19
  408da8:	mov	x1, x20
  408dac:	ldp	x20, x19, [sp, #16]
  408db0:	ldp	x29, x30, [sp], #32
  408db4:	b	40f23c <_ZdlPvm@@Base+0x90>
  408db8:	sub	sp, sp, #0xb0
  408dbc:	stp	x29, x30, [sp, #80]
  408dc0:	stp	x28, x27, [sp, #96]
  408dc4:	stp	x26, x25, [sp, #112]
  408dc8:	stp	x24, x23, [sp, #128]
  408dcc:	stp	x22, x21, [sp, #144]
  408dd0:	stp	x20, x19, [sp, #160]
  408dd4:	add	x29, sp, #0x50
  408dd8:	mov	x19, x0
  408ddc:	ldr	w0, [x0, #8]
  408de0:	add	x8, sp, #0x28
  408de4:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  408de8:	ldr	w2, [x19, #8]
  408dec:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408df0:	add	x20, x20, #0x335
  408df4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  408df8:	add	x1, x1, #0x5ee
  408dfc:	mov	x0, x20
  408e00:	bl	4015c0 <sprintf@plt>
  408e04:	sub	x0, x29, #0x10
  408e08:	mov	x1, x20
  408e0c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  408e10:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408e14:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408e18:	add	x3, x3, #0x228
  408e1c:	add	x0, x0, #0xc69
  408e20:	add	x1, sp, #0x28
  408e24:	sub	x2, x29, #0x10
  408e28:	mov	x4, x3
  408e2c:	mov	x5, x3
  408e30:	bl	4058a4 <printf@plt+0x40b4>
  408e34:	sub	x0, x29, #0x10
  408e38:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408e3c:	add	x0, sp, #0x28
  408e40:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408e44:	ldrb	w8, [x19, #20]
  408e48:	cbz	w8, 408e68 <printf@plt+0x7678>
  408e4c:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  408e50:	add	x8, x8, #0xaf5
  408e54:	str	x8, [sp, #40]
  408e58:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  408e5c:	str	xzr, [sp, #56]
  408e60:	add	x8, x8, #0xc07
  408e64:	b	408e78 <printf@plt+0x7688>
  408e68:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1e54>
  408e6c:	mov	x8, xzr
  408e70:	add	x9, x9, #0x889
  408e74:	str	x9, [sp, #40]
  408e78:	add	x9, sp, #0x28
  408e7c:	adrp	x24, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408e80:	adrp	x26, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408e84:	adrp	x28, 411000 <_ZdlPvm@@Base+0x1e54>
  408e88:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  408e8c:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2e54>
  408e90:	add	x20, x19, #0x28
  408e94:	add	x21, x19, #0x18
  408e98:	adrp	x25, 426000 <_Znam@GLIBCXX_3.4>
  408e9c:	add	x24, x24, #0x327
  408ea0:	add	x26, x26, #0x335
  408ea4:	add	x28, x28, #0xccd
  408ea8:	add	x22, x22, #0x228
  408eac:	add	x23, x23, #0xe5e
  408eb0:	add	x27, x9, #0x8
  408eb4:	str	x8, [sp, #48]
  408eb8:	ldr	x1, [x25, #512]
  408ebc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408ec0:	add	x0, x0, #0xcaa
  408ec4:	bl	401490 <fputs@plt>
  408ec8:	ldr	w8, [x19, #48]
  408ecc:	cbz	w8, 408ef0 <printf@plt+0x7700>
  408ed0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408ed4:	add	x0, x0, #0xc1a
  408ed8:	mov	x1, x20
  408edc:	mov	x2, x22
  408ee0:	mov	x3, x22
  408ee4:	mov	x4, x22
  408ee8:	mov	x5, x22
  408eec:	bl	4058a4 <printf@plt+0x40b4>
  408ef0:	ldr	x1, [x25, #512]
  408ef4:	adrp	x0, 40f000 <printf@plt+0xd810>
  408ef8:	add	x0, x0, #0xfa0
  408efc:	bl	401490 <fputs@plt>
  408f00:	ldr	w2, [x19, #16]
  408f04:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  408f08:	mov	x0, x24
  408f0c:	add	x1, x1, #0x5e8
  408f10:	bl	4015c0 <sprintf@plt>
  408f14:	sub	x0, x29, #0x10
  408f18:	mov	x1, x24
  408f1c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  408f20:	ldr	w2, [x19, #8]
  408f24:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  408f28:	mov	x0, x26
  408f2c:	add	x1, x1, #0x5ee
  408f30:	bl	4015c0 <sprintf@plt>
  408f34:	add	x0, sp, #0x18
  408f38:	mov	x1, x26
  408f3c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  408f40:	ldur	x1, [x27, #-8]
  408f44:	add	x0, sp, #0x8
  408f48:	bl	40f23c <_ZdlPvm@@Base+0x90>
  408f4c:	sub	x1, x29, #0x10
  408f50:	add	x2, sp, #0x18
  408f54:	add	x3, sp, #0x8
  408f58:	mov	x0, x28
  408f5c:	mov	x4, x22
  408f60:	mov	x5, x22
  408f64:	bl	4058a4 <printf@plt+0x40b4>
  408f68:	add	x0, sp, #0x8
  408f6c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408f70:	add	x0, sp, #0x18
  408f74:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408f78:	sub	x0, x29, #0x10
  408f7c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408f80:	ldr	w8, [x19, #48]
  408f84:	cbz	w8, 408fa8 <printf@plt+0x77b8>
  408f88:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408f8c:	add	x0, x0, #0xc4a
  408f90:	mov	x1, x20
  408f94:	mov	x2, x22
  408f98:	mov	x3, x22
  408f9c:	mov	x4, x22
  408fa0:	mov	x5, x22
  408fa4:	bl	4058a4 <printf@plt+0x40b4>
  408fa8:	ldr	w8, [x19, #32]
  408fac:	cbz	w8, 408fe4 <printf@plt+0x77f4>
  408fb0:	ldr	w0, [x19, #8]
  408fb4:	sub	x8, x29, #0x10
  408fb8:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  408fbc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  408fc0:	sub	x2, x29, #0x10
  408fc4:	add	x0, x0, #0xd03
  408fc8:	mov	x1, x21
  408fcc:	mov	x3, x22
  408fd0:	mov	x4, x22
  408fd4:	mov	x5, x22
  408fd8:	bl	4058a4 <printf@plt+0x40b4>
  408fdc:	sub	x0, x29, #0x10
  408fe0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  408fe4:	ldr	x1, [x25, #512]
  408fe8:	mov	x0, x23
  408fec:	bl	401490 <fputs@plt>
  408ff0:	ldr	x8, [x27], #8
  408ff4:	cbnz	x8, 408eb8 <printf@plt+0x76c8>
  408ff8:	ldp	x20, x19, [sp, #160]
  408ffc:	ldp	x22, x21, [sp, #144]
  409000:	ldp	x24, x23, [sp, #128]
  409004:	ldp	x26, x25, [sp, #112]
  409008:	ldp	x28, x27, [sp, #96]
  40900c:	ldp	x29, x30, [sp, #80]
  409010:	add	sp, sp, #0xb0
  409014:	ret
  409018:	mov	x19, x0
  40901c:	sub	x0, x29, #0x10
  409020:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  409024:	b	40902c <printf@plt+0x783c>
  409028:	mov	x19, x0
  40902c:	add	x0, sp, #0x28
  409030:	b	409060 <printf@plt+0x7870>
  409034:	b	409058 <printf@plt+0x7868>
  409038:	mov	x19, x0
  40903c:	add	x0, sp, #0x8
  409040:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  409044:	b	40904c <printf@plt+0x785c>
  409048:	mov	x19, x0
  40904c:	add	x0, sp, #0x18
  409050:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  409054:	b	40905c <printf@plt+0x786c>
  409058:	mov	x19, x0
  40905c:	sub	x0, x29, #0x10
  409060:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  409064:	mov	x0, x19
  409068:	bl	401790 <_Unwind_Resume@plt>
  40906c:	stp	x29, x30, [sp, #-64]!
  409070:	str	x23, [sp, #16]
  409074:	stp	x22, x21, [sp, #32]
  409078:	stp	x20, x19, [sp, #48]
  40907c:	mov	x29, sp
  409080:	mov	w21, w1
  409084:	sxtw	x22, w21
  409088:	mov	w9, #0x8                   	// #8
  40908c:	add	x8, x0, #0x28
  409090:	movi	v0.2d, #0x0
  409094:	cmp	xzr, x22, lsr #60
  409098:	bfi	x9, x22, #4, #60
  40909c:	mov	x19, x0
  4090a0:	stp	wzr, w1, [x0]
  4090a4:	str	w3, [x0, #8]
  4090a8:	strb	w4, [x0, #14]
  4090ac:	stp	xzr, xzr, [x0, #64]
  4090b0:	stp	xzr, xzr, [x0, #104]
  4090b4:	str	w2, [x0, #120]
  4090b8:	stp	q0, q0, [x0, #16]
  4090bc:	stp	x8, xzr, [x0, #48]
  4090c0:	csinv	x0, x9, xzr, eq  // eq = none
  4090c4:	bl	401480 <_Znam@plt>
  4090c8:	mov	x23, x0
  4090cc:	str	x22, [x23], #8
  4090d0:	cbz	w21, 409114 <printf@plt+0x7924>
  4090d4:	mov	x20, x0
  4090d8:	mov	x21, xzr
  4090dc:	lsl	x22, x22, #4
  4090e0:	add	x8, x20, x21
  4090e4:	add	x0, x8, #0x8
  4090e8:	bl	40f1b8 <_ZdlPvm@@Base+0xc>
  4090ec:	add	x21, x21, #0x10
  4090f0:	cmp	x22, x21
  4090f4:	b.ne	4090e0 <printf@plt+0x78f0>  // b.any
  4090f8:	ldr	w22, [x19, #4]
  4090fc:	str	x23, [x19, #80]
  409100:	subs	w8, w22, #0x1
  409104:	b.le	409124 <printf@plt+0x7934>
  409108:	sbfiz	x0, x8, #2, #32
  40910c:	bl	401480 <_Znam@plt>
  409110:	b	409128 <printf@plt+0x7938>
  409114:	mov	w22, wzr
  409118:	mov	x0, xzr
  40911c:	str	x23, [x19, #80]
  409120:	b	409128 <printf@plt+0x7938>
  409124:	mov	x0, xzr
  409128:	sxtw	x21, w22
  40912c:	str	x0, [x19, #88]
  409130:	mov	x0, x21
  409134:	bl	401480 <_Znam@plt>
  409138:	mov	x20, x0
  40913c:	str	x0, [x19, #96]
  409140:	mov	x0, x21
  409144:	bl	401480 <_Znam@plt>
  409148:	cmp	w22, #0x1
  40914c:	str	x0, [x19, #128]
  409150:	b.lt	4091bc <printf@plt+0x79cc>  // b.tstop
  409154:	strb	wzr, [x20]
  409158:	ldr	x8, [x19, #128]
  40915c:	strb	wzr, [x8]
  409160:	ldr	w9, [x19, #4]
  409164:	cmp	w9, #0x2
  409168:	b.lt	409190 <printf@plt+0x79a0>  // b.tstop
  40916c:	mov	w8, #0x1                   	// #1
  409170:	ldr	x9, [x19, #96]
  409174:	strb	wzr, [x9, x8]
  409178:	ldr	x9, [x19, #128]
  40917c:	strb	wzr, [x9, x8]
  409180:	ldrsw	x9, [x19, #4]
  409184:	add	x8, x8, #0x1
  409188:	cmp	x8, x9
  40918c:	b.lt	409170 <printf@plt+0x7980>  // b.tstop
  409190:	cmp	w9, #0x2
  409194:	b.lt	4091bc <printf@plt+0x79cc>  // b.tstop
  409198:	ldr	x9, [x19, #88]
  40919c:	mov	x8, xzr
  4091a0:	mov	w10, #0x3                   	// #3
  4091a4:	str	w10, [x9, x8, lsl #2]
  4091a8:	ldrsw	x11, [x19, #4]
  4091ac:	add	x8, x8, #0x1
  4091b0:	sub	x11, x11, #0x1
  4091b4:	cmp	x8, x11
  4091b8:	b.lt	4091a4 <printf@plt+0x79b4>  // b.tstop
  4091bc:	strh	wzr, [x19, #12]
  4091c0:	ldp	x20, x19, [sp, #48]
  4091c4:	ldp	x22, x21, [sp, #32]
  4091c8:	ldr	x23, [sp, #16]
  4091cc:	ldp	x29, x30, [sp], #64
  4091d0:	ret
  4091d4:	mov	x19, x0
  4091d8:	cbz	x21, 4091f0 <printf@plt+0x7a00>
  4091dc:	sub	x22, x20, #0x8
  4091e0:	add	x0, x22, x21
  4091e4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4091e8:	subs	x21, x21, #0x10
  4091ec:	b.ne	4091e0 <printf@plt+0x79f0>  // b.any
  4091f0:	mov	x0, x20
  4091f4:	bl	4016b0 <_ZdaPv@plt>
  4091f8:	mov	x0, x19
  4091fc:	bl	401790 <_Unwind_Resume@plt>
  409200:	stp	x29, x30, [sp, #-48]!
  409204:	stp	x22, x21, [sp, #16]
  409208:	stp	x20, x19, [sp, #32]
  40920c:	ldr	w8, [x0]
  409210:	mov	x19, x0
  409214:	ldr	x0, [x0, #56]
  409218:	mov	x29, sp
  40921c:	cmp	w8, #0x1
  409220:	b.lt	409258 <printf@plt+0x7a68>  // b.tstop
  409224:	mov	x20, xzr
  409228:	ldr	x0, [x0, x20, lsl #3]
  40922c:	cbz	x0, 409234 <printf@plt+0x7a44>
  409230:	bl	4016b0 <_ZdaPv@plt>
  409234:	ldr	x8, [x19, #64]
  409238:	ldr	x0, [x8, x20, lsl #3]
  40923c:	cbz	x0, 409244 <printf@plt+0x7a54>
  409240:	bl	4016b0 <_ZdaPv@plt>
  409244:	ldrsw	x8, [x19]
  409248:	ldr	x0, [x19, #56]
  40924c:	add	x20, x20, #0x1
  409250:	cmp	x20, x8
  409254:	b.lt	409228 <printf@plt+0x7a38>  // b.tstop
  409258:	cbz	x0, 409260 <printf@plt+0x7a70>
  40925c:	bl	4016b0 <_ZdaPv@plt>
  409260:	ldr	x0, [x19, #64]
  409264:	cbz	x0, 409284 <printf@plt+0x7a94>
  409268:	bl	4016b0 <_ZdaPv@plt>
  40926c:	b	409284 <printf@plt+0x7a94>
  409270:	ldr	x8, [x0, #8]
  409274:	str	x8, [x19, #40]
  409278:	ldr	x8, [x0]
  40927c:	ldr	x8, [x8, #8]
  409280:	blr	x8
  409284:	ldr	x0, [x19, #40]
  409288:	cbnz	x0, 409270 <printf@plt+0x7a80>
  40928c:	ldr	x8, [x19, #80]
  409290:	cbz	x8, 4092c0 <printf@plt+0x7ad0>
  409294:	mov	x20, x8
  409298:	ldr	x9, [x20, #-8]!
  40929c:	cbz	x9, 4092b8 <printf@plt+0x7ac8>
  4092a0:	lsl	x21, x9, #4
  4092a4:	sub	x22, x8, #0x10
  4092a8:	add	x0, x22, x21
  4092ac:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  4092b0:	subs	x21, x21, #0x10
  4092b4:	b.ne	4092a8 <printf@plt+0x7ab8>  // b.any
  4092b8:	mov	x0, x20
  4092bc:	bl	4016b0 <_ZdaPv@plt>
  4092c0:	ldr	x0, [x19, #88]
  4092c4:	cbz	x0, 4092cc <printf@plt+0x7adc>
  4092c8:	bl	4016b0 <_ZdaPv@plt>
  4092cc:	ldr	x0, [x19, #96]
  4092d0:	cbz	x0, 4092d8 <printf@plt+0x7ae8>
  4092d4:	bl	4016b0 <_ZdaPv@plt>
  4092d8:	ldr	x0, [x19, #128]
  4092dc:	cbz	x0, 4092fc <printf@plt+0x7b0c>
  4092e0:	bl	4016b0 <_ZdaPv@plt>
  4092e4:	b	4092fc <printf@plt+0x7b0c>
  4092e8:	ldr	x8, [x0, #8]
  4092ec:	str	x8, [x19, #24]
  4092f0:	ldr	x8, [x0]
  4092f4:	ldr	x8, [x8, #16]
  4092f8:	blr	x8
  4092fc:	ldr	x0, [x19, #24]
  409300:	cbnz	x0, 4092e8 <printf@plt+0x7af8>
  409304:	b	40932c <printf@plt+0x7b3c>
  409308:	mov	x21, x20
  40930c:	ldr	x8, [x21], #24
  409310:	add	x0, x20, #0x28
  409314:	str	x8, [x19, #16]
  409318:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40931c:	mov	x0, x21
  409320:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  409324:	mov	x0, x20
  409328:	bl	40f1a0 <_ZdlPv@@Base>
  40932c:	ldr	x20, [x19, #16]
  409330:	cbnz	x20, 409308 <printf@plt+0x7b18>
  409334:	ldr	x0, [x19, #72]
  409338:	cbz	x0, 409350 <printf@plt+0x7b60>
  40933c:	bl	4016b0 <_ZdaPv@plt>
  409340:	b	409350 <printf@plt+0x7b60>
  409344:	ldr	x8, [x0]
  409348:	str	x8, [x19, #32]
  40934c:	bl	40f1a0 <_ZdlPv@@Base>
  409350:	ldr	x0, [x19, #32]
  409354:	cbnz	x0, 409344 <printf@plt+0x7b54>
  409358:	ldp	x20, x19, [sp, #32]
  40935c:	ldp	x22, x21, [sp, #16]
  409360:	ldp	x29, x30, [sp], #48
  409364:	ret
  409368:	strb	w1, [x0, #12]
  40936c:	strb	w2, [x0, #13]
  409370:	ret
  409374:	stp	x29, x30, [sp, #-48]!
  409378:	str	x21, [sp, #16]
  40937c:	stp	x20, x19, [sp, #32]
  409380:	mov	x29, sp
  409384:	mov	x19, x2
  409388:	mov	w20, w1
  40938c:	mov	x21, x0
  409390:	tbnz	w1, #31, 4093a0 <printf@plt+0x7bb0>
  409394:	ldr	w8, [x21, #4]
  409398:	cmp	w8, w20
  40939c:	b.gt	4093b0 <printf@plt+0x7bc0>
  4093a0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  4093a4:	add	x1, x1, #0x81e
  4093a8:	mov	w0, #0x510                 	// #1296
  4093ac:	bl	40da20 <printf@plt+0xc230>
  4093b0:	ldr	x8, [x21, #80]
  4093b4:	mov	x1, x19
  4093b8:	ldr	x21, [sp, #16]
  4093bc:	add	x0, x8, w20, sxtw #4
  4093c0:	ldp	x20, x19, [sp, #32]
  4093c4:	ldp	x29, x30, [sp], #48
  4093c8:	b	40f368 <_ZdlPvm@@Base+0x1bc>
  4093cc:	stp	x29, x30, [sp, #-48]!
  4093d0:	str	x21, [sp, #16]
  4093d4:	stp	x20, x19, [sp, #32]
  4093d8:	mov	x29, sp
  4093dc:	mov	w19, w2
  4093e0:	mov	w20, w1
  4093e4:	mov	x21, x0
  4093e8:	tbnz	w1, #31, 4093fc <printf@plt+0x7c0c>
  4093ec:	ldr	w8, [x21, #4]
  4093f0:	sub	w8, w8, #0x1
  4093f4:	cmp	w8, w20
  4093f8:	b.gt	40940c <printf@plt+0x7c1c>
  4093fc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  409400:	add	x1, x1, #0x81e
  409404:	mov	w0, #0x516                 	// #1302
  409408:	bl	40da20 <printf@plt+0xc230>
  40940c:	ldr	x8, [x21, #88]
  409410:	ldr	x21, [sp, #16]
  409414:	str	w19, [x8, w20, sxtw #2]
  409418:	ldp	x20, x19, [sp, #32]
  40941c:	ldp	x29, x30, [sp], #48
  409420:	ret
  409424:	stp	x29, x30, [sp, #-32]!
  409428:	stp	x20, x19, [sp, #16]
  40942c:	mov	x29, sp
  409430:	mov	w19, w1
  409434:	mov	x20, x0
  409438:	tbnz	w1, #31, 409448 <printf@plt+0x7c58>
  40943c:	ldr	w8, [x20, #4]
  409440:	cmp	w8, w19
  409444:	b.gt	409458 <printf@plt+0x7c68>
  409448:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40944c:	add	x1, x1, #0x81e
  409450:	mov	w0, #0x51c                 	// #1308
  409454:	bl	40da20 <printf@plt+0xc230>
  409458:	ldr	x8, [x20, #96]
  40945c:	mov	w9, #0x1                   	// #1
  409460:	strb	w9, [x8, w19, sxtw]
  409464:	ldp	x20, x19, [sp, #16]
  409468:	ldp	x29, x30, [sp], #32
  40946c:	ret
  409470:	stp	x29, x30, [sp, #-32]!
  409474:	stp	x20, x19, [sp, #16]
  409478:	mov	x29, sp
  40947c:	mov	w19, w1
  409480:	mov	x20, x0
  409484:	tbnz	w1, #31, 409494 <printf@plt+0x7ca4>
  409488:	ldr	w8, [x20, #4]
  40948c:	cmp	w8, w19
  409490:	b.gt	4094a4 <printf@plt+0x7cb4>
  409494:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  409498:	add	x1, x1, #0x81e
  40949c:	mov	w0, #0x522                 	// #1314
  4094a0:	bl	40da20 <printf@plt+0xc230>
  4094a4:	ldr	x8, [x20, #128]
  4094a8:	mov	w9, #0x1                   	// #1
  4094ac:	strb	w9, [x8, w19, sxtw]
  4094b0:	ldp	x20, x19, [sp, #16]
  4094b4:	ldp	x29, x30, [sp], #32
  4094b8:	ret
  4094bc:	add	x8, x0, #0x18
  4094c0:	ldr	x10, [x8]
  4094c4:	mov	x9, x8
  4094c8:	add	x8, x10, #0x8
  4094cc:	cbnz	x10, 4094c0 <printf@plt+0x7cd0>
  4094d0:	str	x1, [x9]
  4094d4:	ret
  4094d8:	stp	x29, x30, [sp, #-64]!
  4094dc:	stp	x24, x23, [sp, #16]
  4094e0:	stp	x22, x21, [sp, #32]
  4094e4:	stp	x20, x19, [sp, #48]
  4094e8:	mov	x29, sp
  4094ec:	mov	x22, x0
  4094f0:	mov	w0, #0x38                  	// #56
  4094f4:	mov	w20, w4
  4094f8:	mov	x21, x3
  4094fc:	mov	x23, x2
  409500:	mov	w24, w1
  409504:	bl	40f0fc <_Znwm@@Base>
  409508:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  40950c:	add	x8, x8, #0x2d0
  409510:	mov	x19, x0
  409514:	str	w24, [x0, #16]
  409518:	strb	wzr, [x0, #20]
  40951c:	stp	x8, xzr, [x0], #24
  409520:	mov	x1, x23
  409524:	bl	40f2f4 <_ZdlPvm@@Base+0x148>
  409528:	add	x8, x22, #0x18
  40952c:	str	x21, [x19, #40]
  409530:	str	w20, [x19, #48]
  409534:	ldr	x10, [x8]
  409538:	mov	x9, x8
  40953c:	add	x8, x10, #0x8
  409540:	cbnz	x10, 409534 <printf@plt+0x7d44>
  409544:	str	x19, [x9]
  409548:	ldp	x20, x19, [sp, #48]
  40954c:	ldp	x22, x21, [sp, #32]
  409550:	ldp	x24, x23, [sp, #16]
  409554:	ldp	x29, x30, [sp], #64
  409558:	ret
  40955c:	mov	x20, x0
  409560:	mov	x0, x19
  409564:	bl	40f1a0 <_ZdlPv@@Base>
  409568:	mov	x0, x20
  40956c:	bl	401790 <_Unwind_Resume@plt>
  409570:	stp	x29, x30, [sp, #-32]!
  409574:	stp	x20, x19, [sp, #16]
  409578:	mov	x29, sp
  40957c:	mov	x20, x0
  409580:	mov	w0, #0x18                  	// #24
  409584:	mov	w19, w1
  409588:	bl	40f0fc <_Znwm@@Base>
  40958c:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  409590:	add	x8, x8, #0x308
  409594:	stp	x8, xzr, [x0]
  409598:	add	x8, x20, #0x18
  40959c:	str	w19, [x0, #16]
  4095a0:	strb	wzr, [x0, #20]
  4095a4:	ldr	x10, [x8]
  4095a8:	mov	x9, x8
  4095ac:	add	x8, x10, #0x8
  4095b0:	cbnz	x10, 4095a4 <printf@plt+0x7db4>
  4095b4:	str	x0, [x9]
  4095b8:	ldp	x20, x19, [sp, #16]
  4095bc:	ldp	x29, x30, [sp], #32
  4095c0:	ret
  4095c4:	stp	x29, x30, [sp, #-32]!
  4095c8:	stp	x20, x19, [sp, #16]
  4095cc:	mov	x29, sp
  4095d0:	mov	x20, x0
  4095d4:	mov	w0, #0x18                  	// #24
  4095d8:	mov	w19, w1
  4095dc:	bl	40f0fc <_Znwm@@Base>
  4095e0:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1e54>
  4095e4:	add	x8, x8, #0x340
  4095e8:	stp	x8, xzr, [x0]
  4095ec:	add	x8, x20, #0x18
  4095f0:	str	w19, [x0, #16]
  4095f4:	strb	wzr, [x0, #20]
  4095f8:	ldr	x10, [x8]
  4095fc:	mov	x9, x8
  409600:	add	x8, x10, #0x8
  409604:	cbnz	x10, 4095f8 <printf@plt+0x7e08>
  409608:	str	x0, [x9]
  40960c:	ldp	x20, x19, [sp, #16]
  409610:	ldp	x29, x30, [sp], #32
  409614:	ret
  409618:	stp	x29, x30, [sp, #-64]!
  40961c:	stp	x24, x23, [sp, #16]
  409620:	stp	x22, x21, [sp, #32]
  409624:	stp	x20, x19, [sp, #48]
  409628:	mov	x29, sp
  40962c:	ldr	w8, [x0]
  409630:	cmp	w8, w1
  409634:	b.gt	4097f8 <printf@plt+0x8008>
  409638:	ldr	w24, [x0, #116]
  40963c:	mov	x19, x0
  409640:	mov	w20, w1
  409644:	cmp	w24, w1
  409648:	b.gt	4096dc <printf@plt+0x7eec>
  40964c:	cbz	w24, 4096f8 <printf@plt+0x7f08>
  409650:	lsl	w8, w24, #1
  409654:	cmp	w8, w20
  409658:	sxtw	x21, w24
  40965c:	csinc	w24, w8, w20, gt
  409660:	sxtw	x8, w24
  409664:	ldr	x23, [x19, #56]
  409668:	sbfiz	x9, x24, #3, #32
  40966c:	cmp	xzr, x8, lsr #61
  409670:	csinv	x22, x9, xzr, eq  // eq = none
  409674:	mov	x0, x22
  409678:	str	w24, [x19, #116]
  40967c:	bl	401480 <_Znam@plt>
  409680:	lsl	x21, x21, #3
  409684:	mov	x1, x23
  409688:	mov	x2, x21
  40968c:	str	x0, [x19, #56]
  409690:	bl	4014a0 <memcpy@plt>
  409694:	cbz	x23, 4096b0 <printf@plt+0x7ec0>
  409698:	mov	x0, x23
  40969c:	bl	4016b0 <_ZdaPv@plt>
  4096a0:	ldrsw	x24, [x19, #116]
  4096a4:	lsl	x8, x24, #3
  4096a8:	cmp	xzr, x24, lsr #61
  4096ac:	csinv	x22, x8, xzr, eq  // eq = none
  4096b0:	ldr	x23, [x19, #64]
  4096b4:	mov	x0, x22
  4096b8:	bl	401480 <_Znam@plt>
  4096bc:	mov	x1, x23
  4096c0:	mov	x2, x21
  4096c4:	str	x0, [x19, #64]
  4096c8:	bl	4014a0 <memcpy@plt>
  4096cc:	cbz	x23, 4096dc <printf@plt+0x7eec>
  4096d0:	mov	x0, x23
  4096d4:	bl	4016b0 <_ZdaPv@plt>
  4096d8:	ldr	w24, [x19, #116]
  4096dc:	cmp	w24, w20
  4096e0:	b.gt	409730 <printf@plt+0x7f40>
  4096e4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  4096e8:	add	x1, x1, #0x81e
  4096ec:	mov	w0, #0x559                 	// #1369
  4096f0:	bl	40da20 <printf@plt+0xc230>
  4096f4:	b	409730 <printf@plt+0x7f40>
  4096f8:	cmp	w20, #0x10
  4096fc:	mov	w8, #0x10                  	// #16
  409700:	csinc	w8, w8, w20, lt  // lt = tstop
  409704:	sxtw	x9, w8
  409708:	str	w8, [x19, #116]
  40970c:	sbfiz	x8, x8, #3, #32
  409710:	cmp	xzr, x9, lsr #61
  409714:	csinv	x21, x8, xzr, eq  // eq = none
  409718:	mov	x0, x21
  40971c:	bl	401480 <_Znam@plt>
  409720:	str	x0, [x19, #56]
  409724:	mov	x0, x21
  409728:	bl	401480 <_Znam@plt>
  40972c:	str	x0, [x19, #64]
  409730:	ldr	w22, [x19]
  409734:	cmp	w22, w20
  409738:	b.gt	4097f8 <printf@plt+0x8008>
  40973c:	ldr	w21, [x19, #4]
  409740:	sxtw	x8, w21
  409744:	sbfiz	x9, x21, #3, #32
  409748:	cmp	xzr, x8, lsr #61
  40974c:	csinv	x0, x9, xzr, eq  // eq = none
  409750:	bl	401480 <_Znam@plt>
  409754:	ldr	x8, [x19, #56]
  409758:	sxtw	x23, w22
  40975c:	cmp	w21, #0x1
  409760:	str	x0, [x8, w22, sxtw #3]
  409764:	b.lt	40978c <printf@plt+0x7f9c>  // b.tstop
  409768:	mov	w9, w21
  40976c:	mov	x8, xzr
  409770:	lsl	x9, x9, #3
  409774:	ldr	x10, [x19, #56]
  409778:	ldr	x10, [x10, x23, lsl #3]
  40977c:	str	xzr, [x10, x8]
  409780:	add	x8, x8, #0x8
  409784:	cmp	x9, x8
  409788:	b.ne	409774 <printf@plt+0x7f84>  // b.any
  40978c:	add	w8, w21, #0x1
  409790:	sxtw	x0, w8
  409794:	bl	401480 <_Znam@plt>
  409798:	ldr	x8, [x19, #64]
  40979c:	str	x0, [x8, x23, lsl #3]
  4097a0:	tbnz	w21, #31, 4097e4 <printf@plt+0x7ff4>
  4097a4:	ldr	x8, [x19, #64]
  4097a8:	ldr	x8, [x8, x23, lsl #3]
  4097ac:	strb	wzr, [x8]
  4097b0:	ldr	w21, [x19, #4]
  4097b4:	cmp	w21, #0x1
  4097b8:	b.lt	4097e0 <printf@plt+0x7ff0>  // b.tstop
  4097bc:	mov	w8, #0x1                   	// #1
  4097c0:	ldrsw	x9, [x19]
  4097c4:	ldr	x10, [x19, #64]
  4097c8:	ldr	x9, [x10, x9, lsl #3]
  4097cc:	strb	wzr, [x9, x8]
  4097d0:	ldrsw	x21, [x19, #4]
  4097d4:	cmp	x8, x21
  4097d8:	add	x8, x8, #0x1
  4097dc:	b.lt	4097c0 <printf@plt+0x7fd0>  // b.tstop
  4097e0:	ldr	w22, [x19]
  4097e4:	add	w8, w22, #0x1
  4097e8:	cmp	w22, w20
  4097ec:	mov	w22, w8
  4097f0:	str	w8, [x19]
  4097f4:	b.lt	409740 <printf@plt+0x7f50>  // b.tstop
  4097f8:	ldp	x20, x19, [sp, #48]
  4097fc:	ldp	x22, x21, [sp, #32]
  409800:	ldp	x24, x23, [sp, #16]
  409804:	ldp	x29, x30, [sp], #64
  409808:	ret
  40980c:	sub	sp, sp, #0x50
  409810:	stp	x29, x30, [sp, #32]
  409814:	str	x21, [sp, #48]
  409818:	stp	x20, x19, [sp, #64]
  40981c:	add	x29, sp, #0x20
  409820:	mov	w19, w2
  409824:	mov	w20, w1
  409828:	orr	w8, w2, w1
  40982c:	mov	x21, x0
  409830:	tbnz	w8, #31, 40984c <printf@plt+0x805c>
  409834:	ldr	w8, [x21]
  409838:	cmp	w8, w20
  40983c:	b.le	40984c <printf@plt+0x805c>
  409840:	ldr	w8, [x21, #4]
  409844:	cmp	w8, w19
  409848:	b.gt	40985c <printf@plt+0x806c>
  40984c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  409850:	add	x1, x1, #0x81e
  409854:	mov	w0, #0x569                 	// #1385
  409858:	bl	40da20 <printf@plt+0xc230>
  40985c:	cbz	w19, 4098d0 <printf@plt+0x80e0>
  409860:	ldr	x8, [x21, #56]
  409864:	ldr	x8, [x8, w20, sxtw #3]
  409868:	ldr	x9, [x8, w19, sxtw #3]
  40986c:	cbz	x9, 4098fc <printf@plt+0x810c>
  409870:	ldr	w8, [x9, #32]
  409874:	cmp	w8, w20
  409878:	b.gt	4098b0 <printf@plt+0x80c0>
  40987c:	ldr	w10, [x9, #36]
  409880:	cmp	w10, w20
  409884:	b.lt	4098b0 <printf@plt+0x80c0>  // b.tstop
  409888:	ldr	w11, [x9, #40]
  40988c:	cmp	w11, w19
  409890:	b.gt	4098b0 <printf@plt+0x80c0>
  409894:	ldr	w9, [x9, #44]
  409898:	cmp	w9, w11
  40989c:	b.le	4098b0 <printf@plt+0x80c0>
  4098a0:	cmp	w10, w8
  4098a4:	b.le	4098b0 <printf@plt+0x80c0>
  4098a8:	cmp	w9, w19
  4098ac:	b.ge	409958 <printf@plt+0x8168>  // b.tcont
  4098b0:	ldp	x20, x19, [sp, #64]
  4098b4:	ldr	x21, [sp, #48]
  4098b8:	ldp	x29, x30, [sp, #32]
  4098bc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  4098c0:	add	x1, x1, #0x81e
  4098c4:	mov	w0, #0x573                 	// #1395
  4098c8:	add	sp, sp, #0x50
  4098cc:	b	40da20 <printf@plt+0xc230>
  4098d0:	ldp	x20, x19, [sp, #64]
  4098d4:	ldr	x21, [sp, #48]
  4098d8:	ldp	x29, x30, [sp, #32]
  4098dc:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  4098e0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  4098e4:	add	x1, x1, #0x58
  4098e8:	add	x0, x0, #0xd26
  4098ec:	mov	x2, x1
  4098f0:	mov	x3, x1
  4098f4:	add	sp, sp, #0x50
  4098f8:	b	40e054 <printf@plt+0xc864>
  4098fc:	sxtw	x9, w19
  409900:	add	x10, x8, x9, lsl #3
  409904:	ldur	x10, [x10, #-8]
  409908:	cbz	x10, 409958 <printf@plt+0x8168>
  40990c:	ldr	w11, [x10, #32]
  409910:	cmp	w11, w20
  409914:	b.ne	409924 <printf@plt+0x8134>  // b.any
  409918:	str	w19, [x10, #44]
  40991c:	str	x10, [x8, x9, lsl #3]
  409920:	b	409958 <printf@plt+0x8168>
  409924:	add	w1, w20, #0x1
  409928:	add	x0, sp, #0x10
  40992c:	bl	40de2c <printf@plt+0xc63c>
  409930:	add	w1, w19, #0x1
  409934:	mov	x0, sp
  409938:	bl	40de2c <printf@plt+0xc63c>
  40993c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  409940:	adrp	x3, 429000 <stderr@@GLIBC_2.17+0x2df8>
  409944:	add	x0, x0, #0xd52
  409948:	add	x3, x3, #0x58
  40994c:	add	x1, sp, #0x10
  409950:	mov	x2, sp
  409954:	bl	40e054 <printf@plt+0xc864>
  409958:	ldp	x20, x19, [sp, #64]
  40995c:	ldr	x21, [sp, #48]
  409960:	ldp	x29, x30, [sp, #32]
  409964:	add	sp, sp, #0x50
  409968:	ret
  40996c:	sub	sp, sp, #0x60
  409970:	stp	x29, x30, [sp, #32]
  409974:	stp	x24, x23, [sp, #48]
  409978:	stp	x22, x21, [sp, #64]
  40997c:	stp	x20, x19, [sp, #80]
  409980:	add	x29, sp, #0x20
  409984:	mov	w21, w2
  409988:	mov	w19, w1
  40998c:	orr	w8, w2, w1
  409990:	mov	x20, x0
  409994:	tbnz	w8, #31, 4099b0 <printf@plt+0x81c0>
  409998:	ldr	w8, [x20]
  40999c:	cmp	w8, w19
  4099a0:	b.le	4099b0 <printf@plt+0x81c0>
  4099a4:	ldr	w8, [x20, #4]
  4099a8:	cmp	w8, w21
  4099ac:	b.gt	4099c0 <printf@plt+0x81d0>
  4099b0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  4099b4:	add	x1, x1, #0x81e
  4099b8:	mov	w0, #0x588                 	// #1416
  4099bc:	bl	40da20 <printf@plt+0xc230>
  4099c0:	cbz	w19, 409a38 <printf@plt+0x8248>
  4099c4:	ldr	x10, [x20, #56]
  4099c8:	ldr	x8, [x10, w19, sxtw #3]
  4099cc:	ldr	x9, [x8, w21, sxtw #3]
  4099d0:	cbz	x9, 409a68 <printf@plt+0x8278>
  4099d4:	ldr	w8, [x9, #32]
  4099d8:	cmp	w8, w19
  4099dc:	b.gt	409a14 <printf@plt+0x8224>
  4099e0:	ldr	w10, [x9, #36]
  4099e4:	cmp	w10, w19
  4099e8:	b.lt	409a14 <printf@plt+0x8224>  // b.tstop
  4099ec:	ldr	w11, [x9, #40]
  4099f0:	cmp	w11, w21
  4099f4:	b.gt	409a14 <printf@plt+0x8224>
  4099f8:	ldr	w9, [x9, #44]
  4099fc:	cmp	w9, w11
  409a00:	b.le	409a14 <printf@plt+0x8224>
  409a04:	cmp	w10, w8
  409a08:	b.le	409a14 <printf@plt+0x8224>
  409a0c:	cmp	w9, w21
  409a10:	b.ge	409ad4 <printf@plt+0x82e4>  // b.tcont
  409a14:	ldp	x20, x19, [sp, #80]
  409a18:	ldp	x22, x21, [sp, #64]
  409a1c:	ldp	x24, x23, [sp, #48]
  409a20:	ldp	x29, x30, [sp, #32]
  409a24:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  409a28:	add	x1, x1, #0x81e
  409a2c:	mov	w0, #0x592                 	// #1426
  409a30:	add	sp, sp, #0x60
  409a34:	b	40da20 <printf@plt+0xc230>
  409a38:	ldp	x20, x19, [sp, #80]
  409a3c:	ldp	x22, x21, [sp, #64]
  409a40:	ldp	x24, x23, [sp, #48]
  409a44:	ldp	x29, x30, [sp, #32]
  409a48:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x2df8>
  409a4c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  409a50:	add	x1, x1, #0x58
  409a54:	add	x0, x0, #0xd82
  409a58:	mov	x2, x1
  409a5c:	mov	x3, x1
  409a60:	add	sp, sp, #0x60
  409a64:	b	40e054 <printf@plt+0xc864>
  409a68:	sxtw	x22, w19
  409a6c:	add	x9, x10, x22, lsl #3
  409a70:	ldur	x9, [x9, #-8]
  409a74:	sxtw	x24, w21
  409a78:	ldr	x23, [x9, x24, lsl #3]
  409a7c:	cbz	x23, 409ad4 <printf@plt+0x82e4>
  409a80:	ldr	w9, [x23, #40]
  409a84:	cmp	w9, w21
  409a88:	b.ne	409aa0 <printf@plt+0x82b0>  // b.any
  409a8c:	ldr	w9, [x23, #44]
  409a90:	cmp	w9, w21
  409a94:	b.ge	409aec <printf@plt+0x82fc>  // b.tcont
  409a98:	str	w19, [x23, #36]
  409a9c:	b	409ad4 <printf@plt+0x82e4>
  409aa0:	add	w1, w19, #0x1
  409aa4:	add	x0, sp, #0x10
  409aa8:	bl	40de2c <printf@plt+0xc63c>
  409aac:	add	w1, w21, #0x1
  409ab0:	mov	x0, sp
  409ab4:	bl	40de2c <printf@plt+0xc63c>
  409ab8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  409abc:	adrp	x3, 429000 <stderr@@GLIBC_2.17+0x2df8>
  409ac0:	add	x0, x0, #0xda9
  409ac4:	add	x3, x3, #0x58
  409ac8:	add	x1, sp, #0x10
  409acc:	mov	x2, sp
  409ad0:	bl	40e054 <printf@plt+0xc864>
  409ad4:	ldp	x20, x19, [sp, #80]
  409ad8:	ldp	x22, x21, [sp, #64]
  409adc:	ldp	x24, x23, [sp, #48]
  409ae0:	ldp	x29, x30, [sp, #32]
  409ae4:	add	sp, sp, #0x60
  409ae8:	ret
  409aec:	adrp	x21, 411000 <_ZdlPvm@@Base+0x1e54>
  409af0:	mov	x10, xzr
  409af4:	add	x21, x21, #0x81e
  409af8:	cbz	x10, 409b14 <printf@plt+0x8324>
  409afc:	mov	w0, #0x5a0                 	// #1440
  409b00:	mov	x1, x21
  409b04:	bl	40da20 <printf@plt+0xc230>
  409b08:	ldr	x8, [x20, #56]
  409b0c:	ldr	w9, [x23, #44]
  409b10:	ldr	x8, [x8, x22, lsl #3]
  409b14:	cmp	x24, w9, sxtw
  409b18:	str	x23, [x8, x24, lsl #3]
  409b1c:	b.ge	409a98 <printf@plt+0x82a8>  // b.tcont
  409b20:	ldr	x8, [x20, #56]
  409b24:	ldr	x8, [x8, x22, lsl #3]
  409b28:	add	x10, x8, x24, lsl #3
  409b2c:	ldr	x10, [x10, #8]
  409b30:	add	x24, x24, #0x1
  409b34:	cbnz	x10, 409afc <printf@plt+0x830c>
  409b38:	b	409b14 <printf@plt+0x8324>
  409b3c:	cbz	x0, 409c14 <printf@plt+0x8424>
  409b40:	ldrb	w9, [x0]
  409b44:	cbz	w9, 409c14 <printf@plt+0x8424>
  409b48:	mov	w10, wzr
  409b4c:	mov	x8, x0
  409b50:	mov	w11, w9
  409b54:	cbz	w10, 409b68 <printf@plt+0x8378>
  409b58:	ldrb	w12, [x2, #1]
  409b5c:	cmp	w12, w11, uxtb
  409b60:	csel	w10, wzr, w10, eq  // eq = none
  409b64:	b	409b98 <printf@plt+0x83a8>
  409b68:	ldrb	w10, [x2]
  409b6c:	cmp	w10, w11, uxtb
  409b70:	b.ne	409b7c <printf@plt+0x838c>  // b.any
  409b74:	mov	w10, #0x1                   	// #1
  409b78:	b	409b98 <printf@plt+0x83a8>
  409b7c:	and	w10, w11, #0xff
  409b80:	cmp	w10, #0x5c
  409b84:	b.ne	409b94 <printf@plt+0x83a4>  // b.any
  409b88:	ldrb	w10, [x8, #1]
  409b8c:	cmp	w10, #0x26
  409b90:	b.eq	409c80 <printf@plt+0x8490>  // b.none
  409b94:	mov	w10, wzr
  409b98:	ldrb	w11, [x8, #1]!
  409b9c:	cbnz	w11, 409b54 <printf@plt+0x8364>
  409ba0:	adrp	x10, 428000 <stderr@@GLIBC_2.17+0x1df8>
  409ba4:	mov	w12, wzr
  409ba8:	mov	w8, #0xffffffff            	// #-1
  409bac:	add	x10, x10, #0x854
  409bb0:	mov	w13, w9
  409bb4:	mov	x11, x0
  409bb8:	cbz	w12, 409bd4 <printf@plt+0x83e4>
  409bbc:	ldrb	w14, [x2, #1]
  409bc0:	cmp	w14, w13, uxtb
  409bc4:	csel	w12, wzr, w12, eq  // eq = none
  409bc8:	ldrb	w13, [x11, #1]!
  409bcc:	cbnz	w13, 409bb8 <printf@plt+0x83c8>
  409bd0:	b	409c1c <printf@plt+0x842c>
  409bd4:	ldrb	w12, [x2]
  409bd8:	cmp	w12, w13, uxtb
  409bdc:	b.ne	409be8 <printf@plt+0x83f8>  // b.any
  409be0:	mov	w12, #0x1                   	// #1
  409be4:	b	409bc8 <printf@plt+0x83d8>
  409be8:	and	w12, w13, #0xff
  409bec:	cmp	w12, w1, uxtb
  409bf0:	b.ne	409c0c <printf@plt+0x841c>  // b.any
  409bf4:	ldrb	w12, [x11, #1]
  409bf8:	ldrb	w12, [x10, x12]
  409bfc:	cbz	w12, 409bc8 <printf@plt+0x83d8>
  409c00:	mov	w12, wzr
  409c04:	sub	w8, w11, w0
  409c08:	b	409bc8 <printf@plt+0x83d8>
  409c0c:	mov	w12, wzr
  409c10:	b	409bc8 <printf@plt+0x83d8>
  409c14:	mov	w8, #0xffffffff            	// #-1
  409c18:	b	409c20 <printf@plt+0x8430>
  409c1c:	tbnz	w8, #31, 409c28 <printf@plt+0x8438>
  409c20:	mov	w0, w8
  409c24:	ret
  409c28:	mov	w12, wzr
  409c2c:	add	x11, x0, #0x1
  409c30:	cbz	w12, 409c4c <printf@plt+0x845c>
  409c34:	ldrb	w13, [x2, #1]
  409c38:	cmp	w13, w9, uxtb
  409c3c:	csel	w12, wzr, w12, eq  // eq = none
  409c40:	ldrb	w9, [x11], #1
  409c44:	cbnz	w9, 409c30 <printf@plt+0x8440>
  409c48:	b	409c20 <printf@plt+0x8430>
  409c4c:	ldrb	w12, [x2]
  409c50:	cmp	w12, w9, uxtb
  409c54:	b.ne	409c60 <printf@plt+0x8470>  // b.any
  409c58:	mov	w12, #0x1                   	// #1
  409c5c:	b	409c40 <printf@plt+0x8450>
  409c60:	and	x9, x9, #0xff
  409c64:	ldrb	w9, [x10, x9]
  409c68:	cbz	w9, 409c78 <printf@plt+0x8488>
  409c6c:	mov	w12, wzr
  409c70:	sub	w8, w11, w0
  409c74:	b	409c40 <printf@plt+0x8450>
  409c78:	mov	w12, wzr
  409c7c:	b	409c40 <printf@plt+0x8450>
  409c80:	sub	w8, w8, w0
  409c84:	b	409c20 <printf@plt+0x8430>
  409c88:	sub	sp, sp, #0x80
  409c8c:	stp	x29, x30, [sp, #32]
  409c90:	str	x27, [sp, #48]
  409c94:	stp	x26, x25, [sp, #64]
  409c98:	stp	x24, x23, [sp, #80]
  409c9c:	stp	x22, x21, [sp, #96]
  409ca0:	stp	x20, x19, [sp, #112]
  409ca4:	add	x29, sp, #0x20
  409ca8:	mov	w22, w6
  409cac:	mov	x23, x5
  409cb0:	mov	x24, x4
  409cb4:	mov	x25, x3
  409cb8:	mov	w19, w2
  409cbc:	mov	w20, w1
  409cc0:	mov	x21, x0
  409cc4:	bl	409618 <printf@plt+0x7e28>
  409cc8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  409ccc:	add	x1, x1, #0xdd7
  409cd0:	add	x0, sp, #0x10
  409cd4:	bl	40f23c <_ZdlPvm@@Base+0x90>
  409cd8:	ldrsw	x2, [x25, #8]
  409cdc:	ldr	w8, [sp, #24]
  409ce0:	cmp	w2, w8
  409ce4:	b.ne	409d04 <printf@plt+0x8514>  // b.any
  409ce8:	cbz	w2, 409d0c <printf@plt+0x851c>
  409cec:	ldr	x0, [x25]
  409cf0:	ldr	x1, [sp, #16]
  409cf4:	bl	4017e0 <bcmp@plt>
  409cf8:	cmp	w0, #0x0
  409cfc:	cset	w26, eq  // eq = none
  409d00:	b	409d10 <printf@plt+0x8520>
  409d04:	mov	w26, wzr
  409d08:	b	409d10 <printf@plt+0x8520>
  409d0c:	mov	w26, #0x1                   	// #1
  409d10:	add	x0, sp, #0x10
  409d14:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  409d18:	cbz	w26, 409d40 <printf@plt+0x8550>
  409d1c:	mov	w0, #0x40                  	// #64
  409d20:	bl	40f0fc <_Znwm@@Base>
  409d24:	adrp	x10, 411000 <_ZdlPvm@@Base+0x1e54>
  409d28:	mov	x25, x0
  409d2c:	mov	w8, #0xffffffff            	// #-1
  409d30:	mov	x9, #0xffffffffffffffff    	// #-1
  409d34:	add	x10, x10, #0x188
  409d38:	str	x24, [x0, #56]
  409d3c:	b	40a268 <printf@plt+0x8a78>
  409d40:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  409d44:	add	x1, x1, #0xdda
  409d48:	add	x0, sp, #0x10
  409d4c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  409d50:	ldrsw	x2, [x25, #8]
  409d54:	ldr	w8, [sp, #24]
  409d58:	cmp	w2, w8
  409d5c:	b.ne	409d7c <printf@plt+0x858c>  // b.any
  409d60:	cbz	w2, 409d84 <printf@plt+0x8594>
  409d64:	ldr	x0, [x25]
  409d68:	ldr	x1, [sp, #16]
  409d6c:	bl	4017e0 <bcmp@plt>
  409d70:	cmp	w0, #0x0
  409d74:	cset	w26, eq  // eq = none
  409d78:	b	409d88 <printf@plt+0x8598>
  409d7c:	mov	w26, wzr
  409d80:	b	409d88 <printf@plt+0x8598>
  409d84:	mov	w26, #0x1                   	// #1
  409d88:	add	x0, sp, #0x10
  409d8c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  409d90:	cbz	w26, 409db8 <printf@plt+0x85c8>
  409d94:	mov	w0, #0x40                  	// #64
  409d98:	bl	40f0fc <_Znwm@@Base>
  409d9c:	adrp	x10, 411000 <_ZdlPvm@@Base+0x1e54>
  409da0:	mov	x25, x0
  409da4:	mov	w8, #0xffffffff            	// #-1
  409da8:	mov	x9, #0xffffffffffffffff    	// #-1
  409dac:	str	x24, [x0, #56]
  409db0:	add	x10, x10, #0x210
  409db4:	b	40a268 <printf@plt+0x8a78>
  409db8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  409dbc:	add	x1, x1, #0xdd8
  409dc0:	add	x0, sp, #0x10
  409dc4:	bl	40f23c <_ZdlPvm@@Base+0x90>
  409dc8:	ldrsw	x2, [x25, #8]
  409dcc:	ldr	w8, [sp, #24]
  409dd0:	cmp	w2, w8
  409dd4:	b.ne	409df4 <printf@plt+0x8604>  // b.any
  409dd8:	cbz	w2, 409dfc <printf@plt+0x860c>
  409ddc:	ldr	x0, [x25]
  409de0:	ldr	x1, [sp, #16]
  409de4:	bl	4017e0 <bcmp@plt>
  409de8:	cmp	w0, #0x0
  409dec:	cset	w26, eq  // eq = none
  409df0:	b	409e00 <printf@plt+0x8610>
  409df4:	mov	w26, wzr
  409df8:	b	409e00 <printf@plt+0x8610>
  409dfc:	mov	w26, #0x1                   	// #1
  409e00:	add	x0, sp, #0x10
  409e04:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  409e08:	cbz	w26, 409e80 <printf@plt+0x8690>
  409e0c:	cmp	w19, #0x1
  409e10:	b.lt	409e58 <printf@plt+0x8668>  // b.tstop
  409e14:	ldr	x8, [x21, #56]
  409e18:	ldr	x8, [x8, w20, sxtw #3]
  409e1c:	add	x8, x8, w19, sxtw #3
  409e20:	ldur	x0, [x8, #-8]
  409e24:	cbz	x0, 409e58 <printf@plt+0x8668>
  409e28:	ldr	x8, [x0]
  409e2c:	ldr	x8, [x8, #56]
  409e30:	blr	x8
  409e34:	cbz	x0, 409e58 <printf@plt+0x8668>
  409e38:	ldr	w8, [x0, #32]
  409e3c:	cmp	w8, w20
  409e40:	b.ne	409e58 <printf@plt+0x8668>  // b.any
  409e44:	ldr	x8, [x0, #56]
  409e48:	ldrb	w9, [x24, #45]
  409e4c:	ldrb	w8, [x8, #45]
  409e50:	cmp	w8, w9
  409e54:	b.eq	409f20 <printf@plt+0x8730>  // b.none
  409e58:	mov	w0, #0x48                  	// #72
  409e5c:	bl	40f0fc <_Znwm@@Base>
  409e60:	adrp	x10, 411000 <_ZdlPvm@@Base+0x1e54>
  409e64:	mov	x25, x0
  409e68:	mov	w8, #0xffffffff            	// #-1
  409e6c:	mov	x9, #0xffffffffffffffff    	// #-1
  409e70:	str	x24, [x0, #56]
  409e74:	strh	wzr, [x0, #64]
  409e78:	add	x10, x10, #0x78
  409e7c:	b	40a268 <printf@plt+0x8a78>
  409e80:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  409e84:	add	x1, x1, #0xddb
  409e88:	add	x0, sp, #0x10
  409e8c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  409e90:	ldrsw	x2, [x25, #8]
  409e94:	ldr	w8, [sp, #24]
  409e98:	cmp	w2, w8
  409e9c:	b.ne	409ebc <printf@plt+0x86cc>  // b.any
  409ea0:	cbz	w2, 409ec4 <printf@plt+0x86d4>
  409ea4:	ldr	x0, [x25]
  409ea8:	ldr	x1, [sp, #16]
  409eac:	bl	4017e0 <bcmp@plt>
  409eb0:	cmp	w0, #0x0
  409eb4:	cset	w26, eq  // eq = none
  409eb8:	b	409ec8 <printf@plt+0x86d8>
  409ebc:	mov	w26, wzr
  409ec0:	b	409ec8 <printf@plt+0x86d8>
  409ec4:	mov	w26, #0x1                   	// #1
  409ec8:	add	x0, sp, #0x10
  409ecc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  409ed0:	cbz	w26, 409f38 <printf@plt+0x8748>
  409ed4:	cmp	w19, #0x1
  409ed8:	b.lt	40a244 <printf@plt+0x8a54>  // b.tstop
  409edc:	ldr	x8, [x21, #56]
  409ee0:	ldr	x8, [x8, w20, sxtw #3]
  409ee4:	add	x8, x8, w19, sxtw #3
  409ee8:	ldur	x0, [x8, #-8]
  409eec:	cbz	x0, 40a244 <printf@plt+0x8a54>
  409ef0:	ldr	x8, [x0]
  409ef4:	ldr	x8, [x8, #64]
  409ef8:	blr	x8
  409efc:	cbz	x0, 40a244 <printf@plt+0x8a54>
  409f00:	ldr	w8, [x0, #32]
  409f04:	cmp	w8, w20
  409f08:	b.ne	40a244 <printf@plt+0x8a54>  // b.any
  409f0c:	ldr	x8, [x0, #56]
  409f10:	ldrb	w9, [x24, #45]
  409f14:	ldrb	w8, [x8, #45]
  409f18:	cmp	w8, w9
  409f1c:	b.ne	40a244 <printf@plt+0x8a54>  // b.any
  409f20:	str	w19, [x0, #44]
  409f24:	ldr	x8, [x21, #56]
  409f28:	sxtw	x9, w20
  409f2c:	ldr	x8, [x8, x9, lsl #3]
  409f30:	str	x0, [x8, w19, uxtw #3]
  409f34:	b	40a30c <printf@plt+0x8b1c>
  409f38:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  409f3c:	add	x1, x1, #0xddd
  409f40:	add	x0, sp, #0x10
  409f44:	bl	40f23c <_ZdlPvm@@Base+0x90>
  409f48:	ldrsw	x2, [x25, #8]
  409f4c:	ldr	w8, [sp, #24]
  409f50:	cmp	w2, w8
  409f54:	b.ne	409f74 <printf@plt+0x8784>  // b.any
  409f58:	cbz	w2, 409f7c <printf@plt+0x878c>
  409f5c:	ldr	x0, [x25]
  409f60:	ldr	x1, [sp, #16]
  409f64:	bl	4017e0 <bcmp@plt>
  409f68:	cmp	w0, #0x0
  409f6c:	cset	w26, eq  // eq = none
  409f70:	b	409f80 <printf@plt+0x8790>
  409f74:	mov	w26, wzr
  409f78:	b	409f80 <printf@plt+0x8790>
  409f7c:	mov	w26, #0x1                   	// #1
  409f80:	add	x0, sp, #0x10
  409f84:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  409f88:	cbz	w26, 409fa0 <printf@plt+0x87b0>
  409f8c:	mov	x0, x21
  409f90:	mov	w1, w20
  409f94:	mov	w2, w19
  409f98:	bl	40996c <printf@plt+0x817c>
  409f9c:	b	40a30c <printf@plt+0x8b1c>
  409fa0:	ldr	w8, [x25, #8]
  409fa4:	cmp	w8, #0x3
  409fa8:	b.lt	40a000 <printf@plt+0x8810>  // b.tstop
  409fac:	ldr	x8, [x25]
  409fb0:	ldrb	w9, [x8]
  409fb4:	cmp	w9, #0x5c
  409fb8:	b.ne	40a000 <printf@plt+0x8810>  // b.any
  409fbc:	ldrb	w8, [x8, #1]
  409fc0:	cmp	w8, #0x52
  409fc4:	b.ne	40a000 <printf@plt+0x8810>  // b.any
  409fc8:	mov	w1, #0xa                   	// #10
  409fcc:	mov	x0, x25
  409fd0:	bl	40fa2c <_ZdlPvm@@Base+0x880>
  409fd4:	tbnz	w0, #31, 40a32c <printf@plt+0x8b3c>
  409fd8:	adrp	x3, 429000 <stderr@@GLIBC_2.17+0x2df8>
  409fdc:	adrp	x2, 411000 <_ZdlPvm@@Base+0x1e54>
  409fe0:	add	x3, x3, #0x58
  409fe4:	add	x2, x2, #0xde0
  409fe8:	mov	x0, x23
  409fec:	mov	w1, w22
  409ff0:	mov	x4, x3
  409ff4:	mov	x5, x3
  409ff8:	bl	40e0f0 <printf@plt+0xc900>
  409ffc:	b	40a30c <printf@plt+0x8b1c>
  40a000:	mov	w1, #0xa                   	// #10
  40a004:	mov	x0, x25
  40a008:	bl	40fa2c <_ZdlPvm@@Base+0x880>
  40a00c:	ldr	w8, [x24, #48]
  40a010:	cmp	w8, #0x8
  40a014:	b.hi	40a070 <printf@plt+0x8880>  // b.pmore
  40a018:	adrp	x9, 410000 <_ZdlPvm@@Base+0xe54>
  40a01c:	add	x9, x9, #0x7ad
  40a020:	adr	x10, 409f8c <printf@plt+0x879c>
  40a024:	ldrb	w11, [x9, x8]
  40a028:	add	x10, x10, x11, lsl #2
  40a02c:	mov	w26, w0
  40a030:	br	x10
  40a034:	ldr	w8, [x25, #8]
  40a038:	cbz	w8, 40a198 <printf@plt+0x89a8>
  40a03c:	mov	x0, x25
  40a040:	bl	40fa6c <_ZdlPvm@@Base+0x8c0>
  40a044:	mov	x27, x0
  40a048:	mov	w0, #0x48                  	// #72
  40a04c:	bl	40f0fc <_Znwm@@Base>
  40a050:	mov	x25, x0
  40a054:	mov	w8, #0xffffffff            	// #-1
  40a058:	mov	x9, #0xffffffffffffffff    	// #-1
  40a05c:	tbnz	w26, #31, 40a37c <printf@plt+0x8b8c>
  40a060:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a064:	add	x10, x10, #0xe10
  40a068:	stp	x24, x27, [x25, #56]
  40a06c:	b	40a408 <printf@plt+0x8c18>
  40a070:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40a074:	add	x1, x1, #0x81e
  40a078:	mov	w0, #0x656                 	// #1622
  40a07c:	bl	40da20 <printf@plt+0xc230>
  40a080:	b	40a30c <printf@plt+0x8b1c>
  40a084:	ldr	w8, [x25, #8]
  40a088:	cbz	w8, 40a198 <printf@plt+0x89a8>
  40a08c:	mov	x0, x25
  40a090:	bl	40fa6c <_ZdlPvm@@Base+0x8c0>
  40a094:	mov	x27, x0
  40a098:	mov	w0, #0x48                  	// #72
  40a09c:	bl	40f0fc <_Znwm@@Base>
  40a0a0:	mov	x25, x0
  40a0a4:	mov	w8, #0xffffffff            	// #-1
  40a0a8:	mov	x9, #0xffffffffffffffff    	// #-1
  40a0ac:	tbnz	w26, #31, 40a38c <printf@plt+0x8b9c>
  40a0b0:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a0b4:	stp	x24, x27, [x25, #56]
  40a0b8:	add	x10, x10, #0xf00
  40a0bc:	b	40a408 <printf@plt+0x8c18>
  40a0c0:	ldr	w8, [x25, #8]
  40a0c4:	cbz	w8, 40a198 <printf@plt+0x89a8>
  40a0c8:	mov	x0, x25
  40a0cc:	bl	40fa6c <_ZdlPvm@@Base+0x8c0>
  40a0d0:	mov	x27, x0
  40a0d4:	mov	w0, #0x48                  	// #72
  40a0d8:	bl	40f0fc <_Znwm@@Base>
  40a0dc:	mov	x25, x0
  40a0e0:	mov	w8, #0xffffffff            	// #-1
  40a0e4:	mov	x9, #0xffffffffffffffff    	// #-1
  40a0e8:	tbnz	w26, #31, 40a39c <printf@plt+0x8bac>
  40a0ec:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a0f0:	stp	x24, x27, [x25, #56]
  40a0f4:	add	x10, x10, #0xe88
  40a0f8:	b	40a408 <printf@plt+0x8c18>
  40a0fc:	ldr	w8, [x25, #8]
  40a100:	cbz	w8, 40a198 <printf@plt+0x89a8>
  40a104:	mov	x0, x25
  40a108:	bl	40fa6c <_ZdlPvm@@Base+0x8c0>
  40a10c:	mov	x27, x0
  40a110:	tbnz	w26, #31, 40a3ac <printf@plt+0x8bbc>
  40a114:	adrp	x3, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40a118:	adrp	x2, 411000 <_ZdlPvm@@Base+0x1e54>
  40a11c:	add	x3, x3, #0x58
  40a120:	add	x2, x2, #0xdf7
  40a124:	mov	x0, x23
  40a128:	mov	w1, w22
  40a12c:	mov	x4, x3
  40a130:	mov	x5, x3
  40a134:	bl	40e0f0 <printf@plt+0xc900>
  40a138:	mov	w0, #0x48                  	// #72
  40a13c:	bl	40f0fc <_Znwm@@Base>
  40a140:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a144:	mov	x25, x0
  40a148:	mov	w8, #0xffffffff            	// #-1
  40a14c:	mov	x9, #0xffffffffffffffff    	// #-1
  40a150:	stp	x24, x27, [x0, #56]
  40a154:	add	x10, x10, #0xe10
  40a158:	b	40a268 <printf@plt+0x8a78>
  40a15c:	ldr	w8, [x25, #8]
  40a160:	cbz	w8, 40a198 <printf@plt+0x89a8>
  40a164:	mov	x0, x25
  40a168:	bl	40fa6c <_ZdlPvm@@Base+0x8c0>
  40a16c:	mov	x27, x0
  40a170:	mov	w0, #0x48                  	// #72
  40a174:	bl	40f0fc <_Znwm@@Base>
  40a178:	mov	x25, x0
  40a17c:	mov	w8, #0xffffffff            	// #-1
  40a180:	mov	x9, #0xffffffffffffffff    	// #-1
  40a184:	tbnz	w26, #31, 40a3fc <printf@plt+0x8c0c>
  40a188:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a18c:	stp	x24, x27, [x25, #56]
  40a190:	add	x10, x10, #0xf78
  40a194:	b	40a408 <printf@plt+0x8c18>
  40a198:	mov	w0, #0x40                  	// #64
  40a19c:	bl	40f0fc <_Znwm@@Base>
  40a1a0:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a1a4:	mov	x25, x0
  40a1a8:	mov	w8, #0xffffffff            	// #-1
  40a1ac:	mov	x9, #0xffffffffffffffff    	// #-1
  40a1b0:	str	x24, [x0, #56]
  40a1b4:	add	x10, x10, #0x8d0
  40a1b8:	b	40a268 <printf@plt+0x8a78>
  40a1bc:	ldr	w8, [x25, #8]
  40a1c0:	cbz	w8, 40a1d4 <printf@plt+0x89e4>
  40a1c4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40a1c8:	add	x1, x1, #0x81e
  40a1cc:	mov	w0, #0x605                 	// #1541
  40a1d0:	bl	40da20 <printf@plt+0xc230>
  40a1d4:	mov	x0, x21
  40a1d8:	mov	w1, w20
  40a1dc:	mov	w2, w19
  40a1e0:	bl	40980c <printf@plt+0x801c>
  40a1e4:	b	40a30c <printf@plt+0x8b1c>
  40a1e8:	ldr	w8, [x25, #8]
  40a1ec:	cbz	w8, 409e58 <printf@plt+0x8668>
  40a1f0:	adrp	x3, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40a1f4:	adrp	x2, 411000 <_ZdlPvm@@Base+0x1e54>
  40a1f8:	add	x3, x3, #0x58
  40a1fc:	add	x2, x2, #0xe15
  40a200:	mov	x0, x23
  40a204:	mov	w1, w22
  40a208:	mov	x4, x3
  40a20c:	mov	x5, x3
  40a210:	bl	40e0f0 <printf@plt+0xc900>
  40a214:	b	409e58 <printf@plt+0x8668>
  40a218:	ldr	w8, [x25, #8]
  40a21c:	cbz	w8, 40a244 <printf@plt+0x8a54>
  40a220:	adrp	x3, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40a224:	adrp	x2, 411000 <_ZdlPvm@@Base+0x1e54>
  40a228:	add	x3, x3, #0x58
  40a22c:	add	x2, x2, #0xe41
  40a230:	mov	x0, x23
  40a234:	mov	w1, w22
  40a238:	mov	x4, x3
  40a23c:	mov	x5, x3
  40a240:	bl	40e0f0 <printf@plt+0xc900>
  40a244:	mov	w0, #0x48                  	// #72
  40a248:	bl	40f0fc <_Znwm@@Base>
  40a24c:	adrp	x10, 411000 <_ZdlPvm@@Base+0x1e54>
  40a250:	mov	x25, x0
  40a254:	mov	w8, #0xffffffff            	// #-1
  40a258:	mov	x9, #0xffffffffffffffff    	// #-1
  40a25c:	str	x24, [x0, #56]
  40a260:	strh	wzr, [x0, #64]
  40a264:	add	x10, x10, #0x100
  40a268:	str	w8, [x0, #16]
  40a26c:	stp	xzr, x9, [x0, #24]
  40a270:	stp	x9, x21, [x0, #40]
  40a274:	stp	x10, xzr, [x0]
  40a278:	ldr	x8, [x21, #56]
  40a27c:	ldr	x8, [x8, w20, sxtw #3]
  40a280:	ldr	x8, [x8, w19, sxtw #3]
  40a284:	cbz	x8, 40a2d8 <printf@plt+0x8ae8>
  40a288:	add	w1, w20, #0x1
  40a28c:	add	x0, sp, #0x10
  40a290:	bl	40de2c <printf@plt+0xc63c>
  40a294:	add	w1, w19, #0x1
  40a298:	mov	x0, sp
  40a29c:	bl	40de2c <printf@plt+0xc63c>
  40a2a0:	adrp	x2, 411000 <_ZdlPvm@@Base+0x1e54>
  40a2a4:	adrp	x5, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40a2a8:	add	x2, x2, #0xe6d
  40a2ac:	add	x5, x5, #0x58
  40a2b0:	add	x3, sp, #0x10
  40a2b4:	mov	x4, sp
  40a2b8:	mov	x0, x23
  40a2bc:	mov	w1, w22
  40a2c0:	bl	40e0f0 <printf@plt+0xc900>
  40a2c4:	ldr	x8, [x25]
  40a2c8:	mov	x0, x25
  40a2cc:	ldr	x8, [x8, #8]
  40a2d0:	blr	x8
  40a2d4:	b	40a30c <printf@plt+0x8b1c>
  40a2d8:	str	w22, [x25, #16]
  40a2dc:	str	x23, [x25, #24]
  40a2e0:	stp	w20, w20, [x25, #32]
  40a2e4:	stp	w19, w19, [x25, #40]
  40a2e8:	ldr	x8, [x21, #48]
  40a2ec:	add	x10, x25, #0x8
  40a2f0:	sxtw	x9, w20
  40a2f4:	str	x25, [x8]
  40a2f8:	ldr	x8, [x21, #56]
  40a2fc:	str	x10, [x21, #48]
  40a300:	ldr	x8, [x8, x9, lsl #3]
  40a304:	sxtw	x9, w19
  40a308:	str	x25, [x8, x9, lsl #3]
  40a30c:	ldp	x20, x19, [sp, #112]
  40a310:	ldp	x22, x21, [sp, #96]
  40a314:	ldp	x24, x23, [sp, #80]
  40a318:	ldp	x26, x25, [sp, #64]
  40a31c:	ldr	x27, [sp, #48]
  40a320:	ldp	x29, x30, [sp, #32]
  40a324:	add	sp, sp, #0x80
  40a328:	ret
  40a32c:	ldr	w8, [x25, #8]
  40a330:	ldr	x9, [x25]
  40a334:	add	x0, sp, #0x10
  40a338:	sub	w2, w8, #0x2
  40a33c:	add	x1, x9, #0x2
  40a340:	bl	40f1c0 <_ZdlPvm@@Base+0x14>
  40a344:	add	x0, sp, #0x10
  40a348:	bl	40fa6c <_ZdlPvm@@Base+0x8c0>
  40a34c:	mov	x26, x0
  40a350:	add	x0, sp, #0x10
  40a354:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40a358:	mov	w0, #0x48                  	// #72
  40a35c:	bl	40f0fc <_Znwm@@Base>
  40a360:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a364:	mov	x25, x0
  40a368:	mov	w8, #0xffffffff            	// #-1
  40a36c:	mov	x9, #0xffffffffffffffff    	// #-1
  40a370:	stp	x24, x26, [x0, #56]
  40a374:	add	x10, x10, #0x9e0
  40a378:	b	40a268 <printf@plt+0x8a78>
  40a37c:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a380:	stp	x24, x27, [x25, #56]
  40a384:	add	x10, x10, #0xaf0
  40a388:	b	40a408 <printf@plt+0x8c18>
  40a38c:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a390:	stp	x24, x27, [x25, #56]
  40a394:	add	x10, x10, #0xc00
  40a398:	b	40a408 <printf@plt+0x8c18>
  40a39c:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a3a0:	stp	x24, x27, [x25, #56]
  40a3a4:	add	x10, x10, #0xb78
  40a3a8:	b	40a408 <printf@plt+0x8c18>
  40a3ac:	ldrb	w1, [x21, #14]
  40a3b0:	add	x2, x21, #0xc
  40a3b4:	mov	x0, x27
  40a3b8:	bl	409b3c <printf@plt+0x834c>
  40a3bc:	tbnz	w0, #31, 40a41c <printf@plt+0x8c2c>
  40a3c0:	mov	w26, w0
  40a3c4:	mov	w0, #0x50                  	// #80
  40a3c8:	bl	40f0fc <_Znwm@@Base>
  40a3cc:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a3d0:	mov	x25, x0
  40a3d4:	mov	w8, #0xffffffff            	// #-1
  40a3d8:	mov	x9, #0xffffffffffffffff    	// #-1
  40a3dc:	add	x10, x10, #0xc88
  40a3e0:	stp	x24, x27, [x0, #56]
  40a3e4:	str	w8, [x0, #16]
  40a3e8:	stp	xzr, x9, [x0, #24]
  40a3ec:	stp	x9, x21, [x0, #40]
  40a3f0:	stp	x10, xzr, [x0]
  40a3f4:	str	w26, [x0, #72]
  40a3f8:	b	40a278 <printf@plt+0x8a88>
  40a3fc:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a400:	stp	x24, x27, [x25, #56]
  40a404:	add	x10, x10, #0xd10
  40a408:	str	w8, [x25, #16]
  40a40c:	stp	xzr, x9, [x25, #24]
  40a410:	stp	x9, x21, [x25, #40]
  40a414:	stp	x10, xzr, [x25]
  40a418:	b	40a278 <printf@plt+0x8a88>
  40a41c:	mov	w0, #0x48                  	// #72
  40a420:	bl	40f0fc <_Znwm@@Base>
  40a424:	adrp	x10, 410000 <_ZdlPvm@@Base+0xe54>
  40a428:	mov	x25, x0
  40a42c:	mov	w8, #0xffffffff            	// #-1
  40a430:	mov	x9, #0xffffffffffffffff    	// #-1
  40a434:	stp	x24, x27, [x0, #56]
  40a438:	add	x10, x10, #0xc00
  40a43c:	b	40a268 <printf@plt+0x8a78>
  40a440:	mov	x19, x0
  40a444:	add	x0, sp, #0x10
  40a448:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40a44c:	mov	x0, x19
  40a450:	bl	401790 <_Unwind_Resume@plt>
  40a454:	stp	x29, x30, [sp, #-48]!
  40a458:	str	x21, [sp, #16]
  40a45c:	stp	x20, x19, [sp, #32]
  40a460:	mov	x29, sp
  40a464:	mov	x19, x2
  40a468:	mov	w21, w1
  40a46c:	mov	x20, x0
  40a470:	bl	409618 <printf@plt+0x7e28>
  40a474:	ldr	w8, [x20, #4]
  40a478:	tbnz	w8, #31, 40a4a4 <printf@plt+0x8cb4>
  40a47c:	mov	x8, xzr
  40a480:	sxtw	x9, w21
  40a484:	ldr	x10, [x20, #64]
  40a488:	ldrb	w11, [x19, x8]
  40a48c:	ldr	x10, [x10, x9, lsl #3]
  40a490:	strb	w11, [x10, x8]
  40a494:	ldrsw	x10, [x20, #4]
  40a498:	cmp	x8, x10
  40a49c:	add	x8, x8, #0x1
  40a4a0:	b.lt	40a484 <printf@plt+0x8c94>  // b.tstop
  40a4a4:	ldp	x20, x19, [sp, #32]
  40a4a8:	ldr	x21, [sp, #16]
  40a4ac:	ldp	x29, x30, [sp], #48
  40a4b0:	ret
  40a4b4:	stp	x29, x30, [sp, #-64]!
  40a4b8:	str	x23, [sp, #16]
  40a4bc:	stp	x22, x21, [sp, #32]
  40a4c0:	stp	x20, x19, [sp, #48]
  40a4c4:	mov	x29, sp
  40a4c8:	ldr	x21, [x0, #40]
  40a4cc:	cbz	x21, 40a544 <printf@plt+0x8d54>
  40a4d0:	adrp	x20, 411000 <_ZdlPvm@@Base+0x1e54>
  40a4d4:	mov	x19, x0
  40a4d8:	add	x20, x20, #0x81e
  40a4dc:	ldp	w22, w8, [x21, #32]
  40a4e0:	sxtw	x22, w22
  40a4e4:	cmp	w22, w8
  40a4e8:	b.gt	40a53c <printf@plt+0x8d4c>
  40a4ec:	ldr	w8, [x21, #44]
  40a4f0:	ldrsw	x23, [x21, #40]
  40a4f4:	cmp	w23, w8
  40a4f8:	b.gt	40a52c <printf@plt+0x8d3c>
  40a4fc:	ldr	x9, [x19, #56]
  40a500:	ldr	x9, [x9, x22, lsl #3]
  40a504:	ldr	x9, [x9, x23, lsl #3]
  40a508:	cmp	x9, x21
  40a50c:	b.eq	40a520 <printf@plt+0x8d30>  // b.none
  40a510:	mov	w0, #0x67e                 	// #1662
  40a514:	mov	x1, x20
  40a518:	bl	40da20 <printf@plt+0xc230>
  40a51c:	ldr	w8, [x21, #44]
  40a520:	cmp	x23, w8, sxtw
  40a524:	add	x23, x23, #0x1
  40a528:	b.lt	40a4fc <printf@plt+0x8d0c>  // b.tstop
  40a52c:	ldrsw	x9, [x21, #36]
  40a530:	cmp	x22, x9
  40a534:	add	x22, x22, #0x1
  40a538:	b.lt	40a4f0 <printf@plt+0x8d00>  // b.tstop
  40a53c:	ldr	x21, [x21, #8]
  40a540:	cbnz	x21, 40a4dc <printf@plt+0x8cec>
  40a544:	ldp	x20, x19, [sp, #48]
  40a548:	ldp	x22, x21, [sp, #32]
  40a54c:	ldr	x23, [sp, #16]
  40a550:	ldp	x29, x30, [sp], #64
  40a554:	ret
  40a558:	stp	x29, x30, [sp, #-32]!
  40a55c:	stp	x20, x19, [sp, #16]
  40a560:	mov	x29, sp
  40a564:	adrp	x8, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40a568:	mov	w9, #0x1                   	// #1
  40a56c:	mov	x19, x0
  40a570:	str	w9, [x8, #568]
  40a574:	bl	40a4b4 <printf@plt+0x8cc4>
  40a578:	mov	x0, x19
  40a57c:	bl	40a628 <printf@plt+0x8e38>
  40a580:	mov	x0, x19
  40a584:	bl	40a734 <printf@plt+0x8f44>
  40a588:	mov	x0, x19
  40a58c:	bl	40a880 <printf@plt+0x9090>
  40a590:	ldrb	w8, [x19, #120]
  40a594:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  40a598:	tbnz	w8, #0, 40a5ac <printf@plt+0x8dbc>
  40a59c:	ldr	x1, [x20, #512]
  40a5a0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40a5a4:	add	x0, x0, #0xe8f
  40a5a8:	bl	401490 <fputs@plt>
  40a5ac:	ldr	x1, [x20, #512]
  40a5b0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40a5b4:	add	x0, x0, #0xea0
  40a5b8:	bl	401490 <fputs@plt>
  40a5bc:	ldrb	w8, [x19, #120]
  40a5c0:	tbnz	w8, #0, 40a5d4 <printf@plt+0x8de4>
  40a5c4:	ldr	x1, [x20, #512]
  40a5c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40a5cc:	add	x0, x0, #0xede
  40a5d0:	bl	401490 <fputs@plt>
  40a5d4:	mov	x0, x19
  40a5d8:	bl	40abc4 <printf@plt+0x93d4>
  40a5dc:	mov	x0, x19
  40a5e0:	bl	40aed0 <printf@plt+0x96e0>
  40a5e4:	mov	x0, x19
  40a5e8:	bl	40afa0 <printf@plt+0x97b0>
  40a5ec:	ldr	w8, [x19]
  40a5f0:	cmp	w8, #0x1
  40a5f4:	b.lt	40a618 <printf@plt+0x8e28>  // b.tstop
  40a5f8:	mov	w20, wzr
  40a5fc:	mov	x0, x19
  40a600:	mov	w1, w20
  40a604:	bl	40b0ec <printf@plt+0x98fc>
  40a608:	ldr	w8, [x19]
  40a60c:	add	w20, w20, #0x1
  40a610:	cmp	w20, w8
  40a614:	b.lt	40a5fc <printf@plt+0x8e0c>  // b.tstop
  40a618:	mov	x0, x19
  40a61c:	ldp	x20, x19, [sp, #16]
  40a620:	ldp	x29, x30, [sp], #32
  40a624:	b	40bae8 <printf@plt+0xa2f8>
  40a628:	sub	sp, sp, #0x30
  40a62c:	stp	x29, x30, [sp, #16]
  40a630:	stp	x20, x19, [sp, #32]
  40a634:	add	x29, sp, #0x10
  40a638:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  40a63c:	ldr	x1, [x20, #512]
  40a640:	mov	x19, x0
  40a644:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40a648:	add	x0, x0, #0xeda
  40a64c:	bl	401490 <fputs@plt>
  40a650:	ldr	w0, [x19, #8]
  40a654:	cmp	w0, #0x1
  40a658:	b.lt	40a694 <printf@plt+0x8ea4>  // b.tstop
  40a65c:	mov	x8, sp
  40a660:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40a664:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40a668:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40a66c:	add	x2, x2, #0x228
  40a670:	add	x0, x0, #0xeee
  40a674:	mov	x1, sp
  40a678:	mov	x3, x2
  40a67c:	mov	x4, x2
  40a680:	mov	x5, x2
  40a684:	bl	4058a4 <printf@plt+0x40b4>
  40a688:	mov	x0, sp
  40a68c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40a690:	b	40a6a4 <printf@plt+0x8eb4>
  40a694:	ldr	x1, [x20, #512]
  40a698:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40a69c:	add	x0, x0, #0xefb
  40a6a0:	bl	401490 <fputs@plt>
  40a6a4:	ldrb	w8, [x19, #120]
  40a6a8:	tbnz	w8, #0, 40a6bc <printf@plt+0x8ecc>
  40a6ac:	ldr	x1, [x20, #512]
  40a6b0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40a6b4:	add	x0, x0, #0xf0c
  40a6b8:	bl	401490 <fputs@plt>
  40a6bc:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40a6c0:	ldr	w8, [x8, #536]
  40a6c4:	cbz	w8, 40a6d8 <printf@plt+0x8ee8>
  40a6c8:	ldr	x1, [x20, #512]
  40a6cc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40a6d0:	add	x0, x0, #0xf1f
  40a6d4:	bl	401490 <fputs@plt>
  40a6d8:	ldr	x1, [x20, #512]
  40a6dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40a6e0:	add	x0, x0, #0xf2a
  40a6e4:	bl	401490 <fputs@plt>
  40a6e8:	ldrb	w8, [x19, #120]
  40a6ec:	tbnz	w8, #5, 40a700 <printf@plt+0x8f10>
  40a6f0:	ldr	x1, [x20, #512]
  40a6f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40a6f8:	add	x0, x0, #0x215
  40a6fc:	bl	401490 <fputs@plt>
  40a700:	ldr	x1, [x20, #512]
  40a704:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40a708:	add	x0, x0, #0x58a
  40a70c:	bl	401490 <fputs@plt>
  40a710:	ldp	x20, x19, [sp, #32]
  40a714:	ldp	x29, x30, [sp, #16]
  40a718:	add	sp, sp, #0x30
  40a71c:	ret
  40a720:	mov	x19, x0
  40a724:	mov	x0, sp
  40a728:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40a72c:	mov	x0, x19
  40a730:	bl	401790 <_Unwind_Resume@plt>
  40a734:	stp	x29, x30, [sp, #-96]!
  40a738:	str	x27, [sp, #16]
  40a73c:	stp	x26, x25, [sp, #32]
  40a740:	stp	x24, x23, [sp, #48]
  40a744:	stp	x22, x21, [sp, #64]
  40a748:	stp	x20, x19, [sp, #80]
  40a74c:	mov	x29, sp
  40a750:	ldrsw	x20, [x0]
  40a754:	mov	x19, x0
  40a758:	mov	x0, x20
  40a75c:	bl	401480 <_Znam@plt>
  40a760:	cmp	w20, #0x1
  40a764:	str	x0, [x19, #72]
  40a768:	b.lt	40a864 <printf@plt+0x9074>  // b.tstop
  40a76c:	adrp	x20, 411000 <_ZdlPvm@@Base+0x1e54>
  40a770:	adrp	x25, 410000 <_ZdlPvm@@Base+0xe54>
  40a774:	mov	x22, xzr
  40a778:	mov	w23, #0x1                   	// #1
  40a77c:	mov	w24, #0x2                   	// #2
  40a780:	add	x20, x20, #0x81e
  40a784:	add	x25, x25, #0x7b6
  40a788:	ldr	w8, [x19, #4]
  40a78c:	cmp	w8, #0x1
  40a790:	b.lt	40a828 <printf@plt+0x9038>  // b.tstop
  40a794:	mov	w9, wzr
  40a798:	mov	w27, wzr
  40a79c:	mov	w26, wzr
  40a7a0:	ldr	x10, [x19, #56]
  40a7a4:	ldr	x10, [x10, x22, lsl #3]
  40a7a8:	ldr	x21, [x10, w9, sxtw #3]
  40a7ac:	cbz	x21, 40a80c <printf@plt+0x901c>
  40a7b0:	ldp	w8, w9, [x21, #32]
  40a7b4:	cmp	w8, w9
  40a7b8:	b.ne	40a804 <printf@plt+0x9014>  // b.any
  40a7bc:	ldr	x8, [x21]
  40a7c0:	mov	x0, x21
  40a7c4:	ldr	x8, [x8, #80]
  40a7c8:	blr	x8
  40a7cc:	add	w8, w0, #0x1
  40a7d0:	cmp	w8, #0x3
  40a7d4:	b.hi	40a7f0 <printf@plt+0x9000>  // b.pmore
  40a7d8:	adr	x9, 40a7e8 <printf@plt+0x8ff8>
  40a7dc:	ldrb	w10, [x25, x8]
  40a7e0:	add	x9, x9, x10, lsl #2
  40a7e4:	br	x9
  40a7e8:	mov	w26, #0x1                   	// #1
  40a7ec:	b	40a804 <printf@plt+0x9014>
  40a7f0:	mov	w0, #0x6b2                 	// #1714
  40a7f4:	mov	x1, x20
  40a7f8:	bl	40da20 <printf@plt+0xc230>
  40a7fc:	b	40a804 <printf@plt+0x9014>
  40a800:	mov	w27, #0x1                   	// #1
  40a804:	ldr	w9, [x21, #44]
  40a808:	ldr	w8, [x19, #4]
  40a80c:	add	w9, w9, #0x1
  40a810:	cmp	w9, w8
  40a814:	b.lt	40a7a0 <printf@plt+0x8fb0>  // b.tstop
  40a818:	cbz	w27, 40a838 <printf@plt+0x9048>
  40a81c:	ldr	x8, [x19, #72]
  40a820:	strb	w24, [x8, x22]
  40a824:	b	40a854 <printf@plt+0x9064>
  40a828:	ldr	x8, [x19, #72]
  40a82c:	add	x8, x8, x22
  40a830:	strb	wzr, [x8]
  40a834:	b	40a854 <printf@plt+0x9064>
  40a838:	ldr	x8, [x19, #72]
  40a83c:	add	x8, x8, x22
  40a840:	cbz	w26, 40a830 <printf@plt+0x9040>
  40a844:	strb	w23, [x8]
  40a848:	b	40a854 <printf@plt+0x9064>
  40a84c:	ldr	x8, [x19, #72]
  40a850:	strb	wzr, [x8, x22]
  40a854:	ldrsw	x8, [x19]
  40a858:	add	x22, x22, #0x1
  40a85c:	cmp	x22, x8
  40a860:	b.lt	40a788 <printf@plt+0x8f98>  // b.tstop
  40a864:	ldp	x20, x19, [sp, #80]
  40a868:	ldp	x22, x21, [sp, #64]
  40a86c:	ldp	x24, x23, [sp, #48]
  40a870:	ldp	x26, x25, [sp, #32]
  40a874:	ldr	x27, [sp, #16]
  40a878:	ldp	x29, x30, [sp], #96
  40a87c:	ret
  40a880:	sub	sp, sp, #0x50
  40a884:	stp	x29, x30, [sp, #16]
  40a888:	str	x23, [sp, #32]
  40a88c:	stp	x22, x21, [sp, #48]
  40a890:	stp	x20, x19, [sp, #64]
  40a894:	add	x29, sp, #0x10
  40a898:	mov	x19, x0
  40a89c:	bl	40c328 <printf@plt+0xab38>
  40a8a0:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40a8a4:	ldr	x1, [x8, #512]
  40a8a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40a8ac:	add	x0, x0, #0x9a7
  40a8b0:	bl	401490 <fputs@plt>
  40a8b4:	ldr	w8, [x19, #4]
  40a8b8:	cmp	w8, #0x1
  40a8bc:	b.lt	40a940 <printf@plt+0x9150>  // b.tstop
  40a8c0:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2e54>
  40a8c4:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40a8c8:	mov	x23, xzr
  40a8cc:	mov	x20, xzr
  40a8d0:	add	x21, x21, #0x9b4
  40a8d4:	add	x22, x22, #0x228
  40a8d8:	mov	w0, w20
  40a8dc:	mov	w1, w20
  40a8e0:	bl	40bcb4 <printf@plt+0xa4c4>
  40a8e4:	ldr	x8, [x19, #80]
  40a8e8:	add	x8, x8, x23
  40a8ec:	ldr	w8, [x8, #8]
  40a8f0:	cbz	w8, 40a92c <printf@plt+0x913c>
  40a8f4:	mov	x8, sp
  40a8f8:	mov	w0, w20
  40a8fc:	mov	w1, w20
  40a900:	bl	405c90 <printf@plt+0x44a0>
  40a904:	ldr	x8, [x19, #80]
  40a908:	add	x2, x8, x23
  40a90c:	mov	x1, sp
  40a910:	mov	x0, x21
  40a914:	mov	x3, x22
  40a918:	mov	x4, x22
  40a91c:	mov	x5, x22
  40a920:	bl	4058a4 <printf@plt+0x40b4>
  40a924:	mov	x0, sp
  40a928:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40a92c:	ldrsw	x8, [x19, #4]
  40a930:	add	x20, x20, #0x1
  40a934:	add	x23, x23, #0x10
  40a938:	cmp	x20, x8
  40a93c:	b.lt	40a8d8 <printf@plt+0x90e8>  // b.tstop
  40a940:	ldr	x20, [x19, #32]
  40a944:	cbz	x20, 40a958 <printf@plt+0x9168>
  40a948:	ldp	w0, w1, [x20, #8]
  40a94c:	bl	40bcb4 <printf@plt+0xa4c4>
  40a950:	ldr	x20, [x20]
  40a954:	cbnz	x20, 40a948 <printf@plt+0x9158>
  40a958:	ldr	x20, [x19, #40]
  40a95c:	cbz	x20, 40a984 <printf@plt+0x9194>
  40a960:	ldr	x8, [x20, #56]
  40a964:	ldrb	w8, [x8, #44]
  40a968:	cbnz	w8, 40a97c <printf@plt+0x918c>
  40a96c:	ldr	x8, [x20]
  40a970:	mov	x0, x20
  40a974:	ldr	x8, [x8, #24]
  40a978:	blr	x8
  40a97c:	ldr	x20, [x20, #8]
  40a980:	cbnz	x20, 40a960 <printf@plt+0x9170>
  40a984:	ldr	w8, [x19, #4]
  40a988:	cmp	w8, #0x1
  40a98c:	b.lt	40a9b0 <printf@plt+0x91c0>  // b.tstop
  40a990:	mov	w20, wzr
  40a994:	mov	w0, w20
  40a998:	mov	w1, w20
  40a99c:	bl	40bd9c <printf@plt+0xa5ac>
  40a9a0:	ldr	w8, [x19, #4]
  40a9a4:	add	w20, w20, #0x1
  40a9a8:	cmp	w20, w8
  40a9ac:	b.lt	40a994 <printf@plt+0x91a4>  // b.tstop
  40a9b0:	ldr	x20, [x19, #32]
  40a9b4:	cbz	x20, 40a9c8 <printf@plt+0x91d8>
  40a9b8:	ldp	w0, w1, [x20, #8]
  40a9bc:	bl	40bd9c <printf@plt+0xa5ac>
  40a9c0:	ldr	x20, [x20]
  40a9c4:	cbnz	x20, 40a9b8 <printf@plt+0x91c8>
  40a9c8:	mov	x0, x19
  40a9cc:	bl	40cddc <printf@plt+0xb5ec>
  40a9d0:	ldr	x20, [x19, #32]
  40a9d4:	cbz	x20, 40a9ec <printf@plt+0x91fc>
  40a9d8:	ldp	w1, w2, [x20, #8]
  40a9dc:	mov	x0, x19
  40a9e0:	bl	40be84 <printf@plt+0xa694>
  40a9e4:	ldr	x20, [x20]
  40a9e8:	cbnz	x20, 40a9d8 <printf@plt+0x91e8>
  40a9ec:	mov	x0, x19
  40a9f0:	bl	40c6b8 <printf@plt+0xaec8>
  40a9f4:	ldr	x20, [x19, #32]
  40a9f8:	cbz	x20, 40aa14 <printf@plt+0x9224>
  40a9fc:	ldp	w1, w2, [x20, #8]
  40aa00:	mov	x0, x19
  40aa04:	mov	w3, wzr
  40aa08:	bl	40c190 <printf@plt+0xa9a0>
  40aa0c:	ldr	x20, [x20]
  40aa10:	cbnz	x20, 40a9fc <printf@plt+0x920c>
  40aa14:	ldr	x20, [x19, #40]
  40aa18:	cbz	x20, 40aac8 <printf@plt+0x92d8>
  40aa1c:	mov	w22, wzr
  40aa20:	mov	w21, wzr
  40aa24:	ldr	w1, [x19, #4]
  40aa28:	ldrb	w8, [x19, #120]
  40aa2c:	ldr	x2, [x19, #80]
  40aa30:	tbnz	w8, #1, 40aa3c <printf@plt+0x924c>
  40aa34:	mov	x3, xzr
  40aa38:	b	40aa40 <printf@plt+0x9250>
  40aa3c:	ldr	x3, [x19, #88]
  40aa40:	ldr	x8, [x20]
  40aa44:	mov	x0, x20
  40aa48:	mov	w4, wzr
  40aa4c:	ldr	x8, [x8, #16]
  40aa50:	blr	x8
  40aa54:	cbz	w0, 40aa90 <printf@plt+0x92a0>
  40aa58:	ldpsw	x9, x8, [x20, #40]
  40aa5c:	cmp	w8, w9
  40aa60:	csinc	w21, w21, wzr, le
  40aa64:	cmp	w9, w8
  40aa68:	b.gt	40aa90 <printf@plt+0x92a0>
  40aa6c:	cbnz	w22, 40aa90 <printf@plt+0x92a0>
  40aa70:	ldr	x10, [x19, #96]
  40aa74:	ldrb	w11, [x10, x9]
  40aa78:	cmp	x9, x8
  40aa7c:	b.ge	40aa88 <printf@plt+0x9298>  // b.tcont
  40aa80:	add	x9, x9, #0x1
  40aa84:	cbz	w11, 40aa74 <printf@plt+0x9284>
  40aa88:	cmp	w11, #0x0
  40aa8c:	cset	w22, ne  // ne = any
  40aa90:	ldr	x20, [x20, #8]
  40aa94:	cbnz	x20, 40aa24 <printf@plt+0x9234>
  40aa98:	cbz	w22, 40aaa4 <printf@plt+0x92b4>
  40aa9c:	mov	x0, x19
  40aaa0:	bl	40cddc <printf@plt+0xb5ec>
  40aaa4:	cbz	w21, 40aacc <printf@plt+0x92dc>
  40aaa8:	ldr	x20, [x19, #32]
  40aaac:	cbz	x20, 40aacc <printf@plt+0x92dc>
  40aab0:	ldp	w1, w2, [x20, #8]
  40aab4:	mov	x0, x19
  40aab8:	bl	40be84 <printf@plt+0xa694>
  40aabc:	ldr	x20, [x20]
  40aac0:	cbnz	x20, 40aab0 <printf@plt+0x92c0>
  40aac4:	b	40aacc <printf@plt+0x92dc>
  40aac8:	mov	w21, wzr
  40aacc:	mov	x0, x19
  40aad0:	bl	40c43c <printf@plt+0xac4c>
  40aad4:	ldrb	w8, [x19, #120]
  40aad8:	tbz	w8, #1, 40ab10 <printf@plt+0x9320>
  40aadc:	ldr	w8, [x19, #112]
  40aae0:	cbz	w8, 40ab10 <printf@plt+0x9320>
  40aae4:	mov	x0, x19
  40aae8:	bl	40c754 <printf@plt+0xaf64>
  40aaec:	ldr	x20, [x19, #32]
  40aaf0:	cbz	x20, 40ab90 <printf@plt+0x93a0>
  40aaf4:	ldp	w1, w2, [x20, #8]
  40aaf8:	mov	x0, x19
  40aafc:	mov	w3, wzr
  40ab00:	bl	40c190 <printf@plt+0xa9a0>
  40ab04:	ldr	x20, [x20]
  40ab08:	cbnz	x20, 40aaf4 <printf@plt+0x9304>
  40ab0c:	b	40ab90 <printf@plt+0x93a0>
  40ab10:	ldr	x20, [x19, #32]
  40ab14:	cbz	x20, 40ab30 <printf@plt+0x9340>
  40ab18:	ldp	w1, w2, [x20, #8]
  40ab1c:	mov	w3, #0x1                   	// #1
  40ab20:	mov	x0, x19
  40ab24:	bl	40c190 <printf@plt+0xa9a0>
  40ab28:	ldr	x20, [x20]
  40ab2c:	cbnz	x20, 40ab18 <printf@plt+0x9328>
  40ab30:	ldr	x20, [x19, #40]
  40ab34:	cbz	x20, 40ab70 <printf@plt+0x9380>
  40ab38:	ldr	x8, [x20]
  40ab3c:	ldr	w1, [x19, #4]
  40ab40:	ldr	x2, [x19, #80]
  40ab44:	mov	w4, #0x1                   	// #1
  40ab48:	ldr	x8, [x8, #16]
  40ab4c:	mov	x0, x20
  40ab50:	mov	x3, xzr
  40ab54:	blr	x8
  40ab58:	cbz	w0, 40ab68 <printf@plt+0x9378>
  40ab5c:	ldp	w9, w8, [x20, #40]
  40ab60:	cmp	w8, w9
  40ab64:	csinc	w21, w21, wzr, le
  40ab68:	ldr	x20, [x20, #8]
  40ab6c:	cbnz	x20, 40ab38 <printf@plt+0x9348>
  40ab70:	cbz	w21, 40ab90 <printf@plt+0x93a0>
  40ab74:	ldr	x20, [x19, #32]
  40ab78:	cbz	x20, 40ab90 <printf@plt+0x93a0>
  40ab7c:	ldp	w1, w2, [x20, #8]
  40ab80:	mov	x0, x19
  40ab84:	bl	40be84 <printf@plt+0xa694>
  40ab88:	ldr	x20, [x20]
  40ab8c:	cbnz	x20, 40ab7c <printf@plt+0x938c>
  40ab90:	mov	x0, x19
  40ab94:	bl	40c8f0 <printf@plt+0xb100>
  40ab98:	ldp	x20, x19, [sp, #64]
  40ab9c:	ldp	x22, x21, [sp, #48]
  40aba0:	ldr	x23, [sp, #32]
  40aba4:	ldp	x29, x30, [sp, #16]
  40aba8:	add	sp, sp, #0x50
  40abac:	ret
  40abb0:	mov	x19, x0
  40abb4:	mov	x0, sp
  40abb8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40abbc:	mov	x0, x19
  40abc0:	bl	401790 <_Unwind_Resume@plt>
  40abc4:	stp	x29, x30, [sp, #-64]!
  40abc8:	str	x23, [sp, #16]
  40abcc:	stp	x22, x21, [sp, #32]
  40abd0:	stp	x20, x19, [sp, #48]
  40abd4:	mov	x29, sp
  40abd8:	ldr	w8, [x0, #120]
  40abdc:	mov	x19, x0
  40abe0:	tbz	w8, #3, 40ac8c <printf@plt+0x949c>
  40abe4:	ldr	w9, [x19, #4]
  40abe8:	cmp	w9, #0x2
  40abec:	b.lt	40ac8c <printf@plt+0x949c>  // b.tstop
  40abf0:	mov	w20, #0x1                   	// #1
  40abf4:	mov	w21, wzr
  40abf8:	ldr	w8, [x19]
  40abfc:	cmp	w21, w8
  40ac00:	b.ge	40ac28 <printf@plt+0x9438>  // b.tcont
  40ac04:	mov	x0, x19
  40ac08:	mov	w1, w21
  40ac0c:	mov	w2, w20
  40ac10:	bl	40d590 <printf@plt+0xbda0>
  40ac14:	cbz	w0, 40ac24 <printf@plt+0x9434>
  40ac18:	ldr	w8, [x19]
  40ac1c:	add	w21, w21, #0x1
  40ac20:	b	40abfc <printf@plt+0x940c>
  40ac24:	ldr	w8, [x19]
  40ac28:	cmp	w21, w8
  40ac2c:	b.ge	40ac78 <printf@plt+0x9488>  // b.tcont
  40ac30:	mov	w22, w21
  40ac34:	mov	x0, x19
  40ac38:	mov	w1, w22
  40ac3c:	mov	w2, w20
  40ac40:	bl	40d590 <printf@plt+0xbda0>
  40ac44:	cbnz	w0, 40ac58 <printf@plt+0x9468>
  40ac48:	ldr	w8, [x19]
  40ac4c:	add	w22, w22, #0x1
  40ac50:	cmp	w22, w8
  40ac54:	b.lt	40ac34 <printf@plt+0x9444>  // b.tstop
  40ac58:	sub	w2, w22, #0x1
  40ac5c:	mov	x0, x19
  40ac60:	mov	w1, w21
  40ac64:	mov	w3, w20
  40ac68:	mov	w4, wzr
  40ac6c:	bl	40d4f0 <printf@plt+0xbd00>
  40ac70:	mov	w21, w22
  40ac74:	b	40abf8 <printf@plt+0x9408>
  40ac78:	ldr	w8, [x19, #4]
  40ac7c:	add	w20, w20, #0x1
  40ac80:	cmp	w20, w8
  40ac84:	b.lt	40abf4 <printf@plt+0x9404>  // b.tstop
  40ac88:	ldr	w8, [x19, #120]
  40ac8c:	tst	w8, #0x1c
  40ac90:	b.eq	40acc8 <printf@plt+0x94d8>  // b.none
  40ac94:	ldr	w8, [x19]
  40ac98:	mov	x0, x19
  40ac9c:	mov	w1, wzr
  40aca0:	mov	w3, wzr
  40aca4:	sub	w2, w8, #0x1
  40aca8:	mov	w4, wzr
  40acac:	bl	40d4f0 <printf@plt+0xbd00>
  40acb0:	ldp	w8, w3, [x19]
  40acb4:	mov	x0, x19
  40acb8:	mov	w1, wzr
  40acbc:	mov	w4, wzr
  40acc0:	sub	w2, w8, #0x1
  40acc4:	bl	40d4f0 <printf@plt+0xbd00>
  40acc8:	ldr	w9, [x19]
  40accc:	cmp	w9, #0x1
  40acd0:	b.lt	40ade0 <printf@plt+0x95f0>  // b.tstop
  40acd4:	ldr	w8, [x19, #4]
  40acd8:	mov	x21, xzr
  40acdc:	add	x20, x21, #0x1
  40ace0:	tbnz	w8, #31, 40add4 <printf@plt+0x95e4>
  40ace4:	mov	x22, xzr
  40ace8:	ldr	x8, [x19, #64]
  40acec:	ldr	x8, [x8, x21, lsl #3]
  40acf0:	ldrb	w8, [x8, x22]
  40acf4:	cbz	w8, 40adc0 <printf@plt+0x95d0>
  40acf8:	mov	x0, x19
  40acfc:	mov	w1, w21
  40ad00:	mov	w2, w22
  40ad04:	bl	40d590 <printf@plt+0xbda0>
  40ad08:	cbnz	w0, 40adc0 <printf@plt+0x95d0>
  40ad0c:	ldr	w8, [x19]
  40ad10:	sub	w8, w8, #0x1
  40ad14:	cmp	x21, x8
  40ad18:	b.eq	40ad4c <printf@plt+0x955c>  // b.none
  40ad1c:	ldr	x8, [x19, #64]
  40ad20:	ldr	x9, [x8, x20, lsl #3]
  40ad24:	ldr	x8, [x8, x21, lsl #3]
  40ad28:	ldrb	w9, [x9, x22]
  40ad2c:	ldrb	w8, [x8, x22]
  40ad30:	cmp	w9, w8
  40ad34:	b.ne	40ad4c <printf@plt+0x955c>  // b.any
  40ad38:	mov	x0, x19
  40ad3c:	mov	w1, w20
  40ad40:	mov	w2, w22
  40ad44:	bl	40d590 <printf@plt+0xbda0>
  40ad48:	cbz	w0, 40adc0 <printf@plt+0x95d0>
  40ad4c:	mov	x1, x21
  40ad50:	subs	x23, x1, #0x1
  40ad54:	b.lt	40ad98 <printf@plt+0x95a8>  // b.tstop
  40ad58:	ldr	x8, [x19, #64]
  40ad5c:	add	x9, x8, x1, lsl #3
  40ad60:	ldur	x9, [x9, #-8]
  40ad64:	ldr	x8, [x8, x21, lsl #3]
  40ad68:	ldrb	w9, [x9, x22]
  40ad6c:	ldrb	w8, [x8, x22]
  40ad70:	cmp	w9, w8
  40ad74:	b.ne	40ad9c <printf@plt+0x95ac>  // b.any
  40ad78:	sub	w1, w1, #0x1
  40ad7c:	mov	x0, x19
  40ad80:	mov	w2, w22
  40ad84:	bl	40d590 <printf@plt+0xbda0>
  40ad88:	mov	x1, x23
  40ad8c:	cbz	w0, 40ad50 <printf@plt+0x9560>
  40ad90:	add	w1, w23, #0x1
  40ad94:	b	40ad9c <printf@plt+0x95ac>
  40ad98:	mov	w1, wzr
  40ad9c:	ldr	x8, [x19, #64]
  40ada0:	mov	x0, x19
  40ada4:	mov	w2, w21
  40ada8:	mov	w3, w22
  40adac:	ldr	x8, [x8, x21, lsl #3]
  40adb0:	ldrb	w8, [x8, x22]
  40adb4:	cmp	w8, #0x1
  40adb8:	cset	w4, hi  // hi = pmore
  40adbc:	bl	40d4f0 <printf@plt+0xbd00>
  40adc0:	ldrsw	x8, [x19, #4]
  40adc4:	cmp	x22, x8
  40adc8:	add	x22, x22, #0x1
  40adcc:	b.lt	40ace8 <printf@plt+0x94f8>  // b.tstop
  40add0:	ldr	w9, [x19]
  40add4:	cmp	x20, w9, sxtw
  40add8:	mov	x21, x20
  40addc:	b.lt	40acdc <printf@plt+0x94ec>  // b.tstop
  40ade0:	ldr	x20, [x19, #16]
  40ade4:	cbz	x20, 40aebc <printf@plt+0x96cc>
  40ade8:	ldrb	w8, [x20, #20]
  40adec:	cbz	w8, 40aeb4 <printf@plt+0x96c4>
  40adf0:	ldp	w21, w8, [x20, #8]
  40adf4:	sxtw	x21, w21
  40adf8:	cmp	w21, w8
  40adfc:	b.gt	40aeb4 <printf@plt+0x96c4>
  40ae00:	ldr	w9, [x20, #16]
  40ae04:	subs	w10, w9, #0x1
  40ae08:	b.lt	40ae50 <printf@plt+0x9660>  // b.tstop
  40ae0c:	ldr	x11, [x19, #56]
  40ae10:	ldr	x11, [x11, x21, lsl #3]
  40ae14:	ldr	x0, [x11, w10, sxtw #3]
  40ae18:	cbz	x0, 40ae50 <printf@plt+0x9660>
  40ae1c:	ldr	w11, [x0, #44]
  40ae20:	cmp	w11, w10
  40ae24:	b.ne	40ae50 <printf@plt+0x9660>  // b.any
  40ae28:	ldr	w9, [x20, #8]
  40ae2c:	ldr	x10, [x0]
  40ae30:	cmp	w21, w9
  40ae34:	ldr	x9, [x10, #88]
  40ae38:	cset	w10, eq  // eq = none
  40ae3c:	cmp	w21, w8
  40ae40:	cset	w8, eq  // eq = none
  40ae44:	orr	w1, w8, w10
  40ae48:	blr	x9
  40ae4c:	ldr	w9, [x20, #16]
  40ae50:	ldr	w8, [x19, #4]
  40ae54:	cmp	w9, w8
  40ae58:	b.ge	40aea4 <printf@plt+0x96b4>  // b.tcont
  40ae5c:	ldr	x8, [x19, #56]
  40ae60:	ldr	x8, [x8, x21, lsl #3]
  40ae64:	ldr	x0, [x8, w9, sxtw #3]
  40ae68:	cbz	x0, 40aea4 <printf@plt+0x96b4>
  40ae6c:	ldr	w8, [x0, #40]
  40ae70:	cmp	w8, w9
  40ae74:	b.ne	40aea4 <printf@plt+0x96b4>  // b.any
  40ae78:	ldr	w8, [x20, #8]
  40ae7c:	cmp	w21, w8
  40ae80:	b.ne	40ae8c <printf@plt+0x969c>  // b.any
  40ae84:	mov	w1, #0x1                   	// #1
  40ae88:	b	40ae98 <printf@plt+0x96a8>
  40ae8c:	ldr	w8, [x20, #12]
  40ae90:	cmp	w21, w8
  40ae94:	cset	w1, eq  // eq = none
  40ae98:	ldr	x8, [x0]
  40ae9c:	ldr	x8, [x8, #96]
  40aea0:	blr	x8
  40aea4:	ldrsw	x8, [x20, #12]
  40aea8:	cmp	x21, x8
  40aeac:	add	x21, x21, #0x1
  40aeb0:	b.lt	40ae00 <printf@plt+0x9610>  // b.tstop
  40aeb4:	ldr	x20, [x20]
  40aeb8:	cbnz	x20, 40ade8 <printf@plt+0x95f8>
  40aebc:	ldp	x20, x19, [sp, #48]
  40aec0:	ldp	x22, x21, [sp, #32]
  40aec4:	ldr	x23, [sp, #16]
  40aec8:	ldp	x29, x30, [sp], #64
  40aecc:	ret
  40aed0:	stp	x29, x30, [sp, #-48]!
  40aed4:	str	x21, [sp, #16]
  40aed8:	stp	x20, x19, [sp, #32]
  40aedc:	mov	x29, sp
  40aee0:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  40aee4:	ldr	x1, [x21, #512]
  40aee8:	mov	x19, x0
  40aeec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40aef0:	add	x0, x0, #0xacf
  40aef4:	bl	401490 <fputs@plt>
  40aef8:	ldrb	w8, [x19, #120]
  40aefc:	tst	w8, #0x1c
  40af00:	b.eq	40af30 <printf@plt+0x9740>  // b.none
  40af04:	ldr	x1, [x21, #512]
  40af08:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40af0c:	add	x0, x0, #0xb1a
  40af10:	bl	401490 <fputs@plt>
  40af14:	mov	x0, x19
  40af18:	mov	w1, wzr
  40af1c:	bl	40830c <printf@plt+0x6b1c>
  40af20:	ldr	x1, [x21, #512]
  40af24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40af28:	add	x0, x0, #0xede
  40af2c:	bl	401490 <fputs@plt>
  40af30:	ldr	x1, [x21, #512]
  40af34:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40af38:	add	x0, x0, #0xb33
  40af3c:	bl	401490 <fputs@plt>
  40af40:	ldr	x20, [x19, #16]
  40af44:	cbz	x20, 40af5c <printf@plt+0x976c>
  40af48:	mov	x0, x20
  40af4c:	mov	x1, x19
  40af50:	bl	408a10 <printf@plt+0x7220>
  40af54:	ldr	x20, [x20]
  40af58:	cbnz	x20, 40af48 <printf@plt+0x9758>
  40af5c:	ldrb	w8, [x19, #120]
  40af60:	tbz	w8, #4, 40af74 <printf@plt+0x9784>
  40af64:	ldr	x1, [x21, #512]
  40af68:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40af6c:	add	x0, x0, #0xb43
  40af70:	bl	401490 <fputs@plt>
  40af74:	ldr	x1, [x21, #512]
  40af78:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40af7c:	add	x0, x0, #0xc2a
  40af80:	bl	401490 <fputs@plt>
  40af84:	ldr	x1, [x21, #512]
  40af88:	ldp	x20, x19, [sp, #32]
  40af8c:	ldr	x21, [sp, #16]
  40af90:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40af94:	add	x0, x0, #0xc38
  40af98:	ldp	x29, x30, [sp], #48
  40af9c:	b	401490 <fputs@plt>
  40afa0:	sub	sp, sp, #0x50
  40afa4:	stp	x29, x30, [sp, #32]
  40afa8:	stp	x22, x21, [sp, #48]
  40afac:	stp	x20, x19, [sp, #64]
  40afb0:	add	x29, sp, #0x20
  40afb4:	adrp	x22, 426000 <_Znam@GLIBCXX_3.4>
  40afb8:	ldr	x1, [x22, #512]
  40afbc:	mov	x19, x0
  40afc0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40afc4:	add	x0, x0, #0xdb9
  40afc8:	bl	401490 <fputs@plt>
  40afcc:	ldr	w8, [x19, #120]
  40afd0:	tbnz	w8, #5, 40aff0 <printf@plt+0x9800>
  40afd4:	and	w9, w8, #0x1c
  40afd8:	cbz	w9, 40aff0 <printf@plt+0x9800>
  40afdc:	ldr	x1, [x22, #512]
  40afe0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40afe4:	add	x0, x0, #0xdc1
  40afe8:	bl	401490 <fputs@plt>
  40afec:	ldr	w8, [x19, #120]
  40aff0:	tbnz	w8, #4, 40b018 <printf@plt+0x9828>
  40aff4:	tst	w8, #0xc
  40aff8:	b.eq	40b0b4 <printf@plt+0x98c4>  // b.none
  40affc:	mov	x0, x19
  40b000:	ldp	x20, x19, [sp, #64]
  40b004:	ldp	x22, x21, [sp, #48]
  40b008:	ldp	x29, x30, [sp, #32]
  40b00c:	mov	w1, wzr
  40b010:	add	sp, sp, #0x50
  40b014:	b	40830c <printf@plt+0x6b1c>
  40b018:	ldr	x1, [x22, #512]
  40b01c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b020:	add	x0, x0, #0xdca
  40b024:	bl	401490 <fputs@plt>
  40b028:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b02c:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2e54>
  40b030:	add	x20, x20, #0x327
  40b034:	add	x21, x21, #0x5e8
  40b038:	mov	x0, x20
  40b03c:	mov	x1, x21
  40b040:	mov	w2, wzr
  40b044:	bl	4015c0 <sprintf@plt>
  40b048:	add	x0, sp, #0x10
  40b04c:	mov	x1, x20
  40b050:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40b054:	ldr	w2, [x19, #4]
  40b058:	mov	x0, x20
  40b05c:	mov	x1, x21
  40b060:	bl	4015c0 <sprintf@plt>
  40b064:	mov	x0, sp
  40b068:	mov	x1, x20
  40b06c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40b070:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b074:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b078:	add	x3, x3, #0x228
  40b07c:	add	x0, x0, #0xe30
  40b080:	add	x1, sp, #0x10
  40b084:	mov	x2, sp
  40b088:	mov	x4, x3
  40b08c:	mov	x5, x3
  40b090:	bl	4058a4 <printf@plt+0x40b4>
  40b094:	mov	x0, sp
  40b098:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b09c:	add	x0, sp, #0x10
  40b0a0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b0a4:	ldr	x1, [x22, #512]
  40b0a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b0ac:	add	x0, x0, #0xa8b
  40b0b0:	bl	401490 <fputs@plt>
  40b0b4:	ldp	x20, x19, [sp, #64]
  40b0b8:	ldp	x22, x21, [sp, #48]
  40b0bc:	ldp	x29, x30, [sp, #32]
  40b0c0:	add	sp, sp, #0x50
  40b0c4:	ret
  40b0c8:	mov	x19, x0
  40b0cc:	mov	x0, sp
  40b0d0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b0d4:	b	40b0dc <printf@plt+0x98ec>
  40b0d8:	mov	x19, x0
  40b0dc:	add	x0, sp, #0x10
  40b0e0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b0e4:	mov	x0, x19
  40b0e8:	bl	401790 <_Unwind_Resume@plt>
  40b0ec:	sub	sp, sp, #0x80
  40b0f0:	stp	x29, x30, [sp, #32]
  40b0f4:	stp	x28, x27, [sp, #48]
  40b0f8:	stp	x26, x25, [sp, #64]
  40b0fc:	stp	x24, x23, [sp, #80]
  40b100:	stp	x22, x21, [sp, #96]
  40b104:	stp	x20, x19, [sp, #112]
  40b108:	add	x29, sp, #0x20
  40b10c:	ldrb	w8, [x0, #120]
  40b110:	mov	w19, w1
  40b114:	mov	x20, x0
  40b118:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  40b11c:	tbnz	w8, #5, 40b140 <printf@plt+0x9950>
  40b120:	mov	x0, x20
  40b124:	mov	w1, w19
  40b128:	bl	40d658 <printf@plt+0xbe68>
  40b12c:	cbz	w0, 40b140 <printf@plt+0x9950>
  40b130:	ldr	x1, [x21, #512]
  40b134:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b138:	add	x0, x0, #0xc8b
  40b13c:	bl	401490 <fputs@plt>
  40b140:	ldr	x21, [x20, #24]
  40b144:	cbz	x21, 40b1a8 <printf@plt+0x99b8>
  40b148:	ldr	w8, [x21, #16]
  40b14c:	cmp	w8, w19
  40b150:	b.ge	40b160 <printf@plt+0x9970>  // b.tcont
  40b154:	ldr	x21, [x21, #8]
  40b158:	cbnz	x21, 40b148 <printf@plt+0x9958>
  40b15c:	b	40b1a8 <printf@plt+0x99b8>
  40b160:	mov	x22, x21
  40b164:	ldr	w8, [x22, #16]
  40b168:	cmp	w8, w19
  40b16c:	b.ne	40b1a8 <printf@plt+0x99b8>  // b.any
  40b170:	ldrb	w8, [x22, #20]
  40b174:	cbnz	w8, 40b1a0 <printf@plt+0x99b0>
  40b178:	ldr	x8, [x22]
  40b17c:	mov	x0, x22
  40b180:	ldr	x8, [x8, #24]
  40b184:	blr	x8
  40b188:	cbnz	w0, 40b208 <printf@plt+0x9a18>
  40b18c:	ldr	x8, [x22]
  40b190:	mov	x0, x22
  40b194:	ldr	x8, [x8, #32]
  40b198:	blr	x8
  40b19c:	cbnz	w0, 40b208 <printf@plt+0x9a18>
  40b1a0:	ldr	x22, [x22, #8]
  40b1a4:	cbnz	x22, 40b164 <printf@plt+0x9974>
  40b1a8:	ldr	x8, [x20, #72]
  40b1ac:	ldrb	w8, [x8, w19, sxtw]
  40b1b0:	cbnz	w8, 40b208 <printf@plt+0x9a18>
  40b1b4:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b1b8:	add	x22, x22, #0x335
  40b1bc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40b1c0:	add	x1, x1, #0x5ee
  40b1c4:	mov	x0, x22
  40b1c8:	mov	w2, w19
  40b1cc:	bl	4015c0 <sprintf@plt>
  40b1d0:	add	x0, sp, #0x10
  40b1d4:	mov	x1, x22
  40b1d8:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40b1dc:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b1e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b1e4:	add	x2, x2, #0x228
  40b1e8:	add	x0, x0, #0xc93
  40b1ec:	add	x1, sp, #0x10
  40b1f0:	mov	x3, x2
  40b1f4:	mov	x4, x2
  40b1f8:	mov	x5, x2
  40b1fc:	bl	4058a4 <printf@plt+0x40b4>
  40b200:	add	x0, sp, #0x10
  40b204:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b208:	mov	w26, wzr
  40b20c:	cbz	x21, 40b2dc <printf@plt+0x9aec>
  40b210:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b214:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2e54>
  40b218:	adrp	x24, 412000 <_ZdlPvm@@Base+0x2e54>
  40b21c:	adrp	x25, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b220:	add	x22, x22, #0x335
  40b224:	add	x23, x23, #0x5ee
  40b228:	add	x24, x24, #0xc93
  40b22c:	add	x25, x25, #0x228
  40b230:	ldr	w8, [x21, #16]
  40b234:	cmp	w8, w19
  40b238:	b.ne	40b2e4 <printf@plt+0x9af4>  // b.any
  40b23c:	ldrb	w8, [x21, #20]
  40b240:	cbnz	w8, 40b2c8 <printf@plt+0x9ad8>
  40b244:	ldr	x8, [x21]
  40b248:	mov	x0, x21
  40b24c:	mov	x1, x20
  40b250:	ldr	x8, [x8]
  40b254:	blr	x8
  40b258:	cbnz	w26, 40b2c8 <printf@plt+0x9ad8>
  40b25c:	ldr	x8, [x21]
  40b260:	mov	x0, x21
  40b264:	ldr	x8, [x8, #24]
  40b268:	blr	x8
  40b26c:	cbnz	w0, 40b284 <printf@plt+0x9a94>
  40b270:	ldr	x8, [x21]
  40b274:	mov	x0, x21
  40b278:	ldr	x8, [x8, #32]
  40b27c:	blr	x8
  40b280:	cbz	w0, 40b2d4 <printf@plt+0x9ae4>
  40b284:	mov	x0, x22
  40b288:	mov	x1, x23
  40b28c:	mov	w2, w19
  40b290:	bl	4015c0 <sprintf@plt>
  40b294:	add	x0, sp, #0x10
  40b298:	mov	x1, x22
  40b29c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40b2a0:	add	x1, sp, #0x10
  40b2a4:	mov	x0, x24
  40b2a8:	mov	x2, x25
  40b2ac:	mov	x3, x25
  40b2b0:	mov	x4, x25
  40b2b4:	mov	x5, x25
  40b2b8:	bl	4058a4 <printf@plt+0x40b4>
  40b2bc:	add	x0, sp, #0x10
  40b2c0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b2c4:	mov	w26, #0x1                   	// #1
  40b2c8:	ldr	x21, [x21, #8]
  40b2cc:	cbnz	x21, 40b230 <printf@plt+0x9a40>
  40b2d0:	b	40b2dc <printf@plt+0x9aec>
  40b2d4:	mov	w26, wzr
  40b2d8:	b	40b2c8 <printf@plt+0x9ad8>
  40b2dc:	mov	w24, wzr
  40b2e0:	b	40b2e8 <printf@plt+0x9af8>
  40b2e4:	mov	w24, #0x1                   	// #1
  40b2e8:	add	x8, sp, #0x10
  40b2ec:	mov	w0, w19
  40b2f0:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40b2f4:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b2f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b2fc:	add	x2, x2, #0x228
  40b300:	add	x0, x0, #0xc9d
  40b304:	add	x1, sp, #0x10
  40b308:	mov	x3, x2
  40b30c:	mov	x4, x2
  40b310:	mov	x5, x2
  40b314:	bl	4058a4 <printf@plt+0x40b4>
  40b318:	add	x0, sp, #0x10
  40b31c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b320:	cbnz	w26, 40b384 <printf@plt+0x9b94>
  40b324:	ldr	x8, [x20, #72]
  40b328:	ldrb	w8, [x8, w19, sxtw]
  40b32c:	cbz	w8, 40b384 <printf@plt+0x9b94>
  40b330:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b334:	add	x22, x22, #0x335
  40b338:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40b33c:	add	x1, x1, #0x5ee
  40b340:	mov	x0, x22
  40b344:	mov	w2, w19
  40b348:	bl	4015c0 <sprintf@plt>
  40b34c:	add	x0, sp, #0x10
  40b350:	mov	x1, x22
  40b354:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40b358:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b35c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b360:	add	x2, x2, #0x228
  40b364:	add	x0, x0, #0xc93
  40b368:	add	x1, sp, #0x10
  40b36c:	mov	x3, x2
  40b370:	mov	x4, x2
  40b374:	mov	x5, x2
  40b378:	bl	4058a4 <printf@plt+0x40b4>
  40b37c:	add	x0, sp, #0x10
  40b380:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b384:	ldrb	w8, [x20, #120]
  40b388:	adrp	x25, 426000 <_Znam@GLIBCXX_3.4>
  40b38c:	tbnz	w8, #5, 40b3b0 <printf@plt+0x9bc0>
  40b390:	mov	x0, x20
  40b394:	mov	w1, w19
  40b398:	bl	40d658 <printf@plt+0xbe68>
  40b39c:	cbz	w0, 40b3b0 <printf@plt+0x9bc0>
  40b3a0:	ldr	x1, [x25, #512]
  40b3a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b3a8:	add	x0, x0, #0xc8b
  40b3ac:	bl	401490 <fputs@plt>
  40b3b0:	ldr	x1, [x25, #512]
  40b3b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b3b8:	add	x0, x0, #0xcb5
  40b3bc:	bl	401490 <fputs@plt>
  40b3c0:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b3c4:	add	x22, x22, #0x2fd
  40b3c8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40b3cc:	add	x1, x1, #0x5d6
  40b3d0:	mov	x0, x22
  40b3d4:	mov	w2, w19
  40b3d8:	bl	4015c0 <sprintf@plt>
  40b3dc:	add	x0, sp, #0x10
  40b3e0:	mov	x1, x22
  40b3e4:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40b3e8:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b3ec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b3f0:	add	x2, x2, #0x228
  40b3f4:	add	x0, x0, #0xcd0
  40b3f8:	add	x1, sp, #0x10
  40b3fc:	mov	x3, x2
  40b400:	mov	x4, x2
  40b404:	mov	x5, x2
  40b408:	bl	4058a4 <printf@plt+0x40b4>
  40b40c:	add	x0, sp, #0x10
  40b410:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b414:	ldr	x1, [x25, #512]
  40b418:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b41c:	add	x0, x0, #0xcd8
  40b420:	bl	401490 <fputs@plt>
  40b424:	ldr	w8, [x20, #4]
  40b428:	mov	w28, w19
  40b42c:	cmp	w8, #0x1
  40b430:	b.lt	40b498 <printf@plt+0x9ca8>  // b.tstop
  40b434:	mov	w10, wzr
  40b438:	sxtw	x23, w19
  40b43c:	mov	w9, #0x1                   	// #1
  40b440:	mov	w28, w19
  40b444:	ldr	x11, [x20, #56]
  40b448:	ldr	x11, [x11, x23, lsl #3]
  40b44c:	ldr	x22, [x11, w10, sxtw #3]
  40b450:	cbz	x22, 40b488 <printf@plt+0x9c98>
  40b454:	ldr	w10, [x22, #36]
  40b458:	cmp	w10, w19
  40b45c:	b.ne	40b484 <printf@plt+0x9c94>  // b.any
  40b460:	ldr	x8, [x22]
  40b464:	mov	x0, x22
  40b468:	ldr	x8, [x8, #32]
  40b46c:	blr	x8
  40b470:	ldr	w10, [x22, #32]
  40b474:	ldr	w8, [x20, #4]
  40b478:	mov	w9, wzr
  40b47c:	cmp	w10, w28
  40b480:	csel	w28, w10, w28, lt  // lt = tstop
  40b484:	ldr	w10, [x22, #44]
  40b488:	add	w10, w10, #0x1
  40b48c:	cmp	w10, w8
  40b490:	b.lt	40b444 <printf@plt+0x9c54>  // b.tstop
  40b494:	cbz	w9, 40b4a8 <printf@plt+0x9cb8>
  40b498:	ldr	x1, [x25, #512]
  40b49c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b4a0:	add	x0, x0, #0xceb
  40b4a4:	bl	401490 <fputs@plt>
  40b4a8:	ldr	x8, [x20, #72]
  40b4ac:	str	w24, [sp, #12]
  40b4b0:	sxtw	x24, w19
  40b4b4:	ldrb	w8, [x8, w19, sxtw]
  40b4b8:	cbz	w8, 40b640 <printf@plt+0x9e50>
  40b4bc:	ldr	x1, [x25, #512]
  40b4c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b4c4:	add	x0, x0, #0xcf9
  40b4c8:	bl	401490 <fputs@plt>
  40b4cc:	ldr	x8, [x20, #72]
  40b4d0:	ldrb	w8, [x8, x24]
  40b4d4:	cmp	w8, #0x2
  40b4d8:	b.ne	40b4ec <printf@plt+0x9cfc>  // b.any
  40b4dc:	ldr	x1, [x25, #512]
  40b4e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b4e4:	add	x0, x0, #0xabe
  40b4e8:	bl	401490 <fputs@plt>
  40b4ec:	ldr	x1, [x25, #512]
  40b4f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b4f4:	add	x0, x0, #0xd00
  40b4f8:	bl	401490 <fputs@plt>
  40b4fc:	ldr	x1, [x25, #512]
  40b500:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40b504:	add	x0, x0, #0x858
  40b508:	bl	401490 <fputs@plt>
  40b50c:	ldr	x1, [x25, #512]
  40b510:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40b514:	add	x0, x0, #0xc12
  40b518:	bl	401490 <fputs@plt>
  40b51c:	ldr	x8, [x20, #72]
  40b520:	ldrb	w8, [x8, x24]
  40b524:	cmp	w8, #0x2
  40b528:	b.ne	40b53c <printf@plt+0x9d4c>  // b.any
  40b52c:	ldr	x1, [x25, #512]
  40b530:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40b534:	add	x0, x0, #0xaf5
  40b538:	bl	401490 <fputs@plt>
  40b53c:	ldr	x1, [x25, #512]
  40b540:	adrp	x0, 40f000 <printf@plt+0xd810>
  40b544:	add	x0, x0, #0xfa0
  40b548:	bl	401490 <fputs@plt>
  40b54c:	ldr	w8, [x20, #4]
  40b550:	cmp	w8, #0x1
  40b554:	b.lt	40b5ac <printf@plt+0x9dbc>  // b.tstop
  40b558:	mov	w9, wzr
  40b55c:	ldr	x10, [x20, #56]
  40b560:	ldr	x10, [x10, x24, lsl #3]
  40b564:	ldr	x22, [x10, w9, sxtw #3]
  40b568:	cbz	x22, 40b5a0 <printf@plt+0x9db0>
  40b56c:	ldp	w10, w9, [x22, #32]
  40b570:	cmp	w9, w10
  40b574:	b.ne	40b59c <printf@plt+0x9dac>  // b.any
  40b578:	ldr	x8, [x22]
  40b57c:	mov	x0, x22
  40b580:	ldr	x8, [x8, #72]
  40b584:	blr	x8
  40b588:	ldr	x8, [x0]
  40b58c:	mov	w1, #0x1                   	// #1
  40b590:	ldr	x8, [x8, #112]
  40b594:	blr	x8
  40b598:	ldr	w8, [x20, #4]
  40b59c:	ldr	w9, [x22, #44]
  40b5a0:	add	w9, w9, #0x1
  40b5a4:	cmp	w9, w8
  40b5a8:	b.lt	40b55c <printf@plt+0x9d6c>  // b.tstop
  40b5ac:	ldr	x1, [x25, #512]
  40b5b0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b5b4:	add	x0, x0, #0xdbf
  40b5b8:	bl	401490 <fputs@plt>
  40b5bc:	ldr	x1, [x25, #512]
  40b5c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b5c4:	add	x0, x0, #0xa94
  40b5c8:	bl	401490 <fputs@plt>
  40b5cc:	ldr	x1, [x25, #512]
  40b5d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b5d4:	add	x0, x0, #0xd11
  40b5d8:	bl	401490 <fputs@plt>
  40b5dc:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b5e0:	add	x22, x22, #0x2fd
  40b5e4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40b5e8:	add	x1, x1, #0x5d6
  40b5ec:	mov	x0, x22
  40b5f0:	mov	w2, w19
  40b5f4:	bl	4015c0 <sprintf@plt>
  40b5f8:	add	x0, sp, #0x10
  40b5fc:	mov	x1, x22
  40b600:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40b604:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b608:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40b60c:	add	x2, x2, #0x228
  40b610:	add	x0, x0, #0x7d0
  40b614:	add	x1, sp, #0x10
  40b618:	mov	x3, x2
  40b61c:	mov	x4, x2
  40b620:	mov	x5, x2
  40b624:	bl	4058a4 <printf@plt+0x40b4>
  40b628:	add	x0, sp, #0x10
  40b62c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b630:	ldr	x8, [x20, #72]
  40b634:	ldrb	w8, [x8, x24]
  40b638:	cmp	w8, #0x0
  40b63c:	csetm	w8, ne  // ne = any
  40b640:	add	w22, w8, w19
  40b644:	cmp	w22, w28
  40b648:	b.lt	40b854 <printf@plt+0xa064>  // b.tstop
  40b64c:	adrp	x27, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b650:	add	x27, x27, #0x228
  40b654:	ldr	w8, [x20, #4]
  40b658:	cmp	w8, #0x1
  40b65c:	b.lt	40b848 <printf@plt+0xa058>  // b.tstop
  40b660:	mov	x26, xzr
  40b664:	mov	w9, wzr
  40b668:	ldr	x10, [x20, #56]
  40b66c:	ldr	x10, [x10, x24, lsl #3]
  40b670:	ldr	x25, [x10, w9, sxtw #3]
  40b674:	cbz	x25, 40b6dc <printf@plt+0x9eec>
  40b678:	ldr	w8, [x25, #36]
  40b67c:	cmp	w8, w19
  40b680:	b.ne	40b6d4 <printf@plt+0x9ee4>  // b.any
  40b684:	ldr	w8, [x25, #32]
  40b688:	cmp	w8, w22
  40b68c:	b.ne	40b6d4 <printf@plt+0x9ee4>  // b.any
  40b690:	ldr	x8, [x25]
  40b694:	mov	x0, x25
  40b698:	ldr	x8, [x8, #72]
  40b69c:	blr	x8
  40b6a0:	cbz	x0, 40b6d4 <printf@plt+0x9ee4>
  40b6a4:	mov	x23, x0
  40b6a8:	cbnz	x26, 40b6c4 <printf@plt+0x9ed4>
  40b6ac:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40b6b0:	ldr	x1, [x8, #512]
  40b6b4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40b6b8:	add	x0, x0, #0x838
  40b6bc:	bl	401490 <fputs@plt>
  40b6c0:	mov	x26, x23
  40b6c4:	ldr	x8, [x23]
  40b6c8:	mov	x0, x23
  40b6cc:	ldr	x8, [x8, #104]
  40b6d0:	blr	x8
  40b6d4:	ldr	w9, [x25, #44]
  40b6d8:	ldr	w8, [x20, #4]
  40b6dc:	add	w9, w9, #0x1
  40b6e0:	cmp	w9, w8
  40b6e4:	b.lt	40b668 <printf@plt+0x9e78>  // b.tstop
  40b6e8:	cbz	x26, 40b848 <printf@plt+0xa058>
  40b6ec:	mov	w0, #0xa                   	// #10
  40b6f0:	bl	4015e0 <putchar@plt>
  40b6f4:	ldr	x8, [x26]
  40b6f8:	mov	x0, x26
  40b6fc:	ldr	x8, [x8, #48]
  40b700:	blr	x8
  40b704:	ldr	x0, [x26, #24]
  40b708:	ldr	w1, [x26, #16]
  40b70c:	bl	405544 <printf@plt+0x3d54>
  40b710:	adrp	x23, 426000 <_Znam@GLIBCXX_3.4>
  40b714:	ldr	x1, [x23, #512]
  40b718:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40b71c:	add	x0, x0, #0x858
  40b720:	bl	401490 <fputs@plt>
  40b724:	ldr	x8, [x26]
  40b728:	mov	x0, x26
  40b72c:	mov	w1, wzr
  40b730:	ldr	x8, [x8, #112]
  40b734:	blr	x8
  40b738:	ldr	w8, [x26, #44]
  40b73c:	mov	x26, x23
  40b740:	ldr	w9, [x20, #4]
  40b744:	add	w8, w8, #0x1
  40b748:	cmp	w8, w9
  40b74c:	b.ge	40b7e0 <printf@plt+0x9ff0>  // b.tcont
  40b750:	ldr	x10, [x20, #56]
  40b754:	ldr	x10, [x10, x24, lsl #3]
  40b758:	ldr	x23, [x10, w8, sxtw #3]
  40b75c:	cbz	x23, 40b744 <printf@plt+0x9f54>
  40b760:	ldr	w8, [x23, #36]
  40b764:	cmp	w8, w19
  40b768:	b.ne	40b7d8 <printf@plt+0x9fe8>  // b.any
  40b76c:	ldr	w8, [x23, #32]
  40b770:	cmp	w8, w22
  40b774:	b.ne	40b7d8 <printf@plt+0x9fe8>  // b.any
  40b778:	ldr	x8, [x23]
  40b77c:	mov	x0, x23
  40b780:	ldr	x8, [x8, #72]
  40b784:	blr	x8
  40b788:	cbz	x0, 40b7d8 <printf@plt+0x9fe8>
  40b78c:	ldp	w9, w8, [x23, #32]
  40b790:	mov	x25, x0
  40b794:	cmp	w8, w9
  40b798:	b.eq	40b7c4 <printf@plt+0x9fd4>  // b.none
  40b79c:	mov	w0, #0xa                   	// #10
  40b7a0:	bl	4015e0 <putchar@plt>
  40b7a4:	ldr	x8, [x25]
  40b7a8:	mov	x0, x25
  40b7ac:	ldr	x8, [x8, #48]
  40b7b0:	blr	x8
  40b7b4:	ldr	x1, [x26, #512]
  40b7b8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40b7bc:	add	x0, x0, #0x858
  40b7c0:	bl	401490 <fputs@plt>
  40b7c4:	ldr	x8, [x25]
  40b7c8:	mov	x0, x25
  40b7cc:	mov	w1, wzr
  40b7d0:	ldr	x8, [x8, #112]
  40b7d4:	blr	x8
  40b7d8:	ldr	w8, [x23, #44]
  40b7dc:	b	40b740 <printf@plt+0x9f50>
  40b7e0:	mov	w0, #0xa                   	// #10
  40b7e4:	bl	4015e0 <putchar@plt>
  40b7e8:	ldr	x1, [x26, #512]
  40b7ec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b7f0:	add	x0, x0, #0xd11
  40b7f4:	bl	401490 <fputs@plt>
  40b7f8:	adrp	x23, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b7fc:	add	x23, x23, #0x2fd
  40b800:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40b804:	mov	x0, x23
  40b808:	add	x1, x1, #0x5d6
  40b80c:	mov	w2, w19
  40b810:	bl	4015c0 <sprintf@plt>
  40b814:	add	x0, sp, #0x10
  40b818:	mov	x1, x23
  40b81c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40b820:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40b824:	add	x1, sp, #0x10
  40b828:	add	x0, x0, #0x7d0
  40b82c:	mov	x2, x27
  40b830:	mov	x3, x27
  40b834:	mov	x4, x27
  40b838:	mov	x5, x27
  40b83c:	bl	4058a4 <printf@plt+0x40b4>
  40b840:	add	x0, sp, #0x10
  40b844:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b848:	cmp	w22, w28
  40b84c:	sub	w22, w22, #0x1
  40b850:	b.gt	40b654 <printf@plt+0x9e64>
  40b854:	ldr	w8, [x20, #4]
  40b858:	cmp	w8, #0x1
  40b85c:	b.lt	40b94c <printf@plt+0xa15c>  // b.tstop
  40b860:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b864:	adrp	x25, 412000 <_ZdlPvm@@Base+0x2e54>
  40b868:	adrp	x26, 411000 <_ZdlPvm@@Base+0x1e54>
  40b86c:	adrp	x27, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40b870:	mov	w9, wzr
  40b874:	add	x22, x22, #0x2fd
  40b878:	add	x25, x25, #0x5d6
  40b87c:	add	x26, x26, #0x7d0
  40b880:	add	x27, x27, #0x228
  40b884:	adrp	x23, 426000 <_Znam@GLIBCXX_3.4>
  40b888:	ldr	x10, [x20, #56]
  40b88c:	ldr	x10, [x10, x24, lsl #3]
  40b890:	ldr	x28, [x10, w9, sxtw #3]
  40b894:	cbz	x28, 40b940 <printf@plt+0xa150>
  40b898:	ldr	w8, [x28, #36]
  40b89c:	cmp	w8, w19
  40b8a0:	b.ne	40b938 <printf@plt+0xa148>  // b.any
  40b8a4:	ldr	x8, [x28]
  40b8a8:	mov	x0, x28
  40b8ac:	ldr	x8, [x8, #72]
  40b8b0:	blr	x8
  40b8b4:	cbnz	x0, 40b938 <printf@plt+0xa148>
  40b8b8:	ldr	x1, [x23, #512]
  40b8bc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b8c0:	add	x0, x0, #0xd2c
  40b8c4:	bl	401490 <fputs@plt>
  40b8c8:	ldr	x8, [x28]
  40b8cc:	mov	x0, x28
  40b8d0:	ldr	x8, [x8, #48]
  40b8d4:	blr	x8
  40b8d8:	ldr	x8, [x28]
  40b8dc:	mov	x0, x28
  40b8e0:	ldr	x8, [x8, #40]
  40b8e4:	blr	x8
  40b8e8:	ldr	x1, [x23, #512]
  40b8ec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b8f0:	add	x0, x0, #0xd11
  40b8f4:	bl	401490 <fputs@plt>
  40b8f8:	mov	x0, x22
  40b8fc:	mov	x1, x25
  40b900:	mov	w2, w19
  40b904:	bl	4015c0 <sprintf@plt>
  40b908:	add	x0, sp, #0x10
  40b90c:	mov	x1, x22
  40b910:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40b914:	add	x1, sp, #0x10
  40b918:	mov	x0, x26
  40b91c:	mov	x2, x27
  40b920:	mov	x3, x27
  40b924:	mov	x4, x27
  40b928:	mov	x5, x27
  40b92c:	bl	4058a4 <printf@plt+0x40b4>
  40b930:	add	x0, sp, #0x10
  40b934:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40b938:	ldr	w9, [x28, #44]
  40b93c:	ldr	w8, [x20, #4]
  40b940:	add	w9, w9, #0x1
  40b944:	cmp	w9, w8
  40b948:	b.lt	40b888 <printf@plt+0xa098>  // b.tstop
  40b94c:	adrp	x24, 426000 <_Znam@GLIBCXX_3.4>
  40b950:	ldr	x1, [x24, #512]
  40b954:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b958:	add	x0, x0, #0xd36
  40b95c:	bl	401490 <fputs@plt>
  40b960:	ldr	w8, [x20]
  40b964:	sub	w8, w8, #0x1
  40b968:	cmp	w8, w19
  40b96c:	b.eq	40b99c <printf@plt+0xa1ac>  // b.none
  40b970:	ldrb	w9, [x20, #120]
  40b974:	tbz	w9, #3, 40b99c <printf@plt+0xa1ac>
  40b978:	add	w1, w19, #0x1
  40b97c:	mov	x0, x20
  40b980:	bl	40830c <printf@plt+0x6b1c>
  40b984:	ldr	x1, [x24, #512]
  40b988:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40b98c:	add	x0, x0, #0xd6f
  40b990:	bl	401490 <fputs@plt>
  40b994:	ldr	w8, [x20]
  40b998:	sub	w8, w8, #0x1
  40b99c:	cmp	w8, w19
  40b9a0:	b.eq	40ba88 <printf@plt+0xa298>  // b.none
  40b9a4:	ldr	w8, [sp, #12]
  40b9a8:	cbz	w8, 40ba08 <printf@plt+0xa218>
  40b9ac:	ldr	w8, [x21, #16]
  40b9b0:	add	w9, w19, #0x1
  40b9b4:	cmp	w8, w9
  40b9b8:	b.ne	40ba08 <printf@plt+0xa218>  // b.any
  40b9bc:	ldr	x8, [x21]
  40b9c0:	mov	x0, x21
  40b9c4:	ldr	x8, [x8, #24]
  40b9c8:	blr	x8
  40b9cc:	cbnz	w0, 40b9e4 <printf@plt+0xa1f4>
  40b9d0:	ldr	x8, [x21]
  40b9d4:	mov	x0, x21
  40b9d8:	ldr	x8, [x8, #32]
  40b9dc:	blr	x8
  40b9e0:	cbz	w0, 40ba08 <printf@plt+0xa218>
  40b9e4:	ldr	x8, [x21]
  40b9e8:	mov	x0, x21
  40b9ec:	mov	x1, x20
  40b9f0:	ldr	x8, [x8]
  40b9f4:	blr	x8
  40b9f8:	ldr	x1, [x24, #512]
  40b9fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40ba00:	add	x0, x0, #0xd6f
  40ba04:	bl	401490 <fputs@plt>
  40ba08:	ldr	x21, [x20, #16]
  40ba0c:	cbz	x21, 40ba60 <printf@plt+0xa270>
  40ba10:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2e54>
  40ba14:	mov	w23, wzr
  40ba18:	add	x22, x22, #0xce1
  40ba1c:	ldr	w8, [x21, #12]
  40ba20:	cmp	w8, w19
  40ba24:	b.ne	40ba44 <printf@plt+0xa254>  // b.any
  40ba28:	cbnz	w23, 40ba3c <printf@plt+0xa24c>
  40ba2c:	ldr	x1, [x24, #512]
  40ba30:	mov	x0, x22
  40ba34:	bl	401490 <fputs@plt>
  40ba38:	mov	w23, #0x1                   	// #1
  40ba3c:	mov	x0, x21
  40ba40:	bl	408db8 <printf@plt+0x75c8>
  40ba44:	ldr	x21, [x21]
  40ba48:	cbnz	x21, 40ba1c <printf@plt+0xa22c>
  40ba4c:	cbz	w23, 40ba60 <printf@plt+0xa270>
  40ba50:	ldr	x1, [x24, #512]
  40ba54:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40ba58:	add	x0, x0, #0xd87
  40ba5c:	bl	401490 <fputs@plt>
  40ba60:	ldrb	w8, [x20, #120]
  40ba64:	tbnz	w8, #5, 40ba88 <printf@plt+0xa298>
  40ba68:	mov	x0, x20
  40ba6c:	mov	w1, w19
  40ba70:	bl	40d6dc <printf@plt+0xbeec>
  40ba74:	cbz	w0, 40ba88 <printf@plt+0xa298>
  40ba78:	ldr	x1, [x24, #512]
  40ba7c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40ba80:	add	x0, x0, #0xd91
  40ba84:	bl	401490 <fputs@plt>
  40ba88:	ldr	x1, [x24, #512]
  40ba8c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40ba90:	add	x0, x0, #0xd9c
  40ba94:	bl	401490 <fputs@plt>
  40ba98:	ldp	x20, x19, [sp, #112]
  40ba9c:	ldp	x22, x21, [sp, #96]
  40baa0:	ldp	x24, x23, [sp, #80]
  40baa4:	ldp	x26, x25, [sp, #64]
  40baa8:	ldp	x28, x27, [sp, #48]
  40baac:	ldp	x29, x30, [sp, #32]
  40bab0:	add	sp, sp, #0x80
  40bab4:	ret
  40bab8:	b	40bad4 <printf@plt+0xa2e4>
  40babc:	b	40bad4 <printf@plt+0xa2e4>
  40bac0:	b	40bad4 <printf@plt+0xa2e4>
  40bac4:	b	40bad4 <printf@plt+0xa2e4>
  40bac8:	b	40bad4 <printf@plt+0xa2e4>
  40bacc:	b	40bad4 <printf@plt+0xa2e4>
  40bad0:	b	40bad4 <printf@plt+0xa2e4>
  40bad4:	mov	x19, x0
  40bad8:	add	x0, sp, #0x10
  40badc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bae0:	mov	x0, x19
  40bae4:	bl	401790 <_Unwind_Resume@plt>
  40bae8:	sub	sp, sp, #0x40
  40baec:	stp	x29, x30, [sp, #16]
  40baf0:	str	x21, [sp, #32]
  40baf4:	stp	x20, x19, [sp, #48]
  40baf8:	add	x29, sp, #0x10
  40bafc:	ldr	x20, [x0, #24]
  40bb00:	mov	x19, x0
  40bb04:	cbz	x20, 40bb34 <printf@plt+0xa344>
  40bb08:	ldr	w8, [x20, #16]
  40bb0c:	ldr	w9, [x19]
  40bb10:	cmp	w8, w9
  40bb14:	b.lt	40bb2c <printf@plt+0xa33c>  // b.tstop
  40bb18:	ldr	x8, [x20]
  40bb1c:	mov	x0, x20
  40bb20:	mov	x1, x19
  40bb24:	ldr	x8, [x8]
  40bb28:	blr	x8
  40bb2c:	ldr	x20, [x20, #8]
  40bb30:	cbnz	x20, 40bb08 <printf@plt+0xa318>
  40bb34:	ldrb	w8, [x19, #120]
  40bb38:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  40bb3c:	tbnz	w8, #5, 40bb50 <printf@plt+0xa360>
  40bb40:	ldr	x1, [x21, #512]
  40bb44:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40bb48:	add	x0, x0, #0xd91
  40bb4c:	bl	401490 <fputs@plt>
  40bb50:	ldr	w2, [x19]
  40bb54:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40bb58:	add	x20, x20, #0x335
  40bb5c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40bb60:	add	x1, x1, #0x5ee
  40bb64:	mov	x0, x20
  40bb68:	bl	4015c0 <sprintf@plt>
  40bb6c:	mov	x0, sp
  40bb70:	mov	x1, x20
  40bb74:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40bb78:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40bb7c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40bb80:	add	x2, x2, #0x228
  40bb84:	add	x0, x0, #0xcd0
  40bb88:	mov	x1, sp
  40bb8c:	mov	x3, x2
  40bb90:	mov	x4, x2
  40bb94:	mov	x5, x2
  40bb98:	bl	4058a4 <printf@plt+0x40b4>
  40bb9c:	mov	x0, sp
  40bba0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bba4:	ldr	x1, [x21, #512]
  40bba8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40bbac:	add	x0, x0, #0xe64
  40bbb0:	bl	401490 <fputs@plt>
  40bbb4:	ldr	w8, [x19, #120]
  40bbb8:	ldr	x1, [x21, #512]
  40bbbc:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2e54>
  40bbc0:	add	x9, x9, #0xeb0
  40bbc4:	tst	w8, #0x1c
  40bbc8:	and	w10, w8, #0x20
  40bbcc:	cset	w8, eq  // eq = none
  40bbd0:	orr	w8, w8, w10, lsr #5
  40bbd4:	adrp	x10, 412000 <_ZdlPvm@@Base+0x2e54>
  40bbd8:	add	x10, x10, #0xebc
  40bbdc:	cmp	w8, #0x0
  40bbe0:	csel	x0, x10, x9, ne  // ne = any
  40bbe4:	bl	401490 <fputs@plt>
  40bbe8:	ldrb	w8, [x19, #120]
  40bbec:	tbz	w8, #4, 40bc00 <printf@plt+0xa410>
  40bbf0:	ldr	x1, [x21, #512]
  40bbf4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40bbf8:	add	x0, x0, #0xee3
  40bbfc:	bl	401490 <fputs@plt>
  40bc00:	ldr	x1, [x21, #512]
  40bc04:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40bc08:	add	x0, x0, #0xeeb
  40bc0c:	bl	401490 <fputs@plt>
  40bc10:	ldp	x20, x19, [sp, #48]
  40bc14:	ldr	x21, [sp, #32]
  40bc18:	ldp	x29, x30, [sp, #16]
  40bc1c:	add	sp, sp, #0x40
  40bc20:	ret
  40bc24:	mov	x19, x0
  40bc28:	mov	x0, sp
  40bc2c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bc30:	mov	x0, x19
  40bc34:	bl	401790 <_Unwind_Resume@plt>
  40bc38:	ldr	w8, [x0, #4]
  40bc3c:	cmp	w8, #0x1
  40bc40:	b.lt	40bc6c <printf@plt+0xa47c>  // b.tstop
  40bc44:	ldr	x10, [x0, #128]
  40bc48:	mov	x9, xzr
  40bc4c:	mov	w0, wzr
  40bc50:	ldrb	w11, [x10, x9]
  40bc54:	add	x9, x9, #0x1
  40bc58:	cmp	w11, #0x0
  40bc5c:	cinc	w0, w0, ne  // ne = any
  40bc60:	cmp	x9, x8
  40bc64:	b.cc	40bc50 <printf@plt+0xa460>  // b.lo, b.ul, b.last
  40bc68:	ret
  40bc6c:	mov	w0, wzr
  40bc70:	ret
  40bc74:	stp	x29, x30, [sp, #-32]!
  40bc78:	stp	x20, x19, [sp, #16]
  40bc7c:	mov	x29, sp
  40bc80:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40bc84:	add	x20, x20, #0x2ef
  40bc88:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40bc8c:	mov	w2, w0
  40bc90:	add	x1, x1, #0x5d0
  40bc94:	mov	x0, x20
  40bc98:	mov	x19, x8
  40bc9c:	bl	4015c0 <sprintf@plt>
  40bca0:	mov	x0, x19
  40bca4:	mov	x1, x20
  40bca8:	ldp	x20, x19, [sp, #16]
  40bcac:	ldp	x29, x30, [sp], #32
  40bcb0:	b	40f23c <_ZdlPvm@@Base+0x90>
  40bcb4:	sub	sp, sp, #0x60
  40bcb8:	stp	x29, x30, [sp, #64]
  40bcbc:	stp	x20, x19, [sp, #80]
  40bcc0:	add	x29, sp, #0x40
  40bcc4:	sub	x8, x29, #0x10
  40bcc8:	mov	w19, w1
  40bccc:	mov	w20, w0
  40bcd0:	bl	405c90 <printf@plt+0x44a0>
  40bcd4:	add	x8, sp, #0x20
  40bcd8:	mov	w0, w20
  40bcdc:	mov	w1, w19
  40bce0:	bl	4067e0 <printf@plt+0x4ff0>
  40bce4:	add	x8, sp, #0x10
  40bce8:	mov	w0, w20
  40bcec:	mov	w1, w19
  40bcf0:	bl	4064ec <printf@plt+0x4cfc>
  40bcf4:	mov	x8, sp
  40bcf8:	mov	w0, w20
  40bcfc:	mov	w1, w19
  40bd00:	bl	406564 <printf@plt+0x4d74>
  40bd04:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40bd08:	adrp	x5, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40bd0c:	add	x0, x0, #0x5f4
  40bd10:	add	x5, x5, #0x228
  40bd14:	sub	x1, x29, #0x10
  40bd18:	add	x2, sp, #0x20
  40bd1c:	add	x3, sp, #0x10
  40bd20:	mov	x4, sp
  40bd24:	bl	4058a4 <printf@plt+0x40b4>
  40bd28:	mov	x0, sp
  40bd2c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bd30:	add	x0, sp, #0x10
  40bd34:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bd38:	add	x0, sp, #0x20
  40bd3c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bd40:	sub	x0, x29, #0x10
  40bd44:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bd48:	ldp	x20, x19, [sp, #80]
  40bd4c:	ldp	x29, x30, [sp, #64]
  40bd50:	add	sp, sp, #0x60
  40bd54:	ret
  40bd58:	mov	x19, x0
  40bd5c:	mov	x0, sp
  40bd60:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bd64:	b	40bd6c <printf@plt+0xa57c>
  40bd68:	mov	x19, x0
  40bd6c:	add	x0, sp, #0x10
  40bd70:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bd74:	b	40bd7c <printf@plt+0xa58c>
  40bd78:	mov	x19, x0
  40bd7c:	add	x0, sp, #0x20
  40bd80:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bd84:	b	40bd8c <printf@plt+0xa59c>
  40bd88:	mov	x19, x0
  40bd8c:	sub	x0, x29, #0x10
  40bd90:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bd94:	mov	x0, x19
  40bd98:	bl	401790 <_Unwind_Resume@plt>
  40bd9c:	sub	sp, sp, #0x60
  40bda0:	stp	x29, x30, [sp, #64]
  40bda4:	stp	x20, x19, [sp, #80]
  40bda8:	add	x29, sp, #0x40
  40bdac:	sub	x8, x29, #0x10
  40bdb0:	mov	w19, w1
  40bdb4:	mov	w20, w0
  40bdb8:	bl	405c90 <printf@plt+0x44a0>
  40bdbc:	add	x8, sp, #0x20
  40bdc0:	mov	w0, w20
  40bdc4:	mov	w1, w19
  40bdc8:	bl	4064ec <printf@plt+0x4cfc>
  40bdcc:	add	x8, sp, #0x10
  40bdd0:	mov	w0, w20
  40bdd4:	mov	w1, w19
  40bdd8:	bl	406564 <printf@plt+0x4d74>
  40bddc:	mov	x8, sp
  40bde0:	mov	w0, w20
  40bde4:	mov	w1, w19
  40bde8:	bl	4067e0 <printf@plt+0x4ff0>
  40bdec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40bdf0:	adrp	x5, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40bdf4:	add	x0, x0, #0x61d
  40bdf8:	add	x5, x5, #0x228
  40bdfc:	sub	x1, x29, #0x10
  40be00:	add	x2, sp, #0x20
  40be04:	add	x3, sp, #0x10
  40be08:	mov	x4, sp
  40be0c:	bl	4058a4 <printf@plt+0x40b4>
  40be10:	mov	x0, sp
  40be14:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40be18:	add	x0, sp, #0x10
  40be1c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40be20:	add	x0, sp, #0x20
  40be24:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40be28:	sub	x0, x29, #0x10
  40be2c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40be30:	ldp	x20, x19, [sp, #80]
  40be34:	ldp	x29, x30, [sp, #64]
  40be38:	add	sp, sp, #0x60
  40be3c:	ret
  40be40:	mov	x19, x0
  40be44:	mov	x0, sp
  40be48:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40be4c:	b	40be54 <printf@plt+0xa664>
  40be50:	mov	x19, x0
  40be54:	add	x0, sp, #0x10
  40be58:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40be5c:	b	40be64 <printf@plt+0xa674>
  40be60:	mov	x19, x0
  40be64:	add	x0, sp, #0x20
  40be68:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40be6c:	b	40be74 <printf@plt+0xa684>
  40be70:	mov	x19, x0
  40be74:	sub	x0, x29, #0x10
  40be78:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40be7c:	mov	x0, x19
  40be80:	bl	401790 <_Unwind_Resume@plt>
  40be84:	sub	sp, sp, #0x80
  40be88:	stp	x29, x30, [sp, #32]
  40be8c:	str	x27, [sp, #48]
  40be90:	stp	x26, x25, [sp, #64]
  40be94:	stp	x24, x23, [sp, #80]
  40be98:	stp	x22, x21, [sp, #96]
  40be9c:	stp	x20, x19, [sp, #112]
  40bea0:	add	x29, sp, #0x20
  40bea4:	mov	w19, w2
  40bea8:	mov	w20, w1
  40beac:	cmp	w2, w1
  40beb0:	mov	x21, x0
  40beb4:	b.gt	40bec8 <printf@plt+0xa6d8>
  40beb8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40bebc:	add	x1, x1, #0x81e
  40bec0:	mov	w0, #0x7e3                 	// #2019
  40bec4:	bl	40da20 <printf@plt+0xc230>
  40bec8:	add	x8, sp, #0x10
  40becc:	mov	w0, w20
  40bed0:	mov	w1, w19
  40bed4:	bl	405c90 <printf@plt+0x44a0>
  40bed8:	mov	x8, sp
  40bedc:	mov	w0, w20
  40bee0:	mov	w1, w20
  40bee4:	bl	405c90 <printf@plt+0x44a0>
  40bee8:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40beec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40bef0:	add	x3, x3, #0x228
  40bef4:	add	x0, x0, #0x663
  40bef8:	add	x1, sp, #0x10
  40befc:	mov	x2, sp
  40bf00:	mov	x4, x3
  40bf04:	mov	x5, x3
  40bf08:	bl	4058a4 <printf@plt+0x40b4>
  40bf0c:	mov	x0, sp
  40bf10:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bf14:	add	x0, sp, #0x10
  40bf18:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bf1c:	subs	w26, w19, w20
  40bf20:	b.le	40bfc4 <printf@plt+0xa7d4>
  40bf24:	adrp	x22, 411000 <_ZdlPvm@@Base+0x1e54>
  40bf28:	adrp	x23, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40bf2c:	adrp	x24, 412000 <_ZdlPvm@@Base+0x2e54>
  40bf30:	sbfiz	x27, x20, #2, #32
  40bf34:	add	x22, x22, #0x986
  40bf38:	add	x23, x23, #0x228
  40bf3c:	add	x24, x24, #0x67e
  40bf40:	mov	w25, w20
  40bf44:	ldrb	w8, [x21, #120]
  40bf48:	tbnz	w8, #1, 40bf80 <printf@plt+0xa790>
  40bf4c:	ldr	x8, [x21, #88]
  40bf50:	ldr	w0, [x8, x27]
  40bf54:	add	x8, sp, #0x10
  40bf58:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40bf5c:	add	x1, sp, #0x10
  40bf60:	mov	x0, x22
  40bf64:	mov	x2, x23
  40bf68:	mov	x3, x23
  40bf6c:	mov	x4, x23
  40bf70:	mov	x5, x23
  40bf74:	bl	4058a4 <printf@plt+0x40b4>
  40bf78:	add	x0, sp, #0x10
  40bf7c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bf80:	add	w25, w25, #0x1
  40bf84:	add	x8, sp, #0x10
  40bf88:	mov	w0, w25
  40bf8c:	mov	w1, w25
  40bf90:	bl	405c90 <printf@plt+0x44a0>
  40bf94:	add	x1, sp, #0x10
  40bf98:	mov	x0, x24
  40bf9c:	mov	x2, x23
  40bfa0:	mov	x3, x23
  40bfa4:	mov	x4, x23
  40bfa8:	mov	x5, x23
  40bfac:	bl	4058a4 <printf@plt+0x40b4>
  40bfb0:	add	x0, sp, #0x10
  40bfb4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40bfb8:	cmp	w19, w25
  40bfbc:	add	x27, x27, #0x4
  40bfc0:	b.ne	40bf44 <printf@plt+0xa754>  // b.any
  40bfc4:	adrp	x25, 426000 <_Znam@GLIBCXX_3.4>
  40bfc8:	ldr	x1, [x25, #512]
  40bfcc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40bfd0:	add	x0, x0, #0x9c0
  40bfd4:	bl	401490 <fputs@plt>
  40bfd8:	add	w0, w26, #0x1
  40bfdc:	add	x8, sp, #0x10
  40bfe0:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40bfe4:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40bfe8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40bfec:	add	x2, x2, #0x228
  40bff0:	add	x0, x0, #0x686
  40bff4:	add	x1, sp, #0x10
  40bff8:	mov	x3, x2
  40bffc:	mov	x4, x2
  40c000:	mov	x5, x2
  40c004:	bl	4058a4 <printf@plt+0x40b4>
  40c008:	add	x0, sp, #0x10
  40c00c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c010:	ldr	x1, [x25, #512]
  40c014:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c018:	add	x0, x0, #0x6a2
  40c01c:	bl	401490 <fputs@plt>
  40c020:	cmp	w20, w19
  40c024:	b.gt	40c128 <printf@plt+0xa938>
  40c028:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2e54>
  40c02c:	adrp	x23, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c030:	add	x22, x22, #0x6b5
  40c034:	add	x23, x23, #0x228
  40c038:	mov	w24, w20
  40c03c:	add	x8, sp, #0x10
  40c040:	mov	w0, w24
  40c044:	mov	w1, w24
  40c048:	bl	405c90 <printf@plt+0x44a0>
  40c04c:	add	x1, sp, #0x10
  40c050:	mov	x0, x22
  40c054:	mov	x2, x23
  40c058:	mov	x3, x23
  40c05c:	mov	x4, x23
  40c060:	mov	x5, x23
  40c064:	bl	4058a4 <printf@plt+0x40b4>
  40c068:	add	x0, sp, #0x10
  40c06c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c070:	cmp	w24, w19
  40c074:	add	w24, w24, #0x1
  40c078:	b.lt	40c03c <printf@plt+0xa84c>  // b.tstop
  40c07c:	cmp	w20, w19
  40c080:	b.gt	40c128 <printf@plt+0xa938>
  40c084:	ldr	x8, [x21, #96]
  40c088:	sxtw	x9, w20
  40c08c:	sxtw	x10, w19
  40c090:	ldrb	w11, [x8, x9]
  40c094:	cbnz	w11, 40c0b4 <printf@plt+0xa8c4>
  40c098:	ldr	x11, [x21, #128]
  40c09c:	ldrb	w11, [x11, x9]
  40c0a0:	cbnz	w11, 40c0b4 <printf@plt+0xa8c4>
  40c0a4:	cmp	x9, x10
  40c0a8:	add	x9, x9, #0x1
  40c0ac:	b.lt	40c090 <printf@plt+0xa8a0>  // b.tstop
  40c0b0:	b	40c128 <printf@plt+0xa938>
  40c0b4:	ldr	w8, [x21, #4]
  40c0b8:	cmp	w8, #0x1
  40c0bc:	b.lt	40c128 <printf@plt+0xa938>  // b.tstop
  40c0c0:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2e54>
  40c0c4:	adrp	x24, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c0c8:	mov	w22, wzr
  40c0cc:	add	x23, x23, #0x6b5
  40c0d0:	add	x24, x24, #0x228
  40c0d4:	cmp	w22, w20
  40c0d8:	b.lt	40c0e4 <printf@plt+0xa8f4>  // b.tstop
  40c0dc:	cmp	w22, w19
  40c0e0:	b.le	40c11c <printf@plt+0xa92c>
  40c0e4:	add	x8, sp, #0x10
  40c0e8:	mov	w0, w22
  40c0ec:	mov	w1, w22
  40c0f0:	bl	405c90 <printf@plt+0x44a0>
  40c0f4:	add	x1, sp, #0x10
  40c0f8:	mov	x0, x23
  40c0fc:	mov	x2, x24
  40c100:	mov	x3, x24
  40c104:	mov	x4, x24
  40c108:	mov	x5, x24
  40c10c:	bl	4058a4 <printf@plt+0x40b4>
  40c110:	add	x0, sp, #0x10
  40c114:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c118:	ldr	w8, [x21, #4]
  40c11c:	add	w22, w22, #0x1
  40c120:	cmp	w22, w8
  40c124:	b.lt	40c0d4 <printf@plt+0xa8e4>  // b.tstop
  40c128:	ldr	x1, [x25, #512]
  40c12c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c130:	add	x0, x0, #0xede
  40c134:	bl	401490 <fputs@plt>
  40c138:	ldp	x20, x19, [sp, #112]
  40c13c:	ldp	x22, x21, [sp, #96]
  40c140:	ldp	x24, x23, [sp, #80]
  40c144:	ldp	x26, x25, [sp, #64]
  40c148:	ldr	x27, [sp, #48]
  40c14c:	ldp	x29, x30, [sp, #32]
  40c150:	add	sp, sp, #0x80
  40c154:	ret
  40c158:	b	40c17c <printf@plt+0xa98c>
  40c15c:	mov	x19, x0
  40c160:	mov	x0, sp
  40c164:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c168:	b	40c180 <printf@plt+0xa990>
  40c16c:	b	40c17c <printf@plt+0xa98c>
  40c170:	b	40c17c <printf@plt+0xa98c>
  40c174:	b	40c17c <printf@plt+0xa98c>
  40c178:	b	40c17c <printf@plt+0xa98c>
  40c17c:	mov	x19, x0
  40c180:	add	x0, sp, #0x10
  40c184:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c188:	mov	x0, x19
  40c18c:	bl	401790 <_Unwind_Resume@plt>
  40c190:	sub	sp, sp, #0x60
  40c194:	stp	x29, x30, [sp, #32]
  40c198:	stp	x24, x23, [sp, #48]
  40c19c:	stp	x22, x21, [sp, #64]
  40c1a0:	stp	x20, x19, [sp, #80]
  40c1a4:	add	x29, sp, #0x20
  40c1a8:	mov	w22, w3
  40c1ac:	mov	w19, w2
  40c1b0:	mov	w20, w1
  40c1b4:	cmp	w2, w1
  40c1b8:	mov	x21, x0
  40c1bc:	b.gt	40c1d0 <printf@plt+0xa9e0>
  40c1c0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40c1c4:	add	x1, x1, #0x81e
  40c1c8:	mov	w0, #0x804                 	// #2052
  40c1cc:	bl	40da20 <printf@plt+0xc230>
  40c1d0:	cmp	w20, w19
  40c1d4:	b.gt	40c1f8 <printf@plt+0xaa08>
  40c1d8:	ldr	x8, [x21, #128]
  40c1dc:	sxtw	x9, w20
  40c1e0:	sxtw	x10, w19
  40c1e4:	ldrb	w11, [x8, x9]
  40c1e8:	cbnz	w11, 40c200 <printf@plt+0xaa10>
  40c1ec:	cmp	x9, x10
  40c1f0:	add	x9, x9, #0x1
  40c1f4:	b.lt	40c1e4 <printf@plt+0xa9f4>  // b.tstop
  40c1f8:	cbnz	w22, 40c2d8 <printf@plt+0xaae8>
  40c1fc:	b	40c204 <printf@plt+0xaa14>
  40c200:	cbz	w22, 40c2d8 <printf@plt+0xaae8>
  40c204:	add	x8, sp, #0x10
  40c208:	mov	w0, w20
  40c20c:	mov	w1, w19
  40c210:	bl	405c90 <printf@plt+0x44a0>
  40c214:	mov	x8, sp
  40c218:	mov	w0, w20
  40c21c:	mov	w1, w20
  40c220:	bl	405c90 <printf@plt+0x44a0>
  40c224:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c228:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c22c:	add	x3, x3, #0x228
  40c230:	add	x0, x0, #0x6ca
  40c234:	add	x1, sp, #0x10
  40c238:	mov	x2, sp
  40c23c:	mov	x4, x3
  40c240:	mov	x5, x3
  40c244:	bl	4058a4 <printf@plt+0x40b4>
  40c248:	mov	x0, sp
  40c24c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c250:	add	x0, sp, #0x10
  40c254:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c258:	cmp	w19, w20
  40c25c:	b.le	40c2d0 <printf@plt+0xaae0>
  40c260:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2e54>
  40c264:	adrp	x23, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c268:	sbfiz	x24, x20, #2, #32
  40c26c:	add	x22, x22, #0x6d8
  40c270:	add	x23, x23, #0x228
  40c274:	ldr	x8, [x21, #88]
  40c278:	ldr	w0, [x8, x24]
  40c27c:	add	x8, sp, #0x10
  40c280:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40c284:	add	w0, w20, #0x1
  40c288:	mov	x8, sp
  40c28c:	mov	w1, w0
  40c290:	bl	405c90 <printf@plt+0x44a0>
  40c294:	add	x1, sp, #0x10
  40c298:	mov	x2, sp
  40c29c:	mov	x0, x22
  40c2a0:	mov	x3, x23
  40c2a4:	mov	x4, x23
  40c2a8:	mov	x5, x23
  40c2ac:	bl	4058a4 <printf@plt+0x40b4>
  40c2b0:	mov	x0, sp
  40c2b4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c2b8:	add	x0, sp, #0x10
  40c2bc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c2c0:	add	w20, w20, #0x1
  40c2c4:	cmp	w19, w20
  40c2c8:	add	x24, x24, #0x4
  40c2cc:	b.ne	40c274 <printf@plt+0xaa84>  // b.any
  40c2d0:	mov	w0, #0xa                   	// #10
  40c2d4:	bl	4015e0 <putchar@plt>
  40c2d8:	ldp	x20, x19, [sp, #80]
  40c2dc:	ldp	x22, x21, [sp, #64]
  40c2e0:	ldp	x24, x23, [sp, #48]
  40c2e4:	ldp	x29, x30, [sp, #32]
  40c2e8:	add	sp, sp, #0x60
  40c2ec:	ret
  40c2f0:	b	40c2f8 <printf@plt+0xab08>
  40c2f4:	b	40c308 <printf@plt+0xab18>
  40c2f8:	mov	x19, x0
  40c2fc:	mov	x0, sp
  40c300:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c304:	b	40c30c <printf@plt+0xab1c>
  40c308:	mov	x19, x0
  40c30c:	add	x0, sp, #0x10
  40c310:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c314:	mov	x0, x19
  40c318:	bl	401790 <_Unwind_Resume@plt>
  40c31c:	str	x3, [x0]
  40c320:	stp	w1, w2, [x0, #8]
  40c324:	ret
  40c328:	stp	x29, x30, [sp, #-48]!
  40c32c:	str	x21, [sp, #16]
  40c330:	stp	x20, x19, [sp, #32]
  40c334:	mov	x29, sp
  40c338:	mov	x19, x0
  40c33c:	str	xzr, [x19, #32]!
  40c340:	ldr	x20, [x19, #8]
  40c344:	cbz	x20, 40c428 <printf@plt+0xac38>
  40c348:	mov	x0, xzr
  40c34c:	mov	x21, xzr
  40c350:	ldp	w9, w8, [x20, #40]
  40c354:	cmp	w8, w9
  40c358:	b.eq	40c39c <printf@plt+0xabac>  // b.none
  40c35c:	cbz	x0, 40c384 <printf@plt+0xab94>
  40c360:	mov	x10, x0
  40c364:	ldr	w11, [x10, #8]
  40c368:	cmp	w11, w9
  40c36c:	b.ne	40c37c <printf@plt+0xab8c>  // b.any
  40c370:	ldr	w11, [x10, #12]
  40c374:	cmp	w11, w8
  40c378:	b.eq	40c39c <printf@plt+0xabac>  // b.none
  40c37c:	ldr	x10, [x10]
  40c380:	cbnz	x10, 40c364 <printf@plt+0xab74>
  40c384:	mov	w0, #0x10                  	// #16
  40c388:	bl	40f0fc <_Znwm@@Base>
  40c38c:	ldr	x8, [x20, #40]
  40c390:	stp	x21, x8, [x0]
  40c394:	mov	x21, x0
  40c398:	str	x0, [x19]
  40c39c:	ldr	x20, [x20, #8]
  40c3a0:	cbnz	x20, 40c350 <printf@plt+0xab60>
  40c3a4:	str	xzr, [x19]
  40c3a8:	cbz	x0, 40c42c <printf@plt+0xac3c>
  40c3ac:	mov	x8, xzr
  40c3b0:	mov	x10, x19
  40c3b4:	cbz	x8, 40c40c <printf@plt+0xac1c>
  40c3b8:	ldr	w9, [x0, #12]
  40c3bc:	ldr	w11, [x8, #12]
  40c3c0:	mov	x10, x19
  40c3c4:	cmp	w9, w11
  40c3c8:	b.lt	40c408 <printf@plt+0xac18>  // b.tstop
  40c3cc:	cmp	w9, w11
  40c3d0:	b.ne	40c3e4 <printf@plt+0xabf4>  // b.any
  40c3d4:	ldr	w11, [x0, #8]
  40c3d8:	ldr	w12, [x8, #8]
  40c3dc:	cmp	w11, w12
  40c3e0:	b.gt	40c408 <printf@plt+0xac18>
  40c3e4:	ldr	x12, [x8]
  40c3e8:	cbz	x12, 40c404 <printf@plt+0xac14>
  40c3ec:	ldr	w11, [x12, #12]
  40c3f0:	mov	x10, x8
  40c3f4:	mov	x8, x12
  40c3f8:	cmp	w9, w11
  40c3fc:	b.ge	40c3cc <printf@plt+0xabdc>  // b.tcont
  40c400:	b	40c408 <printf@plt+0xac18>
  40c404:	mov	x10, x8
  40c408:	ldr	x8, [x10]
  40c40c:	ldr	x9, [x0]
  40c410:	str	x8, [x0]
  40c414:	str	x0, [x10]
  40c418:	cbz	x9, 40c42c <printf@plt+0xac3c>
  40c41c:	ldr	x8, [x19]
  40c420:	mov	x0, x9
  40c424:	b	40c3b0 <printf@plt+0xabc0>
  40c428:	str	xzr, [x19]
  40c42c:	ldp	x20, x19, [sp, #32]
  40c430:	ldr	x21, [sp, #16]
  40c434:	ldp	x29, x30, [sp], #48
  40c438:	ret
  40c43c:	sub	sp, sp, #0x50
  40c440:	stp	x29, x30, [sp, #16]
  40c444:	stp	x24, x23, [sp, #32]
  40c448:	stp	x22, x21, [sp, #48]
  40c44c:	stp	x20, x19, [sp, #64]
  40c450:	add	x29, sp, #0x10
  40c454:	ldr	w8, [x0, #4]
  40c458:	mov	x19, x0
  40c45c:	cmp	w8, #0x1
  40c460:	b.lt	40c484 <printf@plt+0xac94>  // b.tstop
  40c464:	ldr	x9, [x19, #128]
  40c468:	mov	w20, wzr
  40c46c:	ldrb	w10, [x9], #1
  40c470:	cmp	w10, #0x0
  40c474:	cinc	w20, w20, ne  // ne = any
  40c478:	subs	x8, x8, #0x1
  40c47c:	b.ne	40c46c <printf@plt+0xac7c>  // b.any
  40c480:	b	40c488 <printf@plt+0xac98>
  40c484:	mov	w20, wzr
  40c488:	adrp	x24, 426000 <_Znam@GLIBCXX_3.4>
  40c48c:	ldr	x1, [x24, #512]
  40c490:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c494:	add	x0, x0, #0x6ee
  40c498:	bl	401490 <fputs@plt>
  40c49c:	ldr	w8, [x19, #4]
  40c4a0:	cmp	w8, #0x1
  40c4a4:	b.lt	40c50c <printf@plt+0xad1c>  // b.tstop
  40c4a8:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2e54>
  40c4ac:	adrp	x23, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c4b0:	mov	x21, xzr
  40c4b4:	add	x22, x22, #0x708
  40c4b8:	add	x23, x23, #0x228
  40c4bc:	ldr	x9, [x19, #128]
  40c4c0:	ldrb	w9, [x9, x21]
  40c4c4:	cbnz	w9, 40c500 <printf@plt+0xad10>
  40c4c8:	mov	x8, sp
  40c4cc:	mov	w0, w21
  40c4d0:	mov	w1, w21
  40c4d4:	bl	405c90 <printf@plt+0x44a0>
  40c4d8:	mov	x1, sp
  40c4dc:	mov	x0, x22
  40c4e0:	mov	x2, x23
  40c4e4:	mov	x3, x23
  40c4e8:	mov	x4, x23
  40c4ec:	mov	x5, x23
  40c4f0:	bl	4058a4 <printf@plt+0x40b4>
  40c4f4:	mov	x0, sp
  40c4f8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c4fc:	ldr	w8, [x19, #4]
  40c500:	add	x21, x21, #0x1
  40c504:	cmp	x21, w8, sxtw
  40c508:	b.lt	40c4bc <printf@plt+0xaccc>  // b.tstop
  40c50c:	ldr	w0, [x19, #112]
  40c510:	cbz	w0, 40c548 <printf@plt+0xad58>
  40c514:	mov	x8, sp
  40c518:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40c51c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c520:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c524:	add	x2, x2, #0x228
  40c528:	add	x0, x0, #0x710
  40c52c:	mov	x1, sp
  40c530:	mov	x3, x2
  40c534:	mov	x4, x2
  40c538:	mov	x5, x2
  40c53c:	bl	4058a4 <printf@plt+0x40b4>
  40c540:	mov	x0, sp
  40c544:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c548:	ldr	x1, [x24, #512]
  40c54c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c550:	add	x0, x0, #0xdbf
  40c554:	bl	401490 <fputs@plt>
  40c558:	ldr	x1, [x24, #512]
  40c55c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c560:	add	x0, x0, #0x715
  40c564:	bl	401490 <fputs@plt>
  40c568:	ldr	x8, [x19, #40]
  40c56c:	ldr	x0, [x8, #24]
  40c570:	ldr	w1, [x8, #16]
  40c574:	bl	405544 <printf@plt+0x3d54>
  40c578:	ldrb	w8, [x19, #120]
  40c57c:	tbnz	w8, #7, 40c5c0 <printf@plt+0xadd0>
  40c580:	ldr	x1, [x24, #512]
  40c584:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c588:	add	x0, x0, #0x72c
  40c58c:	bl	401490 <fputs@plt>
  40c590:	ldr	x1, [x24, #512]
  40c594:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c598:	add	x0, x0, #0x746
  40c59c:	bl	401490 <fputs@plt>
  40c5a0:	ldr	x1, [x24, #512]
  40c5a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c5a8:	add	x0, x0, #0xe97
  40c5ac:	bl	401490 <fputs@plt>
  40c5b0:	ldr	x1, [x24, #512]
  40c5b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c5b8:	add	x0, x0, #0x79d
  40c5bc:	bl	401490 <fputs@plt>
  40c5c0:	ldr	x1, [x24, #512]
  40c5c4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c5c8:	add	x0, x0, #0xede
  40c5cc:	bl	401490 <fputs@plt>
  40c5d0:	cmp	w20, #0x1
  40c5d4:	b.le	40c610 <printf@plt+0xae20>
  40c5d8:	mov	x8, sp
  40c5dc:	mov	w0, w20
  40c5e0:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40c5e4:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c5e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c5ec:	add	x2, x2, #0x228
  40c5f0:	add	x0, x0, #0x7ac
  40c5f4:	mov	x1, sp
  40c5f8:	mov	x3, x2
  40c5fc:	mov	x4, x2
  40c600:	mov	x5, x2
  40c604:	bl	4058a4 <printf@plt+0x40b4>
  40c608:	mov	x0, sp
  40c60c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c610:	ldr	w8, [x19, #4]
  40c614:	cmp	w8, #0x1
  40c618:	b.lt	40c680 <printf@plt+0xae90>  // b.tstop
  40c61c:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2e54>
  40c620:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c624:	mov	x20, xzr
  40c628:	add	x21, x21, #0x7c8
  40c62c:	add	x22, x22, #0x228
  40c630:	ldr	x9, [x19, #128]
  40c634:	ldrb	w9, [x9, x20]
  40c638:	cbz	w9, 40c674 <printf@plt+0xae84>
  40c63c:	mov	x8, sp
  40c640:	mov	w0, w20
  40c644:	mov	w1, w20
  40c648:	bl	405c90 <printf@plt+0x44a0>
  40c64c:	mov	x1, sp
  40c650:	mov	x0, x21
  40c654:	mov	x2, x22
  40c658:	mov	x3, x22
  40c65c:	mov	x4, x22
  40c660:	mov	x5, x22
  40c664:	bl	4058a4 <printf@plt+0x40b4>
  40c668:	mov	x0, sp
  40c66c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c670:	ldr	w8, [x19, #4]
  40c674:	add	x20, x20, #0x1
  40c678:	cmp	x20, w8, sxtw
  40c67c:	b.lt	40c630 <printf@plt+0xae40>  // b.tstop
  40c680:	ldp	x20, x19, [sp, #64]
  40c684:	ldp	x22, x21, [sp, #48]
  40c688:	ldp	x24, x23, [sp, #32]
  40c68c:	ldp	x29, x30, [sp, #16]
  40c690:	add	sp, sp, #0x50
  40c694:	ret
  40c698:	b	40c6a4 <printf@plt+0xaeb4>
  40c69c:	b	40c6a4 <printf@plt+0xaeb4>
  40c6a0:	b	40c6a4 <printf@plt+0xaeb4>
  40c6a4:	mov	x19, x0
  40c6a8:	mov	x0, sp
  40c6ac:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c6b0:	mov	x0, x19
  40c6b4:	bl	401790 <_Unwind_Resume@plt>
  40c6b8:	ldrb	w8, [x0, #120]
  40c6bc:	tst	w8, #0x1c
  40c6c0:	b.eq	40c6d0 <printf@plt+0xaee0>  // b.none
  40c6c4:	movi	v0.2s, #0x1
  40c6c8:	str	d0, [x0, #104]
  40c6cc:	b	40c714 <printf@plt+0xaf24>
  40c6d0:	ldr	w8, [x0]
  40c6d4:	cmp	w8, #0x1
  40c6d8:	b.lt	40c714 <printf@plt+0xaf24>  // b.tstop
  40c6dc:	ldr	x10, [x0, #64]
  40c6e0:	ldrsw	x11, [x0, #4]
  40c6e4:	mov	x9, xzr
  40c6e8:	mov	w12, #0x1                   	// #1
  40c6ec:	ldr	x13, [x10, x9, lsl #3]
  40c6f0:	ldrb	w14, [x13]
  40c6f4:	cbz	w14, 40c6fc <printf@plt+0xaf0c>
  40c6f8:	str	w12, [x0, #104]
  40c6fc:	ldrb	w13, [x13, x11]
  40c700:	cbz	w13, 40c708 <printf@plt+0xaf18>
  40c704:	str	w12, [x0, #108]
  40c708:	add	x9, x9, #0x1
  40c70c:	cmp	x9, x8
  40c710:	b.cc	40c6ec <printf@plt+0xaefc>  // b.lo, b.ul, b.last
  40c714:	ldp	w8, w9, [x0, #104]
  40c718:	ldrsw	x11, [x0, #4]
  40c71c:	add	w8, w9, w8
  40c720:	cmp	w11, #0x1
  40c724:	str	w8, [x0, #112]
  40c728:	b.le	40c750 <printf@plt+0xaf60>
  40c72c:	ldr	x10, [x0, #88]
  40c730:	mov	x9, xzr
  40c734:	sub	x11, x11, #0x1
  40c738:	ldr	w12, [x10, x9, lsl #2]
  40c73c:	add	x9, x9, #0x1
  40c740:	cmp	x9, x11
  40c744:	add	w8, w8, w12
  40c748:	str	w8, [x0, #112]
  40c74c:	b.lt	40c738 <printf@plt+0xaf48>  // b.tstop
  40c750:	ret
  40c754:	sub	sp, sp, #0x50
  40c758:	stp	x29, x30, [sp, #16]
  40c75c:	str	x23, [sp, #32]
  40c760:	stp	x22, x21, [sp, #48]
  40c764:	stp	x20, x19, [sp, #64]
  40c768:	add	x29, sp, #0x10
  40c76c:	adrp	x23, 426000 <_Znam@GLIBCXX_3.4>
  40c770:	ldr	x1, [x23, #512]
  40c774:	mov	x19, x0
  40c778:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c77c:	add	x0, x0, #0x7e4
  40c780:	bl	401490 <fputs@plt>
  40c784:	ldr	w8, [x19, #4]
  40c788:	cmp	w8, #0x1
  40c78c:	b.lt	40c7e8 <printf@plt+0xaff8>  // b.tstop
  40c790:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2e54>
  40c794:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c798:	mov	w20, wzr
  40c79c:	add	x21, x21, #0x708
  40c7a0:	add	x22, x22, #0x228
  40c7a4:	mov	x8, sp
  40c7a8:	mov	w0, w20
  40c7ac:	mov	w1, w20
  40c7b0:	bl	405c90 <printf@plt+0x44a0>
  40c7b4:	mov	x1, sp
  40c7b8:	mov	x0, x21
  40c7bc:	mov	x2, x22
  40c7c0:	mov	x3, x22
  40c7c4:	mov	x4, x22
  40c7c8:	mov	x5, x22
  40c7cc:	bl	4058a4 <printf@plt+0x40b4>
  40c7d0:	mov	x0, sp
  40c7d4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c7d8:	ldr	w8, [x19, #4]
  40c7dc:	add	w20, w20, #0x1
  40c7e0:	cmp	w20, w8
  40c7e4:	b.lt	40c7a4 <printf@plt+0xafb4>  // b.tstop
  40c7e8:	ldr	w0, [x19, #112]
  40c7ec:	mov	x8, sp
  40c7f0:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40c7f4:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c7f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c7fc:	add	x2, x2, #0x228
  40c800:	add	x0, x0, #0x69d
  40c804:	mov	x1, sp
  40c808:	mov	x3, x2
  40c80c:	mov	x4, x2
  40c810:	mov	x5, x2
  40c814:	bl	4058a4 <printf@plt+0x40b4>
  40c818:	mov	x0, sp
  40c81c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c820:	ldr	x1, [x23, #512]
  40c824:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c828:	add	x0, x0, #0x7fb
  40c82c:	bl	401490 <fputs@plt>
  40c830:	ldr	x8, [x19, #40]
  40c834:	ldr	x0, [x8, #24]
  40c838:	ldr	w1, [x8, #16]
  40c83c:	bl	405544 <printf@plt+0x3d54>
  40c840:	ldrb	w8, [x19, #120]
  40c844:	tbnz	w8, #7, 40c868 <printf@plt+0xb078>
  40c848:	ldr	x1, [x23, #512]
  40c84c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c850:	add	x0, x0, #0x72c
  40c854:	bl	401490 <fputs@plt>
  40c858:	ldr	x1, [x23, #512]
  40c85c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c860:	add	x0, x0, #0x810
  40c864:	bl	401490 <fputs@plt>
  40c868:	ldr	x1, [x23, #512]
  40c86c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c870:	add	x0, x0, #0x874
  40c874:	bl	401490 <fputs@plt>
  40c878:	ldr	x8, [x19, #40]
  40c87c:	ldr	x0, [x8, #24]
  40c880:	ldr	w1, [x8, #16]
  40c884:	bl	405544 <printf@plt+0x3d54>
  40c888:	ldrb	w8, [x19, #120]
  40c88c:	tbnz	w8, #7, 40c8b0 <printf@plt+0xb0c0>
  40c890:	ldr	x1, [x23, #512]
  40c894:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c898:	add	x0, x0, #0x891
  40c89c:	bl	401490 <fputs@plt>
  40c8a0:	ldr	x1, [x23, #512]
  40c8a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c8a8:	add	x0, x0, #0xe97
  40c8ac:	bl	401490 <fputs@plt>
  40c8b0:	ldr	x1, [x23, #512]
  40c8b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c8b8:	add	x0, x0, #0xede
  40c8bc:	bl	401490 <fputs@plt>
  40c8c0:	ldp	x20, x19, [sp, #64]
  40c8c4:	ldp	x22, x21, [sp, #48]
  40c8c8:	ldr	x23, [sp, #32]
  40c8cc:	ldp	x29, x30, [sp, #16]
  40c8d0:	add	sp, sp, #0x50
  40c8d4:	ret
  40c8d8:	b	40c8dc <printf@plt+0xb0ec>
  40c8dc:	mov	x19, x0
  40c8e0:	mov	x0, sp
  40c8e4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c8e8:	mov	x0, x19
  40c8ec:	bl	401790 <_Unwind_Resume@plt>
  40c8f0:	sub	sp, sp, #0x90
  40c8f4:	stp	x29, x30, [sp, #48]
  40c8f8:	stp	x28, x27, [sp, #64]
  40c8fc:	stp	x26, x25, [sp, #80]
  40c900:	stp	x24, x23, [sp, #96]
  40c904:	stp	x22, x21, [sp, #112]
  40c908:	stp	x20, x19, [sp, #128]
  40c90c:	add	x29, sp, #0x30
  40c910:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c914:	add	x20, x20, #0x327
  40c918:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40c91c:	mov	x19, x0
  40c920:	add	x1, x1, #0x5e8
  40c924:	mov	x0, x20
  40c928:	mov	w2, wzr
  40c92c:	bl	4015c0 <sprintf@plt>
  40c930:	sub	x0, x29, #0x10
  40c934:	mov	x1, x20
  40c938:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40c93c:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c940:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1e54>
  40c944:	add	x2, x2, #0x228
  40c948:	add	x0, x0, #0x8b2
  40c94c:	sub	x1, x29, #0x10
  40c950:	mov	x3, x2
  40c954:	mov	x4, x2
  40c958:	mov	x5, x2
  40c95c:	bl	4058a4 <printf@plt+0x40b4>
  40c960:	sub	x0, x29, #0x10
  40c964:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c968:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c96c:	add	x20, x20, #0x30b
  40c970:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40c974:	add	x1, x1, #0x5dc
  40c978:	mov	x0, x20
  40c97c:	mov	w2, wzr
  40c980:	bl	4015c0 <sprintf@plt>
  40c984:	sub	x0, x29, #0x10
  40c988:	mov	x1, x20
  40c98c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40c990:	ldr	w0, [x19, #104]
  40c994:	add	x8, sp, #0x10
  40c998:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40c99c:	adrp	x3, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c9a0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40c9a4:	add	x3, x3, #0x228
  40c9a8:	add	x0, x0, #0x8fb
  40c9ac:	sub	x1, x29, #0x10
  40c9b0:	add	x2, sp, #0x10
  40c9b4:	mov	x4, x3
  40c9b8:	mov	x5, x3
  40c9bc:	bl	4058a4 <printf@plt+0x40b4>
  40c9c0:	add	x0, sp, #0x10
  40c9c4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c9c8:	sub	x0, x29, #0x10
  40c9cc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40c9d0:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c9d4:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2e54>
  40c9d8:	adrp	x23, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c9dc:	adrp	x24, 412000 <_ZdlPvm@@Base+0x2e54>
  40c9e0:	adrp	x25, 412000 <_ZdlPvm@@Base+0x2e54>
  40c9e4:	adrp	x26, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c9e8:	adrp	x28, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40c9ec:	mov	x20, xzr
  40c9f0:	add	x21, x21, #0x319
  40c9f4:	add	x22, x22, #0x5e2
  40c9f8:	add	x23, x23, #0x30b
  40c9fc:	add	x24, x24, #0x5dc
  40ca00:	add	x25, x25, #0x90f
  40ca04:	add	x26, x26, #0x228
  40ca08:	add	x28, x28, #0x327
  40ca0c:	mov	x0, x21
  40ca10:	mov	x1, x22
  40ca14:	mov	w2, w20
  40ca18:	bl	4015c0 <sprintf@plt>
  40ca1c:	sub	x0, x29, #0x10
  40ca20:	mov	x1, x21
  40ca24:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40ca28:	mov	x0, x23
  40ca2c:	mov	x1, x24
  40ca30:	mov	w2, w20
  40ca34:	bl	4015c0 <sprintf@plt>
  40ca38:	add	x0, sp, #0x10
  40ca3c:	mov	x1, x23
  40ca40:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40ca44:	mov	x8, sp
  40ca48:	mov	w0, w20
  40ca4c:	mov	w1, w20
  40ca50:	bl	405c90 <printf@plt+0x44a0>
  40ca54:	sub	x1, x29, #0x10
  40ca58:	add	x2, sp, #0x10
  40ca5c:	mov	x3, sp
  40ca60:	mov	x0, x25
  40ca64:	mov	x4, x26
  40ca68:	mov	x5, x26
  40ca6c:	bl	4058a4 <printf@plt+0x40b4>
  40ca70:	mov	x0, sp
  40ca74:	add	x27, x20, #0x1
  40ca78:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40ca7c:	add	x0, sp, #0x10
  40ca80:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40ca84:	sub	x0, x29, #0x10
  40ca88:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40ca8c:	ldrsw	x2, [x19, #4]
  40ca90:	cmp	x27, x2
  40ca94:	b.ge	40cbb4 <printf@plt+0xb3c4>  // b.tcont
  40ca98:	add	x27, x20, #0x1
  40ca9c:	mov	x0, x23
  40caa0:	mov	x1, x24
  40caa4:	mov	w2, w27
  40caa8:	bl	4015c0 <sprintf@plt>
  40caac:	sub	x0, x29, #0x10
  40cab0:	mov	x1, x23
  40cab4:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40cab8:	mov	x0, x21
  40cabc:	mov	x1, x22
  40cac0:	mov	w2, w20
  40cac4:	bl	4015c0 <sprintf@plt>
  40cac8:	add	x0, sp, #0x10
  40cacc:	mov	x1, x21
  40cad0:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40cad4:	ldr	x8, [x19, #88]
  40cad8:	ldr	w0, [x8, x20, lsl #2]
  40cadc:	mov	x8, sp
  40cae0:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40cae4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40cae8:	sub	x1, x29, #0x10
  40caec:	add	x2, sp, #0x10
  40caf0:	mov	x3, sp
  40caf4:	add	x0, x0, #0x925
  40caf8:	mov	x4, x26
  40cafc:	mov	x5, x26
  40cb00:	bl	4058a4 <printf@plt+0x40b4>
  40cb04:	mov	x0, sp
  40cb08:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cb0c:	add	x0, sp, #0x10
  40cb10:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cb14:	sub	x0, x29, #0x10
  40cb18:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cb1c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40cb20:	mov	x0, x28
  40cb24:	add	x1, x1, #0x5e8
  40cb28:	mov	w2, w27
  40cb2c:	bl	4015c0 <sprintf@plt>
  40cb30:	sub	x0, x29, #0x10
  40cb34:	mov	x1, x28
  40cb38:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40cb3c:	mov	x0, x21
  40cb40:	mov	x1, x22
  40cb44:	mov	w2, w20
  40cb48:	bl	4015c0 <sprintf@plt>
  40cb4c:	add	x0, sp, #0x10
  40cb50:	mov	x1, x21
  40cb54:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40cb58:	mov	x0, x23
  40cb5c:	mov	x1, x24
  40cb60:	mov	w2, w27
  40cb64:	bl	4015c0 <sprintf@plt>
  40cb68:	mov	x0, sp
  40cb6c:	mov	x1, x23
  40cb70:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40cb74:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40cb78:	sub	x1, x29, #0x10
  40cb7c:	add	x2, sp, #0x10
  40cb80:	mov	x3, sp
  40cb84:	add	x0, x0, #0x942
  40cb88:	mov	x4, x26
  40cb8c:	mov	x5, x26
  40cb90:	bl	4058a4 <printf@plt+0x40b4>
  40cb94:	mov	x0, sp
  40cb98:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cb9c:	add	x0, sp, #0x10
  40cba0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cba4:	sub	x0, x29, #0x10
  40cba8:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cbac:	add	x20, x20, #0x1
  40cbb0:	b	40ca0c <printf@plt+0xb21c>
  40cbb4:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40cbb8:	add	x21, x21, #0x327
  40cbbc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40cbc0:	add	x1, x1, #0x5e8
  40cbc4:	mov	x0, x21
  40cbc8:	bl	4015c0 <sprintf@plt>
  40cbcc:	sub	x0, x29, #0x10
  40cbd0:	mov	x1, x21
  40cbd4:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40cbd8:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40cbdc:	add	x21, x21, #0x319
  40cbe0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40cbe4:	add	x1, x1, #0x5e2
  40cbe8:	mov	x0, x21
  40cbec:	mov	w2, w20
  40cbf0:	bl	4015c0 <sprintf@plt>
  40cbf4:	add	x0, sp, #0x10
  40cbf8:	mov	x1, x21
  40cbfc:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40cc00:	ldr	w0, [x19, #108]
  40cc04:	mov	x8, sp
  40cc08:	bl	40fc28 <_ZdlPvm@@Base+0xa7c>
  40cc0c:	adrp	x4, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40cc10:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40cc14:	add	x4, x4, #0x228
  40cc18:	add	x0, x0, #0x925
  40cc1c:	sub	x1, x29, #0x10
  40cc20:	add	x2, sp, #0x10
  40cc24:	mov	x3, sp
  40cc28:	mov	x5, x4
  40cc2c:	bl	4058a4 <printf@plt+0x40b4>
  40cc30:	mov	x0, sp
  40cc34:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cc38:	add	x0, sp, #0x10
  40cc3c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cc40:	sub	x0, x29, #0x10
  40cc44:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cc48:	ldr	w2, [x19, #4]
  40cc4c:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40cc50:	add	x20, x20, #0x327
  40cc54:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40cc58:	add	x1, x1, #0x5e8
  40cc5c:	mov	x0, x20
  40cc60:	bl	4015c0 <sprintf@plt>
  40cc64:	sub	x0, x29, #0x10
  40cc68:	mov	x1, x20
  40cc6c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40cc70:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40cc74:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40cc78:	add	x2, x2, #0x228
  40cc7c:	add	x0, x0, #0x95a
  40cc80:	sub	x1, x29, #0x10
  40cc84:	mov	x3, x2
  40cc88:	mov	x4, x2
  40cc8c:	mov	x5, x2
  40cc90:	bl	4058a4 <printf@plt+0x40b4>
  40cc94:	sub	x0, x29, #0x10
  40cc98:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cc9c:	ldrb	w8, [x19, #120]
  40cca0:	tbz	w8, #4, 40cd4c <printf@plt+0xb55c>
  40cca4:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40cca8:	add	x20, x20, #0x327
  40ccac:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40ccb0:	add	x1, x1, #0x5e8
  40ccb4:	mov	x0, x20
  40ccb8:	mov	w2, wzr
  40ccbc:	bl	4015c0 <sprintf@plt>
  40ccc0:	sub	x0, x29, #0x10
  40ccc4:	mov	x1, x20
  40ccc8:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40cccc:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40ccd0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40ccd4:	add	x2, x2, #0x228
  40ccd8:	add	x0, x0, #0x969
  40ccdc:	sub	x1, x29, #0x10
  40cce0:	mov	x3, x2
  40cce4:	mov	x4, x2
  40cce8:	mov	x5, x2
  40ccec:	bl	4058a4 <printf@plt+0x40b4>
  40ccf0:	sub	x0, x29, #0x10
  40ccf4:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40ccf8:	ldr	w2, [x19, #4]
  40ccfc:	adrp	x19, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40cd00:	add	x19, x19, #0x327
  40cd04:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40cd08:	add	x1, x1, #0x5e8
  40cd0c:	mov	x0, x19
  40cd10:	bl	4015c0 <sprintf@plt>
  40cd14:	sub	x0, x29, #0x10
  40cd18:	mov	x1, x19
  40cd1c:	bl	40f23c <_ZdlPvm@@Base+0x90>
  40cd20:	adrp	x2, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40cd24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40cd28:	add	x2, x2, #0x228
  40cd2c:	add	x0, x0, #0x975
  40cd30:	sub	x1, x29, #0x10
  40cd34:	mov	x3, x2
  40cd38:	mov	x4, x2
  40cd3c:	mov	x5, x2
  40cd40:	bl	4058a4 <printf@plt+0x40b4>
  40cd44:	sub	x0, x29, #0x10
  40cd48:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cd4c:	ldp	x20, x19, [sp, #128]
  40cd50:	ldp	x22, x21, [sp, #112]
  40cd54:	ldp	x24, x23, [sp, #96]
  40cd58:	ldp	x26, x25, [sp, #80]
  40cd5c:	ldp	x28, x27, [sp, #64]
  40cd60:	ldp	x29, x30, [sp, #48]
  40cd64:	add	sp, sp, #0x90
  40cd68:	ret
  40cd6c:	b	40cdc8 <printf@plt+0xb5d8>
  40cd70:	b	40cdc8 <printf@plt+0xb5d8>
  40cd74:	b	40cdc8 <printf@plt+0xb5d8>
  40cd78:	b	40cda8 <printf@plt+0xb5b8>
  40cd7c:	b	40cdb8 <printf@plt+0xb5c8>
  40cd80:	b	40cdc8 <printf@plt+0xb5d8>
  40cd84:	b	40cdb8 <printf@plt+0xb5c8>
  40cd88:	b	40cdc8 <printf@plt+0xb5d8>
  40cd8c:	b	40cdc8 <printf@plt+0xb5d8>
  40cd90:	b	40cda8 <printf@plt+0xb5b8>
  40cd94:	b	40cdb8 <printf@plt+0xb5c8>
  40cd98:	b	40cdc8 <printf@plt+0xb5d8>
  40cd9c:	b	40cda8 <printf@plt+0xb5b8>
  40cda0:	b	40cdb8 <printf@plt+0xb5c8>
  40cda4:	b	40cdc8 <printf@plt+0xb5d8>
  40cda8:	mov	x19, x0
  40cdac:	mov	x0, sp
  40cdb0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cdb4:	b	40cdbc <printf@plt+0xb5cc>
  40cdb8:	mov	x19, x0
  40cdbc:	add	x0, sp, #0x10
  40cdc0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cdc4:	b	40cdcc <printf@plt+0xb5dc>
  40cdc8:	mov	x19, x0
  40cdcc:	sub	x0, x29, #0x10
  40cdd0:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cdd4:	mov	x0, x19
  40cdd8:	bl	401790 <_Unwind_Resume@plt>
  40cddc:	sub	sp, sp, #0x60
  40cde0:	stp	x29, x30, [sp, #32]
  40cde4:	stp	x24, x23, [sp, #48]
  40cde8:	stp	x22, x21, [sp, #64]
  40cdec:	stp	x20, x19, [sp, #80]
  40cdf0:	add	x29, sp, #0x20
  40cdf4:	ldr	w8, [x0, #4]
  40cdf8:	cmp	w8, #0x1
  40cdfc:	b.lt	40cf54 <printf@plt+0xb764>  // b.tstop
  40ce00:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2e54>
  40ce04:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40ce08:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2e54>
  40ce0c:	mov	x19, x0
  40ce10:	mov	x20, xzr
  40ce14:	mov	w24, #0xffffffff            	// #-1
  40ce18:	add	x21, x21, #0x981
  40ce1c:	add	x22, x22, #0x228
  40ce20:	add	x23, x23, #0x98f
  40ce24:	ldr	x8, [x19, #96]
  40ce28:	ldrb	w8, [x8, x20]
  40ce2c:	cbz	w8, 40ce98 <printf@plt+0xb6a8>
  40ce30:	add	x8, sp, #0x10
  40ce34:	mov	w0, w20
  40ce38:	mov	w1, w20
  40ce3c:	tbnz	w24, #31, 40ce6c <printf@plt+0xb67c>
  40ce40:	bl	405c90 <printf@plt+0x44a0>
  40ce44:	add	x1, sp, #0x10
  40ce48:	mov	x0, x23
  40ce4c:	mov	x2, x22
  40ce50:	mov	x3, x22
  40ce54:	mov	x4, x22
  40ce58:	mov	x5, x22
  40ce5c:	bl	4058a4 <printf@plt+0x40b4>
  40ce60:	add	x0, sp, #0x10
  40ce64:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40ce68:	b	40ce98 <printf@plt+0xb6a8>
  40ce6c:	bl	405c90 <printf@plt+0x44a0>
  40ce70:	add	x1, sp, #0x10
  40ce74:	mov	x0, x21
  40ce78:	mov	x2, x22
  40ce7c:	mov	x3, x22
  40ce80:	mov	x4, x22
  40ce84:	mov	x5, x22
  40ce88:	bl	4058a4 <printf@plt+0x40b4>
  40ce8c:	add	x0, sp, #0x10
  40ce90:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40ce94:	mov	w24, w20
  40ce98:	ldrsw	x8, [x19, #4]
  40ce9c:	add	x20, x20, #0x1
  40cea0:	cmp	x20, x8
  40cea4:	b.lt	40ce24 <printf@plt+0xb634>  // b.tstop
  40cea8:	tbnz	w24, #31, 40cf54 <printf@plt+0xb764>
  40ceac:	mov	w0, #0xa                   	// #10
  40ceb0:	bl	4015e0 <putchar@plt>
  40ceb4:	ldr	w8, [x19, #4]
  40ceb8:	add	w9, w24, #0x1
  40cebc:	cmp	w9, w8
  40cec0:	b.ge	40cf54 <printf@plt+0xb764>  // b.tcont
  40cec4:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2e54>
  40cec8:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40cecc:	mov	x23, xzr
  40ced0:	mov	w20, w24
  40ced4:	sxtw	x24, w9
  40ced8:	add	x21, x21, #0x998
  40cedc:	add	x22, x22, #0x228
  40cee0:	ldr	x9, [x19, #96]
  40cee4:	add	x9, x9, x24
  40cee8:	ldrb	w9, [x9, x23]
  40ceec:	cbz	w9, 40cf44 <printf@plt+0xb754>
  40cef0:	add	w8, w20, w23
  40cef4:	add	w0, w8, #0x1
  40cef8:	add	x8, sp, #0x10
  40cefc:	mov	w1, w0
  40cf00:	bl	405c90 <printf@plt+0x44a0>
  40cf04:	mov	x8, sp
  40cf08:	mov	w0, w20
  40cf0c:	mov	w1, w20
  40cf10:	bl	405c90 <printf@plt+0x44a0>
  40cf14:	add	x1, sp, #0x10
  40cf18:	mov	x2, sp
  40cf1c:	mov	x0, x21
  40cf20:	mov	x3, x22
  40cf24:	mov	x4, x22
  40cf28:	mov	x5, x22
  40cf2c:	bl	4058a4 <printf@plt+0x40b4>
  40cf30:	mov	x0, sp
  40cf34:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cf38:	add	x0, sp, #0x10
  40cf3c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cf40:	ldr	w8, [x19, #4]
  40cf44:	add	x23, x23, #0x1
  40cf48:	add	x9, x24, x23
  40cf4c:	cmp	x9, w8, sxtw
  40cf50:	b.lt	40cee0 <printf@plt+0xb6f0>  // b.tstop
  40cf54:	ldp	x20, x19, [sp, #80]
  40cf58:	ldp	x22, x21, [sp, #64]
  40cf5c:	ldp	x24, x23, [sp, #48]
  40cf60:	ldp	x29, x30, [sp, #32]
  40cf64:	add	sp, sp, #0x60
  40cf68:	ret
  40cf6c:	mov	x19, x0
  40cf70:	mov	x0, sp
  40cf74:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cf78:	b	40cf88 <printf@plt+0xb798>
  40cf7c:	b	40cf84 <printf@plt+0xb794>
  40cf80:	b	40cf84 <printf@plt+0xb794>
  40cf84:	mov	x19, x0
  40cf88:	add	x0, sp, #0x10
  40cf8c:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40cf90:	mov	x0, x19
  40cf94:	bl	401790 <_Unwind_Resume@plt>
  40cf98:	stp	x29, x30, [sp, #-64]!
  40cf9c:	str	x23, [sp, #16]
  40cfa0:	stp	x22, x21, [sp, #32]
  40cfa4:	stp	x20, x19, [sp, #48]
  40cfa8:	mov	x29, sp
  40cfac:	ldr	x8, [x0, #72]
  40cfb0:	mov	x19, x3
  40cfb4:	mov	x20, x0
  40cfb8:	mov	w22, w1
  40cfbc:	ldrb	w8, [x8, w1, sxtw]
  40cfc0:	mov	w21, w2
  40cfc4:	cbz	w8, 40d000 <printf@plt+0xb810>
  40cfc8:	ldr	w9, [x20]
  40cfcc:	sub	w9, w9, #0x1
  40cfd0:	cmp	w9, w22
  40cfd4:	b.le	40d000 <printf@plt+0xb810>
  40cfd8:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2e54>
  40cfdc:	adrp	x10, 412000 <_ZdlPvm@@Base+0x2e54>
  40cfe0:	add	x9, x9, #0xaac
  40cfe4:	add	x10, x10, #0xa9d
  40cfe8:	cmp	w8, #0x2
  40cfec:	csel	x1, x10, x9, eq  // eq = none
  40cff0:	mov	x0, x19
  40cff4:	bl	40f414 <_ZdlPvm@@Base+0x268>
  40cff8:	add	w22, w22, #0x1
  40cffc:	b	40d05c <printf@plt+0xb86c>
  40d000:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40d004:	add	x1, x1, #0x889
  40d008:	mov	x0, x19
  40d00c:	bl	40f414 <_ZdlPvm@@Base+0x268>
  40d010:	cbz	w22, 40d1e4 <printf@plt+0xb9f4>
  40d014:	ldr	x23, [x20, #24]
  40d018:	cbz	x23, 40d05c <printf@plt+0xb86c>
  40d01c:	ldr	w8, [x23, #16]
  40d020:	cmp	w8, w22
  40d024:	b.gt	40d05c <printf@plt+0xb86c>
  40d028:	b.ne	40d054 <printf@plt+0xb864>  // b.any
  40d02c:	ldr	x8, [x23]
  40d030:	mov	x0, x23
  40d034:	ldr	x8, [x8, #24]
  40d038:	blr	x8
  40d03c:	cbnz	w0, 40d1e4 <printf@plt+0xb9f4>
  40d040:	ldr	x8, [x23]
  40d044:	mov	x0, x23
  40d048:	ldr	x8, [x8, #32]
  40d04c:	blr	x8
  40d050:	cbnz	w0, 40d1e4 <printf@plt+0xb9f4>
  40d054:	ldr	x23, [x23, #8]
  40d058:	cbnz	x23, 40d01c <printf@plt+0xb82c>
  40d05c:	cmp	w21, #0x1
  40d060:	b.lt	40d0a4 <printf@plt+0xb8b4>  // b.tstop
  40d064:	ldr	x8, [x20, #56]
  40d068:	add	x8, x8, w22, sxtw #3
  40d06c:	ldur	x8, [x8, #-8]
  40d070:	add	x8, x8, w21, sxtw #3
  40d074:	ldur	x23, [x8, #-8]
  40d078:	cbz	x23, 40d0a8 <printf@plt+0xb8b8>
  40d07c:	ldp	w8, w9, [x23, #32]
  40d080:	cmp	w8, w9
  40d084:	b.ne	40d0a4 <printf@plt+0xb8b4>  // b.any
  40d088:	ldr	x8, [x23]
  40d08c:	mov	x0, x23
  40d090:	ldr	x8, [x8, #64]
  40d094:	blr	x8
  40d098:	cbz	x0, 40d10c <printf@plt+0xb91c>
  40d09c:	mov	w23, #0x2                   	// #2
  40d0a0:	b	40d0a8 <printf@plt+0xb8b8>
  40d0a4:	mov	w23, wzr
  40d0a8:	ldr	w8, [x20, #4]
  40d0ac:	cmp	w8, w21
  40d0b0:	b.le	40d0f4 <printf@plt+0xb904>
  40d0b4:	ldr	x8, [x20, #56]
  40d0b8:	sxtw	x9, w22
  40d0bc:	sub	x22, x9, #0x1
  40d0c0:	ldr	x8, [x8, x22, lsl #3]
  40d0c4:	ldr	x21, [x8, w21, sxtw #3]
  40d0c8:	cbz	x21, 40d140 <printf@plt+0xb950>
  40d0cc:	ldp	w8, w9, [x21, #32]
  40d0d0:	cmp	w8, w9
  40d0d4:	b.ne	40d104 <printf@plt+0xb914>  // b.any
  40d0d8:	ldr	x8, [x21]
  40d0dc:	mov	x0, x21
  40d0e0:	ldr	x8, [x8, #64]
  40d0e4:	blr	x8
  40d0e8:	cbz	x0, 40d128 <printf@plt+0xb938>
  40d0ec:	mov	w21, #0x2                   	// #2
  40d0f0:	b	40d140 <printf@plt+0xb950>
  40d0f4:	sub	w8, w22, #0x1
  40d0f8:	mov	w21, wzr
  40d0fc:	sxtw	x22, w8
  40d100:	b	40d140 <printf@plt+0xb950>
  40d104:	mov	w21, wzr
  40d108:	b	40d140 <printf@plt+0xb950>
  40d10c:	ldr	x8, [x23]
  40d110:	mov	x0, x23
  40d114:	ldr	x8, [x8, #56]
  40d118:	blr	x8
  40d11c:	cmp	x0, #0x0
  40d120:	cset	w23, ne  // ne = any
  40d124:	b	40d0a8 <printf@plt+0xb8b8>
  40d128:	ldr	x8, [x21]
  40d12c:	mov	x0, x21
  40d130:	ldr	x8, [x8, #56]
  40d134:	blr	x8
  40d138:	cmp	x0, #0x0
  40d13c:	cset	w21, ne  // ne = any
  40d140:	ldr	x8, [x20, #72]
  40d144:	ldrb	w8, [x8, x22]
  40d148:	cmp	w8, #0x2
  40d14c:	b.eq	40d1a8 <printf@plt+0xb9b8>  // b.none
  40d150:	cbnz	w8, 40d1e4 <printf@plt+0xb9f4>
  40d154:	orr	w8, w21, w23
  40d158:	cbz	w8, 40d1e4 <printf@plt+0xb9f4>
  40d15c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40d160:	add	x1, x1, #0xac4
  40d164:	mov	x0, x19
  40d168:	bl	40f600 <_ZdlPvm@@Base+0x454>
  40d16c:	cmp	w23, #0x2
  40d170:	b.ne	40d17c <printf@plt+0xb98c>  // b.any
  40d174:	cmp	w21, #0x2
  40d178:	b.ne	40d1f8 <printf@plt+0xba08>  // b.any
  40d17c:	cmp	w23, #0x2
  40d180:	b.eq	40d18c <printf@plt+0xb99c>  // b.none
  40d184:	cmp	w21, #0x2
  40d188:	b.eq	40d1f8 <printf@plt+0xba08>  // b.none
  40d18c:	cmp	w23, #0x2
  40d190:	b.ne	40d1e4 <printf@plt+0xb9f4>  // b.any
  40d194:	cmp	w21, #0x2
  40d198:	b.ne	40d1e4 <printf@plt+0xb9f4>  // b.any
  40d19c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40d1a0:	add	x1, x1, #0xc07
  40d1a4:	b	40d200 <printf@plt+0xba10>
  40d1a8:	cmp	w23, #0x2
  40d1ac:	b.ne	40d1b8 <printf@plt+0xb9c8>  // b.any
  40d1b0:	cmp	w21, #0x2
  40d1b4:	b.ne	40d1c8 <printf@plt+0xb9d8>  // b.any
  40d1b8:	cmp	w23, #0x2
  40d1bc:	b.eq	40d1d4 <printf@plt+0xb9e4>  // b.none
  40d1c0:	cmp	w21, #0x2
  40d1c4:	b.ne	40d1d4 <printf@plt+0xb9e4>  // b.any
  40d1c8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40d1cc:	add	x1, x1, #0xab8
  40d1d0:	b	40d200 <printf@plt+0xba10>
  40d1d4:	cmp	w23, #0x1
  40d1d8:	b.eq	40d1f8 <printf@plt+0xba08>  // b.none
  40d1dc:	cmp	w21, #0x1
  40d1e0:	b.eq	40d1f8 <printf@plt+0xba08>  // b.none
  40d1e4:	ldp	x20, x19, [sp, #48]
  40d1e8:	ldp	x22, x21, [sp, #32]
  40d1ec:	ldr	x23, [sp, #16]
  40d1f0:	ldp	x29, x30, [sp], #64
  40d1f4:	ret
  40d1f8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40d1fc:	add	x1, x1, #0xaf5
  40d200:	mov	x0, x19
  40d204:	ldp	x20, x19, [sp, #48]
  40d208:	ldp	x22, x21, [sp, #32]
  40d20c:	ldr	x23, [sp, #16]
  40d210:	ldp	x29, x30, [sp], #64
  40d214:	b	40f600 <_ZdlPvm@@Base+0x454>
  40d218:	stp	x29, x30, [sp, #-64]!
  40d21c:	stp	x24, x23, [sp, #16]
  40d220:	stp	x22, x21, [sp, #32]
  40d224:	stp	x20, x19, [sp, #48]
  40d228:	mov	x29, sp
  40d22c:	mov	x19, x3
  40d230:	mov	w21, w2
  40d234:	mov	w22, w1
  40d238:	subs	w8, w1, #0x1
  40d23c:	mov	x20, x0
  40d240:	b.lt	40d2ac <printf@plt+0xbabc>  // b.tstop
  40d244:	ldr	x9, [x20, #72]
  40d248:	ldrb	w9, [x9, w22, sxtw]
  40d24c:	cbz	w9, 40d2ac <printf@plt+0xbabc>
  40d250:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40d254:	add	x1, x1, #0x889
  40d258:	mov	w22, w8
  40d25c:	mov	x0, x19
  40d260:	bl	40f414 <_ZdlPvm@@Base+0x268>
  40d264:	cmp	w21, #0x1
  40d268:	b.lt	40d2cc <printf@plt+0xbadc>  // b.tstop
  40d26c:	ldr	x8, [x20, #56]
  40d270:	add	x8, x8, w22, sxtw #3
  40d274:	ldr	x8, [x8, #8]
  40d278:	add	x8, x8, w21, sxtw #3
  40d27c:	ldur	x23, [x8, #-8]
  40d280:	cbz	x23, 40d2d0 <printf@plt+0xbae0>
  40d284:	ldp	w8, w9, [x23, #32]
  40d288:	cmp	w8, w9
  40d28c:	b.ne	40d2cc <printf@plt+0xbadc>  // b.any
  40d290:	ldr	x8, [x23]
  40d294:	mov	x0, x23
  40d298:	ldr	x8, [x8, #64]
  40d29c:	blr	x8
  40d2a0:	cbz	x0, 40d360 <printf@plt+0xbb70>
  40d2a4:	mov	w23, #0x2                   	// #2
  40d2a8:	b	40d2d0 <printf@plt+0xbae0>
  40d2ac:	ldr	x23, [x20, #24]
  40d2b0:	cbz	x23, 40d47c <printf@plt+0xbc8c>
  40d2b4:	ldr	w8, [x23, #16]
  40d2b8:	cmp	w8, w22
  40d2bc:	b.gt	40d32c <printf@plt+0xbb3c>
  40d2c0:	ldr	x23, [x23, #8]
  40d2c4:	cbnz	x23, 40d2b4 <printf@plt+0xbac4>
  40d2c8:	b	40d47c <printf@plt+0xbc8c>
  40d2cc:	mov	w23, wzr
  40d2d0:	ldr	w8, [x20, #4]
  40d2d4:	cmp	w8, w21
  40d2d8:	b.le	40d31c <printf@plt+0xbb2c>
  40d2dc:	ldr	x8, [x20, #56]
  40d2e0:	sxtw	x9, w22
  40d2e4:	add	x22, x9, #0x1
  40d2e8:	ldr	x8, [x8, x22, lsl #3]
  40d2ec:	ldr	x21, [x8, w21, sxtw #3]
  40d2f0:	cbz	x21, 40d394 <printf@plt+0xbba4>
  40d2f4:	ldp	w8, w9, [x21, #32]
  40d2f8:	cmp	w8, w9
  40d2fc:	b.ne	40d358 <printf@plt+0xbb68>  // b.any
  40d300:	ldr	x8, [x21]
  40d304:	mov	x0, x21
  40d308:	ldr	x8, [x8, #64]
  40d30c:	blr	x8
  40d310:	cbz	x0, 40d37c <printf@plt+0xbb8c>
  40d314:	mov	w21, #0x2                   	// #2
  40d318:	b	40d394 <printf@plt+0xbba4>
  40d31c:	add	w8, w22, #0x1
  40d320:	mov	w21, wzr
  40d324:	sxtw	x22, w8
  40d328:	b	40d394 <printf@plt+0xbba4>
  40d32c:	add	w24, w22, #0x1
  40d330:	cmp	w8, w24
  40d334:	b.ne	40d474 <printf@plt+0xbc84>  // b.any
  40d338:	ldr	x8, [x23]
  40d33c:	mov	x0, x23
  40d340:	ldr	x8, [x8, #32]
  40d344:	blr	x8
  40d348:	cbz	w0, 40d470 <printf@plt+0xbc80>
  40d34c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40d350:	add	x1, x1, #0xab8
  40d354:	b	40d494 <printf@plt+0xbca4>
  40d358:	mov	w21, wzr
  40d35c:	b	40d394 <printf@plt+0xbba4>
  40d360:	ldr	x8, [x23]
  40d364:	mov	x0, x23
  40d368:	ldr	x8, [x8, #56]
  40d36c:	blr	x8
  40d370:	cmp	x0, #0x0
  40d374:	cset	w23, ne  // ne = any
  40d378:	b	40d2d0 <printf@plt+0xbae0>
  40d37c:	ldr	x8, [x21]
  40d380:	mov	x0, x21
  40d384:	ldr	x8, [x8, #56]
  40d388:	blr	x8
  40d38c:	cmp	x0, #0x0
  40d390:	cset	w21, ne  // ne = any
  40d394:	ldr	x8, [x20, #72]
  40d398:	ldrb	w8, [x8, x22]
  40d39c:	cmp	w8, #0x2
  40d3a0:	b.eq	40d3ec <printf@plt+0xbbfc>  // b.none
  40d3a4:	cbnz	w8, 40d45c <printf@plt+0xbc6c>
  40d3a8:	orr	w8, w21, w23
  40d3ac:	cbz	w8, 40d45c <printf@plt+0xbc6c>
  40d3b0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40d3b4:	add	x1, x1, #0xac2
  40d3b8:	mov	x0, x19
  40d3bc:	bl	40f414 <_ZdlPvm@@Base+0x268>
  40d3c0:	cmp	w23, #0x2
  40d3c4:	b.ne	40d3d0 <printf@plt+0xbbe0>  // b.any
  40d3c8:	cmp	w21, #0x2
  40d3cc:	b.ne	40d3e0 <printf@plt+0xbbf0>  // b.any
  40d3d0:	cmp	w23, #0x2
  40d3d4:	b.eq	40d42c <printf@plt+0xbc3c>  // b.none
  40d3d8:	cmp	w21, #0x2
  40d3dc:	b.ne	40d42c <printf@plt+0xbc3c>  // b.any
  40d3e0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40d3e4:	add	x1, x1, #0xc07
  40d3e8:	b	40d444 <printf@plt+0xbc54>
  40d3ec:	cmp	w23, #0x2
  40d3f0:	b.ne	40d408 <printf@plt+0xbc18>  // b.any
  40d3f4:	cmp	w21, #0x2
  40d3f8:	b.ne	40d408 <printf@plt+0xbc18>  // b.any
  40d3fc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40d400:	add	x1, x1, #0xab8
  40d404:	b	40d444 <printf@plt+0xbc54>
  40d408:	cmp	w23, #0x2
  40d40c:	b.eq	40d45c <printf@plt+0xbc6c>  // b.none
  40d410:	cmp	w21, #0x2
  40d414:	b.eq	40d45c <printf@plt+0xbc6c>  // b.none
  40d418:	cmp	w23, #0x1
  40d41c:	b.eq	40d43c <printf@plt+0xbc4c>  // b.none
  40d420:	cmp	w21, #0x1
  40d424:	b.ne	40d45c <printf@plt+0xbc6c>  // b.any
  40d428:	b	40d43c <printf@plt+0xbc4c>
  40d42c:	cmp	w23, #0x2
  40d430:	b.ne	40d45c <printf@plt+0xbc6c>  // b.any
  40d434:	cmp	w21, #0x2
  40d438:	b.ne	40d45c <printf@plt+0xbc6c>  // b.any
  40d43c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40d440:	add	x1, x1, #0xaf5
  40d444:	mov	x0, x19
  40d448:	ldp	x20, x19, [sp, #48]
  40d44c:	ldp	x22, x21, [sp, #32]
  40d450:	ldp	x24, x23, [sp, #16]
  40d454:	ldp	x29, x30, [sp], #64
  40d458:	b	40f600 <_ZdlPvm@@Base+0x454>
  40d45c:	ldp	x20, x19, [sp, #48]
  40d460:	ldp	x22, x21, [sp, #32]
  40d464:	ldp	x24, x23, [sp, #16]
  40d468:	ldp	x29, x30, [sp], #64
  40d46c:	ret
  40d470:	ldr	w8, [x23, #16]
  40d474:	cmp	w8, w24
  40d478:	b.eq	40d48c <printf@plt+0xbc9c>  // b.none
  40d47c:	ldr	w8, [x20]
  40d480:	sub	w8, w8, #0x1
  40d484:	cmp	w8, w22
  40d488:	b.ne	40d4ac <printf@plt+0xbcbc>  // b.any
  40d48c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40d490:	add	x1, x1, #0x889
  40d494:	mov	x0, x19
  40d498:	ldp	x20, x19, [sp, #48]
  40d49c:	ldp	x22, x21, [sp, #32]
  40d4a0:	ldp	x24, x23, [sp, #16]
  40d4a4:	ldp	x29, x30, [sp], #64
  40d4a8:	b	40f414 <_ZdlPvm@@Base+0x268>
  40d4ac:	ldr	x8, [x20, #72]
  40d4b0:	sxtw	x9, w22
  40d4b4:	add	x8, x9, x8
  40d4b8:	ldrb	w8, [x8, #1]
  40d4bc:	cmp	w8, #0x1
  40d4c0:	b.eq	40d4d8 <printf@plt+0xbce8>  // b.none
  40d4c4:	cmp	w8, #0x2
  40d4c8:	b.ne	40d4e4 <printf@plt+0xbcf4>  // b.any
  40d4cc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40d4d0:	add	x1, x1, #0xabc
  40d4d4:	b	40d25c <printf@plt+0xba6c>
  40d4d8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40d4dc:	add	x1, x1, #0xcfd
  40d4e0:	b	40d25c <printf@plt+0xba6c>
  40d4e4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40d4e8:	add	x1, x1, #0x889
  40d4ec:	b	40d25c <printf@plt+0xba6c>
  40d4f0:	stp	x29, x30, [sp, #-64]!
  40d4f4:	stp	x24, x23, [sp, #16]
  40d4f8:	stp	x22, x21, [sp, #32]
  40d4fc:	stp	x20, x19, [sp, #48]
  40d500:	mov	x29, sp
  40d504:	mov	x21, x0
  40d508:	mov	w0, #0x38                  	// #56
  40d50c:	mov	w24, w4
  40d510:	mov	w19, w3
  40d514:	mov	w20, w2
  40d518:	mov	w22, w1
  40d51c:	bl	40f0fc <_Znwm@@Base>
  40d520:	ldr	x5, [x21, #16]
  40d524:	mov	x23, x0
  40d528:	mov	w1, w22
  40d52c:	mov	w2, w20
  40d530:	mov	w3, w19
  40d534:	mov	w4, w24
  40d538:	bl	408994 <printf@plt+0x71a4>
  40d53c:	add	x3, x23, #0x18
  40d540:	mov	x0, x21
  40d544:	mov	w1, w22
  40d548:	mov	w2, w19
  40d54c:	str	x23, [x21, #16]
  40d550:	bl	40cf98 <printf@plt+0xb7a8>
  40d554:	ldr	x8, [x21, #16]
  40d558:	mov	x0, x21
  40d55c:	mov	w1, w20
  40d560:	mov	w2, w19
  40d564:	ldp	x20, x19, [sp, #48]
  40d568:	ldp	x22, x21, [sp, #32]
  40d56c:	ldp	x24, x23, [sp, #16]
  40d570:	add	x3, x8, #0x28
  40d574:	ldp	x29, x30, [sp], #64
  40d578:	b	40d218 <printf@plt+0xba28>
  40d57c:	mov	x19, x0
  40d580:	mov	x0, x23
  40d584:	bl	40f1a0 <_ZdlPv@@Base>
  40d588:	mov	x0, x19
  40d58c:	bl	401790 <_Unwind_Resume@plt>
  40d590:	stp	x29, x30, [sp, #-48]!
  40d594:	str	x21, [sp, #16]
  40d598:	stp	x20, x19, [sp, #32]
  40d59c:	mov	x29, sp
  40d5a0:	mov	w19, w2
  40d5a4:	mov	w20, w1
  40d5a8:	mov	x21, x0
  40d5ac:	tbnz	w1, #31, 40d5cc <printf@plt+0xbddc>
  40d5b0:	tbnz	w19, #31, 40d5cc <printf@plt+0xbddc>
  40d5b4:	ldr	w8, [x21]
  40d5b8:	cmp	w8, w20
  40d5bc:	b.le	40d5cc <printf@plt+0xbddc>
  40d5c0:	ldr	w8, [x21, #4]
  40d5c4:	cmp	w8, w19
  40d5c8:	b.ge	40d5dc <printf@plt+0xbdec>  // b.tcont
  40d5cc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40d5d0:	add	x1, x1, #0x81e
  40d5d4:	mov	w0, #0xa84                 	// #2692
  40d5d8:	bl	40da20 <printf@plt+0xc230>
  40d5dc:	cbz	w19, 40d618 <printf@plt+0xbe28>
  40d5e0:	ldr	w8, [x21, #4]
  40d5e4:	cmp	w8, w19
  40d5e8:	b.eq	40d618 <printf@plt+0xbe28>  // b.none
  40d5ec:	ldr	x8, [x21, #56]
  40d5f0:	ldr	x8, [x8, w20, sxtw #3]
  40d5f4:	ldr	x0, [x8, w19, sxtw #3]
  40d5f8:	cbz	x0, 40d61c <printf@plt+0xbe2c>
  40d5fc:	ldr	w8, [x0, #40]
  40d600:	cmp	w8, w19
  40d604:	b.eq	40d618 <printf@plt+0xbe28>  // b.none
  40d608:	ldr	x8, [x0]
  40d60c:	ldr	x8, [x8, #64]
  40d610:	blr	x8
  40d614:	cbz	x0, 40d62c <printf@plt+0xbe3c>
  40d618:	mov	w0, wzr
  40d61c:	ldp	x20, x19, [sp, #32]
  40d620:	ldr	x21, [sp, #16]
  40d624:	ldp	x29, x30, [sp], #48
  40d628:	ret
  40d62c:	ldr	x8, [x21, #56]
  40d630:	sxtw	x9, w20
  40d634:	ldr	x8, [x8, x9, lsl #3]
  40d638:	sxtw	x9, w19
  40d63c:	ldr	x0, [x8, x9, lsl #3]
  40d640:	ldr	x8, [x0]
  40d644:	ldr	x8, [x8, #56]
  40d648:	blr	x8
  40d64c:	cmp	x0, #0x0
  40d650:	cset	w0, eq  // eq = none
  40d654:	b	40d61c <printf@plt+0xbe2c>
  40d658:	stp	x29, x30, [sp, #-32]!
  40d65c:	stp	x20, x19, [sp, #16]
  40d660:	mov	x29, sp
  40d664:	mov	w19, w1
  40d668:	mov	x20, x0
  40d66c:	tbnz	w1, #31, 40d67c <printf@plt+0xbe8c>
  40d670:	ldr	w8, [x20]
  40d674:	cmp	w8, w19
  40d678:	b.gt	40d68c <printf@plt+0xbe9c>
  40d67c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40d680:	add	x1, x1, #0x81e
  40d684:	mov	w0, #0xa8e                 	// #2702
  40d688:	bl	40da20 <printf@plt+0xc230>
  40d68c:	ldrsw	x8, [x20, #4]
  40d690:	cmp	w8, #0x1
  40d694:	b.lt	40d6c4 <printf@plt+0xbed4>  // b.tstop
  40d698:	ldr	x9, [x20, #56]
  40d69c:	mov	x10, xzr
  40d6a0:	ldr	x9, [x9, w19, sxtw #3]
  40d6a4:	ldr	x11, [x9, x10, lsl #3]
  40d6a8:	cbz	x11, 40d6b8 <printf@plt+0xbec8>
  40d6ac:	ldr	w11, [x11, #32]
  40d6b0:	cmp	w11, w19
  40d6b4:	b.ne	40d6cc <printf@plt+0xbedc>  // b.any
  40d6b8:	add	x10, x10, #0x1
  40d6bc:	cmp	x10, x8
  40d6c0:	b.lt	40d6a4 <printf@plt+0xbeb4>  // b.tstop
  40d6c4:	mov	w0, #0x1                   	// #1
  40d6c8:	b	40d6d0 <printf@plt+0xbee0>
  40d6cc:	mov	w0, wzr
  40d6d0:	ldp	x20, x19, [sp, #16]
  40d6d4:	ldp	x29, x30, [sp], #32
  40d6d8:	ret
  40d6dc:	stp	x29, x30, [sp, #-32]!
  40d6e0:	stp	x20, x19, [sp, #16]
  40d6e4:	mov	x29, sp
  40d6e8:	mov	w19, w1
  40d6ec:	mov	x20, x0
  40d6f0:	tbnz	w1, #31, 40d700 <printf@plt+0xbf10>
  40d6f4:	ldr	w8, [x20]
  40d6f8:	cmp	w8, w19
  40d6fc:	b.gt	40d710 <printf@plt+0xbf20>
  40d700:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e54>
  40d704:	add	x1, x1, #0x81e
  40d708:	mov	w0, #0xa97                 	// #2711
  40d70c:	bl	40da20 <printf@plt+0xc230>
  40d710:	ldrsw	x8, [x20, #4]
  40d714:	cmp	w8, #0x1
  40d718:	b.lt	40d748 <printf@plt+0xbf58>  // b.tstop
  40d71c:	ldr	x9, [x20, #56]
  40d720:	mov	x10, xzr
  40d724:	ldr	x9, [x9, w19, sxtw #3]
  40d728:	ldr	x11, [x9, x10, lsl #3]
  40d72c:	cbz	x11, 40d73c <printf@plt+0xbf4c>
  40d730:	ldr	w11, [x11, #36]
  40d734:	cmp	w11, w19
  40d738:	b.ne	40d750 <printf@plt+0xbf60>  // b.any
  40d73c:	add	x10, x10, #0x1
  40d740:	cmp	x10, x8
  40d744:	b.lt	40d728 <printf@plt+0xbf38>  // b.tstop
  40d748:	mov	w0, #0x1                   	// #1
  40d74c:	b	40d754 <printf@plt+0xbf64>
  40d750:	mov	w0, wzr
  40d754:	ldp	x20, x19, [sp, #16]
  40d758:	ldp	x29, x30, [sp], #32
  40d75c:	ret
  40d760:	ret
  40d764:	ldr	x8, [x0, #64]
  40d768:	adrp	x9, 410000 <_ZdlPvm@@Base+0xe54>
  40d76c:	add	x9, x9, #0x958
  40d770:	str	x9, [x0]
  40d774:	mov	x0, x8
  40d778:	b	401560 <free@plt>
  40d77c:	mov	x8, x0
  40d780:	ldr	x0, [x0, #64]
  40d784:	adrp	x9, 410000 <_ZdlPvm@@Base+0xe54>
  40d788:	add	x9, x9, #0xd98
  40d78c:	str	x9, [x8]
  40d790:	cbz	x0, 40d798 <printf@plt+0xbfa8>
  40d794:	b	4016b0 <_ZdaPv@plt>
  40d798:	ret
  40d79c:	ret
  40d7a0:	b	40f1a0 <_ZdlPv@@Base>
  40d7a4:	b	40f1a0 <_ZdlPv@@Base>
  40d7a8:	stp	x29, x30, [sp, #-32]!
  40d7ac:	str	x19, [sp, #16]
  40d7b0:	mov	x19, x0
  40d7b4:	ldr	x0, [x0, #64]
  40d7b8:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  40d7bc:	add	x8, x8, #0x958
  40d7c0:	mov	x29, sp
  40d7c4:	str	x8, [x19]
  40d7c8:	bl	401560 <free@plt>
  40d7cc:	mov	x0, x19
  40d7d0:	ldr	x19, [sp, #16]
  40d7d4:	ldp	x29, x30, [sp], #32
  40d7d8:	b	40f1a0 <_ZdlPv@@Base>
  40d7dc:	stp	x29, x30, [sp, #-32]!
  40d7e0:	str	x19, [sp, #16]
  40d7e4:	mov	x19, x0
  40d7e8:	ldr	x0, [x0, #64]
  40d7ec:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  40d7f0:	add	x8, x8, #0x958
  40d7f4:	mov	x29, sp
  40d7f8:	str	x8, [x19]
  40d7fc:	bl	401560 <free@plt>
  40d800:	mov	x0, x19
  40d804:	ldr	x19, [sp, #16]
  40d808:	ldp	x29, x30, [sp], #32
  40d80c:	b	40f1a0 <_ZdlPv@@Base>
  40d810:	stp	x29, x30, [sp, #-32]!
  40d814:	str	x19, [sp, #16]
  40d818:	mov	x19, x0
  40d81c:	ldr	x0, [x0, #64]
  40d820:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  40d824:	add	x8, x8, #0x958
  40d828:	mov	x29, sp
  40d82c:	str	x8, [x19]
  40d830:	bl	401560 <free@plt>
  40d834:	mov	x0, x19
  40d838:	ldr	x19, [sp, #16]
  40d83c:	ldp	x29, x30, [sp], #32
  40d840:	b	40f1a0 <_ZdlPv@@Base>
  40d844:	stp	x29, x30, [sp, #-32]!
  40d848:	str	x19, [sp, #16]
  40d84c:	mov	x19, x0
  40d850:	ldr	x0, [x0, #64]
  40d854:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  40d858:	add	x8, x8, #0x958
  40d85c:	mov	x29, sp
  40d860:	str	x8, [x19]
  40d864:	bl	401560 <free@plt>
  40d868:	mov	x0, x19
  40d86c:	ldr	x19, [sp, #16]
  40d870:	ldp	x29, x30, [sp], #32
  40d874:	b	40f1a0 <_ZdlPv@@Base>
  40d878:	stp	x29, x30, [sp, #-32]!
  40d87c:	str	x19, [sp, #16]
  40d880:	mov	x19, x0
  40d884:	ldr	x0, [x0, #64]
  40d888:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  40d88c:	add	x8, x8, #0x958
  40d890:	mov	x29, sp
  40d894:	str	x8, [x19]
  40d898:	bl	401560 <free@plt>
  40d89c:	mov	x0, x19
  40d8a0:	ldr	x19, [sp, #16]
  40d8a4:	ldp	x29, x30, [sp], #32
  40d8a8:	b	40f1a0 <_ZdlPv@@Base>
  40d8ac:	stp	x29, x30, [sp, #-32]!
  40d8b0:	str	x19, [sp, #16]
  40d8b4:	mov	x19, x0
  40d8b8:	ldr	x0, [x0, #64]
  40d8bc:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  40d8c0:	add	x8, x8, #0x958
  40d8c4:	mov	x29, sp
  40d8c8:	str	x8, [x19]
  40d8cc:	bl	401560 <free@plt>
  40d8d0:	mov	x0, x19
  40d8d4:	ldr	x19, [sp, #16]
  40d8d8:	ldp	x29, x30, [sp], #32
  40d8dc:	b	40f1a0 <_ZdlPv@@Base>
  40d8e0:	stp	x29, x30, [sp, #-32]!
  40d8e4:	str	x19, [sp, #16]
  40d8e8:	mov	x19, x0
  40d8ec:	ldr	x0, [x0, #64]
  40d8f0:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  40d8f4:	add	x8, x8, #0x958
  40d8f8:	mov	x29, sp
  40d8fc:	str	x8, [x19]
  40d900:	bl	401560 <free@plt>
  40d904:	mov	x0, x19
  40d908:	ldr	x19, [sp, #16]
  40d90c:	ldp	x29, x30, [sp], #32
  40d910:	b	40f1a0 <_ZdlPv@@Base>
  40d914:	stp	x29, x30, [sp, #-32]!
  40d918:	str	x19, [sp, #16]
  40d91c:	mov	x19, x0
  40d920:	ldr	x0, [x0, #64]
  40d924:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  40d928:	add	x8, x8, #0xd98
  40d92c:	mov	x29, sp
  40d930:	str	x8, [x19]
  40d934:	cbz	x0, 40d93c <printf@plt+0xc14c>
  40d938:	bl	4016b0 <_ZdaPv@plt>
  40d93c:	mov	x0, x19
  40d940:	ldr	x19, [sp, #16]
  40d944:	ldp	x29, x30, [sp], #32
  40d948:	b	40f1a0 <_ZdlPv@@Base>
  40d94c:	stp	x29, x30, [sp, #-32]!
  40d950:	str	x19, [sp, #16]
  40d954:	mov	x19, x0
  40d958:	ldr	x0, [x0, #64]
  40d95c:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  40d960:	add	x8, x8, #0xd98
  40d964:	mov	x29, sp
  40d968:	str	x8, [x19]
  40d96c:	cbz	x0, 40d974 <printf@plt+0xc184>
  40d970:	bl	4016b0 <_ZdaPv@plt>
  40d974:	mov	x0, x19
  40d978:	ldr	x19, [sp, #16]
  40d97c:	ldp	x29, x30, [sp], #32
  40d980:	b	40f1a0 <_ZdlPv@@Base>
  40d984:	stp	x29, x30, [sp, #-32]!
  40d988:	str	x19, [sp, #16]
  40d98c:	mov	x19, x0
  40d990:	ldr	x0, [x0, #64]
  40d994:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  40d998:	add	x8, x8, #0xd98
  40d99c:	mov	x29, sp
  40d9a0:	str	x8, [x19]
  40d9a4:	cbz	x0, 40d9ac <printf@plt+0xc1bc>
  40d9a8:	bl	4016b0 <_ZdaPv@plt>
  40d9ac:	mov	x0, x19
  40d9b0:	ldr	x19, [sp, #16]
  40d9b4:	ldp	x29, x30, [sp], #32
  40d9b8:	b	40f1a0 <_ZdlPv@@Base>
  40d9bc:	stp	x29, x30, [sp, #-32]!
  40d9c0:	str	x19, [sp, #16]
  40d9c4:	mov	x19, x0
  40d9c8:	ldr	x0, [x0, #64]
  40d9cc:	adrp	x8, 410000 <_ZdlPvm@@Base+0xe54>
  40d9d0:	add	x8, x8, #0xd98
  40d9d4:	mov	x29, sp
  40d9d8:	str	x8, [x19]
  40d9dc:	cbz	x0, 40d9e4 <printf@plt+0xc1f4>
  40d9e0:	bl	4016b0 <_ZdaPv@plt>
  40d9e4:	mov	x0, x19
  40d9e8:	ldr	x19, [sp, #16]
  40d9ec:	ldp	x29, x30, [sp], #32
  40d9f0:	b	40f1a0 <_ZdlPv@@Base>
  40d9f4:	brk	#0x1
  40d9f8:	b	40f1a0 <_ZdlPv@@Base>
  40d9fc:	b	40f1a0 <_ZdlPv@@Base>
  40da00:	b	40f1a0 <_ZdlPv@@Base>
  40da04:	b	40f1a0 <_ZdlPv@@Base>
  40da08:	mov	w0, wzr
  40da0c:	ret
  40da10:	mov	w0, wzr
  40da14:	ret
  40da18:	b	40f1a0 <_ZdlPv@@Base>
  40da1c:	b	40f1a0 <_ZdlPv@@Base>
  40da20:	stp	x29, x30, [sp, #-48]!
  40da24:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40da28:	ldr	x2, [x8, #224]
  40da2c:	str	x21, [sp, #16]
  40da30:	stp	x20, x19, [sp, #32]
  40da34:	mov	x19, x1
  40da38:	mov	w20, w0
  40da3c:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  40da40:	mov	x29, sp
  40da44:	cbz	x2, 40da58 <printf@plt+0xc268>
  40da48:	ldr	x0, [x21, #520]
  40da4c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40da50:	add	x1, x1, #0xf14
  40da54:	bl	401500 <fprintf@plt>
  40da58:	ldr	x0, [x21, #520]
  40da5c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40da60:	add	x1, x1, #0xf19
  40da64:	mov	w2, w20
  40da68:	mov	x3, x19
  40da6c:	bl	401500 <fprintf@plt>
  40da70:	ldr	x0, [x21, #520]
  40da74:	bl	401690 <fflush@plt>
  40da78:	bl	401740 <abort@plt>
  40da7c:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2e54>
  40da80:	ldr	q0, [x9, #3920]
  40da84:	mov	x8, xzr
  40da88:	movi	v1.16b, #0x10
  40da8c:	str	q0, [x0, x8]
  40da90:	add	x8, x8, #0x10
  40da94:	cmp	x8, #0x100
  40da98:	add	v0.16b, v0.16b, v1.16b
  40da9c:	b.ne	40da8c <printf@plt+0xc29c>  // b.any
  40daa0:	ret
  40daa4:	ret
  40daa8:	stp	x29, x30, [sp, #-48]!
  40daac:	adrp	x8, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dab0:	ldr	w9, [x8, #1360]
  40dab4:	str	x21, [sp, #16]
  40dab8:	stp	x20, x19, [sp, #32]
  40dabc:	mov	x29, sp
  40dac0:	cbnz	w9, 40db38 <printf@plt+0xc348>
  40dac4:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dac8:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dacc:	mov	x19, xzr
  40dad0:	mov	w9, #0x1                   	// #1
  40dad4:	add	x20, x20, #0x450
  40dad8:	add	x21, x21, #0x350
  40dadc:	str	w9, [x8, #1360]
  40dae0:	tst	w19, #0x7fffff80
  40dae4:	b.eq	40daf4 <printf@plt+0xc304>  // b.none
  40dae8:	strb	w19, [x20, x19]
  40daec:	mov	w0, w19
  40daf0:	b	40db28 <printf@plt+0xc338>
  40daf4:	mov	w0, w19
  40daf8:	bl	401520 <islower@plt>
  40dafc:	cbz	w0, 40db0c <printf@plt+0xc31c>
  40db00:	mov	w0, w19
  40db04:	bl	4016f0 <toupper@plt>
  40db08:	b	40db10 <printf@plt+0xc320>
  40db0c:	mov	w0, w19
  40db10:	strb	w0, [x20, x19]
  40db14:	mov	w0, w19
  40db18:	bl	401650 <isupper@plt>
  40db1c:	cbz	w0, 40daec <printf@plt+0xc2fc>
  40db20:	mov	w0, w19
  40db24:	bl	4014c0 <tolower@plt>
  40db28:	strb	w0, [x21, x19]
  40db2c:	add	x19, x19, #0x1
  40db30:	cmp	x19, #0x100
  40db34:	b.ne	40dae0 <printf@plt+0xc2f0>  // b.any
  40db38:	ldp	x20, x19, [sp, #32]
  40db3c:	ldr	x21, [sp, #16]
  40db40:	ldp	x29, x30, [sp], #48
  40db44:	ret
  40db48:	stp	x29, x30, [sp, #-16]!
  40db4c:	mov	w2, #0x100                 	// #256
  40db50:	mov	w1, wzr
  40db54:	mov	x29, sp
  40db58:	bl	401570 <memset@plt>
  40db5c:	ldp	x29, x30, [sp], #16
  40db60:	ret
  40db64:	mov	w2, #0x100                 	// #256
  40db68:	mov	w1, wzr
  40db6c:	b	401570 <memset@plt>
  40db70:	stp	x29, x30, [sp, #-32]!
  40db74:	stp	x20, x19, [sp, #16]
  40db78:	mov	x20, x1
  40db7c:	mov	w2, #0x100                 	// #256
  40db80:	mov	w1, wzr
  40db84:	mov	x29, sp
  40db88:	mov	x19, x0
  40db8c:	bl	401570 <memset@plt>
  40db90:	ldrb	w8, [x20]
  40db94:	cbz	w8, 40dbb0 <printf@plt+0xc3c0>
  40db98:	add	x9, x20, #0x1
  40db9c:	mov	w10, #0x1                   	// #1
  40dba0:	and	x8, x8, #0xff
  40dba4:	strb	w10, [x19, x8]
  40dba8:	ldrb	w8, [x9], #1
  40dbac:	cbnz	w8, 40dba0 <printf@plt+0xc3b0>
  40dbb0:	ldp	x20, x19, [sp, #16]
  40dbb4:	ldp	x29, x30, [sp], #32
  40dbb8:	ret
  40dbbc:	stp	x29, x30, [sp, #-32]!
  40dbc0:	stp	x20, x19, [sp, #16]
  40dbc4:	mov	x20, x1
  40dbc8:	mov	w2, #0x100                 	// #256
  40dbcc:	mov	w1, wzr
  40dbd0:	mov	x29, sp
  40dbd4:	mov	x19, x0
  40dbd8:	bl	401570 <memset@plt>
  40dbdc:	ldrb	w8, [x20]
  40dbe0:	cbz	w8, 40dbfc <printf@plt+0xc40c>
  40dbe4:	add	x9, x20, #0x1
  40dbe8:	mov	w10, #0x1                   	// #1
  40dbec:	and	x8, x8, #0xff
  40dbf0:	strb	w10, [x19, x8]
  40dbf4:	ldrb	w8, [x9], #1
  40dbf8:	cbnz	w8, 40dbec <printf@plt+0xc3fc>
  40dbfc:	ldp	x20, x19, [sp, #16]
  40dc00:	ldp	x29, x30, [sp], #32
  40dc04:	ret
  40dc08:	ret
  40dc0c:	mov	x8, xzr
  40dc10:	mov	w9, #0x1                   	// #1
  40dc14:	ldrb	w10, [x1, x8]
  40dc18:	cbz	w10, 40dc20 <printf@plt+0xc430>
  40dc1c:	strb	w9, [x0, x8]
  40dc20:	add	x8, x8, #0x1
  40dc24:	cmp	x8, #0x100
  40dc28:	b.ne	40dc14 <printf@plt+0xc424>  // b.any
  40dc2c:	ret
  40dc30:	stp	x29, x30, [sp, #-96]!
  40dc34:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40dc38:	ldr	w9, [x8, #84]
  40dc3c:	stp	x28, x27, [sp, #16]
  40dc40:	stp	x26, x25, [sp, #32]
  40dc44:	stp	x24, x23, [sp, #48]
  40dc48:	stp	x22, x21, [sp, #64]
  40dc4c:	stp	x20, x19, [sp, #80]
  40dc50:	mov	x29, sp
  40dc54:	cbnz	w9, 40dde8 <printf@plt+0xc5f8>
  40dc58:	adrp	x22, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dc5c:	adrp	x23, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dc60:	adrp	x24, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dc64:	adrp	x25, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dc68:	adrp	x26, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dc6c:	adrp	x27, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dc70:	adrp	x28, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dc74:	adrp	x20, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dc78:	adrp	x21, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dc7c:	mov	x19, xzr
  40dc80:	mov	w9, #0x1                   	// #1
  40dc84:	add	x22, x22, #0x754
  40dc88:	add	x23, x23, #0x854
  40dc8c:	add	x24, x24, #0x954
  40dc90:	add	x25, x25, #0xa54
  40dc94:	add	x26, x26, #0xb54
  40dc98:	add	x27, x27, #0xc54
  40dc9c:	add	x28, x28, #0xd54
  40dca0:	add	x20, x20, #0xe54
  40dca4:	add	x21, x21, #0xf54
  40dca8:	str	w9, [x8, #84]
  40dcac:	tst	w19, #0x7fffff80
  40dcb0:	b.eq	40dcf4 <printf@plt+0xc504>  // b.none
  40dcb4:	adrp	x9, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dcb8:	add	x9, x9, #0x554
  40dcbc:	strb	wzr, [x9, x19]
  40dcc0:	adrp	x9, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dcc4:	mov	w8, wzr
  40dcc8:	add	x9, x9, #0x654
  40dccc:	strb	wzr, [x9, x19]
  40dcd0:	strb	wzr, [x22, x19]
  40dcd4:	strb	wzr, [x23, x19]
  40dcd8:	strb	wzr, [x24, x19]
  40dcdc:	strb	wzr, [x25, x19]
  40dce0:	strb	wzr, [x26, x19]
  40dce4:	strb	wzr, [x27, x19]
  40dce8:	strb	wzr, [x28, x19]
  40dcec:	strb	wzr, [x20, x19]
  40dcf0:	b	40ddd8 <printf@plt+0xc5e8>
  40dcf4:	mov	w0, w19
  40dcf8:	bl	4016a0 <isalpha@plt>
  40dcfc:	cmp	w0, #0x0
  40dd00:	adrp	x9, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dd04:	cset	w8, ne  // ne = any
  40dd08:	add	x9, x9, #0x554
  40dd0c:	mov	w0, w19
  40dd10:	strb	w8, [x9, x19]
  40dd14:	bl	401650 <isupper@plt>
  40dd18:	cmp	w0, #0x0
  40dd1c:	adrp	x9, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40dd20:	cset	w8, ne  // ne = any
  40dd24:	add	x9, x9, #0x654
  40dd28:	mov	w0, w19
  40dd2c:	strb	w8, [x9, x19]
  40dd30:	bl	401520 <islower@plt>
  40dd34:	cmp	w0, #0x0
  40dd38:	sub	w8, w19, #0x30
  40dd3c:	cset	w9, ne  // ne = any
  40dd40:	cmp	w8, #0xa
  40dd44:	cset	w8, cc  // cc = lo, ul, last
  40dd48:	mov	w0, w19
  40dd4c:	strb	w9, [x22, x19]
  40dd50:	strb	w8, [x23, x19]
  40dd54:	bl	4015d0 <isxdigit@plt>
  40dd58:	cmp	w0, #0x0
  40dd5c:	cset	w8, ne  // ne = any
  40dd60:	mov	w0, w19
  40dd64:	strb	w8, [x24, x19]
  40dd68:	bl	401540 <isspace@plt>
  40dd6c:	cmp	w0, #0x0
  40dd70:	cset	w8, ne  // ne = any
  40dd74:	mov	w0, w19
  40dd78:	strb	w8, [x25, x19]
  40dd7c:	bl	401720 <ispunct@plt>
  40dd80:	cmp	w0, #0x0
  40dd84:	cset	w8, ne  // ne = any
  40dd88:	mov	w0, w19
  40dd8c:	strb	w8, [x26, x19]
  40dd90:	bl	4014e0 <isalnum@plt>
  40dd94:	cmp	w0, #0x0
  40dd98:	cset	w8, ne  // ne = any
  40dd9c:	mov	w0, w19
  40dda0:	strb	w8, [x27, x19]
  40dda4:	bl	401640 <isprint@plt>
  40dda8:	cmp	w0, #0x0
  40ddac:	cset	w8, ne  // ne = any
  40ddb0:	mov	w0, w19
  40ddb4:	strb	w8, [x28, x19]
  40ddb8:	bl	401610 <isgraph@plt>
  40ddbc:	cmp	w0, #0x0
  40ddc0:	cset	w8, ne  // ne = any
  40ddc4:	mov	w0, w19
  40ddc8:	strb	w8, [x20, x19]
  40ddcc:	bl	401730 <iscntrl@plt>
  40ddd0:	cmp	w0, #0x0
  40ddd4:	cset	w8, ne  // ne = any
  40ddd8:	strb	w8, [x21, x19]
  40dddc:	add	x19, x19, #0x1
  40dde0:	cmp	x19, #0x100
  40dde4:	b.ne	40dcac <printf@plt+0xc4bc>  // b.any
  40dde8:	ldp	x20, x19, [sp, #80]
  40ddec:	ldp	x22, x21, [sp, #64]
  40ddf0:	ldp	x24, x23, [sp, #48]
  40ddf4:	ldp	x26, x25, [sp, #32]
  40ddf8:	ldp	x28, x27, [sp, #16]
  40ddfc:	ldp	x29, x30, [sp], #96
  40de00:	ret
  40de04:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2e54>
  40de08:	mov	w8, #0x1                   	// #1
  40de0c:	add	x9, x9, #0xf65
  40de10:	cmp	x1, #0x0
  40de14:	str	w8, [x0]
  40de18:	csel	x8, x9, x1, eq  // eq = none
  40de1c:	str	x8, [x0, #8]
  40de20:	ret
  40de24:	str	wzr, [x0]
  40de28:	ret
  40de2c:	mov	w8, #0x3                   	// #3
  40de30:	str	w8, [x0]
  40de34:	str	w1, [x0, #8]
  40de38:	ret
  40de3c:	mov	w8, #0x4                   	// #4
  40de40:	str	w8, [x0]
  40de44:	str	w1, [x0, #8]
  40de48:	ret
  40de4c:	mov	w8, #0x2                   	// #2
  40de50:	str	w8, [x0]
  40de54:	strb	w1, [x0, #8]
  40de58:	ret
  40de5c:	mov	w8, #0x2                   	// #2
  40de60:	str	w8, [x0]
  40de64:	strb	w1, [x0, #8]
  40de68:	ret
  40de6c:	mov	w8, #0x5                   	// #5
  40de70:	str	w8, [x0]
  40de74:	str	d0, [x0, #8]
  40de78:	ret
  40de7c:	ldr	w8, [x0]
  40de80:	cmp	w8, #0x0
  40de84:	cset	w0, eq  // eq = none
  40de88:	ret
  40de8c:	stp	x29, x30, [sp, #-16]!
  40de90:	mov	x29, sp
  40de94:	ldr	w8, [x0]
  40de98:	sub	w8, w8, #0x1
  40de9c:	cmp	w8, #0x4
  40dea0:	b.hi	40ded0 <printf@plt+0xc6e0>  // b.pmore
  40dea4:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2e54>
  40dea8:	add	x9, x9, #0xf60
  40deac:	adr	x10, 40debc <printf@plt+0xc6cc>
  40deb0:	ldrb	w11, [x9, x8]
  40deb4:	add	x10, x10, x11, lsl #2
  40deb8:	br	x10
  40debc:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40dec0:	ldrb	w0, [x0, #8]
  40dec4:	ldr	x1, [x8, #520]
  40dec8:	ldp	x29, x30, [sp], #16
  40decc:	b	401510 <putc@plt>
  40ded0:	ldp	x29, x30, [sp], #16
  40ded4:	ret
  40ded8:	ldr	x0, [x0, #8]
  40dedc:	b	40def4 <printf@plt+0xc704>
  40dee0:	ldr	w0, [x0, #8]
  40dee4:	bl	40ee94 <printf@plt+0xd6a4>
  40dee8:	b	40def4 <printf@plt+0xc704>
  40deec:	ldr	w0, [x0, #8]
  40def0:	bl	40ef30 <printf@plt+0xd740>
  40def4:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40def8:	ldr	x1, [x8, #520]
  40defc:	ldp	x29, x30, [sp], #16
  40df00:	b	401490 <fputs@plt>
  40df04:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40df08:	ldr	x8, [x8, #520]
  40df0c:	ldr	d0, [x0, #8]
  40df10:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40df14:	add	x1, x1, #0xf6c
  40df18:	mov	x0, x8
  40df1c:	ldp	x29, x30, [sp], #16
  40df20:	b	401500 <fprintf@plt>
  40df24:	stp	x29, x30, [sp, #-80]!
  40df28:	str	x25, [sp, #16]
  40df2c:	stp	x24, x23, [sp, #32]
  40df30:	stp	x22, x21, [sp, #48]
  40df34:	stp	x20, x19, [sp, #64]
  40df38:	mov	x29, sp
  40df3c:	mov	x19, x3
  40df40:	mov	x20, x2
  40df44:	mov	x21, x1
  40df48:	mov	x23, x0
  40df4c:	cbnz	x0, 40df60 <printf@plt+0xc770>
  40df50:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40df54:	add	x1, x1, #0xf6f
  40df58:	mov	w0, #0x62                  	// #98
  40df5c:	bl	40da20 <printf@plt+0xc230>
  40df60:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2e54>
  40df64:	add	x22, x22, #0xf6f
  40df68:	adrp	x24, 426000 <_Znam@GLIBCXX_3.4>
  40df6c:	mov	x25, x23
  40df70:	ldrb	w0, [x25], #1
  40df74:	cmp	w0, #0x25
  40df78:	b.eq	40df90 <printf@plt+0xc7a0>  // b.none
  40df7c:	cbz	w0, 40e03c <printf@plt+0xc84c>
  40df80:	ldr	x1, [x24, #520]
  40df84:	bl	401510 <putc@plt>
  40df88:	mov	x23, x25
  40df8c:	b	40df6c <printf@plt+0xc77c>
  40df90:	ldrb	w8, [x23, #1]
  40df94:	add	x23, x23, #0x2
  40df98:	cmp	w8, #0x31
  40df9c:	b.le	40dfd0 <printf@plt+0xc7e0>
  40dfa0:	cmp	w8, #0x32
  40dfa4:	b.eq	40dff4 <printf@plt+0xc804>  // b.none
  40dfa8:	cmp	w8, #0x33
  40dfac:	b.ne	40e01c <printf@plt+0xc82c>  // b.any
  40dfb0:	ldr	w8, [x19]
  40dfb4:	cbnz	w8, 40dfc4 <printf@plt+0xc7d4>
  40dfb8:	mov	w0, #0x74                  	// #116
  40dfbc:	mov	x1, x22
  40dfc0:	bl	40da20 <printf@plt+0xc230>
  40dfc4:	mov	x0, x19
  40dfc8:	bl	40de8c <printf@plt+0xc69c>
  40dfcc:	b	40df6c <printf@plt+0xc77c>
  40dfd0:	b.ne	40e014 <printf@plt+0xc824>  // b.any
  40dfd4:	ldr	w8, [x21]
  40dfd8:	cbnz	w8, 40dfe8 <printf@plt+0xc7f8>
  40dfdc:	mov	w0, #0x6c                  	// #108
  40dfe0:	mov	x1, x22
  40dfe4:	bl	40da20 <printf@plt+0xc230>
  40dfe8:	mov	x0, x21
  40dfec:	bl	40de8c <printf@plt+0xc69c>
  40dff0:	b	40df6c <printf@plt+0xc77c>
  40dff4:	ldr	w8, [x20]
  40dff8:	cbnz	w8, 40e008 <printf@plt+0xc818>
  40dffc:	mov	w0, #0x70                  	// #112
  40e000:	mov	x1, x22
  40e004:	bl	40da20 <printf@plt+0xc230>
  40e008:	mov	x0, x20
  40e00c:	bl	40de8c <printf@plt+0xc69c>
  40e010:	b	40df6c <printf@plt+0xc77c>
  40e014:	cmp	w8, #0x25
  40e018:	b.eq	40e02c <printf@plt+0xc83c>  // b.none
  40e01c:	mov	w0, #0x78                  	// #120
  40e020:	mov	x1, x22
  40e024:	bl	40da20 <printf@plt+0xc230>
  40e028:	b	40df6c <printf@plt+0xc77c>
  40e02c:	ldr	x1, [x24, #520]
  40e030:	mov	w0, #0x25                  	// #37
  40e034:	bl	401660 <fputc@plt>
  40e038:	b	40df6c <printf@plt+0xc77c>
  40e03c:	ldp	x20, x19, [sp, #64]
  40e040:	ldp	x22, x21, [sp, #48]
  40e044:	ldp	x24, x23, [sp, #32]
  40e048:	ldr	x25, [sp, #16]
  40e04c:	ldp	x29, x30, [sp], #80
  40e050:	ret
  40e054:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40e058:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40e05c:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40e060:	ldr	x8, [x8, #104]
  40e064:	mov	x6, x2
  40e068:	mov	x5, x1
  40e06c:	ldr	x1, [x9, #112]
  40e070:	ldr	w2, [x10, #220]
  40e074:	mov	x7, x3
  40e078:	mov	w3, #0x1                   	// #1
  40e07c:	mov	x4, x0
  40e080:	mov	x0, x8
  40e084:	b	40e110 <printf@plt+0xc920>
  40e088:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40e08c:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40e090:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40e094:	ldr	x8, [x8, #104]
  40e098:	mov	x6, x2
  40e09c:	mov	x5, x1
  40e0a0:	ldr	x1, [x9, #112]
  40e0a4:	ldr	w2, [x10, #220]
  40e0a8:	mov	x7, x3
  40e0ac:	mov	x4, x0
  40e0b0:	mov	x0, x8
  40e0b4:	mov	w3, wzr
  40e0b8:	b	40e110 <printf@plt+0xc920>
  40e0bc:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40e0c0:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40e0c4:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40e0c8:	ldr	x8, [x8, #104]
  40e0cc:	mov	x6, x2
  40e0d0:	mov	x5, x1
  40e0d4:	ldr	x1, [x9, #112]
  40e0d8:	ldr	w2, [x10, #220]
  40e0dc:	mov	x7, x3
  40e0e0:	mov	w3, #0x2                   	// #2
  40e0e4:	mov	x4, x0
  40e0e8:	mov	x0, x8
  40e0ec:	b	40e110 <printf@plt+0xc920>
  40e0f0:	mov	x7, x5
  40e0f4:	mov	x6, x4
  40e0f8:	mov	x5, x3
  40e0fc:	mov	x4, x2
  40e100:	mov	w2, w1
  40e104:	mov	w3, #0x1                   	// #1
  40e108:	mov	x1, xzr
  40e10c:	b	40e110 <printf@plt+0xc920>
  40e110:	stp	x29, x30, [sp, #-96]!
  40e114:	str	x27, [sp, #16]
  40e118:	stp	x26, x25, [sp, #32]
  40e11c:	stp	x24, x23, [sp, #48]
  40e120:	stp	x22, x21, [sp, #64]
  40e124:	stp	x20, x19, [sp, #80]
  40e128:	mov	x29, sp
  40e12c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40e130:	mov	w24, w2
  40e134:	ldr	x2, [x8, #224]
  40e138:	mov	x20, x7
  40e13c:	mov	x21, x6
  40e140:	mov	x22, x5
  40e144:	mov	x23, x4
  40e148:	mov	w19, w3
  40e14c:	mov	x25, x1
  40e150:	mov	x26, x0
  40e154:	adrp	x27, 426000 <_Znam@GLIBCXX_3.4>
  40e158:	cbnz	x2, 40e168 <printf@plt+0xc978>
  40e15c:	mov	w8, wzr
  40e160:	cbnz	x26, 40e180 <printf@plt+0xc990>
  40e164:	b	40e1c4 <printf@plt+0xc9d4>
  40e168:	ldr	x0, [x27, #520]
  40e16c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40e170:	add	x1, x1, #0xf8c
  40e174:	bl	401500 <fprintf@plt>
  40e178:	mov	w8, #0x1                   	// #1
  40e17c:	cbz	x26, 40e1c4 <printf@plt+0xc9d4>
  40e180:	tbnz	w24, #31, 40e1c4 <printf@plt+0xc9d4>
  40e184:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe54>
  40e188:	add	x1, x1, #0x793
  40e18c:	mov	x0, x26
  40e190:	bl	4016e0 <strcmp@plt>
  40e194:	mov	w8, w0
  40e198:	ldr	x0, [x27, #520]
  40e19c:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2e54>
  40e1a0:	add	x9, x9, #0xf90
  40e1a4:	cmp	w8, #0x0
  40e1a8:	csel	x2, x9, x26, eq  // eq = none
  40e1ac:	cbnz	x25, 40e1cc <printf@plt+0xc9dc>
  40e1b0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40e1b4:	add	x1, x1, #0xfad
  40e1b8:	mov	w3, w24
  40e1bc:	bl	401500 <fprintf@plt>
  40e1c0:	b	40e1e0 <printf@plt+0xc9f0>
  40e1c4:	cbnz	w8, 40e1e0 <printf@plt+0xc9f0>
  40e1c8:	b	40e1ec <printf@plt+0xc9fc>
  40e1cc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40e1d0:	add	x1, x1, #0xfa1
  40e1d4:	mov	x3, x25
  40e1d8:	mov	w4, w24
  40e1dc:	bl	401500 <fprintf@plt>
  40e1e0:	ldr	x1, [x27, #520]
  40e1e4:	mov	w0, #0x20                  	// #32
  40e1e8:	bl	401660 <fputc@plt>
  40e1ec:	cmp	w19, #0x2
  40e1f0:	b.eq	40e204 <printf@plt+0xca14>  // b.none
  40e1f4:	cbnz	w19, 40e220 <printf@plt+0xca30>
  40e1f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40e1fc:	add	x0, x0, #0xfc1
  40e200:	b	40e20c <printf@plt+0xca1c>
  40e204:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e54>
  40e208:	add	x0, x0, #0xfb4
  40e20c:	ldr	x1, [x27, #520]
  40e210:	bl	401490 <fputs@plt>
  40e214:	ldr	x1, [x27, #520]
  40e218:	mov	w0, #0x20                  	// #32
  40e21c:	bl	401660 <fputc@plt>
  40e220:	mov	x0, x23
  40e224:	mov	x1, x22
  40e228:	mov	x2, x21
  40e22c:	mov	x3, x20
  40e230:	bl	40df24 <printf@plt+0xc734>
  40e234:	ldr	x1, [x27, #520]
  40e238:	mov	w0, #0xa                   	// #10
  40e23c:	bl	401660 <fputc@plt>
  40e240:	ldr	x0, [x27, #520]
  40e244:	bl	401690 <fflush@plt>
  40e248:	cmp	w19, #0x2
  40e24c:	b.ne	40e26c <printf@plt+0xca7c>  // b.any
  40e250:	ldp	x20, x19, [sp, #80]
  40e254:	ldp	x22, x21, [sp, #64]
  40e258:	ldp	x24, x23, [sp, #48]
  40e25c:	ldp	x26, x25, [sp, #32]
  40e260:	ldr	x27, [sp, #16]
  40e264:	ldp	x29, x30, [sp], #96
  40e268:	b	40e2c8 <printf@plt+0xcad8>
  40e26c:	ldp	x20, x19, [sp, #80]
  40e270:	ldp	x22, x21, [sp, #64]
  40e274:	ldp	x24, x23, [sp, #48]
  40e278:	ldp	x26, x25, [sp, #32]
  40e27c:	ldr	x27, [sp, #16]
  40e280:	ldp	x29, x30, [sp], #96
  40e284:	ret
  40e288:	mov	x7, x5
  40e28c:	mov	x6, x4
  40e290:	mov	x5, x3
  40e294:	mov	x4, x2
  40e298:	mov	w2, w1
  40e29c:	mov	x1, xzr
  40e2a0:	mov	w3, wzr
  40e2a4:	b	40e110 <printf@plt+0xc920>
  40e2a8:	mov	x7, x5
  40e2ac:	mov	x6, x4
  40e2b0:	mov	x5, x3
  40e2b4:	mov	x4, x2
  40e2b8:	mov	w2, w1
  40e2bc:	mov	w3, #0x2                   	// #2
  40e2c0:	mov	x1, xzr
  40e2c4:	b	40e110 <printf@plt+0xc920>
  40e2c8:	stp	x29, x30, [sp, #-16]!
  40e2cc:	mov	w0, #0x3                   	// #3
  40e2d0:	mov	x29, sp
  40e2d4:	bl	401770 <exit@plt>
  40e2d8:	sub	sp, sp, #0xc0
  40e2dc:	stp	x29, x30, [sp, #96]
  40e2e0:	stp	x28, x27, [sp, #112]
  40e2e4:	stp	x26, x25, [sp, #128]
  40e2e8:	stp	x24, x23, [sp, #144]
  40e2ec:	stp	x22, x21, [sp, #160]
  40e2f0:	stp	x20, x19, [sp, #176]
  40e2f4:	ldrb	w8, [x2]
  40e2f8:	ldr	w9, [x7, #4]
  40e2fc:	add	x29, sp, #0x60
  40e300:	cmp	w8, #0x3a
  40e304:	csel	w28, wzr, w9, eq  // eq = none
  40e308:	cmp	w0, #0x1
  40e30c:	b.lt	40e68c <printf@plt+0xce9c>  // b.tstop
  40e310:	ldr	w22, [x7]
  40e314:	mov	x19, x7
  40e318:	mov	x27, x4
  40e31c:	mov	x20, x3
  40e320:	mov	x24, x2
  40e324:	mov	w23, w0
  40e328:	mov	x25, x1
  40e32c:	mov	w21, w5
  40e330:	str	xzr, [x7, #16]
  40e334:	stur	w5, [x29, #-8]
  40e338:	cbz	w22, 40e3a8 <printf@plt+0xcbb8>
  40e33c:	ldr	w8, [x19, #24]
  40e340:	cbz	w8, 40e3b0 <printf@plt+0xcbc0>
  40e344:	mov	x26, x19
  40e348:	ldr	x21, [x26, #32]!
  40e34c:	cbz	x21, 40e428 <printf@plt+0xcc38>
  40e350:	ldrb	w8, [x21]
  40e354:	cbz	w8, 40e428 <printf@plt+0xcc38>
  40e358:	cbz	x20, 40e778 <printf@plt+0xcf88>
  40e35c:	ldr	x8, [x25, w22, sxtw #3]
  40e360:	ldrb	w9, [x8, #1]
  40e364:	str	x8, [sp, #32]
  40e368:	cmp	w9, #0x2d
  40e36c:	b.eq	40e384 <printf@plt+0xcb94>  // b.none
  40e370:	ldur	w8, [x29, #-8]
  40e374:	cbz	w8, 40e778 <printf@plt+0xcf88>
  40e378:	ldr	x8, [sp, #32]
  40e37c:	ldrb	w8, [x8, #2]
  40e380:	cbz	w8, 40e760 <printf@plt+0xcf70>
  40e384:	str	x26, [sp, #40]
  40e388:	sxtw	x10, w22
  40e38c:	mov	x26, x21
  40e390:	ldrb	w8, [x26]
  40e394:	cbz	w8, 40e580 <printf@plt+0xcd90>
  40e398:	cmp	w8, #0x3d
  40e39c:	b.eq	40e580 <printf@plt+0xcd90>  // b.none
  40e3a0:	add	x26, x26, #0x1
  40e3a4:	b	40e390 <printf@plt+0xcba0>
  40e3a8:	mov	w22, #0x1                   	// #1
  40e3ac:	str	w22, [x19]
  40e3b0:	stp	w22, w22, [x19, #48]
  40e3b4:	str	xzr, [x19, #32]
  40e3b8:	cbz	w6, 40e3c4 <printf@plt+0xcbd4>
  40e3bc:	mov	w8, #0x1                   	// #1
  40e3c0:	b	40e3d8 <printf@plt+0xcbe8>
  40e3c4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e54>
  40e3c8:	add	x0, x0, #0x155
  40e3cc:	bl	401750 <getenv@plt>
  40e3d0:	cmp	x0, #0x0
  40e3d4:	cset	w8, ne  // ne = any
  40e3d8:	str	w8, [x19, #44]
  40e3dc:	ldrb	w9, [x24]
  40e3e0:	cmp	w9, #0x2b
  40e3e4:	b.eq	40e3fc <printf@plt+0xcc0c>  // b.none
  40e3e8:	cmp	w9, #0x2d
  40e3ec:	b.ne	40e408 <printf@plt+0xcc18>  // b.any
  40e3f0:	mov	w8, #0x2                   	// #2
  40e3f4:	str	w8, [x19, #40]
  40e3f8:	b	40e400 <printf@plt+0xcc10>
  40e3fc:	str	wzr, [x19, #40]
  40e400:	add	x24, x24, #0x1
  40e404:	b	40e41c <printf@plt+0xcc2c>
  40e408:	cbz	w8, 40e414 <printf@plt+0xcc24>
  40e40c:	str	wzr, [x19, #40]
  40e410:	b	40e41c <printf@plt+0xcc2c>
  40e414:	mov	w8, #0x1                   	// #1
  40e418:	str	w8, [x19, #40]
  40e41c:	mov	w8, #0x1                   	// #1
  40e420:	add	x26, x19, #0x20
  40e424:	str	w8, [x19, #24]
  40e428:	ldr	w21, [x19, #52]
  40e42c:	cmp	w21, w22
  40e430:	b.le	40e43c <printf@plt+0xcc4c>
  40e434:	mov	w21, w22
  40e438:	str	w22, [x19, #52]
  40e43c:	ldr	w8, [x19, #48]
  40e440:	cmp	w8, w22
  40e444:	b.le	40e450 <printf@plt+0xcc60>
  40e448:	mov	w8, w22
  40e44c:	str	w22, [x19, #48]
  40e450:	ldr	w9, [x19, #40]
  40e454:	cmp	w9, #0x1
  40e458:	b.ne	40e4d0 <printf@plt+0xcce0>  // b.any
  40e45c:	cmp	w8, w21
  40e460:	b.eq	40e480 <printf@plt+0xcc90>  // b.none
  40e464:	cmp	w21, w22
  40e468:	b.eq	40e480 <printf@plt+0xcc90>  // b.none
  40e46c:	mov	x0, x25
  40e470:	mov	x1, x19
  40e474:	bl	40ecd8 <printf@plt+0xd4e8>
  40e478:	ldr	w22, [x19]
  40e47c:	b	40e48c <printf@plt+0xcc9c>
  40e480:	cmp	w21, w22
  40e484:	b.eq	40e48c <printf@plt+0xcc9c>  // b.none
  40e488:	str	w22, [x19, #48]
  40e48c:	cmp	w22, w23
  40e490:	b.ge	40e4c8 <printf@plt+0xccd8>  // b.tcont
  40e494:	add	x8, x25, w22, sxtw #3
  40e498:	ldr	x9, [x8]
  40e49c:	ldrb	w10, [x9]
  40e4a0:	cmp	w10, #0x2d
  40e4a4:	b.ne	40e4b0 <printf@plt+0xccc0>  // b.any
  40e4a8:	ldrb	w9, [x9, #1]
  40e4ac:	cbnz	w9, 40e4c8 <printf@plt+0xccd8>
  40e4b0:	add	w22, w22, #0x1
  40e4b4:	cmp	w23, w22
  40e4b8:	add	x8, x8, #0x8
  40e4bc:	str	w22, [x19]
  40e4c0:	b.ne	40e498 <printf@plt+0xcca8>  // b.any
  40e4c4:	mov	w22, w23
  40e4c8:	mov	w21, w22
  40e4cc:	str	w22, [x19, #52]
  40e4d0:	cmp	w22, w23
  40e4d4:	b.eq	40e67c <printf@plt+0xce8c>  // b.none
  40e4d8:	ldr	x0, [x25, w22, sxtw #3]
  40e4dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40e4e0:	add	x1, x1, #0xfca
  40e4e4:	bl	4016e0 <strcmp@plt>
  40e4e8:	cbz	w0, 40e538 <printf@plt+0xcd48>
  40e4ec:	cmp	w22, w23
  40e4f0:	b.eq	40e67c <printf@plt+0xce8c>  // b.none
  40e4f4:	sxtw	x8, w22
  40e4f8:	ldr	x8, [x25, x8, lsl #3]
  40e4fc:	ldrb	w9, [x8]
  40e500:	cmp	w9, #0x2d
  40e504:	b.ne	40e564 <printf@plt+0xcd74>  // b.any
  40e508:	mov	x9, x8
  40e50c:	ldrb	w10, [x9, #1]!
  40e510:	cbz	w10, 40e564 <printf@plt+0xcd74>
  40e514:	cmp	x20, #0x0
  40e518:	cset	w8, ne  // ne = any
  40e51c:	cmp	w10, #0x2d
  40e520:	cset	w10, eq  // eq = none
  40e524:	and	w8, w8, w10
  40e528:	add	x21, x9, x8
  40e52c:	str	x21, [x26]
  40e530:	cbnz	x20, 40e35c <printf@plt+0xcb6c>
  40e534:	b	40e778 <printf@plt+0xcf88>
  40e538:	ldr	w9, [x19, #48]
  40e53c:	add	w8, w22, #0x1
  40e540:	str	w8, [x19]
  40e544:	cmp	w9, w21
  40e548:	b.eq	40e664 <printf@plt+0xce74>  // b.none
  40e54c:	cmp	w21, w8
  40e550:	b.eq	40e664 <printf@plt+0xce74>  // b.none
  40e554:	mov	x0, x25
  40e558:	mov	x1, x19
  40e55c:	bl	40ecd8 <printf@plt+0xd4e8>
  40e560:	b	40e670 <printf@plt+0xce80>
  40e564:	ldr	w9, [x19, #40]
  40e568:	cbz	w9, 40e68c <printf@plt+0xce9c>
  40e56c:	add	w9, w22, #0x1
  40e570:	str	x8, [x19, #16]
  40e574:	str	w9, [x19]
  40e578:	mov	w27, #0x1                   	// #1
  40e57c:	b	40e690 <printf@plt+0xcea0>
  40e580:	stur	w28, [x29, #-44]
  40e584:	ldr	x28, [x20]
  40e588:	cbz	x28, 40e70c <printf@plt+0xcf1c>
  40e58c:	stur	x27, [x29, #-40]
  40e590:	stp	x24, x25, [sp, #8]
  40e594:	mov	w25, wzr
  40e598:	sub	x27, x26, x21
  40e59c:	mov	w8, #0xffffffff            	// #-1
  40e5a0:	mov	x24, x20
  40e5a4:	str	x10, [sp]
  40e5a8:	str	w9, [sp, #28]
  40e5ac:	stur	xzr, [x29, #-16]
  40e5b0:	stp	w8, wzr, [x29, #-28]
  40e5b4:	mov	x0, x28
  40e5b8:	mov	x1, x21
  40e5bc:	mov	x2, x27
  40e5c0:	bl	401630 <strncmp@plt>
  40e5c4:	cbnz	w0, 40e62c <printf@plt+0xce3c>
  40e5c8:	mov	x0, x28
  40e5cc:	bl	4014f0 <strlen@plt>
  40e5d0:	cmp	w27, w0
  40e5d4:	b.eq	40e6b4 <printf@plt+0xcec4>  // b.none
  40e5d8:	ldur	x10, [x29, #-16]
  40e5dc:	cbz	x10, 40e624 <printf@plt+0xce34>
  40e5e0:	ldur	w8, [x29, #-8]
  40e5e4:	cbnz	w8, 40e618 <printf@plt+0xce28>
  40e5e8:	ldr	w8, [x10, #8]
  40e5ec:	ldr	w9, [x24, #8]
  40e5f0:	cmp	w8, w9
  40e5f4:	b.ne	40e618 <printf@plt+0xce28>  // b.any
  40e5f8:	ldr	x8, [x10, #16]
  40e5fc:	ldr	x9, [x24, #16]
  40e600:	cmp	x8, x9
  40e604:	b.ne	40e618 <printf@plt+0xce28>  // b.any
  40e608:	ldr	w8, [x10, #24]
  40e60c:	ldr	w9, [x24, #24]
  40e610:	cmp	w8, w9
  40e614:	b.eq	40e62c <printf@plt+0xce3c>  // b.none
  40e618:	mov	w8, #0x1                   	// #1
  40e61c:	stur	w8, [x29, #-24]
  40e620:	b	40e62c <printf@plt+0xce3c>
  40e624:	stur	x24, [x29, #-16]
  40e628:	stur	w25, [x29, #-28]
  40e62c:	ldr	x28, [x24, #32]!
  40e630:	add	w25, w25, #0x1
  40e634:	cbnz	x28, 40e5b4 <printf@plt+0xcdc4>
  40e638:	ldr	x25, [sp, #16]
  40e63c:	ldur	w8, [x29, #-24]
  40e640:	cbz	w8, 40e6cc <printf@plt+0xcedc>
  40e644:	ldur	w8, [x29, #-44]
  40e648:	cbnz	w8, 40eb34 <printf@plt+0xd344>
  40e64c:	mov	x0, x21
  40e650:	bl	4014f0 <strlen@plt>
  40e654:	add	x8, x21, x0
  40e658:	add	w9, w22, #0x1
  40e65c:	str	wzr, [x19, #8]
  40e660:	b	40e9ac <printf@plt+0xd1bc>
  40e664:	cmp	w9, w21
  40e668:	b.ne	40e670 <printf@plt+0xce80>  // b.any
  40e66c:	str	w8, [x19, #48]
  40e670:	str	w23, [x19, #52]
  40e674:	str	w23, [x19]
  40e678:	mov	w21, w23
  40e67c:	ldr	w8, [x19, #48]
  40e680:	cmp	w8, w21
  40e684:	b.eq	40e68c <printf@plt+0xce9c>  // b.none
  40e688:	str	w8, [x19]
  40e68c:	mov	w27, #0xffffffff            	// #-1
  40e690:	mov	w0, w27
  40e694:	ldp	x20, x19, [sp, #176]
  40e698:	ldp	x22, x21, [sp, #160]
  40e69c:	ldp	x24, x23, [sp, #144]
  40e6a0:	ldp	x26, x25, [sp, #128]
  40e6a4:	ldp	x28, x27, [sp, #112]
  40e6a8:	ldp	x29, x30, [sp, #96]
  40e6ac:	add	sp, sp, #0xc0
  40e6b0:	ret
  40e6b4:	mov	x28, x24
  40e6b8:	stur	w25, [x29, #-28]
  40e6bc:	ldp	x24, x25, [sp, #8]
  40e6c0:	ldur	x27, [x29, #-40]
  40e6c4:	ldr	x8, [sp]
  40e6c8:	b	40e6e0 <printf@plt+0xcef0>
  40e6cc:	ldp	x8, x24, [sp]
  40e6d0:	ldur	x27, [x29, #-40]
  40e6d4:	ldur	x28, [x29, #-16]
  40e6d8:	ldr	w9, [sp, #28]
  40e6dc:	cbz	x28, 40e70c <printf@plt+0xcf1c>
  40e6e0:	add	x8, x8, #0x1
  40e6e4:	str	w8, [x19]
  40e6e8:	ldrb	w10, [x26]
  40e6ec:	ldr	w9, [x28, #8]
  40e6f0:	cbz	w10, 40e838 <printf@plt+0xd048>
  40e6f4:	ldur	w8, [x29, #-44]
  40e6f8:	cbz	w9, 40e8a4 <printf@plt+0xd0b4>
  40e6fc:	ldr	x20, [sp, #40]
  40e700:	add	x8, x26, #0x1
  40e704:	str	x8, [x19, #16]
  40e708:	b	40e860 <printf@plt+0xd070>
  40e70c:	ldr	x26, [sp, #40]
  40e710:	ldur	w28, [x29, #-44]
  40e714:	ldur	w8, [x29, #-8]
  40e718:	cbz	w8, 40e73c <printf@plt+0xcf4c>
  40e71c:	cmp	w9, #0x2d
  40e720:	b.eq	40e73c <printf@plt+0xcf4c>  // b.none
  40e724:	ldrb	w1, [x21]
  40e728:	mov	x0, x24
  40e72c:	str	w9, [sp, #28]
  40e730:	bl	401580 <strchr@plt>
  40e734:	ldr	w9, [sp, #28]
  40e738:	cbnz	x0, 40e778 <printf@plt+0xcf88>
  40e73c:	cbnz	w28, 40eaf4 <printf@plt+0xd304>
  40e740:	ldr	w8, [x19]
  40e744:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1e54>
  40e748:	add	x9, x9, #0x889
  40e74c:	str	wzr, [x19, #8]
  40e750:	add	w8, w8, #0x1
  40e754:	str	x9, [x19, #32]
  40e758:	str	w8, [x19]
  40e75c:	b	40e9b4 <printf@plt+0xd1c4>
  40e760:	mov	x0, x24
  40e764:	mov	w1, w9
  40e768:	str	w9, [sp, #28]
  40e76c:	bl	401580 <strchr@plt>
  40e770:	ldr	w9, [sp, #28]
  40e774:	cbz	x0, 40e384 <printf@plt+0xcb94>
  40e778:	add	x8, x21, #0x1
  40e77c:	str	x8, [x26]
  40e780:	stur	x27, [x29, #-40]
  40e784:	ldrb	w27, [x21]
  40e788:	mov	x0, x24
  40e78c:	stur	x8, [x29, #-8]
  40e790:	mov	w1, w27
  40e794:	bl	401580 <strchr@plt>
  40e798:	ldrb	w8, [x21, #1]
  40e79c:	cbnz	w8, 40e7a8 <printf@plt+0xcfb8>
  40e7a0:	add	w22, w22, #0x1
  40e7a4:	str	w22, [x19]
  40e7a8:	cmp	w27, #0x3a
  40e7ac:	b.eq	40e7f0 <printf@plt+0xd000>  // b.none
  40e7b0:	cbz	x0, 40e7f0 <printf@plt+0xd000>
  40e7b4:	ldrb	w9, [x0]
  40e7b8:	ldrb	w8, [x0, #1]
  40e7bc:	cmp	w9, #0x57
  40e7c0:	b.ne	40e7fc <printf@plt+0xd00c>  // b.any
  40e7c4:	cmp	w8, #0x3b
  40e7c8:	b.ne	40e7fc <printf@plt+0xd00c>  // b.any
  40e7cc:	ldur	x9, [x29, #-8]
  40e7d0:	ldrb	w8, [x9]
  40e7d4:	cbz	w8, 40e824 <printf@plt+0xd034>
  40e7d8:	add	w8, w22, #0x1
  40e7dc:	str	x25, [sp, #16]
  40e7e0:	str	x9, [x19, #16]
  40e7e4:	stur	w8, [x29, #-28]
  40e7e8:	str	w8, [x19]
  40e7ec:	b	40e8e4 <printf@plt+0xd0f4>
  40e7f0:	cbnz	w28, 40ea10 <printf@plt+0xd220>
  40e7f4:	str	w27, [x19, #8]
  40e7f8:	b	40e9b4 <printf@plt+0xd1c4>
  40e7fc:	cmp	w8, #0x3a
  40e800:	b.ne	40e690 <printf@plt+0xcea0>  // b.any
  40e804:	ldur	x10, [x29, #-8]
  40e808:	ldrb	w9, [x0, #2]
  40e80c:	ldrb	w8, [x10]
  40e810:	cmp	w9, #0x3a
  40e814:	b.ne	40e88c <printf@plt+0xd09c>  // b.any
  40e818:	cbnz	w8, 40e890 <printf@plt+0xd0a0>
  40e81c:	str	xzr, [x19, #16]
  40e820:	b	40e89c <printf@plt+0xd0ac>
  40e824:	cmp	w22, w23
  40e828:	b.ne	40e8cc <printf@plt+0xd0dc>  // b.any
  40e82c:	cbnz	w28, 40ec08 <printf@plt+0xd418>
  40e830:	str	w27, [x19, #8]
  40e834:	b	40eae0 <printf@plt+0xd2f0>
  40e838:	cmp	w9, #0x1
  40e83c:	ldr	x20, [sp, #40]
  40e840:	ldur	w9, [x29, #-44]
  40e844:	b.ne	40e860 <printf@plt+0xd070>  // b.any
  40e848:	cmp	w8, w23
  40e84c:	b.ge	40eac4 <printf@plt+0xd2d4>  // b.tcont
  40e850:	add	w9, w22, #0x2
  40e854:	str	w9, [x19]
  40e858:	ldr	x8, [x25, x8, lsl #3]
  40e85c:	b	40e704 <printf@plt+0xcf14>
  40e860:	mov	x0, x21
  40e864:	bl	4014f0 <strlen@plt>
  40e868:	add	x8, x21, x0
  40e86c:	str	x8, [x20]
  40e870:	cbz	x27, 40e87c <printf@plt+0xd08c>
  40e874:	ldur	w8, [x29, #-28]
  40e878:	str	w8, [x27]
  40e87c:	ldr	x8, [x28, #16]
  40e880:	ldr	w27, [x28, #24]
  40e884:	cbnz	x8, 40eab8 <printf@plt+0xd2c8>
  40e888:	b	40e690 <printf@plt+0xcea0>
  40e88c:	cbz	w8, 40ea44 <printf@plt+0xd254>
  40e890:	add	w8, w22, #0x1
  40e894:	str	x10, [x19, #16]
  40e898:	str	w8, [x19]
  40e89c:	str	xzr, [x26]
  40e8a0:	b	40e690 <printf@plt+0xcea0>
  40e8a4:	cbnz	w8, 40ebd8 <printf@plt+0xd3e8>
  40e8a8:	ldr	x20, [x19, #32]
  40e8ac:	mov	x0, x20
  40e8b0:	bl	4014f0 <strlen@plt>
  40e8b4:	add	x8, x20, x0
  40e8b8:	str	x8, [x19, #32]
  40e8bc:	ldr	w8, [x28, #24]
  40e8c0:	mov	w27, #0x3f                  	// #63
  40e8c4:	str	w8, [x19, #8]
  40e8c8:	b	40e690 <printf@plt+0xcea0>
  40e8cc:	add	w8, w22, #0x1
  40e8d0:	str	w8, [x19]
  40e8d4:	ldr	x9, [x25, w22, sxtw #3]
  40e8d8:	stur	w8, [x29, #-28]
  40e8dc:	str	x25, [sp, #16]
  40e8e0:	str	x9, [x19, #16]
  40e8e4:	mov	x25, x9
  40e8e8:	str	x9, [x26]
  40e8ec:	ldrb	w21, [x25]
  40e8f0:	cbz	w21, 40e904 <printf@plt+0xd114>
  40e8f4:	cmp	w21, #0x3d
  40e8f8:	b.eq	40e904 <printf@plt+0xd114>  // b.none
  40e8fc:	add	x25, x25, #0x1
  40e900:	b	40e8ec <printf@plt+0xd0fc>
  40e904:	ldr	x27, [x20]
  40e908:	cbz	x27, 40ea04 <printf@plt+0xd214>
  40e90c:	str	x26, [sp, #40]
  40e910:	sub	x26, x25, x9
  40e914:	stur	w28, [x29, #-44]
  40e918:	str	x24, [sp, #8]
  40e91c:	mov	w24, wzr
  40e920:	mov	w28, wzr
  40e924:	mov	x22, x9
  40e928:	and	x8, x26, #0xffffffff
  40e92c:	stur	wzr, [x29, #-16]
  40e930:	stur	xzr, [x29, #-8]
  40e934:	stur	x8, [x29, #-24]
  40e938:	mov	x0, x27
  40e93c:	mov	x1, x22
  40e940:	mov	x2, x26
  40e944:	bl	401630 <strncmp@plt>
  40e948:	cbnz	w0, 40e980 <printf@plt+0xd190>
  40e94c:	mov	x0, x27
  40e950:	bl	4014f0 <strlen@plt>
  40e954:	ldur	x8, [x29, #-24]
  40e958:	cmp	x8, x0
  40e95c:	b.eq	40e9bc <printf@plt+0xd1cc>  // b.none
  40e960:	ldur	x8, [x29, #-8]
  40e964:	cmp	x8, #0x0
  40e968:	csel	x8, x20, x8, eq  // eq = none
  40e96c:	stur	x8, [x29, #-8]
  40e970:	ldur	w8, [x29, #-16]
  40e974:	csinc	w28, w28, wzr, eq  // eq = none
  40e978:	csel	w8, w24, w8, eq  // eq = none
  40e97c:	stur	w8, [x29, #-16]
  40e980:	ldr	x27, [x20, #32]!
  40e984:	add	w24, w24, #0x1
  40e988:	cbnz	x27, 40e938 <printf@plt+0xd148>
  40e98c:	cbz	w28, 40e9d0 <printf@plt+0xd1e0>
  40e990:	ldur	w8, [x29, #-44]
  40e994:	cbnz	w8, 40eba8 <printf@plt+0xd3b8>
  40e998:	ldur	w21, [x29, #-28]
  40e99c:	mov	x0, x22
  40e9a0:	bl	4014f0 <strlen@plt>
  40e9a4:	add	x8, x22, x0
  40e9a8:	add	w9, w21, #0x1
  40e9ac:	str	x8, [x19, #32]
  40e9b0:	str	w9, [x19]
  40e9b4:	mov	w27, #0x3f                  	// #63
  40e9b8:	b	40e690 <printf@plt+0xcea0>
  40e9bc:	mov	x27, x20
  40e9c0:	ldr	x20, [sp, #8]
  40e9c4:	ldr	x26, [sp, #40]
  40e9c8:	ldur	w9, [x29, #-44]
  40e9cc:	b	40e9e8 <printf@plt+0xd1f8>
  40e9d0:	ldr	x20, [sp, #8]
  40e9d4:	ldr	x26, [sp, #40]
  40e9d8:	ldur	w9, [x29, #-44]
  40e9dc:	ldur	x27, [x29, #-8]
  40e9e0:	ldur	w24, [x29, #-16]
  40e9e4:	cbz	x27, 40ea04 <printf@plt+0xd214>
  40e9e8:	ldr	w8, [x27, #8]
  40e9ec:	cbz	w21, 40ea68 <printf@plt+0xd278>
  40e9f0:	ldur	x21, [x29, #-40]
  40e9f4:	cbz	w8, 40eb1c <printf@plt+0xd32c>
  40e9f8:	add	x8, x25, #0x1
  40e9fc:	str	x8, [x19, #16]
  40ea00:	b	40ea94 <printf@plt+0xd2a4>
  40ea04:	str	xzr, [x26]
  40ea08:	mov	w27, #0x57                  	// #87
  40ea0c:	b	40e690 <printf@plt+0xcea0>
  40ea10:	ldr	w8, [x19, #44]
  40ea14:	adrp	x9, 426000 <_Znam@GLIBCXX_3.4>
  40ea18:	ldr	x0, [x9, #520]
  40ea1c:	ldr	x2, [x25]
  40ea20:	adrp	x9, 413000 <_ZdlPvm@@Base+0x3e54>
  40ea24:	adrp	x10, 413000 <_ZdlPvm@@Base+0x3e54>
  40ea28:	add	x9, x9, #0xab
  40ea2c:	add	x10, x10, #0xc5
  40ea30:	cmp	w8, #0x0
  40ea34:	csel	x1, x10, x9, eq  // eq = none
  40ea38:	mov	w3, w27
  40ea3c:	bl	401500 <fprintf@plt>
  40ea40:	b	40e7f4 <printf@plt+0xd004>
  40ea44:	cmp	w22, w23
  40ea48:	b.ne	40eb5c <printf@plt+0xd36c>  // b.any
  40ea4c:	cbnz	w28, 40ec8c <printf@plt+0xd49c>
  40ea50:	str	w27, [x19, #8]
  40ea54:	ldrb	w8, [x24]
  40ea58:	mov	w9, #0x3f                  	// #63
  40ea5c:	cmp	w8, #0x3a
  40ea60:	csel	w27, w8, w9, eq  // eq = none
  40ea64:	b	40e89c <printf@plt+0xd0ac>
  40ea68:	ldur	x21, [x29, #-40]
  40ea6c:	cmp	w8, #0x1
  40ea70:	b.ne	40ea94 <printf@plt+0xd2a4>  // b.any
  40ea74:	ldur	w10, [x29, #-28]
  40ea78:	cmp	w10, w23
  40ea7c:	b.ge	40eb8c <printf@plt+0xd39c>  // b.tcont
  40ea80:	add	w8, w10, #0x1
  40ea84:	str	w8, [x19]
  40ea88:	ldr	x8, [sp, #16]
  40ea8c:	ldr	x8, [x8, w10, sxtw #3]
  40ea90:	b	40e9fc <printf@plt+0xd20c>
  40ea94:	mov	x0, x22
  40ea98:	bl	4014f0 <strlen@plt>
  40ea9c:	add	x8, x22, x0
  40eaa0:	str	x8, [x26]
  40eaa4:	cbz	x21, 40eaac <printf@plt+0xd2bc>
  40eaa8:	str	w24, [x21]
  40eaac:	ldr	x8, [x27, #16]
  40eab0:	ldr	w27, [x27, #24]
  40eab4:	cbz	x8, 40e690 <printf@plt+0xcea0>
  40eab8:	str	w27, [x8]
  40eabc:	mov	w27, wzr
  40eac0:	b	40e690 <printf@plt+0xcea0>
  40eac4:	cbnz	w9, 40ec40 <printf@plt+0xd450>
  40eac8:	mov	x0, x21
  40eacc:	bl	4014f0 <strlen@plt>
  40ead0:	add	x8, x21, x0
  40ead4:	str	x8, [x19, #32]
  40ead8:	ldr	w8, [x28, #24]
  40eadc:	str	w8, [x19, #8]
  40eae0:	ldrb	w8, [x24]
  40eae4:	cmp	w8, #0x3a
  40eae8:	mov	w9, #0x3f                  	// #63
  40eaec:	csel	w27, w8, w9, eq  // eq = none
  40eaf0:	b	40e690 <printf@plt+0xcea0>
  40eaf4:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40eaf8:	ldr	x0, [x8, #520]
  40eafc:	ldr	x2, [x25]
  40eb00:	cmp	w9, #0x2d
  40eb04:	b.ne	40eb70 <printf@plt+0xd380>  // b.any
  40eb08:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40eb0c:	add	x1, x1, #0x6b
  40eb10:	mov	x3, x21
  40eb14:	bl	401500 <fprintf@plt>
  40eb18:	b	40e740 <printf@plt+0xcf50>
  40eb1c:	cbnz	w9, 40ec64 <printf@plt+0xd474>
  40eb20:	mov	x0, x22
  40eb24:	bl	4014f0 <strlen@plt>
  40eb28:	add	x8, x22, x0
  40eb2c:	str	x8, [x26]
  40eb30:	b	40e9b4 <printf@plt+0xd1c4>
  40eb34:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40eb38:	ldr	x0, [x8, #520]
  40eb3c:	ldr	x2, [x25]
  40eb40:	ldr	x3, [sp, #32]
  40eb44:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40eb48:	add	x1, x1, #0xfcd
  40eb4c:	bl	401500 <fprintf@plt>
  40eb50:	ldr	x21, [x19, #32]
  40eb54:	ldr	w22, [x19]
  40eb58:	b	40e64c <printf@plt+0xce5c>
  40eb5c:	add	w8, w22, #0x1
  40eb60:	str	w8, [x19]
  40eb64:	ldr	x8, [x25, w22, sxtw #3]
  40eb68:	str	x8, [x19, #16]
  40eb6c:	b	40e89c <printf@plt+0xd0ac>
  40eb70:	ldr	x8, [sp, #32]
  40eb74:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40eb78:	add	x1, x1, #0x8b
  40eb7c:	mov	x4, x21
  40eb80:	ldrb	w3, [x8]
  40eb84:	bl	401500 <fprintf@plt>
  40eb88:	b	40e740 <printf@plt+0xcf50>
  40eb8c:	cbnz	w9, 40ecac <printf@plt+0xd4bc>
  40eb90:	mov	x0, x22
  40eb94:	bl	4014f0 <strlen@plt>
  40eb98:	add	x8, x22, x0
  40eb9c:	str	x8, [x26]
  40eba0:	ldrb	w8, [x20]
  40eba4:	b	40eae4 <printf@plt+0xd2f4>
  40eba8:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40ebac:	ldr	x9, [sp, #16]
  40ebb0:	ldr	x0, [x8, #520]
  40ebb4:	ldur	w8, [x29, #-28]
  40ebb8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40ebbc:	ldr	x2, [x9]
  40ebc0:	add	x1, x1, #0x106
  40ebc4:	ldr	x3, [x9, w8, sxtw #3]
  40ebc8:	bl	401500 <fprintf@plt>
  40ebcc:	ldr	x22, [x19, #32]
  40ebd0:	ldr	w21, [x19]
  40ebd4:	b	40e99c <printf@plt+0xd1ac>
  40ebd8:	ldr	x10, [sp, #32]
  40ebdc:	adrp	x9, 426000 <_Znam@GLIBCXX_3.4>
  40ebe0:	ldr	x0, [x9, #520]
  40ebe4:	ldr	x2, [x25]
  40ebe8:	ldrb	w8, [x10, #1]
  40ebec:	cmp	w8, #0x2d
  40ebf0:	b.ne	40ec28 <printf@plt+0xd438>  // b.any
  40ebf4:	ldr	x3, [x28]
  40ebf8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40ebfc:	add	x1, x1, #0xfeb
  40ec00:	bl	401500 <fprintf@plt>
  40ec04:	b	40e8a8 <printf@plt+0xd0b8>
  40ec08:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40ec0c:	ldr	x0, [x8, #520]
  40ec10:	ldr	x2, [x25]
  40ec14:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40ec18:	add	x1, x1, #0xdf
  40ec1c:	mov	w3, w27
  40ec20:	bl	401500 <fprintf@plt>
  40ec24:	b	40e830 <printf@plt+0xd040>
  40ec28:	ldrb	w3, [x10]
  40ec2c:	ldr	x4, [x28]
  40ec30:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40ec34:	add	x1, x1, #0x18
  40ec38:	bl	401500 <fprintf@plt>
  40ec3c:	b	40e8a8 <printf@plt+0xd0b8>
  40ec40:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40ec44:	ldr	x0, [x8, #520]
  40ec48:	ldr	x2, [x25]
  40ec4c:	ldr	x3, [sp, #32]
  40ec50:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40ec54:	add	x1, x1, #0x45
  40ec58:	bl	401500 <fprintf@plt>
  40ec5c:	ldr	x21, [x20]
  40ec60:	b	40eac8 <printf@plt+0xd2d8>
  40ec64:	ldr	x9, [sp, #16]
  40ec68:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40ec6c:	ldr	x0, [x8, #520]
  40ec70:	ldr	x3, [x27]
  40ec74:	ldr	x2, [x9]
  40ec78:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40ec7c:	add	x1, x1, #0x127
  40ec80:	bl	401500 <fprintf@plt>
  40ec84:	ldr	x22, [x26]
  40ec88:	b	40eb20 <printf@plt+0xd330>
  40ec8c:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40ec90:	ldr	x0, [x8, #520]
  40ec94:	ldr	x2, [x25]
  40ec98:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40ec9c:	add	x1, x1, #0xdf
  40eca0:	mov	w3, w27
  40eca4:	bl	401500 <fprintf@plt>
  40eca8:	b	40ea50 <printf@plt+0xd260>
  40ecac:	ldr	x9, [sp, #16]
  40ecb0:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40ecb4:	ldr	x0, [x8, #520]
  40ecb8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40ecbc:	ldr	x2, [x9]
  40ecc0:	add	x9, x9, w10, sxtw #3
  40ecc4:	ldur	x3, [x9, #-8]
  40ecc8:	add	x1, x1, #0x45
  40eccc:	bl	401500 <fprintf@plt>
  40ecd0:	ldr	x22, [x26]
  40ecd4:	b	40eb90 <printf@plt+0xd3a0>
  40ecd8:	ldp	w9, w11, [x1, #48]
  40ecdc:	ldr	w8, [x1]
  40ece0:	sxtw	x10, w11
  40ece4:	cmp	w8, w11
  40ece8:	b.le	40ed84 <printf@plt+0xd594>
  40ecec:	cmp	w9, w11
  40ecf0:	b.ge	40ed84 <printf@plt+0xd594>  // b.tcont
  40ecf4:	add	x11, x0, x10, lsl #3
  40ecf8:	mov	w12, w9
  40ecfc:	mov	w13, w8
  40ed00:	sub	w14, w13, w10
  40ed04:	sub	w15, w10, w12
  40ed08:	cmp	w14, w15
  40ed0c:	b.le	40ed44 <printf@plt+0xd554>
  40ed10:	cmp	w15, #0x1
  40ed14:	sub	w13, w13, w15
  40ed18:	b.lt	40ed74 <printf@plt+0xd584>  // b.tstop
  40ed1c:	mov	w14, w15
  40ed20:	add	x15, x0, w13, sxtw #3
  40ed24:	add	x16, x0, w12, sxtw #3
  40ed28:	ldr	x17, [x15]
  40ed2c:	ldr	x18, [x16]
  40ed30:	subs	x14, x14, #0x1
  40ed34:	str	x17, [x16], #8
  40ed38:	str	x18, [x15], #8
  40ed3c:	b.ne	40ed28 <printf@plt+0xd538>  // b.any
  40ed40:	b	40ed74 <printf@plt+0xd584>
  40ed44:	cmp	w14, #0x1
  40ed48:	b.lt	40ed70 <printf@plt+0xd580>  // b.tstop
  40ed4c:	sub	w15, w13, w10
  40ed50:	add	x16, x0, w12, sxtw #3
  40ed54:	mov	x17, x11
  40ed58:	ldr	x18, [x17]
  40ed5c:	ldr	x2, [x16]
  40ed60:	subs	x15, x15, #0x1
  40ed64:	str	x18, [x16], #8
  40ed68:	str	x2, [x17], #8
  40ed6c:	b.ne	40ed58 <printf@plt+0xd568>  // b.any
  40ed70:	add	w12, w12, w14
  40ed74:	cmp	w13, w10
  40ed78:	b.le	40ed84 <printf@plt+0xd594>
  40ed7c:	cmp	w10, w12
  40ed80:	b.gt	40ed00 <printf@plt+0xd510>
  40ed84:	sub	w9, w9, w10
  40ed88:	add	w9, w9, w8
  40ed8c:	stp	w9, w8, [x1, #48]
  40ed90:	ret
  40ed94:	stp	x29, x30, [sp, #-32]!
  40ed98:	stp	x20, x19, [sp, #16]
  40ed9c:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  40eda0:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40eda4:	ldr	w9, [x20, #464]
  40eda8:	ldr	w8, [x8, #468]
  40edac:	adrp	x19, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40edb0:	add	x19, x19, #0x78
  40edb4:	mov	x7, x19
  40edb8:	mov	x29, sp
  40edbc:	stp	w9, w8, [x19]
  40edc0:	bl	40e2d8 <printf@plt+0xcae8>
  40edc4:	ldr	w8, [x19]
  40edc8:	ldr	x9, [x19, #16]
  40edcc:	ldr	w11, [x19, #8]
  40edd0:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40edd4:	str	w8, [x20, #464]
  40edd8:	ldp	x20, x19, [sp, #16]
  40eddc:	adrp	x12, 426000 <_Znam@GLIBCXX_3.4>
  40ede0:	str	x9, [x10, #248]
  40ede4:	str	w11, [x12, #472]
  40ede8:	ldp	x29, x30, [sp], #32
  40edec:	ret
  40edf0:	stp	x29, x30, [sp, #-32]!
  40edf4:	stp	x20, x19, [sp, #16]
  40edf8:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  40edfc:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40ee00:	ldr	w9, [x20, #464]
  40ee04:	ldr	w8, [x8, #468]
  40ee08:	adrp	x19, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40ee0c:	add	x19, x19, #0x78
  40ee10:	mov	w6, #0x1                   	// #1
  40ee14:	mov	x3, xzr
  40ee18:	mov	x4, xzr
  40ee1c:	mov	w5, wzr
  40ee20:	mov	x7, x19
  40ee24:	mov	x29, sp
  40ee28:	stp	w9, w8, [x19]
  40ee2c:	bl	40e2d8 <printf@plt+0xcae8>
  40ee30:	ldr	w8, [x19]
  40ee34:	ldr	x9, [x19, #16]
  40ee38:	ldr	w11, [x19, #8]
  40ee3c:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40ee40:	str	w8, [x20, #464]
  40ee44:	ldp	x20, x19, [sp, #16]
  40ee48:	adrp	x12, 426000 <_Znam@GLIBCXX_3.4>
  40ee4c:	str	x9, [x10, #248]
  40ee50:	str	w11, [x12, #472]
  40ee54:	ldp	x29, x30, [sp], #32
  40ee58:	ret
  40ee5c:	mov	w5, wzr
  40ee60:	mov	w6, wzr
  40ee64:	b	40ed94 <printf@plt+0xd5a4>
  40ee68:	mov	x7, x5
  40ee6c:	mov	w5, wzr
  40ee70:	mov	w6, wzr
  40ee74:	b	40e2d8 <printf@plt+0xcae8>
  40ee78:	mov	w5, #0x1                   	// #1
  40ee7c:	mov	w6, wzr
  40ee80:	b	40ed94 <printf@plt+0xd5a4>
  40ee84:	mov	x7, x5
  40ee88:	mov	w5, #0x1                   	// #1
  40ee8c:	mov	w6, wzr
  40ee90:	b	40e2d8 <printf@plt+0xcae8>
  40ee94:	mov	w8, w0
  40ee98:	tbnz	w0, #31, 40eee0 <printf@plt+0xd6f0>
  40ee9c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40eea0:	mov	w9, #0x6667                	// #26215
  40eea4:	add	x0, x0, #0xc4
  40eea8:	movk	w9, #0x6666, lsl #16
  40eeac:	mov	w10, #0xa                   	// #10
  40eeb0:	smull	x11, w8, w9
  40eeb4:	lsr	x13, x11, #63
  40eeb8:	asr	x11, x11, #34
  40eebc:	add	w11, w11, w13
  40eec0:	add	w12, w8, #0x9
  40eec4:	msub	w8, w11, w10, w8
  40eec8:	add	w8, w8, #0x30
  40eecc:	cmp	w12, #0x12
  40eed0:	strb	w8, [x0, #-1]!
  40eed4:	mov	w8, w11
  40eed8:	b.hi	40eeb0 <printf@plt+0xd6c0>  // b.pmore
  40eedc:	ret
  40eee0:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40eee4:	mov	w9, #0x6667                	// #26215
  40eee8:	add	x0, x0, #0xc3
  40eeec:	movk	w9, #0x6666, lsl #16
  40eef0:	mov	w10, #0xa                   	// #10
  40eef4:	smull	x11, w8, w9
  40eef8:	lsr	x13, x11, #63
  40eefc:	asr	x11, x11, #34
  40ef00:	neg	w12, w8
  40ef04:	add	w11, w11, w13
  40ef08:	madd	w12, w11, w10, w12
  40ef0c:	add	w8, w8, #0x9
  40ef10:	add	w12, w12, #0x30
  40ef14:	cmp	w8, #0x12
  40ef18:	strb	w12, [x0], #-1
  40ef1c:	mov	w8, w11
  40ef20:	b.hi	40eef4 <printf@plt+0xd704>  // b.pmore
  40ef24:	mov	w8, #0x2d                  	// #45
  40ef28:	strb	w8, [x0]
  40ef2c:	ret
  40ef30:	mov	w8, w0
  40ef34:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40ef38:	mov	w9, #0xcccd                	// #52429
  40ef3c:	add	x0, x0, #0xd9
  40ef40:	movk	w9, #0xcccc, lsl #16
  40ef44:	mov	w10, #0xa                   	// #10
  40ef48:	umull	x11, w8, w9
  40ef4c:	lsr	x11, x11, #35
  40ef50:	msub	w12, w11, w10, w8
  40ef54:	orr	w12, w12, #0x30
  40ef58:	cmp	w8, #0x9
  40ef5c:	strb	w12, [x0, #-1]!
  40ef60:	mov	w8, w11
  40ef64:	b.hi	40ef48 <printf@plt+0xd758>  // b.pmore
  40ef68:	ret
  40ef6c:	sub	sp, sp, #0x30
  40ef70:	stp	x29, x30, [sp, #16]
  40ef74:	stp	x20, x19, [sp, #32]
  40ef78:	add	x29, sp, #0x10
  40ef7c:	sub	x1, x0, #0x1
  40ef80:	ldrb	w8, [x1, #1]!
  40ef84:	cmp	x8, #0x20
  40ef88:	b.eq	40ef80 <printf@plt+0xd790>  // b.none
  40ef8c:	adrp	x9, 428000 <stderr@@GLIBC_2.17+0x1df8>
  40ef90:	add	x9, x9, #0x854
  40ef94:	ldrb	w10, [x9, x8]
  40ef98:	cbz	w10, 40f014 <printf@plt+0xd824>
  40ef9c:	mov	w19, wzr
  40efa0:	mov	w10, #0xa                   	// #10
  40efa4:	ldrb	w11, [x1, #1]!
  40efa8:	mul	w13, w19, w10
  40efac:	add	w8, w13, w8, uxtb
  40efb0:	sub	w19, w8, #0x30
  40efb4:	ldrb	w12, [x9, x11]
  40efb8:	mov	w8, w11
  40efbc:	cbnz	w12, 40efa4 <printf@plt+0xd7b4>
  40efc0:	cmp	w8, #0x20
  40efc4:	mov	w20, wzr
  40efc8:	b.hi	40f0d0 <printf@plt+0xd8e0>  // b.pmore
  40efcc:	mov	w9, #0x1                   	// #1
  40efd0:	mov	x10, #0x401                 	// #1025
  40efd4:	lsl	x9, x9, x8
  40efd8:	movk	x10, #0x1, lsl #32
  40efdc:	tst	x9, x10
  40efe0:	b.eq	40f0d0 <printf@plt+0xd8e0>  // b.none
  40efe4:	and	w9, w8, #0xff
  40efe8:	cmp	w9, #0x20
  40efec:	b.ne	40eff8 <printf@plt+0xd808>  // b.any
  40eff0:	ldrb	w8, [x1, #1]!
  40eff4:	b	40efe4 <printf@plt+0xd7f4>
  40eff8:	cbz	w9, 40f004 <printf@plt+0xd814>
  40effc:	cmp	w9, #0xa
  40f000:	b.ne	40f01c <printf@plt+0xd82c>  // b.any
  40f004:	mov	w0, w19
  40f008:	bl	40fcac <_ZdlPvm@@Base+0xb00>
  40f00c:	mov	w20, #0x1                   	// #1
  40f010:	b	40f0d0 <printf@plt+0xd8e0>
  40f014:	mov	w20, wzr
  40f018:	b	40f0d0 <printf@plt+0xd8e0>
  40f01c:	mov	x10, #0x401                 	// #1025
  40f020:	mov	w9, #0x1                   	// #1
  40f024:	movk	x10, #0x1, lsl #32
  40f028:	mov	x20, x1
  40f02c:	and	w11, w8, #0xff
  40f030:	cmp	w11, #0x20
  40f034:	b.hi	40f048 <printf@plt+0xd858>  // b.pmore
  40f038:	and	x8, x8, #0xff
  40f03c:	lsl	x8, x9, x8
  40f040:	tst	x8, x10
  40f044:	b.ne	40f058 <printf@plt+0xd868>  // b.any
  40f048:	cmp	w11, #0x5c
  40f04c:	b.eq	40f058 <printf@plt+0xd868>  // b.none
  40f050:	ldrb	w8, [x20, #1]!
  40f054:	b	40f02c <printf@plt+0xd83c>
  40f058:	sub	w2, w20, w1
  40f05c:	mov	x0, sp
  40f060:	bl	40f1c0 <_ZdlPvm@@Base+0x14>
  40f064:	ldrb	w8, [x20]
  40f068:	cmp	w8, #0x20
  40f06c:	b.ne	40f078 <printf@plt+0xd888>  // b.any
  40f070:	add	x20, x20, #0x1
  40f074:	b	40f064 <printf@plt+0xd874>
  40f078:	cbz	w8, 40f084 <printf@plt+0xd894>
  40f07c:	cmp	w8, #0xa
  40f080:	b.ne	40f0c4 <printf@plt+0xd8d4>  // b.any
  40f084:	ldp	w8, w9, [sp, #8]
  40f088:	cmp	w8, w9
  40f08c:	b.lt	40f09c <printf@plt+0xd8ac>  // b.tstop
  40f090:	mov	x0, sp
  40f094:	bl	40f528 <_ZdlPvm@@Base+0x37c>
  40f098:	ldr	w8, [sp, #8]
  40f09c:	ldr	x9, [sp]
  40f0a0:	add	w10, w8, #0x1
  40f0a4:	str	w10, [sp, #8]
  40f0a8:	strb	wzr, [x9, w8, sxtw]
  40f0ac:	ldr	x0, [sp]
  40f0b0:	bl	40fc68 <_ZdlPvm@@Base+0xabc>
  40f0b4:	mov	w0, w19
  40f0b8:	bl	40fcac <_ZdlPvm@@Base+0xb00>
  40f0bc:	mov	w20, #0x1                   	// #1
  40f0c0:	b	40f0c8 <printf@plt+0xd8d8>
  40f0c4:	mov	w20, wzr
  40f0c8:	mov	x0, sp
  40f0cc:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40f0d0:	mov	w0, w20
  40f0d4:	ldp	x20, x19, [sp, #32]
  40f0d8:	ldp	x29, x30, [sp, #16]
  40f0dc:	add	sp, sp, #0x30
  40f0e0:	ret
  40f0e4:	mov	x19, x0
  40f0e8:	mov	x0, sp
  40f0ec:	bl	40f358 <_ZdlPvm@@Base+0x1ac>
  40f0f0:	mov	x0, x19
  40f0f4:	bl	401790 <_Unwind_Resume@plt>
  40f0f8:	ret

000000000040f0fc <_Znwm@@Base>:
  40f0fc:	stp	x29, x30, [sp, #-32]!
  40f100:	str	x19, [sp, #16]
  40f104:	mov	x29, sp
  40f108:	and	x8, x0, #0xffffffff
  40f10c:	cmp	x0, #0x0
  40f110:	csinc	x0, x8, xzr, ne  // ne = any
  40f114:	bl	401710 <malloc@plt>
  40f118:	cbz	x0, 40f128 <_Znwm@@Base+0x2c>
  40f11c:	ldr	x19, [sp, #16]
  40f120:	ldp	x29, x30, [sp], #32
  40f124:	ret
  40f128:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40f12c:	ldr	x19, [x8, #224]
  40f130:	cbz	x19, 40f160 <_Znwm@@Base+0x64>
  40f134:	mov	x0, x19
  40f138:	bl	4014f0 <strlen@plt>
  40f13c:	mov	x2, x0
  40f140:	mov	w0, #0x2                   	// #2
  40f144:	mov	x1, x19
  40f148:	bl	401700 <write@plt>
  40f14c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40f150:	add	x1, x1, #0xf16
  40f154:	mov	w0, #0x2                   	// #2
  40f158:	mov	w2, #0x2                   	// #2
  40f15c:	bl	401700 <write@plt>
  40f160:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e54>
  40f164:	add	x0, x0, #0x165
  40f168:	bl	40f174 <_Znwm@@Base+0x78>
  40f16c:	mov	w0, #0xffffffff            	// #-1
  40f170:	bl	401590 <_exit@plt>
  40f174:	stp	x29, x30, [sp, #-32]!
  40f178:	str	x19, [sp, #16]
  40f17c:	mov	x29, sp
  40f180:	mov	x19, x0
  40f184:	bl	4014f0 <strlen@plt>
  40f188:	mov	x1, x19
  40f18c:	ldr	x19, [sp, #16]
  40f190:	mov	x2, x0
  40f194:	mov	w0, #0x2                   	// #2
  40f198:	ldp	x29, x30, [sp], #32
  40f19c:	b	401700 <write@plt>

000000000040f1a0 <_ZdlPv@@Base>:
  40f1a0:	cbz	x0, 40f1a8 <_ZdlPv@@Base+0x8>
  40f1a4:	b	401560 <free@plt>
  40f1a8:	ret

000000000040f1ac <_ZdlPvm@@Base>:
  40f1ac:	cbz	x0, 40f1b4 <_ZdlPvm@@Base+0x8>
  40f1b0:	b	401560 <free@plt>
  40f1b4:	ret
  40f1b8:	stp	xzr, xzr, [x0]
  40f1bc:	ret
  40f1c0:	stp	x29, x30, [sp, #-48]!
  40f1c4:	str	x21, [sp, #16]
  40f1c8:	stp	x20, x19, [sp, #32]
  40f1cc:	mov	x29, sp
  40f1d0:	mov	w21, w2
  40f1d4:	mov	x20, x1
  40f1d8:	mov	x19, x0
  40f1dc:	str	w2, [x0, #8]
  40f1e0:	tbnz	w2, #31, 40f200 <_ZdlPvm@@Base+0x54>
  40f1e4:	cbnz	w21, 40f210 <_ZdlPvm@@Base+0x64>
  40f1e8:	str	wzr, [x19, #12]
  40f1ec:	str	xzr, [x19]
  40f1f0:	ldp	x20, x19, [sp, #32]
  40f1f4:	ldr	x21, [sp, #16]
  40f1f8:	ldp	x29, x30, [sp], #48
  40f1fc:	ret
  40f200:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40f204:	add	x1, x1, #0x180
  40f208:	mov	w0, #0x57                  	// #87
  40f20c:	bl	40da20 <printf@plt+0xc230>
  40f210:	lsl	w8, w21, #1
  40f214:	sxtw	x0, w8
  40f218:	str	w8, [x19, #12]
  40f21c:	bl	401480 <_Znam@plt>
  40f220:	str	x0, [x19]
  40f224:	sxtw	x2, w21
  40f228:	mov	x1, x20
  40f22c:	ldp	x20, x19, [sp, #32]
  40f230:	ldr	x21, [sp, #16]
  40f234:	ldp	x29, x30, [sp], #48
  40f238:	b	4014a0 <memcpy@plt>
  40f23c:	stp	x29, x30, [sp, #-48]!
  40f240:	str	x21, [sp, #16]
  40f244:	stp	x20, x19, [sp, #32]
  40f248:	mov	x29, sp
  40f24c:	mov	x19, x0
  40f250:	cbz	x1, 40f298 <_ZdlPvm@@Base+0xec>
  40f254:	mov	x0, x1
  40f258:	mov	x20, x1
  40f25c:	bl	4014f0 <strlen@plt>
  40f260:	mov	x21, x0
  40f264:	str	w21, [x19, #8]
  40f268:	cbz	w21, 40f2a0 <_ZdlPvm@@Base+0xf4>
  40f26c:	lsl	w8, w21, #1
  40f270:	sxtw	x0, w8
  40f274:	str	w8, [x19, #12]
  40f278:	bl	401480 <_Znam@plt>
  40f27c:	str	x0, [x19]
  40f280:	sxtw	x2, w21
  40f284:	mov	x1, x20
  40f288:	ldp	x20, x19, [sp, #32]
  40f28c:	ldr	x21, [sp, #16]
  40f290:	ldp	x29, x30, [sp], #48
  40f294:	b	4014a0 <memcpy@plt>
  40f298:	str	xzr, [x19, #8]
  40f29c:	b	40f2a4 <_ZdlPvm@@Base+0xf8>
  40f2a0:	str	wzr, [x19, #12]
  40f2a4:	str	xzr, [x19]
  40f2a8:	ldp	x20, x19, [sp, #32]
  40f2ac:	ldr	x21, [sp, #16]
  40f2b0:	ldp	x29, x30, [sp], #48
  40f2b4:	ret
  40f2b8:	stp	x29, x30, [sp, #-32]!
  40f2bc:	stp	x20, x19, [sp, #16]
  40f2c0:	mov	x29, sp
  40f2c4:	adrp	x8, 413000 <_ZdlPvm@@Base+0x3e54>
  40f2c8:	ldr	d0, [x8, #376]
  40f2cc:	mov	x20, x0
  40f2d0:	mov	w19, w1
  40f2d4:	str	d0, [x0, #8]
  40f2d8:	mov	w0, #0x2                   	// #2
  40f2dc:	bl	401480 <_Znam@plt>
  40f2e0:	str	x0, [x20]
  40f2e4:	strb	w19, [x0]
  40f2e8:	ldp	x20, x19, [sp, #16]
  40f2ec:	ldp	x29, x30, [sp], #32
  40f2f0:	ret
  40f2f4:	stp	x29, x30, [sp, #-48]!
  40f2f8:	str	x21, [sp, #16]
  40f2fc:	stp	x20, x19, [sp, #32]
  40f300:	mov	x29, sp
  40f304:	ldrsw	x19, [x1, #8]
  40f308:	mov	x20, x0
  40f30c:	str	w19, [x0, #8]
  40f310:	cbz	w19, 40f340 <_ZdlPvm@@Base+0x194>
  40f314:	lsl	x0, x19, #1
  40f318:	mov	x21, x1
  40f31c:	str	w0, [x20, #12]
  40f320:	bl	401480 <_Znam@plt>
  40f324:	str	x0, [x20]
  40f328:	ldr	x1, [x21]
  40f32c:	mov	x2, x19
  40f330:	ldp	x20, x19, [sp, #32]
  40f334:	ldr	x21, [sp, #16]
  40f338:	ldp	x29, x30, [sp], #48
  40f33c:	b	4014a0 <memcpy@plt>
  40f340:	str	wzr, [x20, #12]
  40f344:	str	xzr, [x20]
  40f348:	ldp	x20, x19, [sp, #32]
  40f34c:	ldr	x21, [sp, #16]
  40f350:	ldp	x29, x30, [sp], #48
  40f354:	ret
  40f358:	ldr	x0, [x0]
  40f35c:	cbz	x0, 40f364 <_ZdlPvm@@Base+0x1b8>
  40f360:	b	4016b0 <_ZdaPv@plt>
  40f364:	ret
  40f368:	stp	x29, x30, [sp, #-32]!
  40f36c:	stp	x20, x19, [sp, #16]
  40f370:	mov	x29, sp
  40f374:	mov	x19, x0
  40f378:	mov	x20, x1
  40f37c:	mov	x3, x19
  40f380:	ldr	x0, [x0]
  40f384:	ldr	w1, [x3, #12]!
  40f388:	ldr	w2, [x20, #8]
  40f38c:	bl	40f3b8 <_ZdlPvm@@Base+0x20c>
  40f390:	str	x0, [x19]
  40f394:	ldrsw	x2, [x20, #8]
  40f398:	str	w2, [x19, #8]
  40f39c:	cbz	w2, 40f3a8 <_ZdlPvm@@Base+0x1fc>
  40f3a0:	ldr	x1, [x20]
  40f3a4:	bl	4014a0 <memcpy@plt>
  40f3a8:	mov	x0, x19
  40f3ac:	ldp	x20, x19, [sp, #16]
  40f3b0:	ldp	x29, x30, [sp], #32
  40f3b4:	ret
  40f3b8:	stp	x29, x30, [sp, #-32]!
  40f3bc:	stp	x20, x19, [sp, #16]
  40f3c0:	mov	x29, sp
  40f3c4:	mov	x19, x3
  40f3c8:	cmp	w1, w2
  40f3cc:	b.ge	40f3f8 <_ZdlPvm@@Base+0x24c>  // b.tcont
  40f3d0:	mov	w20, w2
  40f3d4:	cbz	x0, 40f3dc <_ZdlPvm@@Base+0x230>
  40f3d8:	bl	4016b0 <_ZdaPv@plt>
  40f3dc:	cbz	w20, 40f400 <_ZdlPvm@@Base+0x254>
  40f3e0:	lsl	w8, w20, #1
  40f3e4:	str	w8, [x19]
  40f3e8:	ldp	x20, x19, [sp, #16]
  40f3ec:	sxtw	x0, w8
  40f3f0:	ldp	x29, x30, [sp], #32
  40f3f4:	b	401480 <_Znam@plt>
  40f3f8:	str	w1, [x19]
  40f3fc:	b	40f408 <_ZdlPvm@@Base+0x25c>
  40f400:	mov	x0, xzr
  40f404:	str	wzr, [x19]
  40f408:	ldp	x20, x19, [sp, #16]
  40f40c:	ldp	x29, x30, [sp], #32
  40f410:	ret
  40f414:	stp	x29, x30, [sp, #-48]!
  40f418:	str	x21, [sp, #16]
  40f41c:	stp	x20, x19, [sp, #32]
  40f420:	mov	x29, sp
  40f424:	mov	x19, x0
  40f428:	cbz	x1, 40f470 <_ZdlPvm@@Base+0x2c4>
  40f42c:	mov	x0, x1
  40f430:	mov	x20, x1
  40f434:	bl	4014f0 <strlen@plt>
  40f438:	ldr	x8, [x19]
  40f43c:	mov	x3, x19
  40f440:	ldr	w1, [x3, #12]!
  40f444:	mov	x21, x0
  40f448:	mov	x0, x8
  40f44c:	mov	w2, w21
  40f450:	bl	40f3b8 <_ZdlPvm@@Base+0x20c>
  40f454:	str	x0, [x19]
  40f458:	str	w21, [x19, #8]
  40f45c:	cbz	w21, 40f480 <_ZdlPvm@@Base+0x2d4>
  40f460:	sxtw	x2, w21
  40f464:	mov	x1, x20
  40f468:	bl	4014a0 <memcpy@plt>
  40f46c:	b	40f480 <_ZdlPvm@@Base+0x2d4>
  40f470:	ldr	x0, [x19]
  40f474:	cbz	x0, 40f47c <_ZdlPvm@@Base+0x2d0>
  40f478:	bl	4016b0 <_ZdaPv@plt>
  40f47c:	stp	xzr, xzr, [x19]
  40f480:	mov	x0, x19
  40f484:	ldp	x20, x19, [sp, #32]
  40f488:	ldr	x21, [sp, #16]
  40f48c:	ldp	x29, x30, [sp], #48
  40f490:	ret
  40f494:	stp	x29, x30, [sp, #-48]!
  40f498:	str	x21, [sp, #16]
  40f49c:	stp	x20, x19, [sp, #32]
  40f4a0:	mov	x29, sp
  40f4a4:	mov	x19, x0
  40f4a8:	mov	x3, x19
  40f4ac:	ldr	x0, [x0]
  40f4b0:	ldr	w8, [x3, #12]!
  40f4b4:	mov	w20, w1
  40f4b8:	mov	w2, #0x1                   	// #1
  40f4bc:	mov	w21, #0x1                   	// #1
  40f4c0:	mov	w1, w8
  40f4c4:	bl	40f3b8 <_ZdlPvm@@Base+0x20c>
  40f4c8:	str	x0, [x19]
  40f4cc:	str	w21, [x19, #8]
  40f4d0:	strb	w20, [x0]
  40f4d4:	mov	x0, x19
  40f4d8:	ldp	x20, x19, [sp, #32]
  40f4dc:	ldr	x21, [sp, #16]
  40f4e0:	ldp	x29, x30, [sp], #48
  40f4e4:	ret
  40f4e8:	stp	x29, x30, [sp, #-32]!
  40f4ec:	stp	x20, x19, [sp, #16]
  40f4f0:	mov	x20, x0
  40f4f4:	ldr	x0, [x0]
  40f4f8:	mov	x19, x1
  40f4fc:	mov	x29, sp
  40f500:	cbz	x0, 40f508 <_ZdlPvm@@Base+0x35c>
  40f504:	bl	4016b0 <_ZdaPv@plt>
  40f508:	ldr	x8, [x19]
  40f50c:	str	x8, [x20]
  40f510:	ldr	x8, [x19, #8]
  40f514:	str	x8, [x20, #8]
  40f518:	stp	xzr, xzr, [x19]
  40f51c:	ldp	x20, x19, [sp, #16]
  40f520:	ldp	x29, x30, [sp], #32
  40f524:	ret
  40f528:	stp	x29, x30, [sp, #-32]!
  40f52c:	str	x19, [sp, #16]
  40f530:	mov	x29, sp
  40f534:	mov	x19, x0
  40f538:	mov	x4, x19
  40f53c:	ldr	x0, [x0]
  40f540:	ldr	w1, [x4, #12]!
  40f544:	ldr	w2, [x19, #8]
  40f548:	add	w3, w2, #0x1
  40f54c:	bl	40f560 <_ZdlPvm@@Base+0x3b4>
  40f550:	str	x0, [x19]
  40f554:	ldr	x19, [sp, #16]
  40f558:	ldp	x29, x30, [sp], #32
  40f55c:	ret
  40f560:	stp	x29, x30, [sp, #-48]!
  40f564:	stp	x22, x21, [sp, #16]
  40f568:	stp	x20, x19, [sp, #32]
  40f56c:	mov	x29, sp
  40f570:	mov	x21, x4
  40f574:	cmp	w1, w3
  40f578:	mov	x19, x0
  40f57c:	b.ge	40f5d0 <_ZdlPvm@@Base+0x424>  // b.tcont
  40f580:	mov	w22, w3
  40f584:	cbz	w3, 40f5d8 <_ZdlPvm@@Base+0x42c>
  40f588:	lsl	w8, w22, #1
  40f58c:	sxtw	x0, w8
  40f590:	mov	w20, w2
  40f594:	str	w8, [x21]
  40f598:	bl	401480 <_Znam@plt>
  40f59c:	mov	x21, x0
  40f5a0:	cbz	w20, 40f5bc <_ZdlPvm@@Base+0x410>
  40f5a4:	cmp	w20, w22
  40f5a8:	b.ge	40f5bc <_ZdlPvm@@Base+0x410>  // b.tcont
  40f5ac:	sxtw	x2, w20
  40f5b0:	mov	x0, x21
  40f5b4:	mov	x1, x19
  40f5b8:	bl	4014a0 <memcpy@plt>
  40f5bc:	cbz	x19, 40f5c8 <_ZdlPvm@@Base+0x41c>
  40f5c0:	mov	x0, x19
  40f5c4:	bl	4016b0 <_ZdaPv@plt>
  40f5c8:	mov	x19, x21
  40f5cc:	b	40f5ec <_ZdlPvm@@Base+0x440>
  40f5d0:	str	w1, [x21]
  40f5d4:	b	40f5ec <_ZdlPvm@@Base+0x440>
  40f5d8:	cbz	x19, 40f5e4 <_ZdlPvm@@Base+0x438>
  40f5dc:	mov	x0, x19
  40f5e0:	bl	4016b0 <_ZdaPv@plt>
  40f5e4:	mov	x19, xzr
  40f5e8:	str	wzr, [x21]
  40f5ec:	mov	x0, x19
  40f5f0:	ldp	x20, x19, [sp, #32]
  40f5f4:	ldp	x22, x21, [sp, #16]
  40f5f8:	ldp	x29, x30, [sp], #48
  40f5fc:	ret
  40f600:	stp	x29, x30, [sp, #-48]!
  40f604:	stp	x22, x21, [sp, #16]
  40f608:	stp	x20, x19, [sp, #32]
  40f60c:	mov	x29, sp
  40f610:	mov	x19, x0
  40f614:	cbz	x1, 40f668 <_ZdlPvm@@Base+0x4bc>
  40f618:	mov	x0, x1
  40f61c:	mov	x20, x1
  40f620:	bl	4014f0 <strlen@plt>
  40f624:	ldr	w2, [x19, #8]
  40f628:	mov	x4, x19
  40f62c:	ldr	w1, [x4, #12]!
  40f630:	mov	x21, x0
  40f634:	ldr	x0, [x19]
  40f638:	add	w22, w2, w21
  40f63c:	cmp	w22, w1
  40f640:	b.le	40f654 <_ZdlPvm@@Base+0x4a8>
  40f644:	mov	w3, w22
  40f648:	bl	40f560 <_ZdlPvm@@Base+0x3b4>
  40f64c:	ldr	w2, [x19, #8]
  40f650:	str	x0, [x19]
  40f654:	add	x0, x0, w2, sxtw
  40f658:	sxtw	x2, w21
  40f65c:	mov	x1, x20
  40f660:	bl	4014a0 <memcpy@plt>
  40f664:	str	w22, [x19, #8]
  40f668:	mov	x0, x19
  40f66c:	ldp	x20, x19, [sp, #32]
  40f670:	ldp	x22, x21, [sp, #16]
  40f674:	ldp	x29, x30, [sp], #48
  40f678:	ret
  40f67c:	stp	x29, x30, [sp, #-48]!
  40f680:	str	x21, [sp, #16]
  40f684:	stp	x20, x19, [sp, #32]
  40f688:	mov	x29, sp
  40f68c:	ldr	w8, [x1, #8]
  40f690:	mov	x19, x0
  40f694:	cbz	w8, 40f6e0 <_ZdlPvm@@Base+0x534>
  40f698:	ldr	w2, [x19, #8]
  40f69c:	mov	x4, x19
  40f6a0:	mov	x20, x1
  40f6a4:	ldr	w1, [x4, #12]!
  40f6a8:	ldr	x0, [x19]
  40f6ac:	add	w21, w2, w8
  40f6b0:	cmp	w21, w1
  40f6b4:	b.le	40f6cc <_ZdlPvm@@Base+0x520>
  40f6b8:	mov	w3, w21
  40f6bc:	bl	40f560 <_ZdlPvm@@Base+0x3b4>
  40f6c0:	str	x0, [x19]
  40f6c4:	ldr	w2, [x19, #8]
  40f6c8:	ldr	w8, [x20, #8]
  40f6cc:	ldr	x1, [x20]
  40f6d0:	add	x0, x0, w2, sxtw
  40f6d4:	sxtw	x2, w8
  40f6d8:	bl	4014a0 <memcpy@plt>
  40f6dc:	str	w21, [x19, #8]
  40f6e0:	mov	x0, x19
  40f6e4:	ldp	x20, x19, [sp, #32]
  40f6e8:	ldr	x21, [sp, #16]
  40f6ec:	ldp	x29, x30, [sp], #48
  40f6f0:	ret
  40f6f4:	cmp	w2, #0x1
  40f6f8:	b.lt	40f764 <_ZdlPvm@@Base+0x5b8>  // b.tstop
  40f6fc:	stp	x29, x30, [sp, #-48]!
  40f700:	stp	x22, x21, [sp, #16]
  40f704:	stp	x20, x19, [sp, #32]
  40f708:	mov	x29, sp
  40f70c:	mov	w21, w2
  40f710:	ldr	w2, [x0, #8]
  40f714:	mov	x4, x0
  40f718:	mov	x20, x1
  40f71c:	ldr	w1, [x4, #12]!
  40f720:	mov	x19, x0
  40f724:	ldr	x0, [x0]
  40f728:	add	w22, w2, w21
  40f72c:	cmp	w22, w1
  40f730:	b.le	40f744 <_ZdlPvm@@Base+0x598>
  40f734:	mov	w3, w22
  40f738:	bl	40f560 <_ZdlPvm@@Base+0x3b4>
  40f73c:	ldr	w2, [x19, #8]
  40f740:	str	x0, [x19]
  40f744:	add	x0, x0, w2, sxtw
  40f748:	mov	w2, w21
  40f74c:	mov	x1, x20
  40f750:	bl	4014a0 <memcpy@plt>
  40f754:	str	w22, [x19, #8]
  40f758:	ldp	x20, x19, [sp, #32]
  40f75c:	ldp	x22, x21, [sp, #16]
  40f760:	ldp	x29, x30, [sp], #48
  40f764:	ret
  40f768:	stp	x29, x30, [sp, #-64]!
  40f76c:	stp	x24, x23, [sp, #16]
  40f770:	stp	x22, x21, [sp, #32]
  40f774:	stp	x20, x19, [sp, #48]
  40f778:	mov	x29, sp
  40f77c:	mov	w20, w4
  40f780:	mov	x19, x3
  40f784:	mov	w22, w2
  40f788:	mov	x21, x1
  40f78c:	orr	w8, w4, w2
  40f790:	mov	x23, x0
  40f794:	tbz	w8, #31, 40f7a8 <_ZdlPvm@@Base+0x5fc>
  40f798:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40f79c:	add	x1, x1, #0x180
  40f7a0:	mov	w0, #0xd7                  	// #215
  40f7a4:	bl	40da20 <printf@plt+0xc230>
  40f7a8:	adds	w8, w20, w22
  40f7ac:	str	w8, [x23, #8]
  40f7b0:	b.eq	40f7f4 <_ZdlPvm@@Base+0x648>  // b.none
  40f7b4:	lsl	w8, w8, #1
  40f7b8:	sxtw	x0, w8
  40f7bc:	str	w8, [x23, #12]
  40f7c0:	bl	401480 <_Znam@plt>
  40f7c4:	mov	x24, x0
  40f7c8:	str	x0, [x23]
  40f7cc:	cbz	w22, 40f810 <_ZdlPvm@@Base+0x664>
  40f7d0:	sxtw	x22, w22
  40f7d4:	mov	x0, x24
  40f7d8:	mov	x1, x21
  40f7dc:	mov	x2, x22
  40f7e0:	bl	4014a0 <memcpy@plt>
  40f7e4:	cbz	w20, 40f7fc <_ZdlPvm@@Base+0x650>
  40f7e8:	add	x0, x24, x22
  40f7ec:	sxtw	x2, w20
  40f7f0:	b	40f818 <_ZdlPvm@@Base+0x66c>
  40f7f4:	str	wzr, [x23, #12]
  40f7f8:	str	xzr, [x23]
  40f7fc:	ldp	x20, x19, [sp, #48]
  40f800:	ldp	x22, x21, [sp, #32]
  40f804:	ldp	x24, x23, [sp, #16]
  40f808:	ldp	x29, x30, [sp], #64
  40f80c:	ret
  40f810:	sxtw	x2, w20
  40f814:	mov	x0, x24
  40f818:	mov	x1, x19
  40f81c:	ldp	x20, x19, [sp, #48]
  40f820:	ldp	x22, x21, [sp, #32]
  40f824:	ldp	x24, x23, [sp, #16]
  40f828:	ldp	x29, x30, [sp], #64
  40f82c:	b	4014a0 <memcpy@plt>
  40f830:	stp	x29, x30, [sp, #-16]!
  40f834:	ldrsw	x2, [x0, #8]
  40f838:	ldrsw	x8, [x1, #8]
  40f83c:	mov	x29, sp
  40f840:	cmp	w2, w8
  40f844:	b.le	40f864 <_ZdlPvm@@Base+0x6b8>
  40f848:	cbz	w8, 40f880 <_ZdlPvm@@Base+0x6d4>
  40f84c:	ldr	x0, [x0]
  40f850:	ldr	x1, [x1]
  40f854:	mov	x2, x8
  40f858:	bl	401550 <memcmp@plt>
  40f85c:	lsr	w0, w0, #31
  40f860:	b	40f88c <_ZdlPvm@@Base+0x6e0>
  40f864:	cbz	w2, 40f888 <_ZdlPvm@@Base+0x6dc>
  40f868:	ldr	x0, [x0]
  40f86c:	ldr	x1, [x1]
  40f870:	bl	401550 <memcmp@plt>
  40f874:	cmp	w0, #0x1
  40f878:	cset	w0, lt  // lt = tstop
  40f87c:	b	40f88c <_ZdlPvm@@Base+0x6e0>
  40f880:	mov	w0, wzr
  40f884:	b	40f88c <_ZdlPvm@@Base+0x6e0>
  40f888:	mov	w0, #0x1                   	// #1
  40f88c:	ldp	x29, x30, [sp], #16
  40f890:	ret
  40f894:	stp	x29, x30, [sp, #-16]!
  40f898:	ldrsw	x2, [x0, #8]
  40f89c:	ldrsw	x8, [x1, #8]
  40f8a0:	mov	x29, sp
  40f8a4:	cmp	w2, w8
  40f8a8:	b.ge	40f8c8 <_ZdlPvm@@Base+0x71c>  // b.tcont
  40f8ac:	cbz	w2, 40f8e4 <_ZdlPvm@@Base+0x738>
  40f8b0:	ldr	x0, [x0]
  40f8b4:	ldr	x1, [x1]
  40f8b8:	bl	401550 <memcmp@plt>
  40f8bc:	cmp	w0, #0x1
  40f8c0:	cset	w0, lt  // lt = tstop
  40f8c4:	b	40f8f0 <_ZdlPvm@@Base+0x744>
  40f8c8:	cbz	w8, 40f8ec <_ZdlPvm@@Base+0x740>
  40f8cc:	ldr	x0, [x0]
  40f8d0:	ldr	x1, [x1]
  40f8d4:	mov	x2, x8
  40f8d8:	bl	401550 <memcmp@plt>
  40f8dc:	lsr	w0, w0, #31
  40f8e0:	b	40f8f0 <_ZdlPvm@@Base+0x744>
  40f8e4:	mov	w0, #0x1                   	// #1
  40f8e8:	b	40f8f0 <_ZdlPvm@@Base+0x744>
  40f8ec:	mov	w0, wzr
  40f8f0:	ldp	x29, x30, [sp], #16
  40f8f4:	ret
  40f8f8:	stp	x29, x30, [sp, #-16]!
  40f8fc:	ldrsw	x2, [x0, #8]
  40f900:	ldrsw	x8, [x1, #8]
  40f904:	mov	x29, sp
  40f908:	cmp	w2, w8
  40f90c:	b.ge	40f92c <_ZdlPvm@@Base+0x780>  // b.tcont
  40f910:	cbz	w2, 40f94c <_ZdlPvm@@Base+0x7a0>
  40f914:	ldr	x0, [x0]
  40f918:	ldr	x1, [x1]
  40f91c:	bl	401550 <memcmp@plt>
  40f920:	cmp	w0, #0x0
  40f924:	cset	w0, gt
  40f928:	b	40f958 <_ZdlPvm@@Base+0x7ac>
  40f92c:	cbz	w8, 40f954 <_ZdlPvm@@Base+0x7a8>
  40f930:	ldr	x0, [x0]
  40f934:	ldr	x1, [x1]
  40f938:	mov	x2, x8
  40f93c:	bl	401550 <memcmp@plt>
  40f940:	mvn	w8, w0
  40f944:	lsr	w0, w8, #31
  40f948:	b	40f958 <_ZdlPvm@@Base+0x7ac>
  40f94c:	mov	w0, wzr
  40f950:	b	40f958 <_ZdlPvm@@Base+0x7ac>
  40f954:	mov	w0, #0x1                   	// #1
  40f958:	ldp	x29, x30, [sp], #16
  40f95c:	ret
  40f960:	stp	x29, x30, [sp, #-16]!
  40f964:	ldrsw	x2, [x0, #8]
  40f968:	ldrsw	x8, [x1, #8]
  40f96c:	mov	x29, sp
  40f970:	cmp	w2, w8
  40f974:	b.le	40f998 <_ZdlPvm@@Base+0x7ec>
  40f978:	cbz	w8, 40f9b4 <_ZdlPvm@@Base+0x808>
  40f97c:	ldr	x0, [x0]
  40f980:	ldr	x1, [x1]
  40f984:	mov	x2, x8
  40f988:	bl	401550 <memcmp@plt>
  40f98c:	mvn	w8, w0
  40f990:	lsr	w0, w8, #31
  40f994:	b	40f9c0 <_ZdlPvm@@Base+0x814>
  40f998:	cbz	w2, 40f9bc <_ZdlPvm@@Base+0x810>
  40f99c:	ldr	x0, [x0]
  40f9a0:	ldr	x1, [x1]
  40f9a4:	bl	401550 <memcmp@plt>
  40f9a8:	cmp	w0, #0x0
  40f9ac:	cset	w0, gt
  40f9b0:	b	40f9c0 <_ZdlPvm@@Base+0x814>
  40f9b4:	mov	w0, #0x1                   	// #1
  40f9b8:	b	40f9c0 <_ZdlPvm@@Base+0x814>
  40f9bc:	mov	w0, wzr
  40f9c0:	ldp	x29, x30, [sp], #16
  40f9c4:	ret
  40f9c8:	stp	x29, x30, [sp, #-32]!
  40f9cc:	stp	x20, x19, [sp, #16]
  40f9d0:	mov	x29, sp
  40f9d4:	mov	w19, w1
  40f9d8:	mov	x20, x0
  40f9dc:	tbz	w1, #31, 40f9f0 <_ZdlPvm@@Base+0x844>
  40f9e0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e54>
  40f9e4:	add	x1, x1, #0x180
  40f9e8:	mov	w0, #0x107                 	// #263
  40f9ec:	bl	40da20 <printf@plt+0xc230>
  40f9f0:	mov	x4, x20
  40f9f4:	ldr	w1, [x4, #12]!
  40f9f8:	cmp	w1, w19
  40f9fc:	b.ge	40fa14 <_ZdlPvm@@Base+0x868>  // b.tcont
  40fa00:	ldr	x0, [x20]
  40fa04:	ldr	w2, [x20, #8]
  40fa08:	mov	w3, w19
  40fa0c:	bl	40f560 <_ZdlPvm@@Base+0x3b4>
  40fa10:	str	x0, [x20]
  40fa14:	str	w19, [x20, #8]
  40fa18:	ldp	x20, x19, [sp, #16]
  40fa1c:	ldp	x29, x30, [sp], #32
  40fa20:	ret
  40fa24:	str	wzr, [x0, #8]
  40fa28:	ret
  40fa2c:	stp	x29, x30, [sp, #-32]!
  40fa30:	str	x19, [sp, #16]
  40fa34:	ldr	x19, [x0]
  40fa38:	mov	x29, sp
  40fa3c:	cbz	x19, 40fa5c <_ZdlPvm@@Base+0x8b0>
  40fa40:	ldrsw	x2, [x0, #8]
  40fa44:	and	w1, w1, #0xff
  40fa48:	mov	x0, x19
  40fa4c:	bl	401600 <memchr@plt>
  40fa50:	cbz	x0, 40fa5c <_ZdlPvm@@Base+0x8b0>
  40fa54:	sub	w0, w0, w19
  40fa58:	b	40fa60 <_ZdlPvm@@Base+0x8b4>
  40fa5c:	mov	w0, #0xffffffff            	// #-1
  40fa60:	ldr	x19, [sp, #16]
  40fa64:	ldp	x29, x30, [sp], #32
  40fa68:	ret
  40fa6c:	stp	x29, x30, [sp, #-32]!
  40fa70:	stp	x20, x19, [sp, #16]
  40fa74:	ldr	w19, [x0, #8]
  40fa78:	ldr	x20, [x0]
  40fa7c:	mov	x29, sp
  40fa80:	cmp	w19, #0x1
  40fa84:	b.lt	40faac <_ZdlPvm@@Base+0x900>  // b.tstop
  40fa88:	mov	w8, wzr
  40fa8c:	mov	x9, x19
  40fa90:	mov	x10, x20
  40fa94:	ldrb	w11, [x10], #1
  40fa98:	cmp	w11, #0x0
  40fa9c:	cinc	w8, w8, eq  // eq = none
  40faa0:	subs	x9, x9, #0x1
  40faa4:	b.ne	40fa94 <_ZdlPvm@@Base+0x8e8>  // b.any
  40faa8:	b	40fab0 <_ZdlPvm@@Base+0x904>
  40faac:	mov	w8, wzr
  40fab0:	sub	w8, w19, w8
  40fab4:	add	w8, w8, #0x1
  40fab8:	sxtw	x0, w8
  40fabc:	bl	401710 <malloc@plt>
  40fac0:	cmp	w19, #0x1
  40fac4:	mov	x8, x0
  40fac8:	b.lt	40fae8 <_ZdlPvm@@Base+0x93c>  // b.tstop
  40facc:	mov	x8, x0
  40fad0:	ldrb	w9, [x20]
  40fad4:	cbz	w9, 40fadc <_ZdlPvm@@Base+0x930>
  40fad8:	strb	w9, [x8], #1
  40fadc:	subs	x19, x19, #0x1
  40fae0:	add	x20, x20, #0x1
  40fae4:	b.ne	40fad0 <_ZdlPvm@@Base+0x924>  // b.any
  40fae8:	ldp	x20, x19, [sp, #16]
  40faec:	strb	wzr, [x8]
  40faf0:	ldp	x29, x30, [sp], #32
  40faf4:	ret
  40faf8:	stp	x29, x30, [sp, #-64]!
  40fafc:	str	x23, [sp, #16]
  40fb00:	stp	x22, x21, [sp, #32]
  40fb04:	stp	x20, x19, [sp, #48]
  40fb08:	mov	x29, sp
  40fb0c:	ldrsw	x9, [x0, #8]
  40fb10:	ldr	x20, [x0]
  40fb14:	mov	x19, x0
  40fb18:	mov	x10, x9
  40fb1c:	subs	x8, x10, #0x1
  40fb20:	b.lt	40fb68 <_ZdlPvm@@Base+0x9bc>  // b.tstop
  40fb24:	add	x10, x20, x10
  40fb28:	ldurb	w10, [x10, #-1]
  40fb2c:	cmp	w10, #0x20
  40fb30:	mov	x10, x8
  40fb34:	b.eq	40fb1c <_ZdlPvm@@Base+0x970>  // b.none
  40fb38:	add	w10, w8, #0x1
  40fb3c:	cmp	w10, #0x2
  40fb40:	b.lt	40fb6c <_ZdlPvm@@Base+0x9c0>  // b.tstop
  40fb44:	ldrb	w10, [x20]
  40fb48:	cmp	w10, #0x20
  40fb4c:	b.ne	40fb6c <_ZdlPvm@@Base+0x9c0>  // b.any
  40fb50:	mov	x21, x20
  40fb54:	ldrb	w10, [x21, #1]!
  40fb58:	sub	w8, w8, #0x1
  40fb5c:	cmp	w10, #0x20
  40fb60:	b.eq	40fb54 <_ZdlPvm@@Base+0x9a8>  // b.none
  40fb64:	b	40fb70 <_ZdlPvm@@Base+0x9c4>
  40fb68:	sub	w8, w10, #0x1
  40fb6c:	mov	x21, x20
  40fb70:	sub	w9, w9, #0x1
  40fb74:	cmp	w9, w8
  40fb78:	b.eq	40fbcc <_ZdlPvm@@Base+0xa20>  // b.none
  40fb7c:	tbnz	w8, #31, 40fbb4 <_ZdlPvm@@Base+0xa08>
  40fb80:	ldrsw	x0, [x19, #12]
  40fb84:	add	w23, w8, #0x1
  40fb88:	str	w23, [x19, #8]
  40fb8c:	bl	401480 <_Znam@plt>
  40fb90:	sxtw	x2, w23
  40fb94:	mov	x1, x21
  40fb98:	mov	x22, x0
  40fb9c:	bl	4014a0 <memcpy@plt>
  40fba0:	cbz	x20, 40fbac <_ZdlPvm@@Base+0xa00>
  40fba4:	mov	x0, x20
  40fba8:	bl	4016b0 <_ZdaPv@plt>
  40fbac:	str	x22, [x19]
  40fbb0:	b	40fbcc <_ZdlPvm@@Base+0xa20>
  40fbb4:	str	wzr, [x19, #8]
  40fbb8:	cbz	x20, 40fbcc <_ZdlPvm@@Base+0xa20>
  40fbbc:	mov	x0, x20
  40fbc0:	bl	4016b0 <_ZdaPv@plt>
  40fbc4:	str	xzr, [x19]
  40fbc8:	str	wzr, [x19, #12]
  40fbcc:	ldp	x20, x19, [sp, #48]
  40fbd0:	ldp	x22, x21, [sp, #32]
  40fbd4:	ldr	x23, [sp, #16]
  40fbd8:	ldp	x29, x30, [sp], #64
  40fbdc:	ret
  40fbe0:	stp	x29, x30, [sp, #-48]!
  40fbe4:	stp	x20, x19, [sp, #32]
  40fbe8:	ldr	w20, [x0, #8]
  40fbec:	str	x21, [sp, #16]
  40fbf0:	mov	x29, sp
  40fbf4:	cmp	w20, #0x1
  40fbf8:	b.lt	40fc18 <_ZdlPvm@@Base+0xa6c>  // b.tstop
  40fbfc:	ldr	x21, [x0]
  40fc00:	mov	x19, x1
  40fc04:	ldrb	w0, [x21], #1
  40fc08:	mov	x1, x19
  40fc0c:	bl	401510 <putc@plt>
  40fc10:	subs	x20, x20, #0x1
  40fc14:	b.ne	40fc04 <_ZdlPvm@@Base+0xa58>  // b.any
  40fc18:	ldp	x20, x19, [sp, #32]
  40fc1c:	ldr	x21, [sp, #16]
  40fc20:	ldp	x29, x30, [sp], #48
  40fc24:	ret
  40fc28:	stp	x29, x30, [sp, #-32]!
  40fc2c:	stp	x20, x19, [sp, #16]
  40fc30:	mov	x29, sp
  40fc34:	adrp	x20, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40fc38:	add	x20, x20, #0xe8
  40fc3c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e54>
  40fc40:	mov	w2, w0
  40fc44:	add	x1, x1, #0x5aa
  40fc48:	mov	x0, x20
  40fc4c:	mov	x19, x8
  40fc50:	bl	4015c0 <sprintf@plt>
  40fc54:	mov	x0, x19
  40fc58:	mov	x1, x20
  40fc5c:	ldp	x20, x19, [sp, #16]
  40fc60:	ldp	x29, x30, [sp], #32
  40fc64:	b	40f23c <_ZdlPvm@@Base+0x90>
  40fc68:	stp	x29, x30, [sp, #-32]!
  40fc6c:	stp	x20, x19, [sp, #16]
  40fc70:	mov	x29, sp
  40fc74:	adrp	x20, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40fc78:	ldr	x8, [x20, #104]
  40fc7c:	mov	x19, x0
  40fc80:	cbz	x8, 40fc94 <_ZdlPvm@@Base+0xae8>
  40fc84:	mov	x0, x8
  40fc88:	mov	x1, x19
  40fc8c:	bl	4016e0 <strcmp@plt>
  40fc90:	cbz	w0, 40fca0 <_ZdlPvm@@Base+0xaf4>
  40fc94:	mov	x0, x19
  40fc98:	bl	40fcb8 <_ZdlPvm@@Base+0xb0c>
  40fc9c:	str	x0, [x20, #104]
  40fca0:	ldp	x20, x19, [sp, #16]
  40fca4:	ldp	x29, x30, [sp], #32
  40fca8:	ret
  40fcac:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x2df8>
  40fcb0:	str	w0, [x8, #220]
  40fcb4:	ret
  40fcb8:	cbz	x0, 40fce8 <_ZdlPvm@@Base+0xb3c>
  40fcbc:	stp	x29, x30, [sp, #-32]!
  40fcc0:	str	x19, [sp, #16]
  40fcc4:	mov	x29, sp
  40fcc8:	mov	x19, x0
  40fccc:	bl	4014f0 <strlen@plt>
  40fcd0:	add	x0, x0, #0x1
  40fcd4:	bl	401710 <malloc@plt>
  40fcd8:	mov	x1, x19
  40fcdc:	bl	4015b0 <strcpy@plt>
  40fce0:	ldr	x19, [sp, #16]
  40fce4:	ldp	x29, x30, [sp], #32
  40fce8:	ret
  40fcec:	nop
  40fcf0:	stp	x29, x30, [sp, #-64]!
  40fcf4:	mov	x29, sp
  40fcf8:	stp	x19, x20, [sp, #16]
  40fcfc:	adrp	x20, 425000 <_ZdlPvm@@Base+0x15e54>
  40fd00:	add	x20, x20, #0xd10
  40fd04:	stp	x21, x22, [sp, #32]
  40fd08:	adrp	x21, 425000 <_ZdlPvm@@Base+0x15e54>
  40fd0c:	add	x21, x21, #0xce0
  40fd10:	sub	x20, x20, x21
  40fd14:	mov	w22, w0
  40fd18:	stp	x23, x24, [sp, #48]
  40fd1c:	mov	x23, x1
  40fd20:	mov	x24, x2
  40fd24:	bl	401440 <_Znam@plt-0x40>
  40fd28:	cmp	xzr, x20, asr #3
  40fd2c:	b.eq	40fd58 <_ZdlPvm@@Base+0xbac>  // b.none
  40fd30:	asr	x20, x20, #3
  40fd34:	mov	x19, #0x0                   	// #0
  40fd38:	ldr	x3, [x21, x19, lsl #3]
  40fd3c:	mov	x2, x24
  40fd40:	add	x19, x19, #0x1
  40fd44:	mov	x1, x23
  40fd48:	mov	w0, w22
  40fd4c:	blr	x3
  40fd50:	cmp	x20, x19
  40fd54:	b.ne	40fd38 <_ZdlPvm@@Base+0xb8c>  // b.any
  40fd58:	ldp	x19, x20, [sp, #16]
  40fd5c:	ldp	x21, x22, [sp, #32]
  40fd60:	ldp	x23, x24, [sp, #48]
  40fd64:	ldp	x29, x30, [sp], #64
  40fd68:	ret
  40fd6c:	nop
  40fd70:	ret

Disassembly of section .fini:

000000000040fd74 <.fini>:
  40fd74:	stp	x29, x30, [sp, #-16]!
  40fd78:	mov	x29, sp
  40fd7c:	ldp	x29, x30, [sp], #16
  40fd80:	ret
