
---------- Begin Simulation Statistics ----------
final_tick                                  680489000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46081                       # Simulator instruction rate (inst/s)
host_mem_usage                                2209500                       # Number of bytes of host memory used
host_op_rate                                   109541                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.82                       # Real time elapsed on the host
host_tick_rate                              241308335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      129935                       # Number of instructions simulated
sim_ops                                        308899                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000680                       # Number of seconds simulated
sim_ticks                                   680489000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     21022                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    14980                       # number of cc regfile writes
system.cpu.committedInsts                      129935                       # Number of Instructions Simulated
system.cpu.committedOps                        308899                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.237157                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.237157                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    535568                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   280007                       # number of floating regfile writes
system.cpu.idleCycles                          212386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  568                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4306                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.520202                       # Inst execution rate
system.cpu.iew.exec_refs                        76777                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1939                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1441                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 35442                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2157                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              316804                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 74838                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               183                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                353992                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2867                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    548                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2990                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          493                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             75                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    394060                       # num instructions consuming a value
system.cpu.iew.wb_count                        313511                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.589730                       # average fanout of values written-back
system.cpu.iew.wb_producers                    232389                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.460714                       # insts written-back per cycle
system.cpu.iew.wb_sent                         313663                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   187123                       # number of integer regfile reads
system.cpu.int_regfile_writes                   26781                       # number of integer regfile writes
system.cpu.ipc                               0.190943                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.190943                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               736      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                136125     38.43%     38.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     38.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.01%     38.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 180      0.05%     38.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     38.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     38.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     38.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     38.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     38.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     38.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     38.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                41152     11.62%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  238      0.07%     50.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.01%     50.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               98616     27.84%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                203      0.06%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3028      0.85%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1463      0.41%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           71874     20.29%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            488      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 354175                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  327803                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              647403                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       280569                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             280727                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        8267                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.023342                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      39      0.47%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.11%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4094     49.52%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     50.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     12      0.15%     50.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     6      0.07%     50.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              4099     49.58%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  33903                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             537349                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        32942                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             43989                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     316802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    354175                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            7899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                31                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11533                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        468104                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.756616                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.377593                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              312152     66.68%     66.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               61913     13.23%     79.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               44759      9.56%     89.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22157      4.73%     94.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12842      2.74%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3202      0.68%     97.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                8719      1.86%     99.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2299      0.49%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  61      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          468104                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.520471                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                 4                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                35442                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2157                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   86106                       # number of misc regfile reads
system.cpu.numCycles                           680490                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                    5127                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4333                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               681                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 3320                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    3011                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             90.692771                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     219                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             169                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              164                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           87                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts            7874                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               522                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       466760                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.661794                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.808808                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          384363     82.35%     82.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           23046      4.94%     87.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           17654      3.78%     91.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            3067      0.66%     91.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4            8807      1.89%     93.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            6507      1.39%     95.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4346      0.93%     95.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            4255      0.91%     96.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           14715      3.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       466760                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               129935                       # Number of instructions committed
system.cpu.commit.opsCommitted                 308899                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                       36040                       # Number of memory references committed
system.cpu.commit.loads                         34383                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       3969                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     280513                       # Number of committed floating point instructions.
system.cpu.commit.integer                       61464                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          412      0.13%      0.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       132027     42.74%     42.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     42.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.01%     42.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.05%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        41152     13.32%     56.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          222      0.07%     56.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.01%     56.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        98615     31.92%     88.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          192      0.06%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1525      0.49%     88.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1191      0.39%     89.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        32858     10.64%     99.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.15%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       308899                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         14715                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                   412551                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                  9728                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                     44952                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                   325                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    548                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 3179                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   218                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 317086                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1083                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                       35244                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        1940                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            73                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    680489000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             410618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         135424                       # Number of instructions fetch has processed
system.cpu.fetch.branches                        5127                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               3235                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         56231                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1532                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   86                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           401                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                     12356                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   553                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             468104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.681895                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.173098                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   422675     90.30%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                     2227      0.48%     90.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      285      0.06%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                     2329      0.50%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     2473      0.53%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      231      0.05%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     2268      0.48%     92.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      169      0.04%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    35447      7.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               468104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.007534                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.199010                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       12432                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    680489000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          58                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1059                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  14                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    500                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  21104                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    680489000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    548                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   412853                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    4486                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            137                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     44933                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  5147                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 316956                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    277                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4742                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              325863                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      720638                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   113356                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    535632                       # Number of floating rename lookups
system.cpu.rename.committedMaps                316899                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                     8958                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       6                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      2041                       # count of insts added to the skid buffer
system.cpu.rob.reads                           768662                       # The number of ROB reads
system.cpu.rob.writes                          634904                       # The number of ROB writes
system.cpu.thread_0.numInsts                   129935                       # Number of Instructions committed
system.cpu.thread_0.numOps                     308899                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples     12356.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     35022.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.001242210250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                87698                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 169                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        47427                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1658                       # Number of write requests accepted
system.mem_ctrl.readBursts                      47427                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1658                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     249                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   1458                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        4.11                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       28.27                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                    288                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     26                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                    432                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                  34325                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  12356                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    28                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     7                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                   149                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1474                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     9674                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     5249                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     5606                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     3022                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                     4222                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                     4512                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                     4236                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                     5171                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                     3639                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                     1641                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      64                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                     114                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                      27                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     4285.727273                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   13067.060963                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-2047            10     90.91%     90.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::43008-45055            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.363636                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.346337                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.809040                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 9     81.82%     81.82% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 2     18.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    15936                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  1067442                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12426                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                    1568.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      18.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      680482000                       # Total gap between requests
system.mem_ctrl.avgGap                       13863.34                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       790784                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data       274844                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         1338                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 1162081973.404419422150                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 403891907.143245518208                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 1966233.105898846174                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst        12356                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data        35071                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data         1658                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst    284741500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data   1384046250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data  11427510250                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     23044.80                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     39464.12                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   6892346.35                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       790656                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data       276658                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        1067314                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       790656                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       790656                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        12426                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        12426                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst        12354                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data        35071                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           47425                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data         1658                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           1658                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst    1161893873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     406557637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total        1568451511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst   1161893873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total   1161893873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data     18260398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         18260398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst   1161893873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    424818035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       1586711909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 47178                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                  180                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         10892                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         30065                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2          3968                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           100                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4           255                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5            30                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           412                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7            83                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8            67                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9            20                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10           42                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          162                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          299                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13          125                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          247                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          411                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            27                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1             1                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2            48                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3             7                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4            49                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15           48                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                784200250                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              235890000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat          1668787750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 16622.16                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            35372.16                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                43729                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                 172                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             92.69                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            95.56                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         3450                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   878.080000                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   734.620694                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   316.538227                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          176      5.10%      5.10% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          239      6.93%     12.03% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383           86      2.49%     14.52% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           34      0.99%     15.51% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           19      0.55%     16.06% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           43      1.25%     17.30% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           48      1.39%     18.70% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           35      1.01%     19.71% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2770     80.29%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         3450                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                3019392                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               11520                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              4437.091562                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                16.929003                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    34.80                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                34.66                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.13                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                92.70                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    680489000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         22890840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy         12151590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       327047700                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy         689040                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy    304808640                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy      4627200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy      725688690                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower   1066.422367                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      6583250                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF     22620000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    651285750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          1792140                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy           941160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy         9803220                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy         250560                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy     54661290                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy    215277600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy      336199650                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    494.055966                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    558920250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF     22620000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     98948750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    680489000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               47427                       # Transaction distribution
system.membus.trans_dist::ReadResp              47425                       # Transaction distribution
system.membus.trans_dist::WriteReq               1658                       # Transaction distribution
system.membus.trans_dist::WriteResp              1658                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port        24710                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total        24710                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port        73458                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        73458                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  98168                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port       790656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       790656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port       289084                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       289084                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1079740                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             49085                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   49085    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               49085                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    680489000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50743000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy           65489500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           86954999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
