

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               2 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 144673, -- Miss = 83448, rate = 0.5768, -- PendHits = 2218, rate = 0.0153-- ResFail = 135249, rate = 0.9349
Error Per = 50 || Flushes = 1668 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1387, -- Miss = 281, rate = 0.2026, -- PendHits = 85, rate = 0.0613-- ResFail = 105, rate = 0.0757
Error Per = 50 || Flushes = 5 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 124326, -- Miss = 81407, rate = 0.6548, -- PendHits = 2615, rate = 0.0210-- ResFail = 169223, rate = 1.3611
Error Per = 50 || Flushes = 1628 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 170, -- Miss = 97, rate = 0.5706, -- PendHits = 4, rate = 0.0235-- ResFail = 109, rate = 0.6412
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 122165, -- Miss = 81179, rate = 0.6645, -- PendHits = 2804, rate = 0.0230-- ResFail = 183800, rate = 1.5045
Error Per = 50 || Flushes = 1623 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 96, rate = 0.8000, -- PendHits = 0, rate = 0.0000-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 127698, -- Miss = 76127, rate = 0.5961, -- PendHits = 2190, rate = 0.0171-- ResFail = 117450, rate = 0.9197
Error Per = 50 || Flushes = 1522 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1372, -- Miss = 273, rate = 0.1990, -- PendHits = 342, rate = 0.2493-- ResFail = 111, rate = 0.0809
Error Per = 50 || Flushes = 5 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 110149, -- Miss = 73355, rate = 0.6660, -- PendHits = 2417, rate = 0.0219-- ResFail = 153227, rate = 1.3911
Error Per = 50 || Flushes = 1467 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183, -- Miss = 104, rate = 0.5683, -- PendHits = 32, rate = 0.1749-- ResFail = 103, rate = 0.5628
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107993, -- Miss = 73186, rate = 0.6777, -- PendHits = 2612, rate = 0.0242-- ResFail = 162431, rate = 1.5041
Error Per = 50 || Flushes = 1463 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 127622, -- Miss = 74917, rate = 0.5870, -- PendHits = 2141, rate = 0.0168-- ResFail = 119551, rate = 0.9368
Error Per = 50 || Flushes = 1498 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1483, -- Miss = 279, rate = 0.1881, -- PendHits = 356, rate = 0.2401-- ResFail = 141, rate = 0.0951
Error Per = 50 || Flushes = 5 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 109909, -- Miss = 72849, rate = 0.6628, -- PendHits = 2484, rate = 0.0226-- ResFail = 142732, rate = 1.2986
Error Per = 50 || Flushes = 1456 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 102, rate = 0.5965, -- PendHits = 30, rate = 0.1754-- ResFail = 109, rate = 0.6374
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107432, -- Miss = 72588, rate = 0.6757, -- PendHits = 2520, rate = 0.0235-- ResFail = 161408, rate = 1.5024
Error Per = 50 || Flushes = 1451 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 141730, -- Miss = 81727, rate = 0.5766, -- PendHits = 2323, rate = 0.0164-- ResFail = 137143, rate = 0.9676
Error Per = 50 || Flushes = 1634 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1517, -- Miss = 305, rate = 0.2011, -- PendHits = 382, rate = 0.2518-- ResFail = 170, rate = 0.1121
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122134, -- Miss = 80330, rate = 0.6577, -- PendHits = 2852, rate = 0.0234-- ResFail = 162461, rate = 1.3302
Error Per = 50 || Flushes = 1606 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 195, -- Miss = 103, rate = 0.5282, -- PendHits = 39, rate = 0.2000-- ResFail = 103, rate = 0.5282
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 118716, -- Miss = 79825, rate = 0.6724, -- PendHits = 2749, rate = 0.0232-- ResFail = 181005, rate = 1.5247
Error Per = 50 || Flushes = 1596 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 8, rate = 0.0667-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 128035, -- Miss = 75942, rate = 0.5931, -- PendHits = 2249, rate = 0.0176-- ResFail = 117095, rate = 0.9146
Error Per = 50 || Flushes = 1518 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1498, -- Miss = 304, rate = 0.2029, -- PendHits = 337, rate = 0.2250-- ResFail = 146, rate = 0.0975
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 111881, -- Miss = 73161, rate = 0.6539, -- PendHits = 2614, rate = 0.0234-- ResFail = 139451, rate = 1.2464
Error Per = 50 || Flushes = 1463 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 194, -- Miss = 105, rate = 0.5412, -- PendHits = 35, rate = 0.1804-- ResFail = 103, rate = 0.5309
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 108905, -- Miss = 72860, rate = 0.6690, -- PendHits = 2514, rate = 0.0231-- ResFail = 157487, rate = 1.4461
Error Per = 50 || Flushes = 1457 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 133486, -- Miss = 78305, rate = 0.5866, -- PendHits = 2304, rate = 0.0173-- ResFail = 136847, rate = 1.0252
Error Per = 50 || Flushes = 1566 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1536, -- Miss = 303, rate = 0.1973, -- PendHits = 357, rate = 0.2324-- ResFail = 177, rate = 0.1152
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115723, -- Miss = 77041, rate = 0.6657, -- PendHits = 2633, rate = 0.0228-- ResFail = 164914, rate = 1.4251
Error Per = 50 || Flushes = 1540 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 168, -- Miss = 103, rate = 0.6131, -- PendHits = 30, rate = 0.1786-- ResFail = 108, rate = 0.6429
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 113198, -- Miss = 76368, rate = 0.6746, -- PendHits = 2535, rate = 0.0224-- ResFail = 174429, rate = 1.5409
Error Per = 50 || Flushes = 1527 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 133195, -- Miss = 77656, rate = 0.5830, -- PendHits = 2488, rate = 0.0187-- ResFail = 127970, rate = 0.9608
Error Per = 50 || Flushes = 1553 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1564, -- Miss = 320, rate = 0.2046, -- PendHits = 310, rate = 0.1982-- ResFail = 131, rate = 0.0838
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115435, -- Miss = 76806, rate = 0.6654, -- PendHits = 2588, rate = 0.0224-- ResFail = 160155, rate = 1.3874
Error Per = 50 || Flushes = 1536 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 185, -- Miss = 102, rate = 0.5514, -- PendHits = 36, rate = 0.1946-- ResFail = 108, rate = 0.5838
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 113159, -- Miss = 76746, rate = 0.6782, -- PendHits = 2814, rate = 0.0249-- ResFail = 170847, rate = 1.5098
Error Per = 50 || Flushes = 1534 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 129779, -- Miss = 74110, rate = 0.5710, -- PendHits = 2172, rate = 0.0167-- ResFail = 118726, rate = 0.9148
Error Per = 50 || Flushes = 1482 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1572, -- Miss = 319, rate = 0.2029, -- PendHits = 357, rate = 0.2271-- ResFail = 170, rate = 0.1081
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 111497, -- Miss = 73153, rate = 0.6561, -- PendHits = 2362, rate = 0.0212-- ResFail = 150109, rate = 1.3463
Error Per = 50 || Flushes = 1463 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 167, -- Miss = 102, rate = 0.6108, -- PendHits = 27, rate = 0.1617-- ResFail = 108, rate = 0.6467
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 109464, -- Miss = 72940, rate = 0.6663, -- PendHits = 2429, rate = 0.0222-- ResFail = 159829, rate = 1.4601
Error Per = 50 || Flushes = 1458 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 138611, -- Miss = 80024, rate = 0.5773, -- PendHits = 2534, rate = 0.0183-- ResFail = 134922, rate = 0.9734
Error Per = 50 || Flushes = 1600 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1453, -- Miss = 327, rate = 0.2251, -- PendHits = 357, rate = 0.2457-- ResFail = 108, rate = 0.0743
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119672, -- Miss = 79832, rate = 0.6671, -- PendHits = 2667, rate = 0.0223-- ResFail = 169581, rate = 1.4170
Error Per = 50 || Flushes = 1596 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 169, -- Miss = 103, rate = 0.6095, -- PendHits = 31, rate = 0.1834-- ResFail = 103, rate = 0.6095
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117632, -- Miss = 79563, rate = 0.6764, -- PendHits = 2639, rate = 0.0224-- ResFail = 179407, rate = 1.5252
Error Per = 50 || Flushes = 1591 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 124030, -- Miss = 71436, rate = 0.5760, -- PendHits = 2206, rate = 0.0178-- ResFail = 122341, rate = 0.9864
Error Per = 50 || Flushes = 1428 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1498, -- Miss = 338, rate = 0.2256, -- PendHits = 372, rate = 0.2483-- ResFail = 221, rate = 0.1475
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 107197, -- Miss = 70674, rate = 0.6593, -- PendHits = 2365, rate = 0.0221-- ResFail = 141996, rate = 1.3246
Error Per = 50 || Flushes = 1413 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 173, -- Miss = 107, rate = 0.6185, -- PendHits = 27, rate = 0.1561-- ResFail = 103, rate = 0.5954
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 105076, -- Miss = 70304, rate = 0.6691, -- PendHits = 2331, rate = 0.0222-- ResFail = 157218, rate = 1.4962
Error Per = 50 || Flushes = 1406 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 138535, -- Miss = 77465, rate = 0.5592, -- PendHits = 2352, rate = 0.0170-- ResFail = 127478, rate = 0.9202
Error Per = 50 || Flushes = 1549 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1559, -- Miss = 344, rate = 0.2207, -- PendHits = 264, rate = 0.1693-- ResFail = 193, rate = 0.1238
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119624, -- Miss = 76569, rate = 0.6401, -- PendHits = 2549, rate = 0.0213-- ResFail = 149796, rate = 1.2522
Error Per = 50 || Flushes = 1531 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 178, -- Miss = 101, rate = 0.5674, -- PendHits = 23, rate = 0.1292-- ResFail = 108, rate = 0.6067
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117267, -- Miss = 75856, rate = 0.6469, -- PendHits = 2771, rate = 0.0236-- ResFail = 162047, rate = 1.3819
Error Per = 50 || Flushes = 1517 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 93, rate = 0.7750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 140266, -- Miss = 81656, rate = 0.5822, -- PendHits = 2559, rate = 0.0182-- ResFail = 145920, rate = 1.0403
Error Per = 50 || Flushes = 1633 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1537, -- Miss = 334, rate = 0.2173, -- PendHits = 365, rate = 0.2375-- ResFail = 187, rate = 0.1217
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122085, -- Miss = 81239, rate = 0.6654, -- PendHits = 2597, rate = 0.0213-- ResFail = 170385, rate = 1.3956
Error Per = 50 || Flushes = 1624 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 179, -- Miss = 107, rate = 0.5978, -- PendHits = 29, rate = 0.1620-- ResFail = 109, rate = 0.6089
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119684, -- Miss = 81150, rate = 0.6780, -- PendHits = 2694, rate = 0.0225-- ResFail = 184257, rate = 1.5395
Error Per = 50 || Flushes = 1623 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 132811, -- Miss = 75020, rate = 0.5649, -- PendHits = 2200, rate = 0.0166-- ResFail = 126811, rate = 0.9548
Error Per = 50 || Flushes = 1500 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1554, -- Miss = 348, rate = 0.2239, -- PendHits = 309, rate = 0.1988-- ResFail = 223, rate = 0.1435
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 114661, -- Miss = 74264, rate = 0.6477, -- PendHits = 2407, rate = 0.0210-- ResFail = 151232, rate = 1.3189
Error Per = 50 || Flushes = 1485 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 173, -- Miss = 101, rate = 0.5838, -- PendHits = 30, rate = 0.1734-- ResFail = 97, rate = 0.5607
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112264, -- Miss = 74341, rate = 0.6622, -- PendHits = 2605, rate = 0.0232-- ResFail = 161582, rate = 1.4393
Error Per = 50 || Flushes = 1486 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 129047, -- Miss = 75077, rate = 0.5818, -- PendHits = 2345, rate = 0.0182-- ResFail = 138514, rate = 1.0734
Error Per = 50 || Flushes = 1501 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1534, -- Miss = 355, rate = 0.2314, -- PendHits = 277, rate = 0.1806-- ResFail = 206, rate = 0.1343
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 112454, -- Miss = 74684, rate = 0.6641, -- PendHits = 2417, rate = 0.0215-- ResFail = 155669, rate = 1.3843
Error Per = 50 || Flushes = 1493 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182, -- Miss = 103, rate = 0.5659, -- PendHits = 30, rate = 0.1648-- ResFail = 103, rate = 0.5659
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 109674, -- Miss = 74732, rate = 0.6814, -- PendHits = 2512, rate = 0.0229-- ResFail = 167984, rate = 1.5317
Error Per = 50 || Flushes = 1494 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 140410, -- Miss = 81573, rate = 0.5810, -- PendHits = 2508, rate = 0.0179-- ResFail = 154400, rate = 1.0996
Error Per = 50 || Flushes = 1631 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1504, -- Miss = 344, rate = 0.2287, -- PendHits = 366, rate = 0.2434-- ResFail = 160, rate = 0.1064
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122665, -- Miss = 81519, rate = 0.6646, -- PendHits = 2679, rate = 0.0218-- ResFail = 178548, rate = 1.4556
Error Per = 50 || Flushes = 1630 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 181, -- Miss = 105, rate = 0.5801, -- PendHits = 36, rate = 0.1989-- ResFail = 105, rate = 0.5801
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119728, -- Miss = 81249, rate = 0.6786, -- PendHits = 2828, rate = 0.0236-- ResFail = 190910, rate = 1.5945
Error Per = 50 || Flushes = 1624 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 132775, -- Miss = 75463, rate = 0.5684, -- PendHits = 2385, rate = 0.0180-- ResFail = 130625, rate = 0.9838
Error Per = 50 || Flushes = 1509 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1495, -- Miss = 360, rate = 0.2408, -- PendHits = 328, rate = 0.2194-- ResFail = 219, rate = 0.1465
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115172, -- Miss = 74903, rate = 0.6504, -- PendHits = 2473, rate = 0.0215-- ResFail = 150866, rate = 1.3099
Error Per = 50 || Flushes = 1498 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175, -- Miss = 103, rate = 0.5886, -- PendHits = 32, rate = 0.1829-- ResFail = 108, rate = 0.6171
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112524, -- Miss = 74613, rate = 0.6631, -- PendHits = 2499, rate = 0.0222-- ResFail = 160591, rate = 1.4272
Error Per = 50 || Flushes = 1492 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 15, rate = 0.1250-- ResFail = 108, rate = 0.9000
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 138122, -- Miss = 77971, rate = 0.5645, -- PendHits = 2439, rate = 0.0177-- ResFail = 141950, rate = 1.0277
Error Per = 50 || Flushes = 1559 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1539, -- Miss = 350, rate = 0.2274, -- PendHits = 314, rate = 0.2040-- ResFail = 212, rate = 0.1378
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119693, -- Miss = 77626, rate = 0.6485, -- PendHits = 2625, rate = 0.0219-- ResFail = 160804, rate = 1.3435
Error Per = 50 || Flushes = 1552 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 176, -- Miss = 100, rate = 0.5682, -- PendHits = 32, rate = 0.1818-- ResFail = 103, rate = 0.5852
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117075, -- Miss = 77503, rate = 0.6620, -- PendHits = 2642, rate = 0.0226-- ResFail = 169870, rate = 1.4510
Error Per = 50 || Flushes = 1550 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 133458, -- Miss = 75248, rate = 0.5638, -- PendHits = 2448, rate = 0.0183-- ResFail = 137346, rate = 1.0291
Error Per = 50 || Flushes = 1504 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1593, -- Miss = 349, rate = 0.2191, -- PendHits = 262, rate = 0.1645-- ResFail = 167, rate = 0.1048
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 114723, -- Miss = 75468, rate = 0.6578, -- PendHits = 2392, rate = 0.0209-- ResFail = 156561, rate = 1.3647
Error Per = 50 || Flushes = 1509 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 193, -- Miss = 108, rate = 0.5596, -- PendHits = 32, rate = 0.1658-- ResFail = 103, rate = 0.5337
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112320, -- Miss = 75251, rate = 0.6700, -- PendHits = 2558, rate = 0.0228-- ResFail = 169071, rate = 1.5053
Error Per = 50 || Flushes = 1505 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 143733, -- Miss = 83340, rate = 0.5798, -- PendHits = 2541, rate = 0.0177-- ResFail = 162414, rate = 1.1300
Error Per = 50 || Flushes = 1666 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1497, -- Miss = 350, rate = 0.2338, -- PendHits = 337, rate = 0.2251-- ResFail = 197, rate = 0.1316
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 125317, -- Miss = 83533, rate = 0.6666, -- PendHits = 2724, rate = 0.0217-- ResFail = 177686, rate = 1.4179
Error Per = 50 || Flushes = 1670 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 184, -- Miss = 104, rate = 0.5652, -- PendHits = 34, rate = 0.1848-- ResFail = 105, rate = 0.5707
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 122512, -- Miss = 83769, rate = 0.6838, -- PendHits = 3072, rate = 0.0251-- ResFail = 194290, rate = 1.5859
Error Per = 50 || Flushes = 1675 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 139281, -- Miss = 79750, rate = 0.5726, -- PendHits = 2466, rate = 0.0177-- ResFail = 150992, rate = 1.0841
Error Per = 50 || Flushes = 1595 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1512, -- Miss = 354, rate = 0.2341, -- PendHits = 300, rate = 0.1984-- ResFail = 241, rate = 0.1594
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 121167, -- Miss = 79718, rate = 0.6579, -- PendHits = 2570, rate = 0.0212-- ResFail = 168049, rate = 1.3869
Error Per = 50 || Flushes = 1594 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 179, -- Miss = 104, rate = 0.5810, -- PendHits = 33, rate = 0.1844-- ResFail = 108, rate = 0.6034
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117994, -- Miss = 79248, rate = 0.6716, -- PendHits = 2510, rate = 0.0213-- ResFail = 181005, rate = 1.5340
Error Per = 50 || Flushes = 1584 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 133674, -- Miss = 76552, rate = 0.5727, -- PendHits = 2379, rate = 0.0178-- ResFail = 139101, rate = 1.0406
Error Per = 50 || Flushes = 1531 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1606, -- Miss = 386, rate = 0.2403, -- PendHits = 288, rate = 0.1793-- ResFail = 195, rate = 0.1214
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 116614, -- Miss = 76254, rate = 0.6539, -- PendHits = 2592, rate = 0.0222-- ResFail = 156828, rate = 1.3448
Error Per = 50 || Flushes = 1525 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 164, -- Miss = 105, rate = 0.6402, -- PendHits = 23, rate = 0.1402-- ResFail = 103, rate = 0.6280
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 114048, -- Miss = 76757, rate = 0.6730, -- PendHits = 2565, rate = 0.0225-- ResFail = 174753, rate = 1.5323
Error Per = 50 || Flushes = 1535 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 128936, -- Miss = 74420, rate = 0.5772, -- PendHits = 2464, rate = 0.0191-- ResFail = 142342, rate = 1.1040
Error Per = 50 || Flushes = 1488 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1543, -- Miss = 357, rate = 0.2314, -- PendHits = 319, rate = 0.2067-- ResFail = 205, rate = 0.1329
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 113192, -- Miss = 74681, rate = 0.6598, -- PendHits = 2678, rate = 0.0237-- ResFail = 156468, rate = 1.3823
Error Per = 50 || Flushes = 1493 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 191, -- Miss = 106, rate = 0.5550, -- PendHits = 34, rate = 0.1780-- ResFail = 109, rate = 0.5707
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 110486, -- Miss = 74618, rate = 0.6754, -- PendHits = 2735, rate = 0.0248-- ResFail = 170836, rate = 1.5462
Error Per = 50 || Flushes = 1492 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 135793, -- Miss = 77107, rate = 0.5678, -- PendHits = 2352, rate = 0.0173-- ResFail = 142375, rate = 1.0485
Error Per = 50 || Flushes = 1542 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1566, -- Miss = 359, rate = 0.2292, -- PendHits = 288, rate = 0.1839-- ResFail = 205, rate = 0.1309
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 117750, -- Miss = 77457, rate = 0.6578, -- PendHits = 2532, rate = 0.0215-- ResFail = 153799, rate = 1.3061
Error Per = 50 || Flushes = 1549 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180, -- Miss = 105, rate = 0.5833, -- PendHits = 29, rate = 0.1611-- ResFail = 103, rate = 0.5722
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 115261, -- Miss = 77300, rate = 0.6707, -- PendHits = 2685, rate = 0.0233-- ResFail = 170361, rate = 1.4780
Error Per = 50 || Flushes = 1546 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 125459, -- Miss = 71861, rate = 0.5728, -- PendHits = 2356, rate = 0.0188-- ResFail = 140300, rate = 1.1183
Error Per = 50 || Flushes = 1437 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1530, -- Miss = 364, rate = 0.2379, -- PendHits = 335, rate = 0.2190-- ResFail = 154, rate = 0.1007
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 109860, -- Miss = 71739, rate = 0.6530, -- PendHits = 2433, rate = 0.0221-- ResFail = 154530, rate = 1.4066
Error Per = 50 || Flushes = 1434 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 186, -- Miss = 105, rate = 0.5645, -- PendHits = 32, rate = 0.1720-- ResFail = 105, rate = 0.5645
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107266, -- Miss = 71947, rate = 0.6707, -- PendHits = 2745, rate = 0.0256-- ResFail = 165848, rate = 1.5461
Error Per = 50 || Flushes = 1438 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 131037, -- Miss = 73487, rate = 0.5608, -- PendHits = 2343, rate = 0.0179-- ResFail = 134045, rate = 1.0230
Error Per = 50 || Flushes = 1469 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1578, -- Miss = 374, rate = 0.2370, -- PendHits = 298, rate = 0.1888-- ResFail = 197, rate = 0.1248
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 113431, -- Miss = 73612, rate = 0.6490, -- PendHits = 2585, rate = 0.0228-- ResFail = 153235, rate = 1.3509
Error Per = 50 || Flushes = 1472 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 103, rate = 0.6023, -- PendHits = 29, rate = 0.1696-- ResFail = 93, rate = 0.5439
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 111309, -- Miss = 73282, rate = 0.6584, -- PendHits = 2499, rate = 0.0225-- ResFail = 160798, rate = 1.4446
Error Per = 50 || Flushes = 1465 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 93, rate = 0.7750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 135210, -- Miss = 76304, rate = 0.5643, -- PendHits = 2414, rate = 0.0179-- ResFail = 135988, rate = 1.0058
Error Per = 50 || Flushes = 1526 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1598, -- Miss = 374, rate = 0.2340, -- PendHits = 295, rate = 0.1846-- ResFail = 203, rate = 0.1270
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 117463, -- Miss = 76523, rate = 0.6515, -- PendHits = 2546, rate = 0.0217-- ResFail = 147982, rate = 1.2598
Error Per = 50 || Flushes = 1530 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 174, -- Miss = 106, rate = 0.6092, -- PendHits = 31, rate = 0.1782-- ResFail = 108, rate = 0.6207
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 114804, -- Miss = 76745, rate = 0.6685, -- PendHits = 2604, rate = 0.0227-- ResFail = 166195, rate = 1.4476
Error Per = 50 || Flushes = 1534 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 140649, -- Miss = 78497, rate = 0.5581, -- PendHits = 2587, rate = 0.0184-- ResFail = 147493, rate = 1.0487
Error Per = 50 || Flushes = 1569 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1495, -- Miss = 357, rate = 0.2388, -- PendHits = 367, rate = 0.2455-- ResFail = 158, rate = 0.1057
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 124687, -- Miss = 78447, rate = 0.6292, -- PendHits = 2611, rate = 0.0209-- ResFail = 159618, rate = 1.2801
Error Per = 50 || Flushes = 1568 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 104, rate = 0.6082, -- PendHits = 29, rate = 0.1696-- ResFail = 105, rate = 0.6140
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 118764, -- Miss = 78602, rate = 0.6618, -- PendHits = 2715, rate = 0.0229-- ResFail = 173896, rate = 1.4642
Error Per = 50 || Flushes = 1572 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 109, rate = 0.9083
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 143576, -- Miss = 78702, rate = 0.5482, -- PendHits = 2405, rate = 0.0168-- ResFail = 150062, rate = 1.0452
Error Per = 50 || Flushes = 1574 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1588, -- Miss = 364, rate = 0.2292, -- PendHits = 318, rate = 0.2003-- ResFail = 208, rate = 0.1310
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122616, -- Miss = 78876, rate = 0.6433, -- PendHits = 2437, rate = 0.0199-- ResFail = 158831, rate = 1.2954
Error Per = 50 || Flushes = 1577 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175, -- Miss = 104, rate = 0.5943, -- PendHits = 30, rate = 0.1714-- ResFail = 105, rate = 0.6000
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 120070, -- Miss = 78760, rate = 0.6560, -- PendHits = 2636, rate = 0.0220-- ResFail = 170799, rate = 1.4225
Error Per = 50 || Flushes = 1575 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 9, rate = 0.0750-- ResFail = 103, rate = 0.8583
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 142634, -- Miss = 77443, rate = 0.5429, -- PendHits = 2427, rate = 0.0170-- ResFail = 138889, rate = 0.9737
Error Per = 50 || Flushes = 1548 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1589, -- Miss = 375, rate = 0.2360, -- PendHits = 270, rate = 0.1699-- ResFail = 206, rate = 0.1296
Error Per = 50 || Flushes = 7 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 121935, -- Miss = 77761, rate = 0.6377, -- PendHits = 2523, rate = 0.0207-- ResFail = 158102, rate = 1.2966
Error Per = 50 || Flushes = 1555 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 172, -- Miss = 102, rate = 0.5930, -- PendHits = 30, rate = 0.1744-- ResFail = 109, rate = 0.6337
Error Per = 50 || Flushes = 2 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119243, -- Miss = 77714, rate = 0.6517, -- PendHits = 2522, rate = 0.0212-- ResFail = 160523, rate = 1.3462
Error Per = 50 || Flushes = 1554 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 108881, -- Miss = 60448, rate = 0.5552, -- PendHits = 1972, rate = 0.0181-- ResFail = 86641, rate = 0.7957
Error Per = 50 || Flushes = 1208 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1340, -- Miss = 323, rate = 0.2410, -- PendHits = 328, rate = 0.2448-- ResFail = 169, rate = 0.1261
Error Per = 50 || Flushes = 6 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 95984, -- Miss = 60315, rate = 0.6284, -- PendHits = 1924, rate = 0.0200-- ResFail = 92540, rate = 0.9641
Error Per = 50 || Flushes = 1206 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 143, -- Miss = 84, rate = 0.5874, -- PendHits = 25, rate = 0.1748-- ResFail = 84, rate = 0.5874
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 93701, -- Miss = 60678, rate = 0.6476, -- PendHits = 2244, rate = 0.0239-- ResFail = 115060, rate = 1.2279
Error Per = 50 || Flushes = 1213 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 99, -- Miss = 80, rate = 0.8081, -- PendHits = 19, rate = 0.1919-- ResFail = 84, rate = 0.8485
Error Per = 50 || Flushes = 1 || slicingInterval = 5000
d846cbd643945699eb52f738a05d6191  /home/pars/Documents/expSetups/a3/cc_base_L1D_50__socFBBerkeley13
Extracting PTX file and ptxas options    1: cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a3/cc_base_L1D_50__socFBBerkeley13
self exe links to: /home/pars/Documents/expSetups/a3/cc_base_L1D_50__socFBBerkeley13
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a3/cc_base_L1D_50__socFBBerkeley13
Running md5sum using "md5sum /home/pars/Documents/expSetups/a3/cc_base_L1D_50__socFBBerkeley13 "
self exe links to: /home/pars/Documents/expSetups/a3/cc_base_L1D_50__socFBBerkeley13
Extracting specific PTX file named cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x56169271004a, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x56169270fecf, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/socfb-Berkeley13.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 22900 |E| 1704838
This graph is symmetrized
Launching CUDA CC solver (90 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdf23de68c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de680..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de678..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de670..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de668..

GPGPU-Sim PTX: cudaLaunch for 0x0x56169270fecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Destroy streams for kernel 1: size 0
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdf23de6bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de6b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x56169271004a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1260196
gpu_sim_insn = 24714075
gpu_ipc =      19.6113
gpu_tot_sim_cycle = 1260196
gpu_tot_sim_insn = 24714075
gpu_tot_ipc =      19.6113
gpu_tot_issued_cta = 90
gpu_occupancy = 39.3558% 
gpu_tot_occupancy = 39.3558% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8339
partiton_level_parallism_total  =       1.8339
partiton_level_parallism_util =      10.7647
partiton_level_parallism_util_total  =      10.7647
L2_BW  =      80.1044 GB/Sec
L2_BW_total  =      80.1044 GB/Sec
gpu_total_sim_rate=6876

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144673, Miss = 83448, Miss_rate = 0.577, Pending_hits = 2218, Reservation_fails = 135249
	L1D_cache_core[1]: Access = 127698, Miss = 76127, Miss_rate = 0.596, Pending_hits = 2190, Reservation_fails = 117450
	L1D_cache_core[2]: Access = 127622, Miss = 74917, Miss_rate = 0.587, Pending_hits = 2141, Reservation_fails = 119551
	L1D_cache_core[3]: Access = 141730, Miss = 81727, Miss_rate = 0.577, Pending_hits = 2323, Reservation_fails = 137143
	L1D_cache_core[4]: Access = 128035, Miss = 75942, Miss_rate = 0.593, Pending_hits = 2249, Reservation_fails = 117095
	L1D_cache_core[5]: Access = 133486, Miss = 78305, Miss_rate = 0.587, Pending_hits = 2304, Reservation_fails = 136847
	L1D_cache_core[6]: Access = 133195, Miss = 77656, Miss_rate = 0.583, Pending_hits = 2488, Reservation_fails = 127970
	L1D_cache_core[7]: Access = 129779, Miss = 74110, Miss_rate = 0.571, Pending_hits = 2172, Reservation_fails = 118726
	L1D_cache_core[8]: Access = 138611, Miss = 80024, Miss_rate = 0.577, Pending_hits = 2534, Reservation_fails = 134922
	L1D_cache_core[9]: Access = 124030, Miss = 71436, Miss_rate = 0.576, Pending_hits = 2206, Reservation_fails = 122341
	L1D_cache_core[10]: Access = 138535, Miss = 77465, Miss_rate = 0.559, Pending_hits = 2352, Reservation_fails = 127478
	L1D_cache_core[11]: Access = 140266, Miss = 81656, Miss_rate = 0.582, Pending_hits = 2559, Reservation_fails = 145920
	L1D_cache_core[12]: Access = 132811, Miss = 75020, Miss_rate = 0.565, Pending_hits = 2200, Reservation_fails = 126811
	L1D_cache_core[13]: Access = 129047, Miss = 75077, Miss_rate = 0.582, Pending_hits = 2345, Reservation_fails = 138514
	L1D_cache_core[14]: Access = 140410, Miss = 81573, Miss_rate = 0.581, Pending_hits = 2508, Reservation_fails = 154400
	L1D_cache_core[15]: Access = 132775, Miss = 75463, Miss_rate = 0.568, Pending_hits = 2385, Reservation_fails = 130625
	L1D_cache_core[16]: Access = 138122, Miss = 77971, Miss_rate = 0.565, Pending_hits = 2439, Reservation_fails = 141950
	L1D_cache_core[17]: Access = 133458, Miss = 75248, Miss_rate = 0.564, Pending_hits = 2448, Reservation_fails = 137346
	L1D_cache_core[18]: Access = 143733, Miss = 83340, Miss_rate = 0.580, Pending_hits = 2541, Reservation_fails = 162414
	L1D_cache_core[19]: Access = 139281, Miss = 79750, Miss_rate = 0.573, Pending_hits = 2466, Reservation_fails = 150992
	L1D_cache_core[20]: Access = 133674, Miss = 76552, Miss_rate = 0.573, Pending_hits = 2379, Reservation_fails = 139101
	L1D_cache_core[21]: Access = 128936, Miss = 74420, Miss_rate = 0.577, Pending_hits = 2464, Reservation_fails = 142342
	L1D_cache_core[22]: Access = 135793, Miss = 77107, Miss_rate = 0.568, Pending_hits = 2352, Reservation_fails = 142375
	L1D_cache_core[23]: Access = 125459, Miss = 71861, Miss_rate = 0.573, Pending_hits = 2356, Reservation_fails = 140300
	L1D_cache_core[24]: Access = 131037, Miss = 73487, Miss_rate = 0.561, Pending_hits = 2343, Reservation_fails = 134045
	L1D_cache_core[25]: Access = 135210, Miss = 76304, Miss_rate = 0.564, Pending_hits = 2414, Reservation_fails = 135988
	L1D_cache_core[26]: Access = 140649, Miss = 78497, Miss_rate = 0.558, Pending_hits = 2587, Reservation_fails = 147493
	L1D_cache_core[27]: Access = 143576, Miss = 78702, Miss_rate = 0.548, Pending_hits = 2405, Reservation_fails = 150062
	L1D_cache_core[28]: Access = 142634, Miss = 77443, Miss_rate = 0.543, Pending_hits = 2427, Reservation_fails = 138889
	L1D_cache_core[29]: Access = 108881, Miss = 60448, Miss_rate = 0.555, Pending_hits = 1972, Reservation_fails = 86641
	L1D_total_cache_accesses = 4023146
	L1D_total_cache_misses = 2301076
	L1D_total_cache_miss_rate = 0.5720
	L1D_total_cache_pending_hits = 70767
	L1D_total_cache_reservation_fails = 4040980
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1641315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1852245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4040684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 448792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 70767
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4013119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10027

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 196439
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3844245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 296
ctas_completed 90, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3902, 7286, 3964, 5850, 2340, 5256, 10972, 1908, 5142, 4362, 9154, 4482, 5686, 3526, 7184, 5864, 7782, 2982, 18034, 4604, 5922, 3404, 3282, 3882, 
gpgpu_n_tot_thrd_icount = 110473792
gpgpu_n_tot_w_icount = 3452306
gpgpu_n_stall_shd_mem = 2216513
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2301037
gpgpu_n_mem_write_global = 10027
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5168192
gpgpu_n_store_insn = 46756
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 115200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2114549
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 101964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72230	W0_Idle:12963059	W0_Scoreboard:31655253	W1:1057566	W2:382406	W3:248712	W4:184764	W5:148593	W6:116232	W7:106202	W8:98200	W9:85279	W10:74616	W11:70632	W12:61111	W13:63089	W14:59438	W15:49839	W16:51999	W17:49438	W18:45034	W19:41534	W20:43452	W21:43111	W22:42927	W23:40121	W24:39880	W25:36994	W26:37062	W27:36914	W28:34782	W29:29213	W30:25711	W31:17056	W32:30399
single_issue_nums: WS0:904939	WS1:848461	WS2:858729	WS3:840177	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18408296 {8:2301037,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 401080 {40:10027,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92041480 {40:2301037,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 80216 {8:10027,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 440 
avg_icnt2mem_latency = 221 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:192028 	2755 	5357 	11402 	12293 	6466 	4547 	5430 	3010 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	381688 	1302162 	616430 	9954 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	498828 	147533 	572966 	1076761 	14903 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1184388 	746392 	323462 	53884 	2834 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	520 	677 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         7         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         6         4         6         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         7         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         4         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         7         5         5         7         7         6 
maximum service time to same row:
dram[0]:     84643     86069     39645     43527    156074    165557     71138     75196     54291     50655    108985    107981    101081     99727     60299     17256 
dram[1]:     87708     90562     46493     50743    167180    198422     77226     94666     48539     44848    110543    112179    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     10037     20786    114765    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     20627    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     24792    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    124714    127353     27349     25632    175037    175551    116881    151602     90150     90557 
dram[6]:    162718    164470    132747     28200     34691     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    162029     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     22904     43224    149481    152308     55426     58224     31124     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     80928     82417     38008     40043    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.163303  1.171429  1.178672  1.174294  1.196445  1.202742  1.153052  1.127341  1.111111  1.128397  1.142726  1.122115  1.109462  1.132576  1.117994  1.100678 
dram[1]:  1.168937  1.153444  1.161860  1.178473  1.170664  1.168717  1.161150  1.169957  1.111301  1.123077  1.122414  1.139456  1.134157  1.135040  1.118124  1.111213 
dram[2]:  1.159030  1.146451  1.169476  1.170391  1.190037  1.185357  1.176688  1.174152  1.090372  1.111017  1.118525  1.142582  1.106460  1.112014  1.129735  1.119334 
dram[3]:  1.177799  1.186284  1.192898  1.173346  1.197887  1.207530  1.169881  1.180909  1.105448  1.102342  1.122598  1.125333  1.115703  1.146654  1.117819  1.116236 
dram[4]:  1.205699  1.193945  1.166096  1.181153  1.193152  1.176262  1.160451  1.167451  1.094958  1.103685  1.114518  1.135352  1.131997  1.140946  1.113518  1.085566 
dram[5]:  1.167798  1.155794  1.181818  1.191426  1.210577  1.182975  1.173020  1.173871  1.108992  1.106691  1.137899  1.125933  1.110906  1.096981  1.105614  1.125725 
dram[6]:  1.150327  1.171980  1.170400  1.171007  1.165485  1.176809  1.171261  1.161454  1.116527  1.109277  1.126783  1.157168  1.127033  1.102058  1.134537  1.134632 
dram[7]:  1.171077  1.162135  1.188487  1.177043  1.182078  1.162476  1.163094  1.163516  1.115560  1.098709  1.134862  1.140097  1.116761  1.106464  1.118371  1.123563 
dram[8]:  1.172619  1.161752  1.176313  1.174863  1.175295  1.177122  1.195185  1.178672  1.105738  1.132404  1.144167  1.142483  1.103076  1.093228  1.113257  1.098165 
dram[9]:  1.185388  1.199156  1.180205  1.155423  1.184713  1.175941  1.152815  1.146104  1.113935  1.116406  1.141450  1.133065  1.108478  1.103973  1.137398  1.133106 
dram[10]:  1.170755  1.187617  1.173372  1.182665  1.173993  1.185399  1.150772  1.170193  1.128546  1.132906  1.149030  1.138713  1.091453  1.096715  1.114497  1.120379 
dram[11]:  1.161410  1.158984  1.161723  1.172244  1.189971  1.199166  1.155251  1.171311  1.126468  1.120837  1.108911  1.124640  1.109091  1.122075  1.156844  1.137412 
average row locality = 243387/212262 = 1.146635
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1267      1188      1260      1206      1279      1228      1228      1204      1240      1204      1241      1167      1195      1194      1137      1136 
dram[1]:      1286      1321      1249      1281      1269      1330      1333      1363      1298      1314      1302      1340      1284      1285      1239      1208 
dram[2]:      1288      1275      1249      1257      1290      1279      1272      1281      1291      1311      1274      1186      1215      1229      1193      1208 
dram[3]:      1251      1278      1243      1259      1247      1315      1274      1299      1258      1271      1227      1266      1214      1250      1148      1210 
dram[4]:      1352      1260      1362      1291      1359      1328      1338      1241      1303      1288      1236      1275      1353      1279      1283      1256 
dram[5]:      1204      1187      1196      1195      1259      1209      1200      1222      1221      1224      1213      1207      1202      1199      1162      1164 
dram[6]:      1407      1396      1463      1349      1479      1431      1402      1374      1466      1411      1422      1340      1454      1339      1382      1338 
dram[7]:      1239      1154      1280      1210      1240      1202      1248      1231      1226      1191      1237      1180      1183      1162      1179      1173 
dram[8]:      1376      1300      1321      1290      1294      1276      1390      1260      1349      1300      1373      1307      1326      1242      1267      1197 
dram[9]:      1298      1416      1264      1353      1302      1437      1290      1412      1271      1429      1275      1405      1215      1304      1248      1327 
dram[10]:      1241      1265      1225      1269      1282      1234      1267      1272      1273      1236      1303      1256      1275      1200      1207      1180 
dram[11]:      1252      1232      1214      1191      1234      1150      1265      1135      1247      1178      1232      1173      1218      1102      1216      1134 
total dram reads = 243312
bank skew: 1479/1102 = 1.34
chip skew: 22453/19173 = 1.17
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         4         5         0         4 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         4         8         0         8 
dram[3]:         4         8         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         0         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         4         0         4         8 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11         8         8         0 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         4         0 
dram[9]:         0        20         0         0         0         0         0         0         0         0         0         0         4         8         8         4 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         8         4         4         0 
total dram writes = 292
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4447      4645      2302      2522      2245      2396      2502      2477      2426      2636      2501      2698      6661      6674     11719     11819
dram[1]:       4526      4210      2486      2475      2411      2254      2169      2199      2502      2478      2464      2346      6520      6340     10667     10551
dram[2]:       4209      4472      2479      2433      2371      2377      2443      2363      2451      2206      2437      2645      6883      6556     10849     10945
dram[3]:       4420      4423      2485      2569      2375      2197      2446      2426      2388      2476      2455      2448      6548      6767     11989     11354
dram[4]:       4322      4377      2452      2553      2207      2210      2333      2499      2361      2387      2528      2530      5888      6459     10588     11040
dram[5]:       5051      4490      2547      2499      2311      2488      2520      2351      2546      2529      2536      2510      6869      6841     11411     11284
dram[6]:       3494      3603      2187      2320      2149      2299      2025      2167      2206      2352      2200      2425      5782      6386      9599     10189
dram[7]:       4365      4654      2386      2393      2566      2475      2431      2365      2719      2636      2607      2582      6895      7167     11076     10916
dram[8]:       3799      4074      2214      2369      2354      2425      2223      2632      2204      2489      2313      2474      6562      6731     10837     11081
dram[9]:       4076      3704      2408      2129      2384      2175      2472      2194      2614      2357      2455      2333      7064      6704     10060      9608
dram[10]:       4233      4271      2297      2150      2366      2370      2344      2289      2633      2670      2553      2570      6897      6833     10698     10806
dram[11]:       4023      4135      2261      2349      2456      2538      2425      2635      2716      2703      2591      2565      6936      7568     10710     11503
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3179962 n_act=16927 n_pre=16911 n_ref_event=4572360550251980812 n_req=19380 n_rd=19374 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02401
n_activity=521551 dram_eff=0.1487
bk0: 1267a 3162594i bk1: 1188a 3168397i bk2: 1260a 3164644i bk3: 1206a 3167124i bk4: 1279a 3163352i bk5: 1228a 3167025i bk6: 1228a 3165178i bk7: 1204a 3165396i bk8: 1240a 3161692i bk9: 1204a 3164840i bk10: 1241a 3163298i bk11: 1167a 3167208i bk12: 1195a 3164663i bk13: 1194a 3165606i bk14: 1137a 3168970i bk15: 1136a 3167299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127090
Row_Buffer_Locality_read = 0.127129
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.455276
Bank_Level_Parallism_Col = 1.633448
Bank_Level_Parallism_Ready = 1.084198
write_to_read_ratio_blp_rw_average = 0.000608
GrpLevelPara = 1.305104 

BW Util details:
bwutil = 0.024006 
total_CMD = 3231731 
util_bw = 77580 
Wasted_Col = 257123 
Wasted_Row = 108440 
Idle = 2788588 

BW Util Bottlenecks: 
RCDc_limit = 340602 
RCDWRc_limit = 64 
WTRc_limit = 203 
RTWc_limit = 160 
CCDLc_limit = 8226 
rwq = 0 
CCDLc_limit_alone = 8206 
WTRc_limit_alone = 185 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 3231731 
n_nop = 3179962 
Read = 19374 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 16927 
n_pre = 16911 
n_ref = 4572360550251980812 
n_req = 19380 
total_req = 19395 

Dual Bus Interface Util: 
issued_total_row = 33838 
issued_total_col = 19395 
Row_Bus_Util =  0.010471 
CoL_Bus_Util = 0.006001 
Either_Row_CoL_Bus_Util = 0.016019 
Issued_on_Two_Bus_Simul_Util = 0.000453 
issued_two_Eff = 0.028279 
queue_avg = 0.197041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.197041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176920 n_act=18095 n_pre=18079 n_ref_event=0 n_req=20709 n_rd=20702 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02566
n_activity=526774 dram_eff=0.1574
bk0: 1286a 3162252i bk1: 1321a 3158138i bk2: 1249a 3162018i bk3: 1281a 3161360i bk4: 1269a 3161367i bk5: 1330a 3157010i bk6: 1333a 3157884i bk7: 1363a 3155865i bk8: 1298a 3156954i bk9: 1314a 3154995i bk10: 1302a 3158306i bk11: 1340a 3154229i bk12: 1284a 3158524i bk13: 1285a 3157297i bk14: 1239a 3160832i bk15: 1208a 3161637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126853
Row_Buffer_Locality_read = 0.126896
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.675310
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.076815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025656 
total_CMD = 3231731 
util_bw = 82912 
Wasted_Col = 260480 
Wasted_Row = 104709 
Idle = 2783630 

BW Util Bottlenecks: 
RCDc_limit = 355547 
RCDWRc_limit = 60 
WTRc_limit = 576 
RTWc_limit = 172 
CCDLc_limit = 9718 
rwq = 0 
CCDLc_limit_alone = 9696 
WTRc_limit_alone = 564 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 3231731 
n_nop = 3176920 
Read = 20702 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 18095 
n_pre = 18079 
n_ref = 0 
n_req = 20709 
total_req = 20728 

Dual Bus Interface Util: 
issued_total_row = 36174 
issued_total_col = 20728 
Row_Bus_Util =  0.011193 
CoL_Bus_Util = 0.006414 
Either_Row_CoL_Bus_Util = 0.016960 
Issued_on_Two_Bus_Simul_Util = 0.000647 
issued_two_Eff = 0.038149 
queue_avg = 0.215412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178150 n_act=17599 n_pre=17583 n_ref_event=0 n_req=20106 n_rd=20098 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02492
n_activity=519166 dram_eff=0.1551
bk0: 1288a 3161252i bk1: 1275a 3159522i bk2: 1249a 3163266i bk3: 1257a 3162613i bk4: 1290a 3162415i bk5: 1279a 3163859i bk6: 1272a 3163250i bk7: 1281a 3163237i bk8: 1291a 3157954i bk9: 1311a 3156754i bk10: 1274a 3160271i bk11: 1186a 3165742i bk12: 1215a 3161791i bk13: 1229a 3162032i bk14: 1193a 3164529i bk15: 1208a 3163986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125286
Row_Buffer_Locality_read = 0.125336
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.586697
Bank_Level_Parallism_Col = 1.418206
Bank_Level_Parallism_Ready = 1.070227
write_to_read_ratio_blp_rw_average = 0.000678
GrpLevelPara = 1.330956 

BW Util details:
bwutil = 0.024915 
total_CMD = 3231731 
util_bw = 80520 
Wasted_Col = 258029 
Wasted_Row = 103560 
Idle = 2789622 

BW Util Bottlenecks: 
RCDc_limit = 348594 
RCDWRc_limit = 71 
WTRc_limit = 513 
RTWc_limit = 211 
CCDLc_limit = 8890 
rwq = 0 
CCDLc_limit_alone = 8868 
WTRc_limit_alone = 497 
RTWc_limit_alone = 205 

Commands details: 
total_CMD = 3231731 
n_nop = 3178150 
Read = 20098 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 17599 
n_pre = 17583 
n_ref = 0 
n_req = 20106 
total_req = 20130 

Dual Bus Interface Util: 
issued_total_row = 35182 
issued_total_col = 20130 
Row_Bus_Util =  0.010886 
CoL_Bus_Util = 0.006229 
Either_Row_CoL_Bus_Util = 0.016580 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.032306 
queue_avg = 0.196448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196448
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178737 n_act=17388 n_pre=17372 n_ref_event=0 n_req=20015 n_rd=20010 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02479
n_activity=522569 dram_eff=0.1533
bk0: 1251a 3164943i bk1: 1278a 3162173i bk2: 1243a 3164530i bk3: 1259a 3162811i bk4: 1247a 3165216i bk5: 1315a 3161672i bk6: 1274a 3161295i bk7: 1299a 3160428i bk8: 1258a 3159942i bk9: 1271a 3158968i bk10: 1227a 3162864i bk11: 1266a 3160930i bk12: 1214a 3163474i bk13: 1250a 3162706i bk14: 1148a 3166977i bk15: 1210a 3163269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131851
Row_Buffer_Locality_read = 0.131884
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.561437
Bank_Level_Parallism_Col = 1.418593
Bank_Level_Parallism_Ready = 1.097283
write_to_read_ratio_blp_rw_average = 0.000862
GrpLevelPara = 1.324113 

BW Util details:
bwutil = 0.024792 
total_CMD = 3231731 
util_bw = 80120 
Wasted_Col = 257478 
Wasted_Row = 105277 
Idle = 2788856 

BW Util Bottlenecks: 
RCDc_limit = 345444 
RCDWRc_limit = 59 
WTRc_limit = 293 
RTWc_limit = 318 
CCDLc_limit = 8990 
rwq = 0 
CCDLc_limit_alone = 8960 
WTRc_limit_alone = 275 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 3231731 
n_nop = 3178737 
Read = 20010 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 17388 
n_pre = 17372 
n_ref = 0 
n_req = 20015 
total_req = 20030 

Dual Bus Interface Util: 
issued_total_row = 34760 
issued_total_col = 20030 
Row_Bus_Util =  0.010756 
CoL_Bus_Util = 0.006198 
Either_Row_CoL_Bus_Util = 0.016398 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.033891 
queue_avg = 0.212454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212454
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176662 n_act=18154 n_pre=18138 n_ref_event=0 n_req=20812 n_rd=20804 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02579
n_activity=519395 dram_eff=0.1605
bk0: 1352a 3158101i bk1: 1260a 3163098i bk2: 1362a 3155505i bk3: 1291a 3161668i bk4: 1359a 3158548i bk5: 1328a 3158551i bk6: 1338a 3156529i bk7: 1241a 3164116i bk8: 1303a 3156526i bk9: 1288a 3157998i bk10: 1236a 3162538i bk11: 1275a 3160609i bk12: 1353a 3155429i bk13: 1279a 3160041i bk14: 1283a 3158471i bk15: 1256a 3157863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128243
Row_Buffer_Locality_read = 0.128293
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.692909
Bank_Level_Parallism_Col = 1.447870
Bank_Level_Parallism_Ready = 1.084007
write_to_read_ratio_blp_rw_average = 0.000739
GrpLevelPara = 1.350039 

BW Util details:
bwutil = 0.025788 
total_CMD = 3231731 
util_bw = 83340 
Wasted_Col = 259086 
Wasted_Row = 100020 
Idle = 2789285 

BW Util Bottlenecks: 
RCDc_limit = 355615 
RCDWRc_limit = 75 
WTRc_limit = 711 
RTWc_limit = 283 
CCDLc_limit = 9928 
rwq = 0 
CCDLc_limit_alone = 9890 
WTRc_limit_alone = 685 
RTWc_limit_alone = 271 

Commands details: 
total_CMD = 3231731 
n_nop = 3176662 
Read = 20804 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 18154 
n_pre = 18138 
n_ref = 0 
n_req = 20812 
total_req = 20835 

Dual Bus Interface Util: 
issued_total_row = 36292 
issued_total_col = 20835 
Row_Bus_Util =  0.011230 
CoL_Bus_Util = 0.006447 
Either_Row_CoL_Bus_Util = 0.017040 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.037371 
queue_avg = 0.207784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180601 n_act=16817 n_pre=16801 n_ref_event=0 n_req=19264 n_rd=19264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02384
n_activity=523110 dram_eff=0.1473
bk0: 1204a 3166786i bk1: 1187a 3167213i bk2: 1196a 3167165i bk3: 1195a 3166851i bk4: 1259a 3164499i bk5: 1209a 3166343i bk6: 1200a 3165936i bk7: 1222a 3166768i bk8: 1221a 3163042i bk9: 1224a 3163370i bk10: 1213a 3164224i bk11: 1207a 3164841i bk12: 1202a 3164994i bk13: 1199a 3162926i bk14: 1162a 3164136i bk15: 1164a 3166248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127699
Row_Buffer_Locality_read = 0.127699
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.476867
Bank_Level_Parallism_Col = 1.396893
Bank_Level_Parallism_Ready = 1.091111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.306994 

BW Util details:
bwutil = 0.023844 
total_CMD = 3231731 
util_bw = 77056 
Wasted_Col = 253847 
Wasted_Row = 109396 
Idle = 2791432 

BW Util Bottlenecks: 
RCDc_limit = 337153 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8305 
rwq = 0 
CCDLc_limit_alone = 8305 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3231731 
n_nop = 3180601 
Read = 19264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16817 
n_pre = 16801 
n_ref = 0 
n_req = 19264 
total_req = 19264 

Dual Bus Interface Util: 
issued_total_row = 33618 
issued_total_col = 19264 
Row_Bus_Util =  0.010402 
CoL_Bus_Util = 0.005961 
Either_Row_CoL_Bus_Util = 0.015821 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.034266 
queue_avg = 0.199143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.199143
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3173341 n_act=19606 n_pre=19590 n_ref_event=0 n_req=22459 n_rd=22453 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02782
n_activity=523108 dram_eff=0.1719
bk0: 1407a 3149070i bk1: 1396a 3147985i bk2: 1463a 3142371i bk3: 1349a 3151219i bk4: 1479a 3141252i bk5: 1431a 3145365i bk6: 1402a 3149166i bk7: 1374a 3149494i bk8: 1466a 3139357i bk9: 1411a 3143199i bk10: 1422a 3143289i bk11: 1340a 3151341i bk12: 1454a 3139367i bk13: 1339a 3146602i bk14: 1382a 3146600i bk15: 1338a 3149526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127566
Row_Buffer_Locality_read = 0.127600
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.154813
Bank_Level_Parallism_Col = 1.512842
Bank_Level_Parallism_Ready = 1.078195
write_to_read_ratio_blp_rw_average = 0.001046
GrpLevelPara = 1.401976 

BW Util details:
bwutil = 0.027820 
total_CMD = 3231731 
util_bw = 89908 
Wasted_Col = 261661 
Wasted_Row = 94292 
Idle = 2785870 

BW Util Bottlenecks: 
RCDc_limit = 372460 
RCDWRc_limit = 41 
WTRc_limit = 610 
RTWc_limit = 527 
CCDLc_limit = 12380 
rwq = 0 
CCDLc_limit_alone = 12316 
WTRc_limit_alone = 588 
RTWc_limit_alone = 485 

Commands details: 
total_CMD = 3231731 
n_nop = 3173341 
Read = 22453 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 19606 
n_pre = 19590 
n_ref = 0 
n_req = 22459 
total_req = 22477 

Dual Bus Interface Util: 
issued_total_row = 39196 
issued_total_col = 22477 
Row_Bus_Util =  0.012128 
CoL_Bus_Util = 0.006955 
Either_Row_CoL_Bus_Util = 0.018068 
Issued_on_Two_Bus_Simul_Util = 0.001016 
issued_two_Eff = 0.056225 
queue_avg = 0.287048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287048
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180242 n_act=16903 n_pre=16887 n_ref_event=0 n_req=19342 n_rd=19335 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02396
n_activity=517416 dram_eff=0.1497
bk0: 1239a 3166112i bk1: 1154a 3168677i bk2: 1280a 3163724i bk3: 1210a 3167937i bk4: 1240a 3165384i bk5: 1202a 3165969i bk6: 1248a 3164887i bk7: 1231a 3164749i bk8: 1226a 3163827i bk9: 1191a 3164359i bk10: 1237a 3164088i bk11: 1180a 3168119i bk12: 1183a 3166010i bk13: 1162a 3166895i bk14: 1179a 3166865i bk15: 1173a 3165736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126667
Row_Buffer_Locality_read = 0.126713
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.466329
Bank_Level_Parallism_Col = 1.398968
Bank_Level_Parallism_Ready = 1.090378
write_to_read_ratio_blp_rw_average = 0.000783
GrpLevelPara = 1.307486 

BW Util details:
bwutil = 0.023965 
total_CMD = 3231731 
util_bw = 77448 
Wasted_Col = 254183 
Wasted_Row = 107083 
Idle = 2793017 

BW Util Bottlenecks: 
RCDc_limit = 338424 
RCDWRc_limit = 68 
WTRc_limit = 342 
RTWc_limit = 181 
CCDLc_limit = 8482 
rwq = 0 
CCDLc_limit_alone = 8472 
WTRc_limit_alone = 342 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3231731 
n_nop = 3180242 
Read = 19335 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 16903 
n_pre = 16887 
n_ref = 0 
n_req = 19342 
total_req = 19362 

Dual Bus Interface Util: 
issued_total_row = 33790 
issued_total_col = 19362 
Row_Bus_Util =  0.010456 
CoL_Bus_Util = 0.005991 
Either_Row_CoL_Bus_Util = 0.015932 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.032298 
queue_avg = 0.179419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179419
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176800 n_act=18227 n_pre=18211 n_ref_event=0 n_req=20874 n_rd=20868 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02586
n_activity=514685 dram_eff=0.1624
bk0: 1376a 3155718i bk1: 1300a 3159117i bk2: 1321a 3159389i bk3: 1290a 3161093i bk4: 1294a 3159797i bk5: 1276a 3161383i bk6: 1390a 3154819i bk7: 1260a 3161602i bk8: 1349a 3151818i bk9: 1300a 3157044i bk10: 1373a 3152822i bk11: 1307a 3158528i bk12: 1326a 3153301i bk13: 1242a 3159695i bk14: 1267a 3158259i bk15: 1197a 3161007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127431
Row_Buffer_Locality_read = 0.127420
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.748439
Bank_Level_Parallism_Col = 1.449882
Bank_Level_Parallism_Ready = 1.086218
write_to_read_ratio_blp_rw_average = 0.000329
GrpLevelPara = 1.349497 

BW Util details:
bwutil = 0.025857 
total_CMD = 3231731 
util_bw = 83564 
Wasted_Col = 258861 
Wasted_Row = 98521 
Idle = 2790785 

BW Util Bottlenecks: 
RCDc_limit = 356414 
RCDWRc_limit = 39 
WTRc_limit = 598 
RTWc_limit = 129 
CCDLc_limit = 10291 
rwq = 0 
CCDLc_limit_alone = 10247 
WTRc_limit_alone = 562 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 3231731 
n_nop = 3176800 
Read = 20868 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 18227 
n_pre = 18211 
n_ref = 0 
n_req = 20874 
total_req = 20891 

Dual Bus Interface Util: 
issued_total_row = 36438 
issued_total_col = 20891 
Row_Bus_Util =  0.011275 
CoL_Bus_Util = 0.006464 
Either_Row_CoL_Bus_Util = 0.016997 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.043655 
queue_avg = 0.219343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219343
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176294 n_act=18533 n_pre=18517 n_ref_event=0 n_req=21257 n_rd=21246 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02635
n_activity=511615 dram_eff=0.1665
bk0: 1298a 3156474i bk1: 1416a 3148998i bk2: 1264a 3160817i bk3: 1353a 3155354i bk4: 1302a 3157875i bk5: 1437a 3148562i bk6: 1290a 3155320i bk7: 1412a 3146403i bk8: 1271a 3154999i bk9: 1429a 3144271i bk10: 1275a 3155937i bk11: 1405a 3147477i bk12: 1215a 3157470i bk13: 1304a 3151009i bk14: 1248a 3156280i bk15: 1327a 3152785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128616
Row_Buffer_Locality_read = 0.128683
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.961527
Bank_Level_Parallism_Col = 1.485943
Bank_Level_Parallism_Ready = 1.087006
write_to_read_ratio_blp_rw_average = 0.000998
GrpLevelPara = 1.377344 

BW Util details:
bwutil = 0.026351 
total_CMD = 3231731 
util_bw = 85160 
Wasted_Col = 254939 
Wasted_Row = 95542 
Idle = 2796090 

BW Util Bottlenecks: 
RCDc_limit = 356332 
RCDWRc_limit = 81 
WTRc_limit = 1080 
RTWc_limit = 425 
CCDLc_limit = 11225 
rwq = 0 
CCDLc_limit_alone = 11157 
WTRc_limit_alone = 1042 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 3231731 
n_nop = 3176294 
Read = 21246 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 18533 
n_pre = 18517 
n_ref = 0 
n_req = 21257 
total_req = 21290 

Dual Bus Interface Util: 
issued_total_row = 37050 
issued_total_col = 21290 
Row_Bus_Util =  0.011464 
CoL_Bus_Util = 0.006588 
Either_Row_CoL_Bus_Util = 0.017154 
Issued_on_Two_Bus_Simul_Util = 0.000898 
issued_two_Eff = 0.052366 
queue_avg = 0.246510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24651
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178625 n_act=17436 n_pre=17420 n_ref_event=0 n_req=19992 n_rd=19985 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02477
n_activity=514532 dram_eff=0.1556
bk0: 1241a 3164673i bk1: 1265a 3164530i bk2: 1225a 3165922i bk3: 1269a 3165700i bk4: 1282a 3163413i bk5: 1234a 3166203i bk6: 1267a 3161976i bk7: 1272a 3162131i bk8: 1273a 3160227i bk9: 1236a 3162090i bk10: 1303a 3160007i bk11: 1256a 3162889i bk12: 1275a 3158782i bk13: 1200a 3162523i bk14: 1207a 3164703i bk15: 1180a 3166181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128451
Row_Buffer_Locality_read = 0.128496
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.552210
Bank_Level_Parallism_Col = 1.408946
Bank_Level_Parallism_Ready = 1.072129
write_to_read_ratio_blp_rw_average = 0.000588
GrpLevelPara = 1.321808 

BW Util details:
bwutil = 0.024771 
total_CMD = 3231731 
util_bw = 80052 
Wasted_Col = 257384 
Wasted_Row = 102768 
Idle = 2791527 

BW Util Bottlenecks: 
RCDc_limit = 346763 
RCDWRc_limit = 73 
WTRc_limit = 456 
RTWc_limit = 169 
CCDLc_limit = 8942 
rwq = 0 
CCDLc_limit_alone = 8918 
WTRc_limit_alone = 444 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 3231731 
n_nop = 3178625 
Read = 19985 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17436 
n_pre = 17420 
n_ref = 0 
n_req = 19992 
total_req = 20013 

Dual Bus Interface Util: 
issued_total_row = 34856 
issued_total_col = 20013 
Row_Bus_Util =  0.010786 
CoL_Bus_Util = 0.006193 
Either_Row_CoL_Bus_Util = 0.016433 
Issued_on_Two_Bus_Simul_Util = 0.000546 
issued_two_Eff = 0.033198 
queue_avg = 0.186001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186001
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180550 n_act=16715 n_pre=16699 n_ref_event=0 n_req=19177 n_rd=19173 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02375
n_activity=522939 dram_eff=0.1468
bk0: 1252a 3166261i bk1: 1232a 3165839i bk2: 1214a 3167251i bk3: 1191a 3169593i bk4: 1234a 3166970i bk5: 1150a 3172255i bk6: 1265a 3162654i bk7: 1135a 3170078i bk8: 1247a 3162947i bk9: 1178a 3166563i bk10: 1232a 3163598i bk11: 1173a 3168629i bk12: 1218a 3164572i bk13: 1102a 3170482i bk14: 1216a 3166443i bk15: 1134a 3171488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128852
Row_Buffer_Locality_read = 0.128879
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.397510
Bank_Level_Parallism_Col = 1.384448
Bank_Level_Parallism_Ready = 1.083846
write_to_read_ratio_blp_rw_average = 0.000334
GrpLevelPara = 1.298728 

BW Util details:
bwutil = 0.023751 
total_CMD = 3231731 
util_bw = 76756 
Wasted_Col = 255048 
Wasted_Row = 110252 
Idle = 2789675 

BW Util Bottlenecks: 
RCDc_limit = 336453 
RCDWRc_limit = 46 
WTRc_limit = 192 
RTWc_limit = 89 
CCDLc_limit = 8125 
rwq = 0 
CCDLc_limit_alone = 8117 
WTRc_limit_alone = 192 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 3231731 
n_nop = 3180550 
Read = 19173 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16715 
n_pre = 16699 
n_ref = 0 
n_req = 19177 
total_req = 19189 

Dual Bus Interface Util: 
issued_total_row = 33414 
issued_total_col = 19189 
Row_Bus_Util =  0.010339 
CoL_Bus_Util = 0.005938 
Either_Row_CoL_Bus_Util = 0.015837 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.027784 
queue_avg = 0.180750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95374, Miss = 9847, Miss_rate = 0.103, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 96598, Miss = 9530, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 97736, Miss = 10263, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 95396, Miss = 10444, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95661, Miss = 10072, Miss_rate = 0.105, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 95812, Miss = 10028, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 96583, Miss = 9862, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 98567, Miss = 10151, Miss_rate = 0.103, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 97785, Miss = 10594, Miss_rate = 0.108, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 98187, Miss = 10218, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97266, Miss = 9657, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 94408, Miss = 9607, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 94514, Miss = 11477, Miss_rate = 0.121, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 97054, Miss = 10982, Miss_rate = 0.113, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 96740, Miss = 9838, Miss_rate = 0.102, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 95330, Miss = 9504, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 97034, Miss = 10699, Miss_rate = 0.110, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[17]: Access = 96440, Miss = 10172, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 96210, Miss = 10167, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 96040, Miss = 11090, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96682, Miss = 10073, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 95205, Miss = 9914, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 95430, Miss = 9878, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95012, Miss = 9295, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2311064
L2_total_cache_misses = 243362
L2_total_cache_miss_rate = 0.1053
L2_total_cache_pending_hits = 68
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2057658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2301037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10027
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2311064
icnt_total_pkts_simt_to_mem=2311064
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2311064
Req_Network_cycles = 1260196
Req_Network_injected_packets_per_cycle =       1.8339 
Req_Network_conflicts_per_cycle =       1.3973
Req_Network_conflicts_per_cycle_util =       8.2020
Req_Bank_Level_Parallism =      10.7647
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.5339
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1182

Reply_Network_injected_packets_num = 2311064
Reply_Network_cycles = 1260196
Reply_Network_injected_packets_per_cycle =        1.8339
Reply_Network_conflicts_per_cycle =        0.8103
Reply_Network_conflicts_per_cycle_util =       4.7598
Reply_Bank_Level_Parallism =      10.7728
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2130
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0611
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 54 sec (3594 sec)
gpgpu_simulation_rate = 6876 (inst/sec)
gpgpu_simulation_rate = 350 (cycle/sec)
gpgpu_silicon_slowdown = 3900000x
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 7049
gpu_sim_insn = 668131
gpu_ipc =      94.7838
gpu_tot_sim_cycle = 1267245
gpu_tot_sim_insn = 25382206
gpu_tot_ipc =      20.0294
gpu_tot_issued_cta = 180
gpu_occupancy = 64.6585% 
gpu_tot_occupancy = 39.4763% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5189
partiton_level_parallism_total  =       1.8377
partiton_level_parallism_util =      11.3602
partiton_level_parallism_util_total  =      10.7690
L2_BW  =     110.0272 GB/Sec
L2_BW_total  =      80.2709 GB/Sec
gpu_total_sim_rate=7015

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 146060, Miss = 83729, Miss_rate = 0.573, Pending_hits = 2303, Reservation_fails = 135354
	L1D_cache_core[1]: Access = 129070, Miss = 76400, Miss_rate = 0.592, Pending_hits = 2532, Reservation_fails = 117561
	L1D_cache_core[2]: Access = 129105, Miss = 75196, Miss_rate = 0.582, Pending_hits = 2497, Reservation_fails = 119692
	L1D_cache_core[3]: Access = 143247, Miss = 82032, Miss_rate = 0.573, Pending_hits = 2705, Reservation_fails = 137313
	L1D_cache_core[4]: Access = 129533, Miss = 76246, Miss_rate = 0.589, Pending_hits = 2586, Reservation_fails = 117241
	L1D_cache_core[5]: Access = 135022, Miss = 78608, Miss_rate = 0.582, Pending_hits = 2661, Reservation_fails = 137024
	L1D_cache_core[6]: Access = 134759, Miss = 77976, Miss_rate = 0.579, Pending_hits = 2798, Reservation_fails = 128101
	L1D_cache_core[7]: Access = 131351, Miss = 74429, Miss_rate = 0.567, Pending_hits = 2529, Reservation_fails = 118896
	L1D_cache_core[8]: Access = 140064, Miss = 80351, Miss_rate = 0.574, Pending_hits = 2891, Reservation_fails = 135030
	L1D_cache_core[9]: Access = 125528, Miss = 71774, Miss_rate = 0.572, Pending_hits = 2578, Reservation_fails = 122562
	L1D_cache_core[10]: Access = 140094, Miss = 77809, Miss_rate = 0.555, Pending_hits = 2616, Reservation_fails = 127671
	L1D_cache_core[11]: Access = 141803, Miss = 81990, Miss_rate = 0.578, Pending_hits = 2924, Reservation_fails = 146107
	L1D_cache_core[12]: Access = 134365, Miss = 75368, Miss_rate = 0.561, Pending_hits = 2509, Reservation_fails = 127034
	L1D_cache_core[13]: Access = 130581, Miss = 75432, Miss_rate = 0.578, Pending_hits = 2622, Reservation_fails = 138720
	L1D_cache_core[14]: Access = 141914, Miss = 81917, Miss_rate = 0.577, Pending_hits = 2874, Reservation_fails = 154560
	L1D_cache_core[15]: Access = 134270, Miss = 75823, Miss_rate = 0.565, Pending_hits = 2713, Reservation_fails = 130844
	L1D_cache_core[16]: Access = 139661, Miss = 78321, Miss_rate = 0.561, Pending_hits = 2753, Reservation_fails = 142162
	L1D_cache_core[17]: Access = 135051, Miss = 75597, Miss_rate = 0.560, Pending_hits = 2710, Reservation_fails = 137513
	L1D_cache_core[18]: Access = 145230, Miss = 83690, Miss_rate = 0.576, Pending_hits = 2878, Reservation_fails = 162611
	L1D_cache_core[19]: Access = 140793, Miss = 80104, Miss_rate = 0.569, Pending_hits = 2766, Reservation_fails = 151233
	L1D_cache_core[20]: Access = 135280, Miss = 76938, Miss_rate = 0.569, Pending_hits = 2667, Reservation_fails = 139296
	L1D_cache_core[21]: Access = 130479, Miss = 74777, Miss_rate = 0.573, Pending_hits = 2783, Reservation_fails = 142547
	L1D_cache_core[22]: Access = 137359, Miss = 77466, Miss_rate = 0.564, Pending_hits = 2640, Reservation_fails = 142580
	L1D_cache_core[23]: Access = 126989, Miss = 72225, Miss_rate = 0.569, Pending_hits = 2691, Reservation_fails = 140454
	L1D_cache_core[24]: Access = 132615, Miss = 73861, Miss_rate = 0.557, Pending_hits = 2641, Reservation_fails = 134242
	L1D_cache_core[25]: Access = 136808, Miss = 76678, Miss_rate = 0.560, Pending_hits = 2709, Reservation_fails = 136191
	L1D_cache_core[26]: Access = 142144, Miss = 78854, Miss_rate = 0.555, Pending_hits = 2954, Reservation_fails = 147651
	L1D_cache_core[27]: Access = 145164, Miss = 79066, Miss_rate = 0.545, Pending_hits = 2723, Reservation_fails = 150270
	L1D_cache_core[28]: Access = 144223, Miss = 77818, Miss_rate = 0.540, Pending_hits = 2697, Reservation_fails = 139095
	L1D_cache_core[29]: Access = 110221, Miss = 60771, Miss_rate = 0.551, Pending_hits = 2300, Reservation_fails = 86810
	L1D_total_cache_accesses = 4068783
	L1D_total_cache_misses = 2311246
	L1D_total_cache_miss_rate = 0.5680
	L1D_total_cache_pending_hits = 80250
	L1D_total_cache_reservation_fails = 4046365
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1659713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 80250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1856859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4045981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 454348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 80250
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4051170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17613

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 201736
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3844245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 180, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3934, 7325, 4010, 5896, 2379, 5295, 11011, 1947, 5181, 4408, 9200, 4528, 5725, 3572, 7223, 5903, 7821, 3021, 18073, 4643, 5968, 3450, 3321, 3921, 
gpgpu_n_tot_thrd_icount = 111380512
gpgpu_n_tot_w_icount = 3480641
gpgpu_n_stall_shd_mem = 2228535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2311207
gpgpu_n_mem_write_global = 17613
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5259979
gpgpu_n_store_insn = 92743
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 161280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2124646
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 103889
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78825	W0_Idle:12995326	W0_Scoreboard:31818560	W1:1058651	W2:383302	W3:249545	W4:185555	W5:149258	W6:116645	W7:106454	W8:98389	W9:85370	W10:74644	W11:70653	W12:61118	W13:63110	W14:59438	W15:49853	W16:51999	W17:49459	W18:45062	W19:41569	W20:43481	W21:43118	W22:42934	W23:40128	W24:39908	W25:37092	W26:37293	W27:37537	W28:35615	W29:30522	W30:27706	W31:19611	W32:45622
single_issue_nums: WS0:912077	WS1:855494	WS2:865818	WS3:847252	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18489656 {8:2311207,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 704520 {40:17613,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92448280 {40:2311207,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 140904 {8:17613,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 439 
avg_icnt2mem_latency = 220 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:192052 	2755 	5359 	11430 	12304 	6466 	4547 	5430 	3010 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	387600 	1314006 	616430 	9954 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	505679 	154622 	576782 	1076761 	14903 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1195906 	750258 	325214 	54482 	2856 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	521 	679 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         7         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         6         4         6         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         7         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         4         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         7         5         5         7         7         6 
maximum service time to same row:
dram[0]:     84643     86069     39645     43527    156074    165557     71138     75196     54291     50655    108985    107981    101081     99727     60299     17256 
dram[1]:     87708     90562     46493     50743    167180    198422     77226     94666     48539     44848    110543    112179    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     10037     20786    114765    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     20627    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     24792    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    124714    127353     27349     25632    175037    175551    116881    151602     90150     90557 
dram[6]:    162718    164470    132747     28200     34691     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    162029     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     22904     43224    149481    152308     55426     58224     31124     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     80928     82417     38008     40043    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.163303  1.171429  1.178672  1.174294  1.196445  1.202742  1.153052  1.127341  1.111111  1.128397  1.142726  1.122115  1.112141  1.135289  1.117994  1.100678 
dram[1]:  1.168937  1.153444  1.161860  1.178473  1.170664  1.168717  1.161150  1.169957  1.111301  1.123077  1.122414  1.139456  1.136684  1.137566  1.118124  1.111213 
dram[2]:  1.159030  1.146451  1.169476  1.170391  1.190037  1.185357  1.176688  1.174152  1.090372  1.111017  1.118525  1.142582  1.106460  1.112014  1.129735  1.119334 
dram[3]:  1.177799  1.186284  1.192898  1.173346  1.197887  1.207530  1.169881  1.180909  1.105448  1.102342  1.122598  1.125333  1.118349  1.146654  1.117819  1.116236 
dram[4]:  1.205699  1.193945  1.166096  1.181153  1.193152  1.176262  1.160451  1.167451  1.094958  1.103685  1.114518  1.135352  1.132721  1.140946  1.113518  1.085566 
dram[5]:  1.167798  1.155794  1.181818  1.191426  1.210577  1.182975  1.173020  1.173871  1.108992  1.106691  1.137899  1.125933  1.110906  1.096981  1.105614  1.125725 
dram[6]:  1.150327  1.171980  1.170400  1.171007  1.165485  1.176809  1.171261  1.161454  1.116527  1.109277  1.126783  1.157168  1.127033  1.102058  1.134537  1.134632 
dram[7]:  1.171077  1.162135  1.188487  1.177043  1.182078  1.162476  1.163094  1.163516  1.115560  1.098709  1.134862  1.140097  1.120414  1.109212  1.118371  1.123563 
dram[8]:  1.172619  1.161752  1.176313  1.174863  1.175295  1.177122  1.195185  1.178672  1.105738  1.132404  1.144167  1.142483  1.105482  1.095782  1.113257  1.098165 
dram[9]:  1.185388  1.199156  1.180205  1.155423  1.184713  1.175941  1.152815  1.146104  1.113935  1.116406  1.141450  1.133065  1.111111  1.106419  1.137398  1.133106 
dram[10]:  1.170755  1.187617  1.173372  1.182665  1.173993  1.185399  1.150772  1.170193  1.128546  1.132906  1.149030  1.138713  1.094791  1.100273  1.114497  1.120379 
dram[11]:  1.161410  1.158984  1.161723  1.172244  1.189971  1.199166  1.155251  1.171311  1.126468  1.120837  1.108911  1.124640  1.111717  1.125000  1.156844  1.137412 
average row locality = 243452/212278 = 1.146855
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1267      1188      1260      1206      1279      1228      1228      1204      1240      1204      1241      1167      1199      1198      1137      1136 
dram[1]:      1286      1321      1249      1281      1269      1330      1333      1363      1298      1314      1302      1340      1288      1289      1239      1208 
dram[2]:      1288      1275      1249      1257      1290      1279      1272      1281      1291      1311      1274      1186      1215      1229      1193      1208 
dram[3]:      1251      1278      1243      1259      1247      1315      1274      1299      1258      1271      1227      1266      1218      1250      1148      1210 
dram[4]:      1352      1260      1362      1291      1359      1328      1338      1241      1303      1288      1236      1275      1355      1279      1283      1256 
dram[5]:      1204      1187      1196      1195      1259      1209      1200      1222      1221      1224      1213      1207      1202      1199      1162      1164 
dram[6]:      1407      1396      1463      1349      1479      1431      1402      1374      1466      1411      1422      1340      1454      1339      1382      1338 
dram[7]:      1239      1154      1280      1210      1240      1202      1248      1231      1226      1191      1237      1180      1188      1166      1179      1173 
dram[8]:      1376      1300      1321      1290      1294      1276      1390      1260      1349      1300      1373      1307      1330      1246      1267      1197 
dram[9]:      1298      1416      1264      1353      1302      1437      1290      1412      1271      1429      1275      1405      1219      1308      1248      1327 
dram[10]:      1241      1265      1225      1269      1282      1234      1267      1272      1273      1236      1303      1256      1280      1205      1207      1180 
dram[11]:      1252      1232      1214      1191      1234      1150      1265      1135      1247      1178      1232      1173      1222      1106      1216      1134 
total dram reads = 243377
bank skew: 1479/1106 = 1.34
chip skew: 22453/19181 = 1.17
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         4         5         0         4 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         4         8         0         8 
dram[3]:         4         8         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         0         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         4         0         4         8 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11         8         8         0 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         4         0 
dram[9]:         0        20         0         0         0         0         0         0         0         0         0         0         4         8         8         4 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         8         4         4         0 
total dram writes = 292
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4467      4665      2302      2522      2245      2396      2502      2477      2426      2636      2501      2698      6733      6748     11787     11883
dram[1]:       4546      4229      2486      2475      2411      2254      2169      2199      2502      2478      2464      2346      6585      6414     10729     10616
dram[2]:       4228      4492      2479      2433      2371      2377      2443      2363      2451      2206      2437      2645      6975      6648     10912     11007
dram[3]:       4439      4442      2485      2569      2375      2197      2446      2426      2388      2476      2455      2448      6622      6848     12053     11416
dram[4]:       4339      4396      2452      2553      2207      2210      2333      2499      2361      2387      2528      2530      5954      6533     10646     11104
dram[5]:       5070      4507      2547      2499      2311      2488      2520      2351      2546      2529      2536      2510      6958      6930     11475     11344
dram[6]:       3508      3618      2187      2320      2149      2299      2025      2167      2206      2352      2200      2425      5852      6463      9654     10243
dram[7]:       4380      4671      2386      2393      2566      2475      2431      2365      2719      2636      2607      2582      6976      7252     11138     10977
dram[8]:       3814      4091      2214      2369      2354      2425      2223      2632      2204      2489      2313      2474      6639      6811     10896     11145
dram[9]:       4093      3717      2408      2129      2384      2175      2472      2194      2614      2357      2455      2333      7151      6780     10123      9664
dram[10]:       4250      4287      2297      2150      2366      2370      2344      2289      2633      2670      2553      2570      6968      6914     10759     10867
dram[11]:       4041      4152      2261      2349      2456      2538      2425      2635      2716      2703      2591      2565      7012      7659     10770     11569
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198025 n_act=16929 n_pre=16913 n_ref_event=4572360550251980812 n_req=19388 n_rd=19382 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02388
n_activity=521684 dram_eff=0.1488
bk0: 1267a 3180668i bk1: 1188a 3186472i bk2: 1260a 3182719i bk3: 1206a 3185199i bk4: 1279a 3181427i bk5: 1228a 3185100i bk6: 1228a 3183253i bk7: 1204a 3183471i bk8: 1240a 3179767i bk9: 1204a 3182916i bk10: 1241a 3181374i bk11: 1167a 3185284i bk12: 1199a 3182675i bk13: 1198a 3183617i bk14: 1137a 3187043i bk15: 1136a 3185372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127347
Row_Buffer_Locality_read = 0.127386
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.455031
Bank_Level_Parallism_Col = 1.633333
Bank_Level_Parallism_Ready = 1.084165
write_to_read_ratio_blp_rw_average = 0.000608
GrpLevelPara = 1.305068 

BW Util details:
bwutil = 0.023882 
total_CMD = 3249806 
util_bw = 77612 
Wasted_Col = 257168 
Wasted_Row = 108464 
Idle = 2806562 

BW Util Bottlenecks: 
RCDc_limit = 340639 
RCDWRc_limit = 64 
WTRc_limit = 203 
RTWc_limit = 160 
CCDLc_limit = 8238 
rwq = 0 
CCDLc_limit_alone = 8218 
WTRc_limit_alone = 185 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 3249806 
n_nop = 3198025 
Read = 19382 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 16929 
n_pre = 16913 
n_ref = 4572360550251980812 
n_req = 19388 
total_req = 19403 

Dual Bus Interface Util: 
issued_total_row = 33842 
issued_total_col = 19403 
Row_Bus_Util =  0.010414 
CoL_Bus_Util = 0.005971 
Either_Row_CoL_Bus_Util = 0.015934 
Issued_on_Two_Bus_Simul_Util = 0.000450 
issued_two_Eff = 0.028273 
queue_avg = 0.196010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.19601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194983 n_act=18097 n_pre=18081 n_ref_event=0 n_req=20717 n_rd=20710 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02552
n_activity=526922 dram_eff=0.1574
bk0: 1286a 3180325i bk1: 1321a 3176212i bk2: 1249a 3180093i bk3: 1281a 3179435i bk4: 1269a 3179442i bk5: 1330a 3175085i bk6: 1333a 3175959i bk7: 1363a 3173940i bk8: 1298a 3175030i bk9: 1314a 3173071i bk10: 1302a 3176382i bk11: 1340a 3172306i bk12: 1288a 3176537i bk13: 1289a 3175308i bk14: 1239a 3178905i bk15: 1208a 3179710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127094
Row_Buffer_Locality_read = 0.127137
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.674927
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.076787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025523 
total_CMD = 3249806 
util_bw = 82944 
Wasted_Col = 260540 
Wasted_Row = 104733 
Idle = 2801589 

BW Util Bottlenecks: 
RCDc_limit = 355595 
RCDWRc_limit = 60 
WTRc_limit = 576 
RTWc_limit = 172 
CCDLc_limit = 9730 
rwq = 0 
CCDLc_limit_alone = 9708 
WTRc_limit_alone = 564 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 3249806 
n_nop = 3194983 
Read = 20710 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 18097 
n_pre = 18081 
n_ref = 0 
n_req = 20717 
total_req = 20736 

Dual Bus Interface Util: 
issued_total_row = 36178 
issued_total_col = 20736 
Row_Bus_Util =  0.011132 
CoL_Bus_Util = 0.006381 
Either_Row_CoL_Bus_Util = 0.016870 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.038141 
queue_avg = 0.214272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214272
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196225 n_act=17599 n_pre=17583 n_ref_event=0 n_req=20106 n_rd=20098 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02478
n_activity=519166 dram_eff=0.1551
bk0: 1288a 3179327i bk1: 1275a 3177597i bk2: 1249a 3181341i bk3: 1257a 3180688i bk4: 1290a 3180490i bk5: 1279a 3181934i bk6: 1272a 3181325i bk7: 1281a 3181312i bk8: 1291a 3176029i bk9: 1311a 3174829i bk10: 1274a 3178346i bk11: 1186a 3183817i bk12: 1215a 3179866i bk13: 1229a 3180107i bk14: 1193a 3182604i bk15: 1208a 3182061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125286
Row_Buffer_Locality_read = 0.125336
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.586697
Bank_Level_Parallism_Col = 1.418206
Bank_Level_Parallism_Ready = 1.070227
write_to_read_ratio_blp_rw_average = 0.000678
GrpLevelPara = 1.330956 

BW Util details:
bwutil = 0.024777 
total_CMD = 3249806 
util_bw = 80520 
Wasted_Col = 258029 
Wasted_Row = 103560 
Idle = 2807697 

BW Util Bottlenecks: 
RCDc_limit = 348594 
RCDWRc_limit = 71 
WTRc_limit = 513 
RTWc_limit = 211 
CCDLc_limit = 8890 
rwq = 0 
CCDLc_limit_alone = 8868 
WTRc_limit_alone = 497 
RTWc_limit_alone = 205 

Commands details: 
total_CMD = 3249806 
n_nop = 3196225 
Read = 20098 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 17599 
n_pre = 17583 
n_ref = 0 
n_req = 20106 
total_req = 20130 

Dual Bus Interface Util: 
issued_total_row = 35182 
issued_total_col = 20130 
Row_Bus_Util =  0.010826 
CoL_Bus_Util = 0.006194 
Either_Row_CoL_Bus_Util = 0.016487 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.032306 
queue_avg = 0.195355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196806 n_act=17389 n_pre=17373 n_ref_event=0 n_req=20019 n_rd=20014 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02466
n_activity=522671 dram_eff=0.1533
bk0: 1251a 3183017i bk1: 1278a 3180247i bk2: 1243a 3182605i bk3: 1259a 3180886i bk4: 1247a 3183291i bk5: 1315a 3179747i bk6: 1274a 3179370i bk7: 1299a 3178503i bk8: 1258a 3178018i bk9: 1271a 3177044i bk10: 1227a 3180940i bk11: 1266a 3179006i bk12: 1218a 3181486i bk13: 1250a 3180780i bk14: 1148a 3185051i bk15: 1210a 3181343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131975
Row_Buffer_Locality_read = 0.132008
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.561197
Bank_Level_Parallism_Col = 1.418536
Bank_Level_Parallism_Ready = 1.097265
write_to_read_ratio_blp_rw_average = 0.000862
GrpLevelPara = 1.324069 

BW Util details:
bwutil = 0.024659 
total_CMD = 3249806 
util_bw = 80136 
Wasted_Col = 257508 
Wasted_Row = 105301 
Idle = 2806861 

BW Util Bottlenecks: 
RCDc_limit = 345468 
RCDWRc_limit = 59 
WTRc_limit = 293 
RTWc_limit = 318 
CCDLc_limit = 8996 
rwq = 0 
CCDLc_limit_alone = 8966 
WTRc_limit_alone = 275 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 3249806 
n_nop = 3196806 
Read = 20014 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 17389 
n_pre = 17373 
n_ref = 0 
n_req = 20019 
total_req = 20034 

Dual Bus Interface Util: 
issued_total_row = 34762 
issued_total_col = 20034 
Row_Bus_Util =  0.010697 
CoL_Bus_Util = 0.006165 
Either_Row_CoL_Bus_Util = 0.016309 
Issued_on_Two_Bus_Simul_Util = 0.000553 
issued_two_Eff = 0.033887 
queue_avg = 0.211293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194733 n_act=18155 n_pre=18139 n_ref_event=0 n_req=20814 n_rd=20806 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02565
n_activity=519497 dram_eff=0.1604
bk0: 1352a 3176175i bk1: 1260a 3181172i bk2: 1362a 3173580i bk3: 1291a 3179743i bk4: 1359a 3176623i bk5: 1328a 3176626i bk6: 1338a 3174604i bk7: 1241a 3182191i bk8: 1303a 3174602i bk9: 1288a 3176074i bk10: 1236a 3180614i bk11: 1275a 3178685i bk12: 1355a 3173456i bk13: 1279a 3178115i bk14: 1283a 3176545i bk15: 1256a 3175937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128279
Row_Buffer_Locality_read = 0.128328
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.692714
Bank_Level_Parallism_Col = 1.447835
Bank_Level_Parallism_Ready = 1.084000
write_to_read_ratio_blp_rw_average = 0.000739
GrpLevelPara = 1.350011 

BW Util details:
bwutil = 0.025647 
total_CMD = 3249806 
util_bw = 83348 
Wasted_Col = 259110 
Wasted_Row = 100044 
Idle = 2807304 

BW Util Bottlenecks: 
RCDc_limit = 355639 
RCDWRc_limit = 75 
WTRc_limit = 711 
RTWc_limit = 283 
CCDLc_limit = 9928 
rwq = 0 
CCDLc_limit_alone = 9890 
WTRc_limit_alone = 685 
RTWc_limit_alone = 271 

Commands details: 
total_CMD = 3249806 
n_nop = 3194733 
Read = 20806 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 18155 
n_pre = 18139 
n_ref = 0 
n_req = 20814 
total_req = 20837 

Dual Bus Interface Util: 
issued_total_row = 36294 
issued_total_col = 20837 
Row_Bus_Util =  0.011168 
CoL_Bus_Util = 0.006412 
Either_Row_CoL_Bus_Util = 0.016947 
Issued_on_Two_Bus_Simul_Util = 0.000633 
issued_two_Eff = 0.037369 
queue_avg = 0.206628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198676 n_act=16817 n_pre=16801 n_ref_event=0 n_req=19264 n_rd=19264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02371
n_activity=523110 dram_eff=0.1473
bk0: 1204a 3184861i bk1: 1187a 3185288i bk2: 1196a 3185240i bk3: 1195a 3184926i bk4: 1259a 3182574i bk5: 1209a 3184418i bk6: 1200a 3184011i bk7: 1222a 3184843i bk8: 1221a 3181117i bk9: 1224a 3181445i bk10: 1213a 3182299i bk11: 1207a 3182916i bk12: 1202a 3183069i bk13: 1199a 3181001i bk14: 1162a 3182211i bk15: 1164a 3184323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127699
Row_Buffer_Locality_read = 0.127699
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.476867
Bank_Level_Parallism_Col = 1.396893
Bank_Level_Parallism_Ready = 1.091111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.306994 

BW Util details:
bwutil = 0.023711 
total_CMD = 3249806 
util_bw = 77056 
Wasted_Col = 253847 
Wasted_Row = 109396 
Idle = 2809507 

BW Util Bottlenecks: 
RCDc_limit = 337153 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8305 
rwq = 0 
CCDLc_limit_alone = 8305 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3249806 
n_nop = 3198676 
Read = 19264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16817 
n_pre = 16801 
n_ref = 0 
n_req = 19264 
total_req = 19264 

Dual Bus Interface Util: 
issued_total_row = 33618 
issued_total_col = 19264 
Row_Bus_Util =  0.010345 
CoL_Bus_Util = 0.005928 
Either_Row_CoL_Bus_Util = 0.015733 
Issued_on_Two_Bus_Simul_Util = 0.000539 
issued_two_Eff = 0.034266 
queue_avg = 0.198035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198035
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3191416 n_act=19606 n_pre=19590 n_ref_event=0 n_req=22459 n_rd=22453 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02767
n_activity=523108 dram_eff=0.1719
bk0: 1407a 3167145i bk1: 1396a 3166060i bk2: 1463a 3160446i bk3: 1349a 3169294i bk4: 1479a 3159327i bk5: 1431a 3163440i bk6: 1402a 3167241i bk7: 1374a 3167569i bk8: 1466a 3157432i bk9: 1411a 3161274i bk10: 1422a 3161364i bk11: 1340a 3169416i bk12: 1454a 3157442i bk13: 1339a 3164677i bk14: 1382a 3164675i bk15: 1338a 3167601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127566
Row_Buffer_Locality_read = 0.127600
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.154813
Bank_Level_Parallism_Col = 1.512842
Bank_Level_Parallism_Ready = 1.078195
write_to_read_ratio_blp_rw_average = 0.001046
GrpLevelPara = 1.401976 

BW Util details:
bwutil = 0.027666 
total_CMD = 3249806 
util_bw = 89908 
Wasted_Col = 261661 
Wasted_Row = 94292 
Idle = 2803945 

BW Util Bottlenecks: 
RCDc_limit = 372460 
RCDWRc_limit = 41 
WTRc_limit = 610 
RTWc_limit = 527 
CCDLc_limit = 12380 
rwq = 0 
CCDLc_limit_alone = 12316 
WTRc_limit_alone = 588 
RTWc_limit_alone = 485 

Commands details: 
total_CMD = 3249806 
n_nop = 3191416 
Read = 22453 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 19606 
n_pre = 19590 
n_ref = 0 
n_req = 22459 
total_req = 22477 

Dual Bus Interface Util: 
issued_total_row = 39196 
issued_total_col = 22477 
Row_Bus_Util =  0.012061 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.017967 
Issued_on_Two_Bus_Simul_Util = 0.001010 
issued_two_Eff = 0.056225 
queue_avg = 0.285452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285452
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198304 n_act=16905 n_pre=16889 n_ref_event=0 n_req=19351 n_rd=19344 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02384
n_activity=517561 dram_eff=0.1497
bk0: 1239a 3184186i bk1: 1154a 3186751i bk2: 1280a 3181799i bk3: 1210a 3186012i bk4: 1240a 3183459i bk5: 1202a 3184044i bk6: 1248a 3182962i bk7: 1231a 3182824i bk8: 1226a 3181902i bk9: 1191a 3182434i bk10: 1237a 3182165i bk11: 1180a 3186196i bk12: 1188a 3184017i bk13: 1166a 3184905i bk14: 1179a 3184938i bk15: 1173a 3183809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126970
Row_Buffer_Locality_read = 0.127016
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.466026
Bank_Level_Parallism_Col = 1.398873
Bank_Level_Parallism_Ready = 1.090338
write_to_read_ratio_blp_rw_average = 0.000782
GrpLevelPara = 1.307417 

BW Util details:
bwutil = 0.023843 
total_CMD = 3249806 
util_bw = 77484 
Wasted_Col = 254236 
Wasted_Row = 107107 
Idle = 2810979 

BW Util Bottlenecks: 
RCDc_limit = 338465 
RCDWRc_limit = 68 
WTRc_limit = 342 
RTWc_limit = 181 
CCDLc_limit = 8496 
rwq = 0 
CCDLc_limit_alone = 8486 
WTRc_limit_alone = 342 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3249806 
n_nop = 3198304 
Read = 19344 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 16905 
n_pre = 16889 
n_ref = 0 
n_req = 19351 
total_req = 19371 

Dual Bus Interface Util: 
issued_total_row = 33794 
issued_total_col = 19371 
Row_Bus_Util =  0.010399 
CoL_Bus_Util = 0.005961 
Either_Row_CoL_Bus_Util = 0.015848 
Issued_on_Two_Bus_Simul_Util = 0.000512 
issued_two_Eff = 0.032290 
queue_avg = 0.178501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194863 n_act=18229 n_pre=18213 n_ref_event=0 n_req=20882 n_rd=20876 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02572
n_activity=514815 dram_eff=0.1624
bk0: 1376a 3173793i bk1: 1300a 3177192i bk2: 1321a 3177464i bk3: 1290a 3179168i bk4: 1294a 3177872i bk5: 1276a 3179458i bk6: 1390a 3172894i bk7: 1260a 3179677i bk8: 1349a 3169893i bk9: 1300a 3175119i bk10: 1373a 3170897i bk11: 1307a 3176603i bk12: 1330a 3171313i bk13: 1246a 3177706i bk14: 1267a 3176333i bk15: 1197a 3179082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127670
Row_Buffer_Locality_read = 0.127659
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.748146
Bank_Level_Parallism_Col = 1.449827
Bank_Level_Parallism_Ready = 1.086187
write_to_read_ratio_blp_rw_average = 0.000329
GrpLevelPara = 1.349464 

BW Util details:
bwutil = 0.025723 
total_CMD = 3249806 
util_bw = 83596 
Wasted_Col = 258903 
Wasted_Row = 98545 
Idle = 2808762 

BW Util Bottlenecks: 
RCDc_limit = 356450 
RCDWRc_limit = 39 
WTRc_limit = 598 
RTWc_limit = 129 
CCDLc_limit = 10303 
rwq = 0 
CCDLc_limit_alone = 10259 
WTRc_limit_alone = 562 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 3249806 
n_nop = 3194863 
Read = 20876 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 18229 
n_pre = 18213 
n_ref = 0 
n_req = 20882 
total_req = 20899 

Dual Bus Interface Util: 
issued_total_row = 36442 
issued_total_col = 20899 
Row_Bus_Util =  0.011214 
CoL_Bus_Util = 0.006431 
Either_Row_CoL_Bus_Util = 0.016907 
Issued_on_Two_Bus_Simul_Util = 0.000738 
issued_two_Eff = 0.043645 
queue_avg = 0.218194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218194
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194357 n_act=18535 n_pre=18519 n_ref_event=0 n_req=21265 n_rd=21254 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02621
n_activity=511735 dram_eff=0.1665
bk0: 1298a 3174548i bk1: 1416a 3167072i bk2: 1264a 3178892i bk3: 1353a 3173429i bk4: 1302a 3175950i bk5: 1437a 3166637i bk6: 1290a 3173395i bk7: 1412a 3164478i bk8: 1271a 3173075i bk9: 1429a 3162347i bk10: 1275a 3174013i bk11: 1405a 3165553i bk12: 1219a 3175482i bk13: 1308a 3169016i bk14: 1248a 3174353i bk15: 1327a 3170859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128850
Row_Buffer_Locality_read = 0.128917
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.961233
Bank_Level_Parallism_Col = 1.485921
Bank_Level_Parallism_Ready = 1.087020
write_to_read_ratio_blp_rw_average = 0.000998
GrpLevelPara = 1.377344 

BW Util details:
bwutil = 0.026214 
total_CMD = 3249806 
util_bw = 85192 
Wasted_Col = 254975 
Wasted_Row = 95566 
Idle = 2814073 

BW Util Bottlenecks: 
RCDc_limit = 356368 
RCDWRc_limit = 81 
WTRc_limit = 1080 
RTWc_limit = 425 
CCDLc_limit = 11237 
rwq = 0 
CCDLc_limit_alone = 11169 
WTRc_limit_alone = 1042 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 3249806 
n_nop = 3194357 
Read = 21254 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 18535 
n_pre = 18519 
n_ref = 0 
n_req = 21265 
total_req = 21298 

Dual Bus Interface Util: 
issued_total_row = 37054 
issued_total_col = 21298 
Row_Bus_Util =  0.011402 
CoL_Bus_Util = 0.006554 
Either_Row_CoL_Bus_Util = 0.017062 
Issued_on_Two_Bus_Simul_Util = 0.000893 
issued_two_Eff = 0.052354 
queue_avg = 0.245219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245219
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196686 n_act=17438 n_pre=17422 n_ref_event=0 n_req=20002 n_rd=19995 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02465
n_activity=514805 dram_eff=0.1556
bk0: 1241a 3182748i bk1: 1265a 3182605i bk2: 1225a 3183997i bk3: 1269a 3183775i bk4: 1282a 3181488i bk5: 1234a 3184278i bk6: 1267a 3180051i bk7: 1272a 3180206i bk8: 1273a 3178302i bk9: 1236a 3180165i bk10: 1303a 3178082i bk11: 1256a 3180965i bk12: 1280a 3176810i bk13: 1205a 3180543i bk14: 1207a 3182775i bk15: 1180a 3184255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128787
Row_Buffer_Locality_read = 0.128832
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.551814
Bank_Level_Parallism_Col = 1.408865
Bank_Level_Parallism_Ready = 1.072095
write_to_read_ratio_blp_rw_average = 0.000588
GrpLevelPara = 1.321744 

BW Util details:
bwutil = 0.024645 
total_CMD = 3249806 
util_bw = 80092 
Wasted_Col = 257434 
Wasted_Row = 102812 
Idle = 2809468 

BW Util Bottlenecks: 
RCDc_limit = 346811 
RCDWRc_limit = 73 
WTRc_limit = 456 
RTWc_limit = 169 
CCDLc_limit = 8944 
rwq = 0 
CCDLc_limit_alone = 8920 
WTRc_limit_alone = 444 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 3249806 
n_nop = 3196686 
Read = 19995 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17438 
n_pre = 17422 
n_ref = 0 
n_req = 20002 
total_req = 20023 

Dual Bus Interface Util: 
issued_total_row = 34860 
issued_total_col = 20023 
Row_Bus_Util =  0.010727 
CoL_Bus_Util = 0.006161 
Either_Row_CoL_Bus_Util = 0.016346 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.033189 
queue_avg = 0.184977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184977
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198613 n_act=16717 n_pre=16701 n_ref_event=0 n_req=19185 n_rd=19181 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02363
n_activity=523080 dram_eff=0.1468
bk0: 1252a 3184335i bk1: 1232a 3183914i bk2: 1214a 3185326i bk3: 1191a 3187668i bk4: 1234a 3185045i bk5: 1150a 3190330i bk6: 1265a 3180729i bk7: 1135a 3188153i bk8: 1247a 3181022i bk9: 1178a 3184638i bk10: 1232a 3181674i bk11: 1173a 3186706i bk12: 1222a 3182584i bk13: 1106a 3188493i bk14: 1216a 3184516i bk15: 1134a 3189561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129111
Row_Buffer_Locality_read = 0.129138
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.397232
Bank_Level_Parallism_Col = 1.384356
Bank_Level_Parallism_Ready = 1.083812
write_to_read_ratio_blp_rw_average = 0.000334
GrpLevelPara = 1.298658 

BW Util details:
bwutil = 0.023628 
total_CMD = 3249806 
util_bw = 76788 
Wasted_Col = 255101 
Wasted_Row = 110276 
Idle = 2807641 

BW Util Bottlenecks: 
RCDc_limit = 336496 
RCDWRc_limit = 46 
WTRc_limit = 192 
RTWc_limit = 89 
CCDLc_limit = 8137 
rwq = 0 
CCDLc_limit_alone = 8129 
WTRc_limit_alone = 192 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 3249806 
n_nop = 3198613 
Read = 19181 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16717 
n_pre = 16701 
n_ref = 0 
n_req = 19185 
total_req = 19197 

Dual Bus Interface Util: 
issued_total_row = 33418 
issued_total_col = 19197 
Row_Bus_Util =  0.010283 
CoL_Bus_Util = 0.005907 
Either_Row_CoL_Bus_Util = 0.015753 
Issued_on_Two_Bus_Simul_Util = 0.000438 
issued_two_Eff = 0.027777 
queue_avg = 0.179799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96111, Miss = 9851, Miss_rate = 0.102, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 97332, Miss = 9534, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 98476, Miss = 10267, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 96159, Miss = 10448, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96384, Miss = 10072, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 96542, Miss = 10028, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 97303, Miss = 9866, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 99261, Miss = 10151, Miss_rate = 0.102, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 98475, Miss = 10596, Miss_rate = 0.108, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 98880, Miss = 10218, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97966, Miss = 9657, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 95076, Miss = 9607, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 95200, Miss = 11477, Miss_rate = 0.121, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 97723, Miss = 10982, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 97520, Miss = 9843, Miss_rate = 0.101, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 96114, Miss = 9508, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 97829, Miss = 10703, Miss_rate = 0.109, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[17]: Access = 97236, Miss = 10176, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 97033, Miss = 10171, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 96806, Miss = 11094, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 97448, Miss = 10078, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 95978, Miss = 9919, Miss_rate = 0.103, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 96168, Miss = 9882, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95800, Miss = 9299, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2328820
L2_total_cache_misses = 243427
L2_total_cache_miss_rate = 0.1045
L2_total_cache_pending_hits = 68
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2067763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2311207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17613
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2328820
icnt_total_pkts_simt_to_mem=2328820
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2328820
Req_Network_cycles = 1267245
Req_Network_injected_packets_per_cycle =       1.8377 
Req_Network_conflicts_per_cycle =       1.4018
Req_Network_conflicts_per_cycle_util =       8.2144
Req_Bank_Level_Parallism =      10.7690
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.5017
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1181

Reply_Network_injected_packets_num = 2328820
Reply_Network_cycles = 1267245
Reply_Network_injected_packets_per_cycle =        1.8377
Reply_Network_conflicts_per_cycle =        0.8113
Reply_Network_conflicts_per_cycle_util =       4.7574
Reply_Bank_Level_Parallism =      10.7763
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2132
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0613
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 18 sec (3618 sec)
gpgpu_simulation_rate = 7015 (inst/sec)
gpgpu_simulation_rate = 350 (cycle/sec)
gpgpu_silicon_slowdown = 3900000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdf23de68c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de680..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de678..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de670..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de668..

GPGPU-Sim PTX: cudaLaunch for 0x0x56169270fecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Simulation cycle for kernel 2 is = 945000
Simulation cycle for kernel 2 is = 950000
Simulation cycle for kernel 2 is = 955000
Simulation cycle for kernel 2 is = 960000
Simulation cycle for kernel 2 is = 965000
Simulation cycle for kernel 2 is = 970000
Simulation cycle for kernel 2 is = 975000
Simulation cycle for kernel 2 is = 980000
Simulation cycle for kernel 2 is = 985000
Simulation cycle for kernel 2 is = 990000
Simulation cycle for kernel 2 is = 995000
Simulation cycle for kernel 2 is = 1000000
Simulation cycle for kernel 2 is = 1005000
Simulation cycle for kernel 2 is = 1010000
Simulation cycle for kernel 2 is = 1015000
Simulation cycle for kernel 2 is = 1020000
Simulation cycle for kernel 2 is = 1025000
Simulation cycle for kernel 2 is = 1030000
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1033011
gpu_sim_insn = 13405024
gpu_ipc =      12.9767
gpu_tot_sim_cycle = 2300256
gpu_tot_sim_insn = 38787230
gpu_tot_ipc =      16.8621
gpu_tot_issued_cta = 270
gpu_occupancy = 41.0299% 
gpu_tot_occupancy = 40.1668% 
max_total_param_size = 0
gpu_stall_dramfull = 39298
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8351
partiton_level_parallism_total  =       1.8365
partiton_level_parallism_util =      10.2546
partiton_level_parallism_util_total  =      10.5319
L2_BW  =      80.1583 GB/Sec
L2_BW_total  =      80.2203 GB/Sec
gpu_total_sim_rate=5992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 259454, Miss = 153216, Miss_rate = 0.591, Pending_hits = 3990, Reservation_fails = 258475
	L1D_cache_core[1]: Access = 228302, Miss = 138677, Miss_rate = 0.607, Pending_hits = 4156, Reservation_fails = 232395
	L1D_cache_core[2]: Access = 228076, Miss = 136270, Miss_rate = 0.597, Pending_hits = 4082, Reservation_fails = 222252
	L1D_cache_core[3]: Access = 251550, Miss = 147630, Miss_rate = 0.587, Pending_hits = 4394, Reservation_fails = 247940
	L1D_cache_core[4]: Access = 229418, Miss = 137616, Miss_rate = 0.600, Pending_hits = 4251, Reservation_fails = 214643
	L1D_cache_core[5]: Access = 236564, Miss = 141884, Miss_rate = 0.600, Pending_hits = 4186, Reservation_fails = 246363
	L1D_cache_core[6]: Access = 237063, Miss = 141964, Miss_rate = 0.599, Pending_hits = 4310, Reservation_fails = 241811
	L1D_cache_core[7]: Access = 232064, Miss = 136252, Miss_rate = 0.587, Pending_hits = 4116, Reservation_fails = 229991
	L1D_cache_core[8]: Access = 244890, Miss = 145404, Miss_rate = 0.594, Pending_hits = 4456, Reservation_fails = 255672
	L1D_cache_core[9]: Access = 221535, Miss = 131375, Miss_rate = 0.593, Pending_hits = 4046, Reservation_fails = 230022
	L1D_cache_core[10]: Access = 246198, Miss = 140361, Miss_rate = 0.570, Pending_hits = 4164, Reservation_fails = 234741
	L1D_cache_core[11]: Access = 249535, Miss = 148662, Miss_rate = 0.596, Pending_hits = 4528, Reservation_fails = 262161
	L1D_cache_core[12]: Access = 237149, Miss = 137677, Miss_rate = 0.581, Pending_hits = 4047, Reservation_fails = 237096
	L1D_cache_core[13]: Access = 230852, Miss = 138206, Miss_rate = 0.599, Pending_hits = 4071, Reservation_fails = 255514
	L1D_cache_core[14]: Access = 251564, Miss = 150707, Miss_rate = 0.599, Pending_hits = 4551, Reservation_fails = 284146
	L1D_cache_core[15]: Access = 236875, Miss = 137320, Miss_rate = 0.580, Pending_hits = 4152, Reservation_fails = 237504
	L1D_cache_core[16]: Access = 246096, Miss = 142771, Miss_rate = 0.580, Pending_hits = 4287, Reservation_fails = 259528
	L1D_cache_core[17]: Access = 237753, Miss = 138903, Miss_rate = 0.584, Pending_hits = 4241, Reservation_fails = 249827
	L1D_cache_core[18]: Access = 256491, Miss = 153655, Miss_rate = 0.599, Pending_hits = 4637, Reservation_fails = 291655
	L1D_cache_core[19]: Access = 247384, Miss = 144690, Miss_rate = 0.585, Pending_hits = 4257, Reservation_fails = 269049
	L1D_cache_core[20]: Access = 238112, Miss = 139261, Miss_rate = 0.585, Pending_hits = 4174, Reservation_fails = 250516
	L1D_cache_core[21]: Access = 231402, Miss = 136462, Miss_rate = 0.590, Pending_hits = 4411, Reservation_fails = 251269
	L1D_cache_core[22]: Access = 241815, Miss = 141230, Miss_rate = 0.584, Pending_hits = 4122, Reservation_fails = 246819
	L1D_cache_core[23]: Access = 225040, Miss = 132108, Miss_rate = 0.587, Pending_hits = 4172, Reservation_fails = 257701
	L1D_cache_core[24]: Access = 233579, Miss = 134829, Miss_rate = 0.577, Pending_hits = 4078, Reservation_fails = 244419
	L1D_cache_core[25]: Access = 240851, Miss = 138846, Miss_rate = 0.576, Pending_hits = 4208, Reservation_fails = 240753
	L1D_cache_core[26]: Access = 253599, Miss = 142762, Miss_rate = 0.563, Pending_hits = 4572, Reservation_fails = 262265
	L1D_cache_core[27]: Access = 254589, Miss = 144127, Miss_rate = 0.566, Pending_hits = 4278, Reservation_fails = 262162
	L1D_cache_core[28]: Access = 253483, Miss = 143035, Miss_rate = 0.564, Pending_hits = 4267, Reservation_fails = 248420
	L1D_cache_core[29]: Access = 196657, Miss = 110808, Miss_rate = 0.563, Pending_hits = 3501, Reservation_fails = 145487
	L1D_total_cache_accesses = 7177940
	L1D_total_cache_misses = 4206708
	L1D_total_cache_miss_rate = 0.5861
	L1D_total_cache_pending_hits = 126705
	L1D_total_cache_reservation_fails = 7370596
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.193
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2826709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 126705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3380606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7370212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 826034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 126705
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7160054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17886

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 423955
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6946257
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 270, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6316, 11543, 6092, 9262, 3801, 8001, 16961, 3285, 8239, 6846, 14102, 7366, 8933, 5794, 11027, 8993, 12127, 4775, 27561, 7177, 9880, 5304, 5647, 6223, 
gpgpu_n_tot_thrd_icount = 177903072
gpgpu_n_tot_w_icount = 5559471
gpgpu_n_stall_shd_mem = 4041855
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4206640
gpgpu_n_mem_write_global = 17886
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8815912
gpgpu_n_store_insn = 93023
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 276480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3854248
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 187607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:114992	W0_Idle:22955054	W0_Scoreboard:58445791	W1:1877639	W2:645096	W3:393467	W4:279851	W5:220457	W6:171263	W7:156436	W8:144305	W9:125317	W10:109646	W11:103535	W12:89593	W13:92673	W14:87432	W15:73184	W16:76528	W17:72729	W18:66450	W19:61021	W20:63811	W21:63479	W22:63445	W23:59345	W24:58920	W25:54906	W26:54965	W27:55255	W28:52427	W29:44613	W30:40507	W31:28179	W32:72997
single_issue_nums: WS0:1441374	WS1:1381227	WS2:1383743	WS3:1353127	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33653120 {8:4206640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715440 {40:17886,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 168265600 {40:4206640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143088 {8:17886,}
maxmflatency = 3096 
max_icnt2mem_latency = 1515 
maxmrqlatency = 1838 
max_icnt2sh_latency = 77 
averagemflatency = 438 
avg_icnt2mem_latency = 216 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:377050 	5725 	11148 	23372 	25816 	13740 	10361 	13286 	8546 	450 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	745789 	2362854 	1094471 	18876 	2536 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	991798 	260499 	1057174 	1883028 	31705 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2209859 	1343344 	572598 	94621 	4000 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	810 	1375 	101 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         4        13        12         5         6         7         5 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         4 
dram[3]:        64        64        64        64        64        64        49        48         5         6        12        12         6         7         6         5 
dram[4]:        64        64        64        64        64        64        48        49         7         8        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         8         7        12        12         6         6         6         6 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        49        47         5         4        12        12         6         8        11        12 
dram[8]:        64        64        64        64        64        64        44        44         6        10        12        12         8         8        10         7 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         5         8         8 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         5         6         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     84972     86069     42966     50197    156074    165557     71138     75196     54291     50655    111705    123138    101081     99727     60299     17256 
dram[1]:     87828     90562     53902     55525    167180    198422     77226     94666     48539     44848    126706    129342    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     15057     20786    131300    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     21514    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     46533    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     42029    124714    127353     37366     32922    175037    175551    116881    151602     90150     90557 
dram[6]:    162718    164470    132747     32474     45704     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    190404     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     42808     56383    149481    152308     55426     58224     31124     29607    187275    113157    185753    190293     63971     60383 
dram[11]:     81454     82672     52195     51341    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.166514  1.174964  1.171600  1.169605  1.192308  1.187349  1.159070  1.144460  1.108168  1.130755  1.139588  1.131987  1.118826  1.133958  1.122951  1.095396 
dram[1]:  1.169691  1.155249  1.160624  1.175206  1.181106  1.175056  1.163621  1.172942  1.121355  1.123654  1.122343  1.145120  1.139196  1.139804  1.119531  1.121241 
dram[2]:  1.160617  1.159890  1.169767  1.175152  1.185083  1.185458  1.181070  1.165154  1.094028  1.106464  1.117673  1.136597  1.107527  1.108503  1.131909  1.122336 
dram[3]:  1.174435  1.199906  1.194935  1.185063  1.200287  1.209934  1.175576  1.184283  1.102980  1.100561  1.123412  1.119715  1.114143  1.143911  1.116715  1.117977 
dram[4]:  1.207957  1.198972  1.175729  1.187813  1.192492  1.190864  1.167889  1.171853  1.102092  1.109442  1.121766  1.136105  1.136000  1.137428  1.115086  1.100618 
dram[5]:  1.165313  1.169500  1.188321  1.192308  1.201705  1.179835  1.175278  1.168652  1.106061  1.104651  1.137300  1.114859  1.120164  1.111673  1.109082  1.113918 
dram[6]:  1.159748  1.173053  1.174091  1.174946  1.172999  1.180233  1.177097  1.169376  1.128306  1.116490  1.129860  1.156089  1.123245  1.119651  1.140000  1.135054 
dram[7]:  1.172154  1.171317  1.188619  1.181114  1.175373  1.162547  1.158598  1.160224  1.107503  1.105553  1.134207  1.129274  1.107812  1.115007  1.127316  1.130455 
dram[8]:  1.177003  1.179785  1.177996  1.176444  1.170588  1.185747  1.198869  1.174966  1.111482  1.129018  1.152907  1.145906  1.113215  1.091810  1.118869  1.103872 
dram[9]:  1.197822  1.204126  1.180549  1.155469  1.184580  1.182881  1.152309  1.145979  1.116017  1.118981  1.146502  1.137889  1.107575  1.121616  1.143308  1.128755 
dram[10]:  1.188697  1.176798  1.169412  1.176498  1.176337  1.189778  1.156506  1.161114  1.131509  1.132552  1.145851  1.138927  1.094138  1.101818  1.116514  1.125590 
dram[11]:  1.159394  1.161959  1.171779  1.163059  1.203058  1.198085  1.162320  1.170488  1.128845  1.121395  1.113283  1.129717  1.112116  1.128091  1.149115  1.136521 
average row locality = 489538/426052 = 1.149010
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2548      2429      2533      2455      2542      2459      2492      2448      2510      2456      2490      2410      2400      2418      2329      2306 
dram[1]:      2577      2594      2529      2569      2563      2638      2674      2679      2615      2608      2587      2675      2577      2559      2480      2384 
dram[2]:      2555      2537      2515      2516      2574      2576      2583      2568      2583      2619      2555      2438      2470      2499      2436      2420 
dram[3]:      2543      2536      2501      2523      2505      2582      2551      2577      2517      2550      2476      2516      2449      2478      2325      2388 
dram[4]:      2669      2562      2703      2612      2732      2633      2706      2523      2634      2585      2515      2596      2694      2574      2584      2494 
dram[5]:      2438      2408      2442      2418      2538      2434      2434      2453      2482      2470      2485      2446      2460      2419      2369      2336 
dram[6]:      2764      2783      2873      2720      2902      2842      2765      2734      2858      2837      2819      2696      2878      2694      2733      2636 
dram[7]:      2492      2393      2590      2439      2520      2446      2513      2491      2524      2409      2510      2411      2420      2382      2370      2383 
dram[8]:      2728      2638      2634      2587      2587      2579      2755      2572      2662      2634      2737      2631      2643      2531      2530      2423 
dram[9]:      2640      2793      2537      2683      2612      2833      2595      2779      2578      2812      2606      2781      2469      2607      2533      2628 
dram[10]:      2544      2534      2485      2533      2595      2514      2542      2544      2564      2512      2624      2525      2553      2420      2433      2380 
dram[11]:      2524      2468      2483      2418      2518      2377      2585      2348      2532      2411      2506      2395      2456      2279      2464      2306 
total dram reads = 489398
bank skew: 2902/2279 = 1.27
chip skew: 44534/39032 = 1.14
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         4         9         0         8 
dram[1]:         4        10         0         0         0         0         0         0         0         0         0         0         4         4         8         8 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         8        16         4         8 
dram[3]:         8        12         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[4]:        12        18         0         0         0         0         0         0         0         0         0         0        16         0        12         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:         8        12         0         0         0         0         0         0         0         0         0         0         8         4        12        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        12        12         0 
dram[8]:        19         0         0         0         0         0         0         0         0         0         0         0         8         8         8         0 
dram[9]:         0        36         0         0         0         0         0         0         0         0         0         0         8        12        16         8 
dram[10]:         4         8         0         0         0         0         0         0         0         0         0         0        16        16         4        16 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16         8         8         0 
total dram writes = 548
min_bank_accesses = 0!
chip skew: 80/9 = 8.89
average mf latency per bank:
dram[0]:       3954      4041      2112      2297      2076      2232      2288      2269      2221      2423      2336      2443      6253      6041     10074     10183
dram[1]:       4054      3815      2315      2296      2218      2112      2010      2071      2344      2311      2319      2175      6059      5931      9402      9350
dram[2]:       3781      4062      2277      2254      2199      2217      2260      2193      2300      2048      2268      2408      6294      6015      9333      9701
dram[3]:       3927      3978      2298      2391      2179      2066      2273      2290      2230      2296      2293      2289      6168      6284     10268      9981
dram[4]:       3916      3871      2309      2347      2053      2040      2145      2298      2184      2219      2332      2325      5501      5935      9165      9757
dram[5]:       4193      3942      2294      2295      2147      2323      2324      2158      2344      2348      2305      2289      6229      6299      9888      9946
dram[6]:       3200      3234      2081      2133      2032      2169      1898      2050      2115      2213      2063      2276      5380      5836      8588      9110
dram[7]:       3942      4011      2199      2198      2340      2267      2240      2157      2460      2398      2421      2317      6318      6575      9649      9370
dram[8]:       3424      3615      2056      2199      2187      2236      2108      2417      2073      2315      2164      2296      6158      6246      9474      9642
dram[9]:       3628      3411      2240      1972      2214      2051      2267      2059      2422      2240      2248      2197      6370      6150      8708      8633
dram[10]:       3704      3845      2092      2009      2172      2159      2175      2125      2442      2460      2371      2390      6325      6250      9278      9465
dram[11]:       3604      3691      2059      2165      2259      2290      2233      2375      2507      2429      2376      2329      6380      6676      9271      9957
maximum mf latency per bank:
dram[0]:       2458      2345      2512      2422      2502      2428      2368      2163      2619      2390      2438      2389      2700      2763      2142      2473
dram[1]:       2254      2354      2499      2412      2504      2367      2528      2486      2569      2707      2610      2716      2803      2752      2677      2311
dram[2]:       2825      2583      2580      2326      2746      2437      2529      2455      2708      2891      2899      2674      2709      2532      2735      2529
dram[3]:       2706      2730      2509      2612      2850      2793      2906      2629      2499      2655      2888      2572      2720      2690      2770      2671
dram[4]:       2500      2581      2451      2642      2616      2753      2384      2660      2402      2662      2560      2676      2650      2929      2630      2565
dram[5]:       2502      2307      2385      2342      2847      2785      2761      2286      2395      2528      2710      2471      2787      2726      2517      2733
dram[6]:       2746      2850      2281      2460      2717      2802      2522      2854      2913      2951      2518      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2265      2322      2525      2543      2535      2540      2325      2400      2352      2339      2414      2275      2307      2571
dram[8]:       2583      2715      2569      2448      2707      2693      2587      2259      2864      2479      2648      2499      2661      2444      2770      2283
dram[9]:       2488      2565      1927      2226      2644      2610      2697      2681      2516      2407      2662      2748      2701      2598      2513      2515
dram[10]:       2282      2807      2114      2218      2193      2631      2386      2525      2704      2457      2493      2783      2172      2538      2058      2314
dram[11]:       2801      2342      2638      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2548      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5794925 n_act=34231 n_pre=34215 n_ref_event=4572360550251980812 n_req=39235 n_rd=39225 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02662
n_activity=987210 dram_eff=0.1591
bk0: 2548a 5757073i bk1: 2429a 5764254i bk2: 2533a 5759671i bk3: 2455a 5762924i bk4: 2542a 5761173i bk5: 2459a 5764997i bk6: 2492a 5758640i bk7: 2448a 5759713i bk8: 2510a 5753070i bk9: 2456a 5758258i bk10: 2490a 5757042i bk11: 2410a 5761721i bk12: 2400a 5761258i bk13: 2418a 5761439i bk14: 2329a 5765552i bk15: 2306a 5762644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127794
Row_Buffer_Locality_read = 0.127827
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.668788
Bank_Level_Parallism_Col = 1.549749
Bank_Level_Parallism_Ready = 1.085047
write_to_read_ratio_blp_rw_average = 0.000528
GrpLevelPara = 1.334127 

BW Util details:
bwutil = 0.026623 
total_CMD = 5898928 
util_bw = 157048 
Wasted_Col = 499147 
Wasted_Row = 193678 
Idle = 5049055 

BW Util Bottlenecks: 
RCDc_limit = 677037 
RCDWRc_limit = 106 
WTRc_limit = 342 
RTWc_limit = 229 
CCDLc_limit = 18152 
rwq = 0 
CCDLc_limit_alone = 18130 
WTRc_limit_alone = 322 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 5898928 
n_nop = 5794925 
Read = 39225 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 34231 
n_pre = 34215 
n_ref = 4572360550251980812 
n_req = 39235 
total_req = 39262 

Dual Bus Interface Util: 
issued_total_row = 68446 
issued_total_col = 39262 
Row_Bus_Util =  0.011603 
CoL_Bus_Util = 0.006656 
Either_Row_CoL_Bus_Util = 0.017631 
Issued_on_Two_Bus_Simul_Util = 0.000628 
issued_two_Eff = 0.035624 
queue_avg = 0.262325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262325
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5790128 n_act=35975 n_pre=35959 n_ref_event=0 n_req=41318 n_rd=41308 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.02804
n_activity=993106 dram_eff=0.1665
bk0: 2577a 5755883i bk1: 2594a 5751430i bk2: 2529a 5753784i bk3: 2569a 5752901i bk4: 2563a 5754571i bk5: 2638a 5747926i bk6: 2674a 5746646i bk7: 2679a 5745011i bk8: 2615a 5745068i bk9: 2608a 5743180i bk10: 2587a 5747221i bk11: 2675a 5740937i bk12: 2577a 5748720i bk13: 2559a 5748725i bk14: 2480a 5753841i bk15: 2384a 5757644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129629
Row_Buffer_Locality_read = 0.129660
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.856846
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.073430
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028036 
total_CMD = 5898928 
util_bw = 165384 
Wasted_Col = 503040 
Wasted_Row = 188298 
Idle = 5042206 

BW Util Bottlenecks: 
RCDc_limit = 699013 
RCDWRc_limit = 82 
WTRc_limit = 887 
RTWc_limit = 951 
CCDLc_limit = 20226 
rwq = 0 
CCDLc_limit_alone = 20132 
WTRc_limit_alone = 857 
RTWc_limit_alone = 887 

Commands details: 
total_CMD = 5898928 
n_nop = 5790128 
Read = 41308 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 35975 
n_pre = 35959 
n_ref = 0 
n_req = 41318 
total_req = 41346 

Dual Bus Interface Util: 
issued_total_row = 71934 
issued_total_col = 41346 
Row_Bus_Util =  0.012194 
CoL_Bus_Util = 0.007009 
Either_Row_CoL_Bus_Util = 0.018444 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.041176 
queue_avg = 0.285552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285552
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5791894 n_act=35392 n_pre=35376 n_ref_event=0 n_req=40458 n_rd=40444 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.02746
n_activity=981616 dram_eff=0.165
bk0: 2555a 5754373i bk1: 2537a 5753907i bk2: 2515a 5756492i bk3: 2516a 5755916i bk4: 2574a 5754727i bk5: 2576a 5755672i bk6: 2583a 5753537i bk7: 2568a 5754189i bk8: 2583a 5745732i bk9: 2619a 5745097i bk10: 2555a 5749978i bk11: 2438a 5756701i bk12: 2470a 5750473i bk13: 2499a 5752421i bk14: 2436a 5755808i bk15: 2420a 5757651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125513
Row_Buffer_Locality_read = 0.125556
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.816649
Bank_Level_Parallism_Col = 1.455253
Bank_Level_Parallism_Ready = 1.078772
write_to_read_ratio_blp_rw_average = 0.001273
GrpLevelPara = 1.358002 

BW Util details:
bwutil = 0.027463 
total_CMD = 5898928 
util_bw = 162000 
Wasted_Col = 500153 
Wasted_Row = 184926 
Idle = 5051849 

BW Util Bottlenecks: 
RCDc_limit = 691269 
RCDWRc_limit = 141 
WTRc_limit = 851 
RTWc_limit = 1046 
CCDLc_limit = 19489 
rwq = 0 
CCDLc_limit_alone = 19384 
WTRc_limit_alone = 807 
RTWc_limit_alone = 985 

Commands details: 
total_CMD = 5898928 
n_nop = 5791894 
Read = 40444 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 35392 
n_pre = 35376 
n_ref = 0 
n_req = 40458 
total_req = 40500 

Dual Bus Interface Util: 
issued_total_row = 70768 
issued_total_col = 40500 
Row_Bus_Util =  0.011997 
CoL_Bus_Util = 0.006866 
Either_Row_CoL_Bus_Util = 0.018145 
Issued_on_Two_Bus_Simul_Util = 0.000718 
issued_two_Eff = 0.039558 
queue_avg = 0.279028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279028
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5793503 n_act=34719 n_pre=34703 n_ref_event=0 n_req=40025 n_rd=40017 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02716
n_activity=985143 dram_eff=0.1626
bk0: 2543a 5757292i bk1: 2536a 5757374i bk2: 2501a 5759516i bk3: 2523a 5757092i bk4: 2505a 5761464i bk5: 2582a 5756584i bk6: 2551a 5754585i bk7: 2577a 5753078i bk8: 2517a 5751594i bk9: 2550a 5748001i bk10: 2476a 5755160i bk11: 2516a 5752668i bk12: 2449a 5755582i bk13: 2478a 5757025i bk14: 2325a 5763814i bk15: 2388a 5759264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132867
Row_Buffer_Locality_read = 0.132894
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.765694
Bank_Level_Parallism_Col = 1.444959
Bank_Level_Parallism_Ready = 1.087360
write_to_read_ratio_blp_rw_average = 0.000549
GrpLevelPara = 1.350066 

BW Util details:
bwutil = 0.027157 
total_CMD = 5898928 
util_bw = 160196 
Wasted_Col = 496729 
Wasted_Row = 188979 
Idle = 5053024 

BW Util Bottlenecks: 
RCDc_limit = 680491 
RCDWRc_limit = 91 
WTRc_limit = 516 
RTWc_limit = 392 
CCDLc_limit = 18742 
rwq = 0 
CCDLc_limit_alone = 18710 
WTRc_limit_alone = 498 
RTWc_limit_alone = 378 

Commands details: 
total_CMD = 5898928 
n_nop = 5793503 
Read = 40017 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 34719 
n_pre = 34703 
n_ref = 0 
n_req = 40025 
total_req = 40049 

Dual Bus Interface Util: 
issued_total_row = 69422 
issued_total_col = 40049 
Row_Bus_Util =  0.011769 
CoL_Bus_Util = 0.006789 
Either_Row_CoL_Bus_Util = 0.017872 
Issued_on_Two_Bus_Simul_Util = 0.000686 
issued_two_Eff = 0.038378 
queue_avg = 0.283196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283196
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5789364 n_act=36305 n_pre=36289 n_ref_event=0 n_req=41831 n_rd=41816 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02839
n_activity=981196 dram_eff=0.1707
bk0: 2669a 5749483i bk1: 2562a 5752495i bk2: 2703a 5742930i bk3: 2612a 5750128i bk4: 2732a 5745691i bk5: 2633a 5751470i bk6: 2706a 5740216i bk7: 2523a 5755362i bk8: 2634a 5742948i bk9: 2585a 5746792i bk10: 2515a 5752138i bk11: 2596a 5748986i bk12: 2694a 5742828i bk13: 2574a 5750109i bk14: 2584a 5744954i bk15: 2494a 5748852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132366
Row_Buffer_Locality_read = 0.132413
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.925046
Bank_Level_Parallism_Col = 1.485440
Bank_Level_Parallism_Ready = 1.089320
write_to_read_ratio_blp_rw_average = 0.001511
GrpLevelPara = 1.377942 

BW Util details:
bwutil = 0.028394 
total_CMD = 5898928 
util_bw = 167496 
Wasted_Col = 500136 
Wasted_Row = 178707 
Idle = 5052589 

BW Util Bottlenecks: 
RCDc_limit = 700553 
RCDWRc_limit = 144 
WTRc_limit = 1215 
RTWc_limit = 1421 
CCDLc_limit = 21677 
rwq = 0 
CCDLc_limit_alone = 21535 
WTRc_limit_alone = 1163 
RTWc_limit_alone = 1331 

Commands details: 
total_CMD = 5898928 
n_nop = 5789364 
Read = 41816 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 36305 
n_pre = 36289 
n_ref = 0 
n_req = 41831 
total_req = 41874 

Dual Bus Interface Util: 
issued_total_row = 72594 
issued_total_col = 41874 
Row_Bus_Util =  0.012306 
CoL_Bus_Util = 0.007099 
Either_Row_CoL_Bus_Util = 0.018574 
Issued_on_Two_Bus_Simul_Util = 0.000831 
issued_two_Eff = 0.044759 
queue_avg = 0.289773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289773
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5795726 n_act=34059 n_pre=34043 n_ref_event=0 n_req=39035 n_rd=39032 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02647
n_activity=988952 dram_eff=0.1579
bk0: 2438a 5763019i bk1: 2408a 5764513i bk2: 2442a 5761135i bk3: 2418a 5763291i bk4: 2538a 5756798i bk5: 2434a 5762491i bk6: 2434a 5761807i bk7: 2453a 5762896i bk8: 2482a 5753230i bk9: 2470a 5754860i bk10: 2485a 5756995i bk11: 2446a 5756835i bk12: 2460a 5756225i bk13: 2419a 5756746i bk14: 2369a 5758242i bk15: 2336a 5760998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127808
Row_Buffer_Locality_read = 0.127818
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.708446
Bank_Level_Parallism_Col = 1.433155
Bank_Level_Parallism_Ready = 1.087856
write_to_read_ratio_blp_rw_average = 0.000095
GrpLevelPara = 1.337453 

BW Util details:
bwutil = 0.026473 
total_CMD = 5898928 
util_bw = 156164 
Wasted_Col = 493456 
Wasted_Row = 195354 
Idle = 5053954 

BW Util Bottlenecks: 
RCDc_limit = 671563 
RCDWRc_limit = 25 
WTRc_limit = 214 
RTWc_limit = 79 
CCDLc_limit = 18318 
rwq = 0 
CCDLc_limit_alone = 18306 
WTRc_limit_alone = 206 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 5898928 
n_nop = 5795726 
Read = 39032 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34059 
n_pre = 34043 
n_ref = 0 
n_req = 39035 
total_req = 39041 

Dual Bus Interface Util: 
issued_total_row = 68102 
issued_total_col = 39041 
Row_Bus_Util =  0.011545 
CoL_Bus_Util = 0.006618 
Either_Row_CoL_Bus_Util = 0.017495 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.038187 
queue_avg = 0.283345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283345
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5783790 n_act=38700 n_pre=38684 n_ref_event=0 n_req=44548 n_rd=44534 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.03024
n_activity=984756 dram_eff=0.1811
bk0: 2764a 5730987i bk1: 2783a 5728811i bk2: 2873a 5719985i bk3: 2720a 5733088i bk4: 2902a 5716807i bk5: 2842a 5723841i bk6: 2765a 5732140i bk7: 2734a 5730656i bk8: 2858a 5716364i bk9: 2837a 5716484i bk10: 2819a 5719763i bk11: 2696a 5732003i bk12: 2878a 5711954i bk13: 2694a 5726513i bk14: 2733a 5724247i bk15: 2636a 5731886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131544
Row_Buffer_Locality_read = 0.131585
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.355670
Bank_Level_Parallism_Col = 1.541436
Bank_Level_Parallism_Ready = 1.079150
write_to_read_ratio_blp_rw_average = 0.002487
GrpLevelPara = 1.426440 

BW Util details:
bwutil = 0.030236 
total_CMD = 5898928 
util_bw = 178360 
Wasted_Col = 503100 
Wasted_Row = 168978 
Idle = 5048490 

BW Util Bottlenecks: 
RCDc_limit = 727120 
RCDWRc_limit = 112 
WTRc_limit = 1255 
RTWc_limit = 2515 
CCDLc_limit = 25468 
rwq = 0 
CCDLc_limit_alone = 25253 
WTRc_limit_alone = 1190 
RTWc_limit_alone = 2365 

Commands details: 
total_CMD = 5898928 
n_nop = 5783790 
Read = 44534 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 38700 
n_pre = 38684 
n_ref = 0 
n_req = 44548 
total_req = 44590 

Dual Bus Interface Util: 
issued_total_row = 77384 
issued_total_col = 44590 
Row_Bus_Util =  0.013118 
CoL_Bus_Util = 0.007559 
Either_Row_CoL_Bus_Util = 0.019518 
Issued_on_Two_Bus_Simul_Util = 0.001159 
issued_two_Eff = 0.059372 
queue_avg = 0.387958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387958
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5794770 n_act=34335 n_pre=34319 n_ref_event=0 n_req=39304 n_rd=39293 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02667
n_activity=976242 dram_eff=0.1612
bk0: 2492a 5763183i bk1: 2393a 5764268i bk2: 2590a 5755992i bk3: 2439a 5764493i bk4: 2520a 5759573i bk5: 2446a 5761516i bk6: 2513a 5758391i bk7: 2491a 5758920i bk8: 2524a 5752060i bk9: 2409a 5759417i bk10: 2510a 5757492i bk11: 2411a 5761183i bk12: 2420a 5758282i bk13: 2382a 5763340i bk14: 2370a 5763720i bk15: 2383a 5760814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126705
Row_Buffer_Locality_read = 0.126740
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.708479
Bank_Level_Parallism_Col = 1.436544
Bank_Level_Parallism_Ready = 1.083907
write_to_read_ratio_blp_rw_average = 0.000534
GrpLevelPara = 1.342363 

BW Util details:
bwutil = 0.026673 
total_CMD = 5898928 
util_bw = 157344 
Wasted_Col = 494061 
Wasted_Row = 188356 
Idle = 5059167 

BW Util Bottlenecks: 
RCDc_limit = 675983 
RCDWRc_limit = 101 
WTRc_limit = 739 
RTWc_limit = 275 
CCDLc_limit = 18294 
rwq = 0 
CCDLc_limit_alone = 18254 
WTRc_limit_alone = 709 
RTWc_limit_alone = 265 

Commands details: 
total_CMD = 5898928 
n_nop = 5794770 
Read = 39293 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 34335 
n_pre = 34319 
n_ref = 0 
n_req = 39304 
total_req = 39336 

Dual Bus Interface Util: 
issued_total_row = 68654 
issued_total_col = 39336 
Row_Bus_Util =  0.011638 
CoL_Bus_Util = 0.006668 
Either_Row_CoL_Bus_Util = 0.017657 
Issued_on_Two_Bus_Simul_Util = 0.000650 
issued_two_Eff = 0.036790 
queue_avg = 0.239381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.239381
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5789566 n_act=36430 n_pre=36414 n_ref_event=0 n_req=41882 n_rd=41871 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02842
n_activity=969655 dram_eff=0.1729
bk0: 2728a 5744538i bk1: 2638a 5748062i bk2: 2634a 5748813i bk3: 2587a 5751826i bk4: 2587a 5749390i bk5: 2579a 5751240i bk6: 2755a 5740453i bk7: 2572a 5749318i bk8: 2662a 5738261i bk9: 2634a 5741487i bk10: 2737a 5737305i bk11: 2631a 5745492i bk12: 2643a 5738222i bk13: 2531a 5745117i bk14: 2530a 5745769i bk15: 2423a 5751476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130486
Row_Buffer_Locality_read = 0.130496
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.988635
Bank_Level_Parallism_Col = 1.485452
Bank_Level_Parallism_Ready = 1.089231
write_to_read_ratio_blp_rw_average = 0.001058
GrpLevelPara = 1.377350 

BW Util details:
bwutil = 0.028421 
total_CMD = 5898928 
util_bw = 167656 
Wasted_Col = 499576 
Wasted_Row = 174119 
Idle = 5057577 

BW Util Bottlenecks: 
RCDc_limit = 702006 
RCDWRc_limit = 71 
WTRc_limit = 913 
RTWc_limit = 1001 
CCDLc_limit = 22100 
rwq = 0 
CCDLc_limit_alone = 21951 
WTRc_limit_alone = 837 
RTWc_limit_alone = 928 

Commands details: 
total_CMD = 5898928 
n_nop = 5789566 
Read = 41871 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 36430 
n_pre = 36414 
n_ref = 0 
n_req = 41882 
total_req = 41914 

Dual Bus Interface Util: 
issued_total_row = 72844 
issued_total_col = 41914 
Row_Bus_Util =  0.012349 
CoL_Bus_Util = 0.007105 
Either_Row_CoL_Bus_Util = 0.018539 
Issued_on_Two_Bus_Simul_Util = 0.000915 
issued_two_Eff = 0.049341 
queue_avg = 0.319737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319737
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5788616 n_act=36936 n_pre=36920 n_ref_event=0 n_req=42506 n_rd=42486 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.02886
n_activity=966114 dram_eff=0.1762
bk0: 2640a 5742731i bk1: 2793a 5729495i bk2: 2537a 5751563i bk3: 2683a 5743573i bk4: 2612a 5744171i bk5: 2833a 5729263i bk6: 2595a 5740177i bk7: 2779a 5724577i bk8: 2578a 5738676i bk9: 2812a 5721888i bk10: 2606a 5739580i bk11: 2781a 5727655i bk12: 2469a 5744325i bk13: 2607a 5735279i bk14: 2533a 5738332i bk15: 2628a 5736615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131276
Row_Buffer_Locality_read = 0.131314
Row_Buffer_Locality_write = 0.050000
Bank_Level_Parallism = 3.187623
Bank_Level_Parallism_Col = 1.526559
Bank_Level_Parallism_Ready = 1.084407
write_to_read_ratio_blp_rw_average = 0.004078
GrpLevelPara = 1.409509 

BW Util details:
bwutil = 0.028864 
total_CMD = 5898928 
util_bw = 170264 
Wasted_Col = 492321 
Wasted_Row = 171307 
Idle = 5065036 

BW Util Bottlenecks: 
RCDc_limit = 701254 
RCDWRc_limit = 137 
WTRc_limit = 1669 
RTWc_limit = 5277 
CCDLc_limit = 23731 
rwq = 0 
CCDLc_limit_alone = 23279 
WTRc_limit_alone = 1594 
RTWc_limit_alone = 4900 

Commands details: 
total_CMD = 5898928 
n_nop = 5788616 
Read = 42486 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 36936 
n_pre = 36920 
n_ref = 0 
n_req = 42506 
total_req = 42566 

Dual Bus Interface Util: 
issued_total_row = 73856 
issued_total_col = 42566 
Row_Bus_Util =  0.012520 
CoL_Bus_Util = 0.007216 
Either_Row_CoL_Bus_Util = 0.018700 
Issued_on_Two_Bus_Simul_Util = 0.001036 
issued_two_Eff = 0.055388 
queue_avg = 0.374263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374263
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5792638 n_act=35120 n_pre=35104 n_ref_event=0 n_req=40318 n_rd=40302 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.02737
n_activity=971381 dram_eff=0.1662
bk0: 2544a 5757477i bk1: 2534a 5756952i bk2: 2485a 5759845i bk3: 2533a 5761077i bk4: 2595a 5754083i bk5: 2514a 5759091i bk6: 2542a 5753116i bk7: 2544a 5753626i bk8: 2564a 5750849i bk9: 2512a 5751255i bk10: 2624a 5747865i bk11: 2525a 5753612i bk12: 2553a 5748235i bk13: 2420a 5754637i bk14: 2433a 5757976i bk15: 2380a 5761250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129223
Row_Buffer_Locality_read = 0.129274
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.801762
Bank_Level_Parallism_Col = 1.451071
Bank_Level_Parallism_Ready = 1.079039
write_to_read_ratio_blp_rw_average = 0.000779
GrpLevelPara = 1.354972 

BW Util details:
bwutil = 0.027372 
total_CMD = 5898928 
util_bw = 161464 
Wasted_Col = 496935 
Wasted_Row = 182908 
Idle = 5057621 

BW Util Bottlenecks: 
RCDc_limit = 686220 
RCDWRc_limit = 153 
WTRc_limit = 1141 
RTWc_limit = 481 
CCDLc_limit = 19715 
rwq = 0 
CCDLc_limit_alone = 19655 
WTRc_limit_alone = 1103 
RTWc_limit_alone = 459 

Commands details: 
total_CMD = 5898928 
n_nop = 5792638 
Read = 40302 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 35120 
n_pre = 35104 
n_ref = 0 
n_req = 40318 
total_req = 40366 

Dual Bus Interface Util: 
issued_total_row = 70224 
issued_total_col = 40366 
Row_Bus_Util =  0.011905 
CoL_Bus_Util = 0.006843 
Either_Row_CoL_Bus_Util = 0.018019 
Issued_on_Two_Bus_Simul_Util = 0.000729 
issued_two_Eff = 0.040455 
queue_avg = 0.265943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265943
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5898928 n_nop=5795399 n_act=33988 n_pre=33972 n_ref_event=0 n_req=39078 n_rd=39070 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02651
n_activity=985518 dram_eff=0.1587
bk0: 2524a 5760687i bk1: 2468a 5762748i bk2: 2483a 5764407i bk3: 2418a 5766243i bk4: 2518a 5762814i bk5: 2377a 5769853i bk6: 2585a 5752785i bk7: 2348a 5766924i bk8: 2532a 5753332i bk9: 2411a 5759646i bk10: 2506a 5753727i bk11: 2395a 5763548i bk12: 2456a 5758123i bk13: 2279a 5768589i bk14: 2464a 5760037i bk15: 2306a 5770529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130483
Row_Buffer_Locality_read = 0.130509
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.654395
Bank_Level_Parallism_Col = 1.423754
Bank_Level_Parallism_Ready = 1.083902
write_to_read_ratio_blp_rw_average = 0.000421
GrpLevelPara = 1.330002 

BW Util details:
bwutil = 0.026515 
total_CMD = 5898928 
util_bw = 156408 
Wasted_Col = 496002 
Wasted_Row = 192899 
Idle = 5053619 

BW Util Bottlenecks: 
RCDc_limit = 672205 
RCDWRc_limit = 89 
WTRc_limit = 421 
RTWc_limit = 227 
CCDLc_limit = 18045 
rwq = 0 
CCDLc_limit_alone = 18029 
WTRc_limit_alone = 419 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 5898928 
n_nop = 5795399 
Read = 39070 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 33988 
n_pre = 33972 
n_ref = 0 
n_req = 39078 
total_req = 39102 

Dual Bus Interface Util: 
issued_total_row = 67960 
issued_total_col = 39102 
Row_Bus_Util =  0.011521 
CoL_Bus_Util = 0.006629 
Either_Row_CoL_Bus_Util = 0.017550 
Issued_on_Two_Bus_Simul_Util = 0.000599 
issued_two_Eff = 0.034126 
queue_avg = 0.257325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257325

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174681, Miss = 19844, Miss_rate = 0.114, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[1]: Access = 175854, Miss = 19384, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 179466, Miss = 20605, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 174174, Miss = 20708, Miss_rate = 0.119, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 174525, Miss = 20271, Miss_rate = 0.116, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 175984, Miss = 20175, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 177036, Miss = 19867, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 179071, Miss = 20153, Miss_rate = 0.113, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 178103, Miss = 21245, Miss_rate = 0.119, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[9]: Access = 179302, Miss = 20579, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 176291, Miss = 19648, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 173005, Miss = 19384, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 172973, Miss = 22594, Miss_rate = 0.131, Pending_hits = 5, Reservation_fails = 86
L2_cache_bank[13]: Access = 177547, Miss = 21946, Miss_rate = 0.124, Pending_hits = 4, Reservation_fails = 22
L2_cache_bank[14]: Access = 177548, Miss = 19945, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 173925, Miss = 19355, Miss_rate = 0.111, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 176919, Miss = 21279, Miss_rate = 0.120, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[17]: Access = 177794, Miss = 20595, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 175663, Miss = 20574, Miss_rate = 0.117, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 176157, Miss = 21923, Miss_rate = 0.124, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 176291, Miss = 20340, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 174303, Miss = 19964, Miss_rate = 0.115, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 174906, Miss = 20068, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 173008, Miss = 19002, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4224526
L2_total_cache_misses = 489448
L2_total_cache_miss_rate = 0.1159
L2_total_cache_pending_hits = 152
L2_total_cache_reservation_fails = 108
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3717091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 173417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 315981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 151
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4206640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17886
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 108
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=4224526
icnt_total_pkts_simt_to_mem=4224526
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4224526
Req_Network_cycles = 2300256
Req_Network_injected_packets_per_cycle =       1.8365 
Req_Network_conflicts_per_cycle =       1.3635
Req_Network_conflicts_per_cycle_util =       7.8169
Req_Bank_Level_Parallism =      10.5289
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.2125
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1211

Reply_Network_injected_packets_num = 4224526
Reply_Network_cycles = 2300256
Reply_Network_injected_packets_per_cycle =        1.8365
Reply_Network_conflicts_per_cycle =        0.8027
Reply_Network_conflicts_per_cycle_util =       4.6061
Reply_Bank_Level_Parallism =      10.5384
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2069
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0612
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 47 min, 53 sec (6473 sec)
gpgpu_simulation_rate = 5992 (inst/sec)
gpgpu_simulation_rate = 355 (cycle/sec)
gpgpu_silicon_slowdown = 3845070x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdf23de6bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de6b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x56169271004a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 6292
gpu_sim_insn = 394998
gpu_ipc =      62.7778
gpu_tot_sim_cycle = 2306548
gpu_tot_sim_insn = 39182228
gpu_tot_ipc =      16.9874
gpu_tot_issued_cta = 360
gpu_occupancy = 60.6749% 
gpu_tot_occupancy = 40.1962% 
max_total_param_size = 0
gpu_stall_dramfull = 39298
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6117
partiton_level_parallism_total  =       1.8332
partiton_level_parallism_util =       6.5017
partiton_level_parallism_util_total  =      10.5260
L2_BW  =      26.7203 GB/Sec
L2_BW_total  =      80.0744 GB/Sec
gpu_total_sim_rate=6039

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 259624, Miss = 153313, Miss_rate = 0.591, Pending_hits = 3996, Reservation_fails = 258580
	L1D_cache_core[1]: Access = 228485, Miss = 138781, Miss_rate = 0.607, Pending_hits = 4188, Reservation_fails = 232498
	L1D_cache_core[2]: Access = 228247, Miss = 136372, Miss_rate = 0.597, Pending_hits = 4112, Reservation_fails = 222357
	L1D_cache_core[3]: Access = 251745, Miss = 147733, Miss_rate = 0.587, Pending_hits = 4433, Reservation_fails = 248049
	L1D_cache_core[4]: Access = 229612, Miss = 137721, Miss_rate = 0.600, Pending_hits = 4285, Reservation_fails = 214748
	L1D_cache_core[5]: Access = 236732, Miss = 141987, Miss_rate = 0.600, Pending_hits = 4216, Reservation_fails = 246471
	L1D_cache_core[6]: Access = 237248, Miss = 142066, Miss_rate = 0.599, Pending_hits = 4346, Reservation_fails = 241919
	L1D_cache_core[7]: Access = 232231, Miss = 136354, Miss_rate = 0.587, Pending_hits = 4143, Reservation_fails = 230100
	L1D_cache_core[8]: Access = 245059, Miss = 145507, Miss_rate = 0.594, Pending_hits = 4487, Reservation_fails = 255780
	L1D_cache_core[9]: Access = 221708, Miss = 131482, Miss_rate = 0.593, Pending_hits = 4073, Reservation_fails = 230131
	L1D_cache_core[10]: Access = 246376, Miss = 140462, Miss_rate = 0.570, Pending_hits = 4197, Reservation_fails = 234850
	L1D_cache_core[11]: Access = 249714, Miss = 148769, Miss_rate = 0.596, Pending_hits = 4557, Reservation_fails = 262269
	L1D_cache_core[12]: Access = 237322, Miss = 137778, Miss_rate = 0.581, Pending_hits = 4077, Reservation_fails = 237204
	L1D_cache_core[13]: Access = 231034, Miss = 138309, Miss_rate = 0.599, Pending_hits = 4101, Reservation_fails = 255623
	L1D_cache_core[14]: Access = 251745, Miss = 150812, Miss_rate = 0.599, Pending_hits = 4587, Reservation_fails = 284254
	L1D_cache_core[15]: Access = 237050, Miss = 137423, Miss_rate = 0.580, Pending_hits = 4184, Reservation_fails = 237607
	L1D_cache_core[16]: Access = 246272, Miss = 142871, Miss_rate = 0.580, Pending_hits = 4319, Reservation_fails = 259637
	L1D_cache_core[17]: Access = 237946, Miss = 139011, Miss_rate = 0.584, Pending_hits = 4273, Reservation_fails = 249936
	L1D_cache_core[18]: Access = 256675, Miss = 153759, Miss_rate = 0.599, Pending_hits = 4671, Reservation_fails = 291763
	L1D_cache_core[19]: Access = 247563, Miss = 144794, Miss_rate = 0.585, Pending_hits = 4290, Reservation_fails = 269154
	L1D_cache_core[20]: Access = 238276, Miss = 139366, Miss_rate = 0.585, Pending_hits = 4197, Reservation_fails = 250624
	L1D_cache_core[21]: Access = 231593, Miss = 136568, Miss_rate = 0.590, Pending_hits = 4445, Reservation_fails = 251372
	L1D_cache_core[22]: Access = 241995, Miss = 141335, Miss_rate = 0.584, Pending_hits = 4151, Reservation_fails = 246924
	L1D_cache_core[23]: Access = 225226, Miss = 132213, Miss_rate = 0.587, Pending_hits = 4204, Reservation_fails = 257806
	L1D_cache_core[24]: Access = 233750, Miss = 134932, Miss_rate = 0.577, Pending_hits = 4107, Reservation_fails = 244512
	L1D_cache_core[25]: Access = 241025, Miss = 138952, Miss_rate = 0.577, Pending_hits = 4239, Reservation_fails = 240862
	L1D_cache_core[26]: Access = 253770, Miss = 142866, Miss_rate = 0.563, Pending_hits = 4601, Reservation_fails = 262373
	L1D_cache_core[27]: Access = 254764, Miss = 144231, Miss_rate = 0.566, Pending_hits = 4308, Reservation_fails = 262267
	L1D_cache_core[28]: Access = 253655, Miss = 143137, Miss_rate = 0.564, Pending_hits = 4298, Reservation_fails = 248528
	L1D_cache_core[29]: Access = 196800, Miss = 110892, Miss_rate = 0.563, Pending_hits = 3526, Reservation_fails = 145572
	L1D_total_cache_accesses = 7183242
	L1D_total_cache_misses = 4209796
	L1D_total_cache_miss_rate = 0.5861
	L1D_total_cache_pending_hits = 127611
	L1D_total_cache_reservation_fails = 7373770
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.193
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2827256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 127611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3381485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7373386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 828243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 127611
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7164595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 427129
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6946257
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6341, 11561, 6110, 9287, 3819, 8026, 16986, 3310, 8264, 6864, 14127, 7391, 8958, 5819, 11045, 9011, 12152, 4800, 27586, 7202, 9905, 5329, 5672, 6248, 
gpgpu_n_tot_thrd_icount = 178432128
gpgpu_n_tot_w_icount = 5576004
gpgpu_n_stall_shd_mem = 4041909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4209728
gpgpu_n_mem_write_global = 18647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8862570
gpgpu_n_store_insn = 93881
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 322560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3854302
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 187607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:119386	W0_Idle:22982366	W0_Scoreboard:58522568	W1:1879550	W2:646230	W3:393908	W4:279942	W5:220485	W6:171263	W7:156436	W8:144305	W9:125317	W10:109646	W11:103535	W12:89593	W13:92673	W14:87432	W15:73184	W16:76528	W17:72729	W18:66450	W19:61021	W20:63819	W21:63479	W22:63445	W23:59345	W24:58920	W25:54906	W26:54965	W27:55255	W28:52427	W29:44613	W30:40507	W31:28179	W32:85917
single_issue_nums: WS0:1445432	WS1:1385390	WS2:1387913	WS3:1357269	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33677824 {8:4209728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745880 {40:18647,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 168389120 {40:4209728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149176 {8:18647,}
maxmflatency = 3096 
max_icnt2mem_latency = 1515 
maxmrqlatency = 1838 
max_icnt2sh_latency = 77 
averagemflatency = 438 
avg_icnt2mem_latency = 216 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:377076 	5725 	11148 	23375 	25829 	13740 	10361 	13286 	8546 	450 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	747027 	2365465 	1094471 	18876 	2536 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	993133 	261701 	1058486 	1883028 	31705 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2212161 	1344374 	572995 	94741 	4000 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	810 	1376 	101 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         4        13        12         5         6         7         5 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         4 
dram[3]:        64        64        64        64        64        64        49        48         5         6        12        12         6         7         6         5 
dram[4]:        64        64        64        64        64        64        48        49         7         8        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         8         7        12        12         6         6         6         6 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        49        47         5         4        12        12         6         8        11        12 
dram[8]:        64        64        64        64        64        64        44        44         6        10        12        12         8         8        10         7 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         5         8         8 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         5         6         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     84972     86069     42966     50197    156074    165557     71138     75196     54291     50655    111705    123138    101081     99727     60299     17256 
dram[1]:     87828     90562     53902     55525    167180    198422     77226     94666     48539     44848    126706    129342    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     15057     20786    131300    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     21514    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     46533    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     42029    124714    127353     37366     32922    175037    175551    116881    151602     90150     90557 
dram[6]:    162718    164470    132747     32474     45704     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    190404     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     42808     56383    149481    152308     55426     58224     31124     29607    187275    113157    185753    190293     63971     60383 
dram[11]:     81454     82672     52195     51341    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.166514  1.174964  1.171600  1.169605  1.192308  1.187349  1.159070  1.144460  1.108168  1.130755  1.139588  1.131987  1.118826  1.133895  1.122951  1.095396 
dram[1]:  1.169691  1.155249  1.160624  1.175206  1.181106  1.175056  1.163621  1.172942  1.121355  1.123654  1.122343  1.145120  1.139196  1.139804  1.119531  1.121241 
dram[2]:  1.160617  1.159890  1.169767  1.175152  1.185083  1.185458  1.181070  1.165154  1.094028  1.106464  1.117673  1.136597  1.107927  1.110668  1.131909  1.122336 
dram[3]:  1.174435  1.199906  1.194935  1.185063  1.200287  1.209934  1.175576  1.184283  1.102980  1.100561  1.123412  1.119715  1.114143  1.143911  1.116715  1.117977 
dram[4]:  1.207957  1.198972  1.175729  1.187813  1.192492  1.190864  1.167889  1.171853  1.102092  1.109442  1.121766  1.136105  1.136364  1.137428  1.115086  1.100618 
dram[5]:  1.165313  1.169500  1.188321  1.192308  1.201705  1.179835  1.175278  1.168652  1.106061  1.104651  1.137300  1.114859  1.121019  1.111673  1.109082  1.113918 
dram[6]:  1.159748  1.173053  1.174091  1.174946  1.172999  1.180233  1.177097  1.169376  1.128306  1.116490  1.129860  1.156089  1.123245  1.119601  1.140000  1.135054 
dram[7]:  1.172154  1.171317  1.188619  1.181114  1.175373  1.162547  1.158598  1.160224  1.107503  1.105553  1.134207  1.129274  1.109589  1.115007  1.127316  1.130455 
dram[8]:  1.177003  1.179785  1.177996  1.176444  1.170588  1.185747  1.198869  1.174966  1.111482  1.129018  1.152907  1.145906  1.113589  1.091771  1.118869  1.103872 
dram[9]:  1.197822  1.204126  1.180549  1.155469  1.184580  1.182881  1.152309  1.145979  1.116017  1.118981  1.146502  1.137889  1.107575  1.121616  1.143308  1.128755 
dram[10]:  1.188697  1.176798  1.169412  1.176498  1.176337  1.189778  1.156506  1.161114  1.131509  1.132552  1.145851  1.138927  1.095808  1.103589  1.116514  1.125590 
dram[11]:  1.159394  1.161959  1.171779  1.163059  1.203058  1.198085  1.162320  1.170488  1.128845  1.121395  1.113283  1.129717  1.113873  1.129511  1.149115  1.136521 
average row locality = 489580/426065 = 1.149073
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2548      2429      2533      2455      2542      2459      2492      2448      2510      2456      2490      2410      2400      2419      2329      2306 
dram[1]:      2577      2594      2529      2569      2563      2638      2674      2679      2615      2608      2587      2675      2577      2559      2480      2384 
dram[2]:      2555      2537      2515      2516      2574      2576      2583      2568      2583      2619      2555      2438      2472      2505      2436      2420 
dram[3]:      2543      2536      2501      2523      2505      2582      2551      2577      2517      2550      2476      2516      2449      2478      2325      2388 
dram[4]:      2669      2562      2703      2612      2732      2633      2706      2523      2634      2585      2515      2596      2696      2574      2584      2494 
dram[5]:      2438      2408      2442      2418      2538      2434      2434      2453      2482      2470      2485      2446      2463      2419      2369      2336 
dram[6]:      2764      2783      2873      2720      2902      2842      2765      2734      2858      2837      2819      2696      2878      2695      2733      2636 
dram[7]:      2492      2393      2590      2439      2520      2446      2513      2491      2524      2409      2510      2411      2425      2382      2370      2383 
dram[8]:      2728      2638      2634      2587      2587      2579      2755      2572      2662      2634      2737      2631      2645      2532      2530      2423 
dram[9]:      2640      2793      2537      2683      2612      2833      2595      2779      2578      2812      2606      2781      2469      2607      2533      2628 
dram[10]:      2544      2534      2485      2533      2595      2514      2542      2544      2564      2512      2624      2525      2558      2425      2433      2380 
dram[11]:      2524      2468      2483      2418      2518      2377      2585      2348      2532      2411      2506      2395      2461      2283      2464      2306 
total dram reads = 489440
bank skew: 2902/2283 = 1.27
chip skew: 44535/39035 = 1.14
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         4         9         0         8 
dram[1]:         4        10         0         0         0         0         0         0         0         0         0         0         4         4         8         8 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         8        16         4         8 
dram[3]:         8        12         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[4]:        12        18         0         0         0         0         0         0         0         0         0         0        16         0        12         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:         8        12         0         0         0         0         0         0         0         0         0         0         8         4        12        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        12        12         0 
dram[8]:        19         0         0         0         0         0         0         0         0         0         0         0         8         8         8         0 
dram[9]:         0        36         0         0         0         0         0         0         0         0         0         0         8        12        16         8 
dram[10]:         4         8         0         0         0         0         0         0         0         0         0         0        16        16         4        16 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16         8         8         0 
total dram writes = 548
min_bank_accesses = 0!
chip skew: 80/9 = 8.89
average mf latency per bank:
dram[0]:       3958      4045      2112      2297      2076      2232      2288      2269      2221      2423      2336      2443      6259      6043     10085     10194
dram[1]:       4058      3818      2315      2296      2218      2112      2010      2071      2344      2311      2319      2175      6063      5936      9412      9361
dram[2]:       3785      4065      2277      2254      2199      2217      2260      2193      2300      2048      2268      2408      6294      6006      9344      9712
dram[3]:       3930      3982      2298      2391      2179      2066      2273      2290      2230      2296      2293      2289      6173      6289     10279      9992
dram[4]:       3920      3875      2309      2347      2053      2040      2145      2298      2184      2219      2332      2325      5501      5939      9175      9768
dram[5]:       4196      3946      2294      2295      2147      2323      2324      2158      2344      2348      2305      2289      6226      6305      9899      9958
dram[6]:       3203      3237      2081      2133      2032      2169      1898      2050      2115      2213      2063      2276      5384      5838      8597      9120
dram[7]:       3945      4014      2199      2198      2340      2267      2240      2157      2460      2398      2421      2317      6319      6582      9660      9381
dram[8]:       3426      3618      2056      2199      2187      2236      2108      2417      2073      2315      2164      2296      6159      6250      9484      9652
dram[9]:       3631      3414      2240      1972      2214      2051      2267      2059      2422      2240      2248      2197      6375      6156      8719      8643
dram[10]:       3708      3848      2092      2009      2172      2159      2175      2125      2442      2460      2371      2390      6318      6243      9289      9475
dram[11]:       3607      3694      2059      2165      2259      2290      2233      2375      2507      2429      2376      2329      6372      6669      9281      9968
maximum mf latency per bank:
dram[0]:       2458      2345      2512      2422      2502      2428      2368      2163      2619      2390      2438      2389      2700      2763      2142      2473
dram[1]:       2254      2354      2499      2412      2504      2367      2528      2486      2569      2707      2610      2716      2803      2752      2677      2311
dram[2]:       2825      2583      2580      2326      2746      2437      2529      2455      2708      2891      2899      2674      2709      2532      2735      2529
dram[3]:       2706      2730      2509      2612      2850      2793      2906      2629      2499      2655      2888      2572      2720      2690      2770      2671
dram[4]:       2500      2581      2451      2642      2616      2753      2384      2660      2402      2662      2560      2676      2650      2929      2630      2565
dram[5]:       2502      2307      2385      2342      2847      2785      2761      2286      2395      2528      2710      2471      2787      2726      2517      2733
dram[6]:       2746      2850      2281      2460      2717      2802      2522      2854      2913      2951      2518      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2265      2322      2525      2543      2535      2540      2325      2400      2352      2339      2414      2275      2307      2571
dram[8]:       2583      2715      2569      2448      2707      2693      2587      2259      2864      2479      2648      2499      2661      2444      2770      2283
dram[9]:       2488      2565      1927      2226      2644      2610      2697      2681      2516      2407      2662      2748      2701      2598      2513      2515
dram[10]:       2282      2807      2114      2218      2193      2631      2386      2525      2704      2457      2493      2783      2172      2538      2058      2314
dram[11]:       2801      2342      2638      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2548      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5811056 n_act=34232 n_pre=34216 n_ref_event=4572360550251980812 n_req=39236 n_rd=39226 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02655
n_activity=987312 dram_eff=0.1591
bk0: 2548a 5773206i bk1: 2429a 5780387i bk2: 2533a 5775805i bk3: 2455a 5779058i bk4: 2542a 5777307i bk5: 2459a 5781131i bk6: 2492a 5774774i bk7: 2448a 5775847i bk8: 2510a 5769204i bk9: 2456a 5774392i bk10: 2490a 5773177i bk11: 2410a 5777856i bk12: 2400a 5777393i bk13: 2419a 5777525i bk14: 2329a 5781685i bk15: 2306a 5778777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127791
Row_Buffer_Locality_read = 0.127823
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.668690
Bank_Level_Parallism_Col = 1.549728
Bank_Level_Parallism_Ready = 1.085045
write_to_read_ratio_blp_rw_average = 0.000528
GrpLevelPara = 1.334113 

BW Util details:
bwutil = 0.026551 
total_CMD = 5915062 
util_bw = 157052 
Wasted_Col = 499171 
Wasted_Row = 193702 
Idle = 5065137 

BW Util Bottlenecks: 
RCDc_limit = 677061 
RCDWRc_limit = 106 
WTRc_limit = 342 
RTWc_limit = 229 
CCDLc_limit = 18152 
rwq = 0 
CCDLc_limit_alone = 18130 
WTRc_limit_alone = 322 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 5915062 
n_nop = 5811056 
Read = 39226 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 34232 
n_pre = 34216 
n_ref = 4572360550251980812 
n_req = 39236 
total_req = 39263 

Dual Bus Interface Util: 
issued_total_row = 68448 
issued_total_col = 39263 
Row_Bus_Util =  0.011572 
CoL_Bus_Util = 0.006638 
Either_Row_CoL_Bus_Util = 0.017583 
Issued_on_Two_Bus_Simul_Util = 0.000626 
issued_two_Eff = 0.035623 
queue_avg = 0.261610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26161
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5806262 n_act=35975 n_pre=35959 n_ref_event=0 n_req=41318 n_rd=41308 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.02796
n_activity=993106 dram_eff=0.1665
bk0: 2577a 5772017i bk1: 2594a 5767564i bk2: 2529a 5769918i bk3: 2569a 5769035i bk4: 2563a 5770705i bk5: 2638a 5764060i bk6: 2674a 5762780i bk7: 2679a 5761145i bk8: 2615a 5761202i bk9: 2608a 5759314i bk10: 2587a 5763355i bk11: 2675a 5757071i bk12: 2577a 5764854i bk13: 2559a 5764859i bk14: 2480a 5769975i bk15: 2384a 5773778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129629
Row_Buffer_Locality_read = 0.129660
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.856846
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.073430
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027960 
total_CMD = 5915062 
util_bw = 165384 
Wasted_Col = 503040 
Wasted_Row = 188298 
Idle = 5058340 

BW Util Bottlenecks: 
RCDc_limit = 699013 
RCDWRc_limit = 82 
WTRc_limit = 887 
RTWc_limit = 951 
CCDLc_limit = 20226 
rwq = 0 
CCDLc_limit_alone = 20132 
WTRc_limit_alone = 857 
RTWc_limit_alone = 887 

Commands details: 
total_CMD = 5915062 
n_nop = 5806262 
Read = 41308 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 35975 
n_pre = 35959 
n_ref = 0 
n_req = 41318 
total_req = 41346 

Dual Bus Interface Util: 
issued_total_row = 71934 
issued_total_col = 41346 
Row_Bus_Util =  0.012161 
CoL_Bus_Util = 0.006990 
Either_Row_CoL_Bus_Util = 0.018394 
Issued_on_Two_Bus_Simul_Util = 0.000757 
issued_two_Eff = 0.041176 
queue_avg = 0.284774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284774
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5808016 n_act=35394 n_pre=35378 n_ref_event=0 n_req=40466 n_rd=40452 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.02739
n_activity=981809 dram_eff=0.165
bk0: 2555a 5770507i bk1: 2537a 5770041i bk2: 2515a 5772626i bk3: 2516a 5772050i bk4: 2574a 5770861i bk5: 2576a 5771806i bk6: 2583a 5769671i bk7: 2568a 5770323i bk8: 2583a 5761866i bk9: 2619a 5761231i bk10: 2555a 5766113i bk11: 2438a 5772836i bk12: 2472a 5766554i bk13: 2505a 5768494i bk14: 2436a 5771940i bk15: 2420a 5773784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125636
Row_Buffer_Locality_read = 0.125680
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.816565
Bank_Level_Parallism_Col = 1.455250
Bank_Level_Parallism_Ready = 1.078757
write_to_read_ratio_blp_rw_average = 0.001273
GrpLevelPara = 1.358007 

BW Util details:
bwutil = 0.027393 
total_CMD = 5915062 
util_bw = 162032 
Wasted_Col = 500183 
Wasted_Row = 184950 
Idle = 5067897 

BW Util Bottlenecks: 
RCDc_limit = 691309 
RCDWRc_limit = 141 
WTRc_limit = 851 
RTWc_limit = 1046 
CCDLc_limit = 19493 
rwq = 0 
CCDLc_limit_alone = 19388 
WTRc_limit_alone = 807 
RTWc_limit_alone = 985 

Commands details: 
total_CMD = 5915062 
n_nop = 5808016 
Read = 40452 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 35394 
n_pre = 35378 
n_ref = 0 
n_req = 40466 
total_req = 40508 

Dual Bus Interface Util: 
issued_total_row = 70772 
issued_total_col = 40508 
Row_Bus_Util =  0.011965 
CoL_Bus_Util = 0.006848 
Either_Row_CoL_Bus_Util = 0.018097 
Issued_on_Two_Bus_Simul_Util = 0.000716 
issued_two_Eff = 0.039553 
queue_avg = 0.278275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278275
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5809637 n_act=34719 n_pre=34703 n_ref_event=0 n_req=40025 n_rd=40017 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02708
n_activity=985143 dram_eff=0.1626
bk0: 2543a 5773426i bk1: 2536a 5773508i bk2: 2501a 5775650i bk3: 2523a 5773226i bk4: 2505a 5777598i bk5: 2582a 5772718i bk6: 2551a 5770719i bk7: 2577a 5769212i bk8: 2517a 5767728i bk9: 2550a 5764135i bk10: 2476a 5771294i bk11: 2516a 5768802i bk12: 2449a 5771716i bk13: 2478a 5773159i bk14: 2325a 5779948i bk15: 2388a 5775398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132867
Row_Buffer_Locality_read = 0.132894
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.765694
Bank_Level_Parallism_Col = 1.444959
Bank_Level_Parallism_Ready = 1.087360
write_to_read_ratio_blp_rw_average = 0.000549
GrpLevelPara = 1.350066 

BW Util details:
bwutil = 0.027083 
total_CMD = 5915062 
util_bw = 160196 
Wasted_Col = 496729 
Wasted_Row = 188979 
Idle = 5069158 

BW Util Bottlenecks: 
RCDc_limit = 680491 
RCDWRc_limit = 91 
WTRc_limit = 516 
RTWc_limit = 392 
CCDLc_limit = 18742 
rwq = 0 
CCDLc_limit_alone = 18710 
WTRc_limit_alone = 498 
RTWc_limit_alone = 378 

Commands details: 
total_CMD = 5915062 
n_nop = 5809637 
Read = 40017 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 34719 
n_pre = 34703 
n_ref = 0 
n_req = 40025 
total_req = 40049 

Dual Bus Interface Util: 
issued_total_row = 69422 
issued_total_col = 40049 
Row_Bus_Util =  0.011736 
CoL_Bus_Util = 0.006771 
Either_Row_CoL_Bus_Util = 0.017823 
Issued_on_Two_Bus_Simul_Util = 0.000684 
issued_two_Eff = 0.038378 
queue_avg = 0.282423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282423
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5805494 n_act=36306 n_pre=36290 n_ref_event=0 n_req=41833 n_rd=41818 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02832
n_activity=981298 dram_eff=0.1707
bk0: 2669a 5765617i bk1: 2562a 5768629i bk2: 2703a 5759064i bk3: 2612a 5766262i bk4: 2732a 5761825i bk5: 2633a 5767604i bk6: 2706a 5756350i bk7: 2523a 5771496i bk8: 2634a 5759082i bk9: 2585a 5762926i bk10: 2515a 5768273i bk11: 2596a 5765121i bk12: 2696a 5758909i bk13: 2574a 5766242i bk14: 2584a 5761087i bk15: 2494a 5764985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132384
Row_Buffer_Locality_read = 0.132431
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.924919
Bank_Level_Parallism_Col = 1.485417
Bank_Level_Parallism_Ready = 1.089316
write_to_read_ratio_blp_rw_average = 0.001511
GrpLevelPara = 1.377924 

BW Util details:
bwutil = 0.028318 
total_CMD = 5915062 
util_bw = 167504 
Wasted_Col = 500162 
Wasted_Row = 178731 
Idle = 5068665 

BW Util Bottlenecks: 
RCDc_limit = 700577 
RCDWRc_limit = 144 
WTRc_limit = 1215 
RTWc_limit = 1421 
CCDLc_limit = 21679 
rwq = 0 
CCDLc_limit_alone = 21537 
WTRc_limit_alone = 1163 
RTWc_limit_alone = 1331 

Commands details: 
total_CMD = 5915062 
n_nop = 5805494 
Read = 41818 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 36306 
n_pre = 36290 
n_ref = 0 
n_req = 41833 
total_req = 41876 

Dual Bus Interface Util: 
issued_total_row = 72596 
issued_total_col = 41876 
Row_Bus_Util =  0.012273 
CoL_Bus_Util = 0.007080 
Either_Row_CoL_Bus_Util = 0.018524 
Issued_on_Two_Bus_Simul_Util = 0.000829 
issued_two_Eff = 0.044758 
queue_avg = 0.288989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288989
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5811855 n_act=34060 n_pre=34044 n_ref_event=0 n_req=39038 n_rd=39035 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.0264
n_activity=989054 dram_eff=0.1579
bk0: 2438a 5779153i bk1: 2408a 5780647i bk2: 2442a 5777269i bk3: 2418a 5779425i bk4: 2538a 5772932i bk5: 2434a 5778625i bk6: 2434a 5777941i bk7: 2453a 5779030i bk8: 2482a 5769364i bk9: 2470a 5770994i bk10: 2485a 5773129i bk11: 2446a 5772969i bk12: 2463a 5772301i bk13: 2419a 5772880i bk14: 2369a 5774376i bk15: 2336a 5777132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127850
Row_Buffer_Locality_read = 0.127860
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.708320
Bank_Level_Parallism_Col = 1.433129
Bank_Level_Parallism_Ready = 1.087849
write_to_read_ratio_blp_rw_average = 0.000095
GrpLevelPara = 1.337433 

BW Util details:
bwutil = 0.026403 
total_CMD = 5915062 
util_bw = 156176 
Wasted_Col = 493484 
Wasted_Row = 195378 
Idle = 5070024 

BW Util Bottlenecks: 
RCDc_limit = 671587 
RCDWRc_limit = 25 
WTRc_limit = 214 
RTWc_limit = 79 
CCDLc_limit = 18322 
rwq = 0 
CCDLc_limit_alone = 18310 
WTRc_limit_alone = 206 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 5915062 
n_nop = 5811855 
Read = 39035 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34060 
n_pre = 34044 
n_ref = 0 
n_req = 39038 
total_req = 39044 

Dual Bus Interface Util: 
issued_total_row = 68104 
issued_total_col = 39044 
Row_Bus_Util =  0.011514 
CoL_Bus_Util = 0.006601 
Either_Row_CoL_Bus_Util = 0.017448 
Issued_on_Two_Bus_Simul_Util = 0.000666 
issued_two_Eff = 0.038185 
queue_avg = 0.282587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282587
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5799921 n_act=38701 n_pre=38685 n_ref_event=0 n_req=44549 n_rd=44535 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.03015
n_activity=984858 dram_eff=0.1811
bk0: 2764a 5747120i bk1: 2783a 5744944i bk2: 2873a 5736118i bk3: 2720a 5749221i bk4: 2902a 5732941i bk5: 2842a 5739975i bk6: 2765a 5748274i bk7: 2734a 5746790i bk8: 2858a 5732499i bk9: 2837a 5732619i bk10: 2819a 5735898i bk11: 2696a 5748138i bk12: 2878a 5728089i bk13: 2695a 5742599i bk14: 2733a 5740380i bk15: 2636a 5748019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131541
Row_Buffer_Locality_read = 0.131582
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.355532
Bank_Level_Parallism_Col = 1.541415
Bank_Level_Parallism_Ready = 1.079149
write_to_read_ratio_blp_rw_average = 0.002487
GrpLevelPara = 1.426424 

BW Util details:
bwutil = 0.030154 
total_CMD = 5915062 
util_bw = 178364 
Wasted_Col = 503124 
Wasted_Row = 169002 
Idle = 5064572 

BW Util Bottlenecks: 
RCDc_limit = 727144 
RCDWRc_limit = 112 
WTRc_limit = 1255 
RTWc_limit = 2515 
CCDLc_limit = 25468 
rwq = 0 
CCDLc_limit_alone = 25253 
WTRc_limit_alone = 1190 
RTWc_limit_alone = 2365 

Commands details: 
total_CMD = 5915062 
n_nop = 5799921 
Read = 44535 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 38701 
n_pre = 38685 
n_ref = 0 
n_req = 44549 
total_req = 44591 

Dual Bus Interface Util: 
issued_total_row = 77386 
issued_total_col = 44591 
Row_Bus_Util =  0.013083 
CoL_Bus_Util = 0.007539 
Either_Row_CoL_Bus_Util = 0.019466 
Issued_on_Two_Bus_Simul_Util = 0.001156 
issued_two_Eff = 0.059371 
queue_avg = 0.386900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3869
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5810897 n_act=34336 n_pre=34320 n_ref_event=0 n_req=39309 n_rd=39298 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.0266
n_activity=976344 dram_eff=0.1612
bk0: 2492a 5779316i bk1: 2393a 5780401i bk2: 2590a 5772126i bk3: 2439a 5780627i bk4: 2520a 5775707i bk5: 2446a 5777650i bk6: 2513a 5774525i bk7: 2491a 5775054i bk8: 2524a 5768195i bk9: 2409a 5775552i bk10: 2510a 5773627i bk11: 2411a 5777318i bk12: 2425a 5774348i bk13: 2382a 5779473i bk14: 2370a 5779853i bk15: 2383a 5776947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126790
Row_Buffer_Locality_read = 0.126826
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.708328
Bank_Level_Parallism_Col = 1.436510
Bank_Level_Parallism_Ready = 1.083897
write_to_read_ratio_blp_rw_average = 0.000534
GrpLevelPara = 1.342335 

BW Util details:
bwutil = 0.026604 
total_CMD = 5915062 
util_bw = 157364 
Wasted_Col = 494093 
Wasted_Row = 188380 
Idle = 5075225 

BW Util Bottlenecks: 
RCDc_limit = 676007 
RCDWRc_limit = 101 
WTRc_limit = 739 
RTWc_limit = 275 
CCDLc_limit = 18302 
rwq = 0 
CCDLc_limit_alone = 18262 
WTRc_limit_alone = 709 
RTWc_limit_alone = 265 

Commands details: 
total_CMD = 5915062 
n_nop = 5810897 
Read = 39298 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 34336 
n_pre = 34320 
n_ref = 0 
n_req = 39309 
total_req = 39341 

Dual Bus Interface Util: 
issued_total_row = 68656 
issued_total_col = 39341 
Row_Bus_Util =  0.011607 
CoL_Bus_Util = 0.006651 
Either_Row_CoL_Bus_Util = 0.017610 
Issued_on_Two_Bus_Simul_Util = 0.000648 
issued_two_Eff = 0.036788 
queue_avg = 0.238755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238755
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5805693 n_act=36432 n_pre=36416 n_ref_event=0 n_req=41885 n_rd=41874 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02835
n_activity=969808 dram_eff=0.1729
bk0: 2728a 5760671i bk1: 2638a 5764195i bk2: 2634a 5764946i bk3: 2587a 5767959i bk4: 2587a 5765524i bk5: 2579a 5767374i bk6: 2755a 5756588i bk7: 2572a 5765453i bk8: 2662a 5754396i bk9: 2634a 5757622i bk10: 2737a 5753440i bk11: 2631a 5761627i bk12: 2645a 5754303i bk13: 2532a 5761202i bk14: 2530a 5761901i bk15: 2423a 5767609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130500
Row_Buffer_Locality_read = 0.130511
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.988399
Bank_Level_Parallism_Col = 1.485410
Bank_Level_Parallism_Ready = 1.089225
write_to_read_ratio_blp_rw_average = 0.001058
GrpLevelPara = 1.377318 

BW Util details:
bwutil = 0.028346 
total_CMD = 5915062 
util_bw = 167668 
Wasted_Col = 499626 
Wasted_Row = 174160 
Idle = 5073608 

BW Util Bottlenecks: 
RCDc_limit = 702054 
RCDWRc_limit = 71 
WTRc_limit = 913 
RTWc_limit = 1001 
CCDLc_limit = 22102 
rwq = 0 
CCDLc_limit_alone = 21953 
WTRc_limit_alone = 837 
RTWc_limit_alone = 928 

Commands details: 
total_CMD = 5915062 
n_nop = 5805693 
Read = 41874 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 36432 
n_pre = 36416 
n_ref = 0 
n_req = 41885 
total_req = 41917 

Dual Bus Interface Util: 
issued_total_row = 72848 
issued_total_col = 41917 
Row_Bus_Util =  0.012316 
CoL_Bus_Util = 0.007086 
Either_Row_CoL_Bus_Util = 0.018490 
Issued_on_Two_Bus_Simul_Util = 0.000912 
issued_two_Eff = 0.049338 
queue_avg = 0.318872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318872
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5804750 n_act=36936 n_pre=36920 n_ref_event=0 n_req=42506 n_rd=42486 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.02878
n_activity=966114 dram_eff=0.1762
bk0: 2640a 5758865i bk1: 2793a 5745629i bk2: 2537a 5767697i bk3: 2683a 5759707i bk4: 2612a 5760305i bk5: 2833a 5745397i bk6: 2595a 5756311i bk7: 2779a 5740711i bk8: 2578a 5754810i bk9: 2812a 5738022i bk10: 2606a 5755714i bk11: 2781a 5743789i bk12: 2469a 5760459i bk13: 2607a 5751413i bk14: 2533a 5754466i bk15: 2628a 5752749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131276
Row_Buffer_Locality_read = 0.131314
Row_Buffer_Locality_write = 0.050000
Bank_Level_Parallism = 3.187623
Bank_Level_Parallism_Col = 1.526559
Bank_Level_Parallism_Ready = 1.084407
write_to_read_ratio_blp_rw_average = 0.004078
GrpLevelPara = 1.409509 

BW Util details:
bwutil = 0.028785 
total_CMD = 5915062 
util_bw = 170264 
Wasted_Col = 492321 
Wasted_Row = 171307 
Idle = 5081170 

BW Util Bottlenecks: 
RCDc_limit = 701254 
RCDWRc_limit = 137 
WTRc_limit = 1669 
RTWc_limit = 5277 
CCDLc_limit = 23731 
rwq = 0 
CCDLc_limit_alone = 23279 
WTRc_limit_alone = 1594 
RTWc_limit_alone = 4900 

Commands details: 
total_CMD = 5915062 
n_nop = 5804750 
Read = 42486 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 36936 
n_pre = 36920 
n_ref = 0 
n_req = 42506 
total_req = 42566 

Dual Bus Interface Util: 
issued_total_row = 73856 
issued_total_col = 42566 
Row_Bus_Util =  0.012486 
CoL_Bus_Util = 0.007196 
Either_Row_CoL_Bus_Util = 0.018649 
Issued_on_Two_Bus_Simul_Util = 0.001033 
issued_two_Eff = 0.055388 
queue_avg = 0.373242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373242
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5808758 n_act=35122 n_pre=35106 n_ref_event=0 n_req=40328 n_rd=40312 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0273
n_activity=971631 dram_eff=0.1662
bk0: 2544a 5773610i bk1: 2534a 5773085i bk2: 2485a 5775978i bk3: 2533a 5777211i bk4: 2595a 5770217i bk5: 2514a 5775225i bk6: 2542a 5769250i bk7: 2544a 5769761i bk8: 2564a 5766984i bk9: 2512a 5767390i bk10: 2624a 5764000i bk11: 2525a 5769747i bk12: 2558a 5764322i bk13: 2425a 5770714i bk14: 2433a 5774107i bk15: 2380a 5777382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129389
Row_Buffer_Locality_read = 0.129440
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.801520
Bank_Level_Parallism_Col = 1.451024
Bank_Level_Parallism_Ready = 1.079020
write_to_read_ratio_blp_rw_average = 0.000779
GrpLevelPara = 1.354935 

BW Util details:
bwutil = 0.027304 
total_CMD = 5915062 
util_bw = 161504 
Wasted_Col = 496985 
Wasted_Row = 182948 
Idle = 5073625 

BW Util Bottlenecks: 
RCDc_limit = 686268 
RCDWRc_limit = 153 
WTRc_limit = 1141 
RTWc_limit = 481 
CCDLc_limit = 19717 
rwq = 0 
CCDLc_limit_alone = 19657 
WTRc_limit_alone = 1103 
RTWc_limit_alone = 459 

Commands details: 
total_CMD = 5915062 
n_nop = 5808758 
Read = 40312 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 35122 
n_pre = 35106 
n_ref = 0 
n_req = 40328 
total_req = 40376 

Dual Bus Interface Util: 
issued_total_row = 70228 
issued_total_col = 40376 
Row_Bus_Util =  0.011873 
CoL_Bus_Util = 0.006826 
Either_Row_CoL_Bus_Util = 0.017972 
Issued_on_Two_Bus_Simul_Util = 0.000727 
issued_two_Eff = 0.040450 
queue_avg = 0.265223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265223
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5915062 n_nop=5811520 n_act=33990 n_pre=33974 n_ref_event=0 n_req=39087 n_rd=39079 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02645
n_activity=985654 dram_eff=0.1587
bk0: 2524a 5776821i bk1: 2468a 5778882i bk2: 2483a 5780541i bk3: 2418a 5782377i bk4: 2518a 5778948i bk5: 2377a 5785987i bk6: 2585a 5768919i bk7: 2348a 5783058i bk8: 2532a 5769466i bk9: 2411a 5775780i bk10: 2506a 5769861i bk11: 2395a 5779683i bk12: 2461a 5774192i bk13: 2283a 5784652i bk14: 2464a 5776169i bk15: 2306a 5786663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130632
Row_Buffer_Locality_read = 0.130658
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.654293
Bank_Level_Parallism_Col = 1.423764
Bank_Level_Parallism_Ready = 1.083908
write_to_read_ratio_blp_rw_average = 0.000421
GrpLevelPara = 1.330022 

BW Util details:
bwutil = 0.026448 
total_CMD = 5915062 
util_bw = 156444 
Wasted_Col = 496034 
Wasted_Row = 192923 
Idle = 5069661 

BW Util Bottlenecks: 
RCDc_limit = 672245 
RCDWRc_limit = 89 
WTRc_limit = 421 
RTWc_limit = 227 
CCDLc_limit = 18053 
rwq = 0 
CCDLc_limit_alone = 18037 
WTRc_limit_alone = 419 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 5915062 
n_nop = 5811520 
Read = 39079 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 33990 
n_pre = 33974 
n_ref = 0 
n_req = 39087 
total_req = 39111 

Dual Bus Interface Util: 
issued_total_row = 67964 
issued_total_col = 39111 
Row_Bus_Util =  0.011490 
CoL_Bus_Util = 0.006612 
Either_Row_CoL_Bus_Util = 0.017505 
Issued_on_Two_Bus_Simul_Util = 0.000597 
issued_two_Eff = 0.034121 
queue_avg = 0.256675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256675

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174857, Miss = 19844, Miss_rate = 0.113, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[1]: Access = 176007, Miss = 19385, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 179623, Miss = 20605, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 174330, Miss = 20708, Miss_rate = 0.119, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 174689, Miss = 20273, Miss_rate = 0.116, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 176139, Miss = 20181, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 177187, Miss = 19867, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 179223, Miss = 20153, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 178252, Miss = 21247, Miss_rate = 0.119, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[9]: Access = 179458, Miss = 20579, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 176425, Miss = 19651, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 173160, Miss = 19384, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 173121, Miss = 22594, Miss_rate = 0.131, Pending_hits = 5, Reservation_fails = 86
L2_cache_bank[13]: Access = 177700, Miss = 21947, Miss_rate = 0.124, Pending_hits = 4, Reservation_fails = 22
L2_cache_bank[14]: Access = 177793, Miss = 19950, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 174099, Miss = 19355, Miss_rate = 0.111, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 177085, Miss = 21281, Miss_rate = 0.120, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[17]: Access = 177970, Miss = 20596, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 175823, Miss = 20574, Miss_rate = 0.117, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 176316, Miss = 21923, Miss_rate = 0.124, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 176453, Miss = 20345, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 174453, Miss = 19969, Miss_rate = 0.114, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 175054, Miss = 20073, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 173158, Miss = 19006, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4228375
L2_total_cache_misses = 489490
L2_total_cache_miss_rate = 0.1158
L2_total_cache_pending_hits = 152
L2_total_cache_reservation_fails = 108
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3720137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 173423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 151
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4209728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 108
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=4228375
icnt_total_pkts_simt_to_mem=4228375
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4228375
Req_Network_cycles = 2306548
Req_Network_injected_packets_per_cycle =       1.8332 
Req_Network_conflicts_per_cycle =       1.3612
Req_Network_conflicts_per_cycle_util =       7.8137
Req_Bank_Level_Parallism =      10.5230
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.1897
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1209

Reply_Network_injected_packets_num = 4228375
Reply_Network_cycles = 2306548
Reply_Network_injected_packets_per_cycle =        1.8332
Reply_Network_conflicts_per_cycle =        0.8012
Reply_Network_conflicts_per_cycle_util =       4.6028
Reply_Bank_Level_Parallism =      10.5319
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2065
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0611
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 8 sec (6488 sec)
gpgpu_simulation_rate = 6039 (inst/sec)
gpgpu_simulation_rate = 355 (cycle/sec)
gpgpu_silicon_slowdown = 3845070x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdf23de68c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de680..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de678..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de670..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de668..

GPGPU-Sim PTX: cudaLaunch for 0x0x56169270fecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Simulation cycle for kernel 4 is = 940000
Simulation cycle for kernel 4 is = 945000
Simulation cycle for kernel 4 is = 950000
Simulation cycle for kernel 4 is = 955000
Simulation cycle for kernel 4 is = 960000
Simulation cycle for kernel 4 is = 965000
Simulation cycle for kernel 4 is = 970000
Simulation cycle for kernel 4 is = 975000
Simulation cycle for kernel 4 is = 980000
Simulation cycle for kernel 4 is = 985000
Simulation cycle for kernel 4 is = 990000
Simulation cycle for kernel 4 is = 995000
Simulation cycle for kernel 4 is = 1000000
Simulation cycle for kernel 4 is = 1005000
Simulation cycle for kernel 4 is = 1010000
Simulation cycle for kernel 4 is = 1015000
Simulation cycle for kernel 4 is = 1020000
Simulation cycle for kernel 4 is = 1025000
Simulation cycle for kernel 4 is = 1030000
Simulation cycle for kernel 4 is = 1035000
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 1037700
gpu_sim_insn = 12861985
gpu_ipc =      12.3947
gpu_tot_sim_cycle = 3344248
gpu_tot_sim_insn = 52044213
gpu_tot_ipc =      15.5623
gpu_tot_issued_cta = 450
gpu_occupancy = 41.9570% 
gpu_tot_occupancy = 40.7563% 
max_total_param_size = 0
gpu_stall_dramfull = 62343
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1941
partiton_level_parallism_total  =       1.9452
partiton_level_parallism_util =      11.3767
partiton_level_parallism_util_total  =      10.8089
L2_BW  =      95.8365 GB/Sec
L2_BW_total  =      84.9653 GB/Sec
gpu_total_sim_rate=5474

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 381789, Miss = 234500, Miss_rate = 0.614, Pending_hits = 6724, Reservation_fails = 441665
	L1D_cache_core[1]: Access = 336478, Miss = 211973, Miss_rate = 0.630, Pending_hits = 6757, Reservation_fails = 395747
	L1D_cache_core[2]: Access = 335679, Miss = 208886, Miss_rate = 0.622, Pending_hits = 6490, Reservation_fails = 384752
	L1D_cache_core[3]: Access = 370461, Miss = 227626, Miss_rate = 0.614, Pending_hits = 7069, Reservation_fails = 428957
	L1D_cache_core[4]: Access = 338517, Miss = 210668, Miss_rate = 0.622, Pending_hits = 6853, Reservation_fails = 377015
	L1D_cache_core[5]: Access = 349930, Miss = 218464, Miss_rate = 0.624, Pending_hits = 6699, Reservation_fails = 420941
	L1D_cache_core[6]: Access = 350407, Miss = 218529, Miss_rate = 0.624, Pending_hits = 7078, Reservation_fails = 413672
	L1D_cache_core[7]: Access = 341695, Miss = 209178, Miss_rate = 0.612, Pending_hits = 6498, Reservation_fails = 389971
	L1D_cache_core[8]: Access = 362691, Miss = 224944, Miss_rate = 0.620, Pending_hits = 7222, Reservation_fails = 435172
	L1D_cache_core[9]: Access = 326784, Miss = 201981, Miss_rate = 0.618, Pending_hits = 6428, Reservation_fails = 388495
	L1D_cache_core[10]: Access = 363643, Miss = 216465, Miss_rate = 0.595, Pending_hits = 6751, Reservation_fails = 397253
	L1D_cache_core[11]: Access = 369398, Miss = 229752, Miss_rate = 0.622, Pending_hits = 7188, Reservation_fails = 449183
	L1D_cache_core[12]: Access = 349586, Miss = 211845, Miss_rate = 0.606, Pending_hits = 6501, Reservation_fails = 399453
	L1D_cache_core[13]: Access = 340708, Miss = 212945, Miss_rate = 0.625, Pending_hits = 6670, Reservation_fails = 427933
	L1D_cache_core[14]: Access = 371473, Miss = 232236, Miss_rate = 0.625, Pending_hits = 7360, Reservation_fails = 478848
	L1D_cache_core[15]: Access = 349574, Miss = 211738, Miss_rate = 0.606, Pending_hits = 6695, Reservation_fails = 393099
	L1D_cache_core[16]: Access = 363347, Miss = 220096, Miss_rate = 0.606, Pending_hits = 6911, Reservation_fails = 427661
	L1D_cache_core[17]: Access = 350266, Miss = 214276, Miss_rate = 0.612, Pending_hits = 6746, Reservation_fails = 418635
	L1D_cache_core[18]: Access = 379187, Miss = 236828, Miss_rate = 0.625, Pending_hits = 7284, Reservation_fails = 484260
	L1D_cache_core[19]: Access = 365557, Miss = 224208, Miss_rate = 0.613, Pending_hits = 6865, Reservation_fails = 450880
	L1D_cache_core[20]: Access = 352324, Miss = 216575, Miss_rate = 0.615, Pending_hits = 7069, Reservation_fails = 426213
	L1D_cache_core[21]: Access = 342079, Miss = 210609, Miss_rate = 0.616, Pending_hits = 6942, Reservation_fails = 418883
	L1D_cache_core[22]: Access = 357256, Miss = 218841, Miss_rate = 0.613, Pending_hits = 6891, Reservation_fails = 420828
	L1D_cache_core[23]: Access = 332492, Miss = 203643, Miss_rate = 0.612, Pending_hits = 6777, Reservation_fails = 423705
	L1D_cache_core[24]: Access = 345059, Miss = 208386, Miss_rate = 0.604, Pending_hits = 6810, Reservation_fails = 403755
	L1D_cache_core[25]: Access = 355829, Miss = 215268, Miss_rate = 0.605, Pending_hits = 6716, Reservation_fails = 407699
	L1D_cache_core[26]: Access = 372534, Miss = 221372, Miss_rate = 0.594, Pending_hits = 7302, Reservation_fails = 439060
	L1D_cache_core[27]: Access = 374834, Miss = 223020, Miss_rate = 0.595, Pending_hits = 6905, Reservation_fails = 433576
	L1D_cache_core[28]: Access = 372898, Miss = 220611, Miss_rate = 0.592, Pending_hits = 6916, Reservation_fails = 413313
	L1D_cache_core[29]: Access = 290501, Miss = 171109, Miss_rate = 0.589, Pending_hits = 5648, Reservation_fails = 259826
	L1D_total_cache_accesses = 10592976
	L1D_total_cache_misses = 6486572
	L1D_total_cache_miss_rate = 0.6123
	L1D_total_cache_pending_hits = 204765
	L1D_total_cache_reservation_fails = 12450450
	L1D_cache_data_port_util = 0.122
	L1D_cache_fill_port_util = 0.203
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3883060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 204765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5169063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12450066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1317441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 204765
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10574329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 540051
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11910015
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 450, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8515, 15443, 8032, 12077, 4985, 10564, 22184, 4224, 10690, 8926, 18429, 9509, 11636, 7489, 14423, 11773, 15810, 6218, 36032, 9376, 12695, 6943, 7230, 8086, 
gpgpu_n_tot_thrd_icount = 230615552
gpgpu_n_tot_w_icount = 7206736
gpgpu_n_stall_shd_mem = 6822524
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6486504
gpgpu_n_mem_write_global = 18647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12340946
gpgpu_n_store_insn = 93881
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 437760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6537920
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 284604
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:164637	W0_Idle:33273980	W0_Scoreboard:87229563	W1:2372014	W2:824706	W3:509662	W4:366382	W5:289852	W6:225569	W7:206330	W8:190221	W9:165264	W10:144648	W11:136417	W12:118068	W13:122236	W14:115426	W15:96515	W16:101057	W17:95999	W18:87838	W19:80473	W20:84149	W21:83840	W22:83956	W23:78562	W24:77932	W25:72720	W26:72637	W27:72973	W28:69239	W29:58704	W30:53308	W31:36747	W32:113292
single_issue_nums: WS0:1872785	WS1:1786507	WS2:1793398	WS3:1754046	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51892032 {8:6486504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745880 {40:18647,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 259460160 {40:6486504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149176 {8:18647,}
maxmflatency = 3563 
max_icnt2mem_latency = 1580 
maxmrqlatency = 1838 
max_icnt2sh_latency = 77 
averagemflatency = 448 
avg_icnt2mem_latency = 226 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:571123 	8589 	16766 	35507 	39251 	21568 	16928 	21446 	14070 	925 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1083667 	3517104 	1872091 	28108 	4181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1444548 	337207 	1510362 	3150530 	61899 	605 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3374582 	2087444 	888617 	147867 	6536 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1215 	1926 	178 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         4        13        12         5         6         8         5 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         6         6         7 
dram[3]:        64        64        64        64        64        64        49        48         5         6        12        12         6         8         6         5 
dram[4]:        64        64        64        64        64        64        48        49         7         8        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         8         7        12        12         7         6         6         6 
dram[6]:        64        64        64        64        64        64        48        50         5         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        50        47         5         5        12        12         6         8        11        12 
dram[8]:        64        64        64        64        64        64        46        44         6        10        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         6         8         8 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         6         6         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     84972     86069     45917     50879    156074    165557     71138     75196     54291     50655    111705    123138    101081     99727     60299     17256 
dram[1]:     87828     90562     53902     55597    167180    198422     77226     94666     48539     44848    126706    129342    104663    105170     15320     16819 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     15057     20786    131300    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     23022     23059    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     31331     46533    176457    175645     97805    136633     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     42029    124714    127353     37759     35991    175037    175551    135493    151602     90150     90557 
dram[6]:    162718    164470    132747     53555     45704     77635    129586    132630     45585     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     51236     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    190404     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     42808     56383    149481    152308     55426     58224     31403     29607    187275    113157    185753    190293     63971     60383 
dram[11]:     81454     82672     52195     51341    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.166817  1.169347  1.165661  1.168233  1.194949  1.186327  1.153870  1.149088  1.106333  1.127935  1.136404  1.135160  1.122386  1.136855  1.122990  1.102548 
dram[1]:  1.164303  1.151762  1.159568  1.175976  1.180803  1.174664  1.164200  1.170115  1.128487  1.120303  1.125786  1.146150  1.140219  1.134867  1.122854  1.122034 
dram[2]:  1.161088  1.159433  1.169066  1.177593  1.186497  1.184871  1.180377  1.162474  1.090783  1.101248  1.115131  1.130725  1.109043  1.113378  1.135235  1.123367 
dram[3]:  1.176595  1.191404  1.198805  1.191463  1.194915  1.201838  1.170142  1.192002  1.098207  1.105712  1.117630  1.120468  1.112199  1.147273  1.119558  1.120998 
dram[4]:  1.202996  1.199694  1.177867  1.184452  1.184143  1.187852  1.170780  1.176848  1.100627  1.107302  1.125402  1.138158  1.138301  1.135198  1.121614  1.104137 
dram[5]:  1.170105  1.173052  1.191544  1.190661  1.202631  1.181152  1.173248  1.173638  1.105617  1.111536  1.143457  1.109916  1.125449  1.117381  1.117811  1.117109 
dram[6]:  1.157491  1.172452  1.178046  1.172336  1.175146  1.177294  1.177109  1.173244  1.137717  1.116505  1.132546  1.157732  1.128002  1.127036  1.147590  1.138818 
dram[7]:  1.170370  1.169459  1.186186  1.186473  1.172076  1.165000  1.157703  1.162769  1.106640  1.102758  1.131852  1.126493  1.109074  1.119555  1.129618  1.132727 
dram[8]:  1.182127  1.177889  1.170498  1.178786  1.165584  1.178346  1.199093  1.178507  1.113730  1.133597  1.152234  1.149206  1.113817  1.093402  1.122461  1.100120 
dram[9]:  1.198741  1.199552  1.188290  1.152408  1.177659  1.189130  1.154410  1.151861  1.117915  1.116122  1.147645  1.139075  1.108172  1.130767  1.142435  1.128363 
dram[10]:  1.186924  1.175844  1.163334  1.174908  1.173578  1.193327  1.151416  1.155721  1.119965  1.128356  1.145372  1.136257  1.095948  1.104885  1.116652  1.128722 
dram[11]:  1.166010  1.168075  1.173536  1.161147  1.206886  1.195227  1.161509  1.164545  1.126423  1.123082  1.111858  1.123842  1.116029  1.134905  1.148385  1.143887 
average row locality = 746245/649236 = 1.149420
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3886      3705      3863      3729      3880      3731      3802      3715      3808      3747      3799      3687      3648      3675      3561      3502 
dram[1]:      3937      3950      3866      3916      3912      4015      4091      4072      4005      3995      3938      4078      3949      3894      3790      3637 
dram[2]:      3880      3845      3817      3826      3919      3916      3946      3928      3917      3970      3884      3728      3750      3814      3700      3694 
dram[3]:      3889      3848      3811      3852      3807      3924      3872      3905      3858      3891      3810      3832      3745      3783      3549      3640 
dram[4]:      4091      3918      4119      4007      4167      4009      4127      3853      4036      3973      3850      3979      4134      3937      3970      3817 
dram[5]:      3686      3674      3720      3672      3840      3710      3684      3704      3779      3777      3810      3716      3758      3702      3615      3538 
dram[6]:      4223      4252      4400      4170      4435      4376      4227      4192      4395      4370      4315      4125      4412      4149      4186      4025 
dram[7]:      3792      3630      3950      3684      3828      3728      3810      3779      3850      3638      3820      3678      3683      3619      3604      3610 
dram[8]:      4174      4006      4023      3923      3949      3918      4228      3915      4064      4005      4178      3982      4068      3825      3865      3680 
dram[9]:      3999      4269      3856      4068      3964      4332      3940      4240      3925      4306      3972      4259      3767      3990      3860      4024 
dram[10]:      3866      3863      3782      3849      3962      3827      3863      3889      3893      3824      4034      3861      3889      3681      3694      3632 
dram[11]:      3847      3732      3787      3646      3856      3606      3941      3567      3858      3659      3807      3639      3726      3464      3767      3490 
total dram reads = 746035
bank skew: 4435/3464 = 1.28
chip skew: 68252/59385 = 1.15
number of total write accesses:
dram[0]:        10         9         0         0         0         0         0         0         0         0         0         0         8        14         0        12 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0        12         8         9        14 
dram[2]:        17         8         0         0         0         0         0         0         0         0         0         0        12        21         6        12 
dram[3]:         8        17         0         0         0         0         0         0         0         0         0         0         8        10         0         4 
dram[4]:        13        18         0         0         0         0         0         0         0         0         0         0        20         4        17         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         4         0         4 
dram[6]:        11        14         0         0         0         0         0         0         0         0         0         0         9         9        17        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        27        17        13         0 
dram[8]:        20         0         0         0         0         0         0         0         0         0         0         0        12        12        10         4 
dram[9]:         0        39         0         0         0         0         0         0         0         0         0         0        12        18        19         8 
dram[10]:         4         8         0         0         0         0         0         0         0         0         0         0        20        20         4        23 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        18         8         8         0 
total dram writes = 732
min_bank_accesses = 0!
chip skew: 96/13 = 7.38
average mf latency per bank:
dram[0]:       4081      4169      2136      2327      2103      2262      2310      2308      2252      2450      2353      2473      6408      6245     10658     10862
dram[1]:       4168      3969      2332      2324      2244      2146      2026      2103      2364      2335      2347      2204      6213      6142      9995      9936
dram[2]:       3922      4228      2323      2280      2229      2248      2283      2218      2341      2094      2295      2432      6543      6269      9962     10293
dram[3]:       4039      4133      2325      2410      2214      2092      2302      2336      2239      2322      2297      2316      6327      6468     10824     10541
dram[4]:       4033      3987      2340      2373      2080      2074      2171      2319      2200      2235      2352      2346      5662      6147      9622     10321
dram[5]:       4197      4067      2326      2329      2174      2353      2360      2206      2377      2373      2325      2323      6442      6489     10454     10634
dram[6]:       3292      3335      2097      2159      2052      2186      1913      2064      2125      2220      2079      2290      5535      5988      9084      9667
dram[7]:       4073      4168      2222      2259      2378      2296      2284      2201      2495      2459      2458      2352      6587      6763     10270     10006
dram[8]:       3521      3728      2069      2238      2207      2269      2111      2450      2102      2334      2182      2339      6316      6416      9984     10286
dram[9]:       3744      3507      2274      2015      2255      2073      2319      2079      2454      2261      2282      2214      6559      6344      9236      9161
dram[10]:       3835      3970      2118      2049      2200      2193      2212      2149      2485      2499      2378      2404      6551      6522      9925     10084
dram[11]:       3704      3836      2081      2209      2266      2333      2254      2414      2542      2476      2418      2367      6692      6926      9814     10612
maximum mf latency per bank:
dram[0]:       2458      2345      2512      2422      2502      2428      2368      2192      2619      2390      2438      2492      2700      2763      2344      2473
dram[1]:       2555      3285      2499      2516      2666      2540      2693      2530      2659      2707      2657      2913      2803      2752      2971      2483
dram[2]:       2825      2709      2768      2388      2746      2437      2529      2489      2767      2891      2899      2698      2709      2532      3563      2726
dram[3]:       2706      2920      2600      2742      2850      2793      2906      2832      2633      2748      2888      2674      2720      2738      2770      2671
dram[4]:       2626      2824      2566      2642      2616      2753      2735      2794      3106      2710      2598      2725      2650      2929      2630      2669
dram[5]:       2502      2316      2542      2442      2847      2785      2761      2286      2542      2528      2710      2471      2787      2726      2517      2733
dram[6]:       3194      2850      2281      2643      2717      2847      2522      3081      2913      2951      2520      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2307      2497      2525      2543      2535      2540      2555      2582      2642      2339      2414      2645      2919      2571
dram[8]:       2583      2775      2569      2488      2707      2693      2587      2328      2864      2479      2683      2499      2661      2444      3205      2283
dram[9]:       2488      2565      2042      2352      2644      2610      2697      2681      2516      2407      2662      2930      2701      2606      2513      2515
dram[10]:       2399      2807      2153      2340      2337      2631      2814      2527      2704      2498      2518      2783      2172      2538      2208      2392
dram[11]:       2801      2342      2773      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2640      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8418246 n_act=52134 n_pre=52118 n_ref_event=4572360550251980812 n_req=59754 n_rd=59738 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.02789
n_activity=1483191 dram_eff=0.1612
bk0: 3886a 8357656i bk1: 3705a 8368189i bk2: 3863a 8361076i bk3: 3729a 8368332i bk4: 3880a 8364100i bk5: 3731a 8372097i bk6: 3802a 8358839i bk7: 3715a 8363538i bk8: 3808a 8352738i bk9: 3747a 8359031i bk10: 3799a 8359404i bk11: 3687a 8365394i bk12: 3648a 8365503i bk13: 3675a 8366237i bk14: 3561a 8370834i bk15: 3502a 8370191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127690
Row_Buffer_Locality_read = 0.127724
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.710428
Bank_Level_Parallism_Col = 1.513924
Bank_Level_Parallism_Ready = 1.083589
write_to_read_ratio_blp_rw_average = 0.000520
GrpLevelPara = 1.337761 

BW Util details:
bwutil = 0.027887 
total_CMD = 8576209 
util_bw = 239164 
Wasted_Col = 754432 
Wasted_Row = 289939 
Idle = 7292674 

BW Util Bottlenecks: 
RCDc_limit = 1027976 
RCDWRc_limit = 171 
WTRc_limit = 645 
RTWc_limit = 377 
CCDLc_limit = 28408 
rwq = 0 
CCDLc_limit_alone = 28362 
WTRc_limit_alone = 607 
RTWc_limit_alone = 369 

Commands details: 
total_CMD = 8576209 
n_nop = 8418246 
Read = 59738 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 52134 
n_pre = 52118 
n_ref = 4572360550251980812 
n_req = 59754 
total_req = 59791 

Dual Bus Interface Util: 
issued_total_row = 104252 
issued_total_col = 59791 
Row_Bus_Util =  0.012156 
CoL_Bus_Util = 0.006972 
Either_Row_CoL_Bus_Util = 0.018419 
Issued_on_Two_Bus_Simul_Util = 0.000709 
issued_two_Eff = 0.038490 
queue_avg = 0.284181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8410523 n_act=54912 n_pre=54896 n_ref_event=0 n_req=63064 n_rd=63045 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02944
n_activity=1490673 dram_eff=0.1694
bk0: 3937a 8352636i bk1: 3950a 8347397i bk2: 3866a 8352702i bk3: 3916a 8350456i bk4: 3912a 8353099i bk5: 4015a 8342495i bk6: 4091a 8341735i bk7: 4072a 8338020i bk8: 4005a 8338250i bk9: 3995a 8333542i bk10: 3938a 8344410i bk11: 4078a 8333934i bk12: 3949a 8343574i bk13: 3894a 8344649i bk14: 3790a 8353402i bk15: 3637a 8359009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129472
Row_Buffer_Locality_read = 0.129511
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.922473
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.073195
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029436 
total_CMD = 8576209 
util_bw = 252448 
Wasted_Col = 761307 
Wasted_Row = 278957 
Idle = 7283497 

BW Util Bottlenecks: 
RCDc_limit = 1063036 
RCDWRc_limit = 155 
WTRc_limit = 1418 
RTWc_limit = 3797 
CCDLc_limit = 31573 
rwq = 0 
CCDLc_limit_alone = 31250 
WTRc_limit_alone = 1356 
RTWc_limit_alone = 3536 

Commands details: 
total_CMD = 8576209 
n_nop = 8410523 
Read = 63045 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 54912 
n_pre = 54896 
n_ref = 0 
n_req = 63064 
total_req = 63112 

Dual Bus Interface Util: 
issued_total_row = 109808 
issued_total_col = 63112 
Row_Bus_Util =  0.012804 
CoL_Bus_Util = 0.007359 
Either_Row_CoL_Bus_Util = 0.019319 
Issued_on_Two_Bus_Simul_Util = 0.000843 
issued_two_Eff = 0.043661 
queue_avg = 0.320332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.320332
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8413677 n_act=53863 n_pre=53847 n_ref_event=0 n_req=61555 n_rd=61534 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.02874
n_activity=1479108 dram_eff=0.1666
bk0: 3880a 8355447i bk1: 3845a 8354876i bk2: 3817a 8358750i bk3: 3826a 8358426i bk4: 3919a 8356608i bk5: 3916a 8358350i bk6: 3946a 8352308i bk7: 3928a 8352048i bk8: 3917a 8342059i bk9: 3970a 8340415i bk10: 3884a 8346820i bk11: 3728a 8357051i bk12: 3750a 8350805i bk13: 3814a 8352789i bk14: 3700a 8357394i bk15: 3694a 8359598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125156
Row_Buffer_Locality_read = 0.125199
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.848975
Bank_Level_Parallism_Col = 1.459859
Bank_Level_Parallism_Ready = 1.078478
write_to_read_ratio_blp_rw_average = 0.001662
GrpLevelPara = 1.361193 

BW Util details:
bwutil = 0.028735 
total_CMD = 8576209 
util_bw = 246440 
Wasted_Col = 757714 
Wasted_Row = 276981 
Idle = 7295074 

BW Util Bottlenecks: 
RCDc_limit = 1050105 
RCDWRc_limit = 214 
WTRc_limit = 1254 
RTWc_limit = 2234 
CCDLc_limit = 30151 
rwq = 0 
CCDLc_limit_alone = 29918 
WTRc_limit_alone = 1190 
RTWc_limit_alone = 2065 

Commands details: 
total_CMD = 8576209 
n_nop = 8413677 
Read = 61534 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 53863 
n_pre = 53847 
n_ref = 0 
n_req = 61555 
total_req = 61610 

Dual Bus Interface Util: 
issued_total_row = 107710 
issued_total_col = 61610 
Row_Bus_Util =  0.012559 
CoL_Bus_Util = 0.007184 
Either_Row_CoL_Bus_Util = 0.018951 
Issued_on_Two_Bus_Simul_Util = 0.000791 
issued_two_Eff = 0.041764 
queue_avg = 0.307209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8415740 n_act=52949 n_pre=52933 n_ref_event=0 n_req=61029 n_rd=61016 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02848
n_activity=1480943 dram_eff=0.1649
bk0: 3889a 8356378i bk1: 3848a 8358784i bk2: 3811a 8362197i bk3: 3852a 8357975i bk4: 3807a 8364375i bk5: 3924a 8355805i bk6: 3872a 8354591i bk7: 3905a 8354559i bk8: 3858a 8347284i bk9: 3891a 8343646i bk10: 3810a 8351030i bk11: 3832a 8350557i bk12: 3745a 8352968i bk13: 3783a 8356527i bk14: 3549a 8367969i bk15: 3640a 8362412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132593
Row_Buffer_Locality_read = 0.132621
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.828074
Bank_Level_Parallism_Col = 1.452264
Bank_Level_Parallism_Ready = 1.085392
write_to_read_ratio_blp_rw_average = 0.000505
GrpLevelPara = 1.356540 

BW Util details:
bwutil = 0.028480 
total_CMD = 8576209 
util_bw = 244252 
Wasted_Col = 750768 
Wasted_Row = 281171 
Idle = 7300018 

BW Util Bottlenecks: 
RCDc_limit = 1034042 
RCDWRc_limit = 146 
WTRc_limit = 758 
RTWc_limit = 480 
CCDLc_limit = 28991 
rwq = 0 
CCDLc_limit_alone = 28953 
WTRc_limit_alone = 740 
RTWc_limit_alone = 460 

Commands details: 
total_CMD = 8576209 
n_nop = 8415740 
Read = 61016 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 52949 
n_pre = 52933 
n_ref = 0 
n_req = 61029 
total_req = 61063 

Dual Bus Interface Util: 
issued_total_row = 105882 
issued_total_col = 61063 
Row_Bus_Util =  0.012346 
CoL_Bus_Util = 0.007120 
Either_Row_CoL_Bus_Util = 0.018711 
Issued_on_Two_Bus_Simul_Util = 0.000755 
issued_two_Eff = 0.040357 
queue_avg = 0.315236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8409045 n_act=55537 n_pre=55521 n_ref_event=0 n_req=64008 n_rd=63987 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.02988
n_activity=1475573 dram_eff=0.1737
bk0: 4091a 8342221i bk1: 3918a 8351577i bk2: 4119a 8335720i bk3: 4007a 8344823i bk4: 4167a 8337716i bk5: 4009a 8348251i bk6: 4127a 8333663i bk7: 3853a 8354870i bk8: 4036a 8333698i bk9: 3973a 8338336i bk10: 3850a 8348985i bk11: 3979a 8343029i bk12: 4134a 8332038i bk13: 3937a 8344836i bk14: 3970a 8338832i bk15: 3817a 8344536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132515
Row_Buffer_Locality_read = 0.132543
Row_Buffer_Locality_write = 0.047619
Bank_Level_Parallism = 2.999108
Bank_Level_Parallism_Col = 1.493303
Bank_Level_Parallism_Ready = 1.089731
write_to_read_ratio_blp_rw_average = 0.001237
GrpLevelPara = 1.385263 

BW Util details:
bwutil = 0.029878 
total_CMD = 8576209 
util_bw = 256236 
Wasted_Col = 757710 
Wasted_Row = 264929 
Idle = 7297334 

BW Util Bottlenecks: 
RCDc_limit = 1067276 
RCDWRc_limit = 183 
WTRc_limit = 1550 
RTWc_limit = 1738 
CCDLc_limit = 33561 
rwq = 0 
CCDLc_limit_alone = 33392 
WTRc_limit_alone = 1484 
RTWc_limit_alone = 1635 

Commands details: 
total_CMD = 8576209 
n_nop = 8409045 
Read = 63987 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 55537 
n_pre = 55521 
n_ref = 0 
n_req = 64008 
total_req = 64059 

Dual Bus Interface Util: 
issued_total_row = 111058 
issued_total_col = 64059 
Row_Bus_Util =  0.012950 
CoL_Bus_Util = 0.007469 
Either_Row_CoL_Bus_Util = 0.019492 
Issued_on_Two_Bus_Simul_Util = 0.000927 
issued_two_Eff = 0.047576 
queue_avg = 0.321551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321551
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8419620 n_act=51684 n_pre=51668 n_ref_event=0 n_req=59389 n_rd=59385 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.0277
n_activity=1488885 dram_eff=0.1596
bk0: 3686a 8369956i bk1: 3674a 8368088i bk2: 3720a 8365145i bk3: 3672a 8367831i bk4: 3840a 8361568i bk5: 3710a 8367144i bk6: 3684a 8369798i bk7: 3704a 8369900i bk8: 3779a 8353091i bk9: 3777a 8355007i bk10: 3810a 8358391i bk11: 3716a 8358205i bk12: 3758a 8356425i bk13: 3702a 8356378i bk14: 3615a 8361646i bk15: 3538a 8366269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129957
Row_Buffer_Locality_read = 0.129965
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.740763
Bank_Level_Parallism_Col = 1.437843
Bank_Level_Parallism_Ready = 1.088836
write_to_read_ratio_blp_rw_average = 0.000084
GrpLevelPara = 1.341199 

BW Util details:
bwutil = 0.027704 
total_CMD = 8576209 
util_bw = 237592 
Wasted_Col = 745359 
Wasted_Row = 293762 
Idle = 7299496 

BW Util Bottlenecks: 
RCDc_limit = 1016650 
RCDWRc_limit = 34 
WTRc_limit = 344 
RTWc_limit = 106 
CCDLc_limit = 28303 
rwq = 0 
CCDLc_limit_alone = 28289 
WTRc_limit_alone = 336 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 8576209 
n_nop = 8419620 
Read = 59385 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 51684 
n_pre = 51668 
n_ref = 0 
n_req = 59389 
total_req = 59398 

Dual Bus Interface Util: 
issued_total_row = 103352 
issued_total_col = 59398 
Row_Bus_Util =  0.012051 
CoL_Bus_Util = 0.006926 
Either_Row_CoL_Bus_Util = 0.018259 
Issued_on_Two_Bus_Simul_Util = 0.000718 
issued_two_Eff = 0.039345 
queue_avg = 0.314868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314868
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8400265 n_act=59177 n_pre=59161 n_ref_event=0 n_req=68273 n_rd=68252 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.03187
n_activity=1484689 dram_eff=0.1841
bk0: 4223a 8313761i bk1: 4252a 8309599i bk2: 4400a 8294713i bk3: 4170a 8316660i bk4: 4435a 8292412i bk5: 4376a 8298407i bk6: 4227a 8313093i bk7: 4192a 8312110i bk8: 4395a 8289554i bk9: 4370a 8285751i bk10: 4315a 8292719i bk11: 4125a 8312935i bk12: 4412a 8281609i bk13: 4149a 8302475i bk14: 4186a 8301530i bk15: 4025a 8316378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133406
Row_Buffer_Locality_read = 0.133432
Row_Buffer_Locality_write = 0.047619
Bank_Level_Parallism = 3.488726
Bank_Level_Parallism_Col = 1.552020
Bank_Level_Parallism_Ready = 1.078220
write_to_read_ratio_blp_rw_average = 0.002237
GrpLevelPara = 1.438097 

BW Util details:
bwutil = 0.031867 
total_CMD = 8576209 
util_bw = 273296 
Wasted_Col = 760452 
Wasted_Row = 253052 
Idle = 7289409 

BW Util Bottlenecks: 
RCDc_limit = 1105326 
RCDWRc_limit = 167 
WTRc_limit = 1610 
RTWc_limit = 3337 
CCDLc_limit = 39038 
rwq = 0 
CCDLc_limit_alone = 38766 
WTRc_limit_alone = 1543 
RTWc_limit_alone = 3132 

Commands details: 
total_CMD = 8576209 
n_nop = 8400265 
Read = 68252 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 59177 
n_pre = 59161 
n_ref = 0 
n_req = 68273 
total_req = 68324 

Dual Bus Interface Util: 
issued_total_row = 118338 
issued_total_col = 68324 
Row_Bus_Util =  0.013798 
CoL_Bus_Util = 0.007967 
Either_Row_CoL_Bus_Util = 0.020515 
Issued_on_Two_Bus_Simul_Util = 0.001250 
issued_two_Eff = 0.060917 
queue_avg = 0.466819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.466819
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8418075 n_act=52161 n_pre=52145 n_ref_event=0 n_req=59720 n_rd=59703 n_rd_L2_A=0 n_write=0 n_wr_bk=57 bw_util=0.02787
n_activity=1467682 dram_eff=0.1629
bk0: 3792a 8368159i bk1: 3630a 8372342i bk2: 3950a 8357031i bk3: 3684a 8372481i bk4: 3828a 8362210i bk5: 3728a 8366026i bk6: 3810a 8362455i bk7: 3779a 8363414i bk8: 3850a 8350726i bk9: 3638a 8363811i bk10: 3820a 8357725i bk11: 3678a 8363601i bk12: 3683a 8360897i bk13: 3619a 8368474i bk14: 3604a 8369523i bk15: 3610a 8366338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126758
Row_Buffer_Locality_read = 0.126794
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.741912
Bank_Level_Parallism_Col = 1.440380
Bank_Level_Parallism_Ready = 1.081010
write_to_read_ratio_blp_rw_average = 0.001043
GrpLevelPara = 1.346671 

BW Util details:
bwutil = 0.027872 
total_CMD = 8576209 
util_bw = 239040 
Wasted_Col = 747936 
Wasted_Row = 280918 
Idle = 7308315 

BW Util Bottlenecks: 
RCDc_limit = 1025991 
RCDWRc_limit = 161 
WTRc_limit = 1009 
RTWc_limit = 1206 
CCDLc_limit = 27970 
rwq = 0 
CCDLc_limit_alone = 27866 
WTRc_limit_alone = 977 
RTWc_limit_alone = 1134 

Commands details: 
total_CMD = 8576209 
n_nop = 8418075 
Read = 59703 
Write = 0 
L2_Alloc = 0 
L2_WB = 57 
n_act = 52161 
n_pre = 52145 
n_ref = 0 
n_req = 59720 
total_req = 59760 

Dual Bus Interface Util: 
issued_total_row = 104306 
issued_total_col = 59760 
Row_Bus_Util =  0.012162 
CoL_Bus_Util = 0.006968 
Either_Row_CoL_Bus_Util = 0.018439 
Issued_on_Two_Bus_Simul_Util = 0.000692 
issued_two_Eff = 0.037512 
queue_avg = 0.267417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267417
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8409573 n_act=55497 n_pre=55481 n_ref_event=0 n_req=63819 n_rd=63803 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02979
n_activity=1457855 dram_eff=0.1752
bk0: 4174a 8335569i bk1: 4006a 8345368i bk2: 4023a 8343393i bk3: 3923a 8351969i bk4: 3949a 8345324i bk5: 3918a 8349591i bk6: 4228a 8331025i bk7: 3915a 8347156i bk8: 4064a 8329988i bk9: 4005a 8335945i bk10: 4178a 8328820i bk11: 3982a 8343526i bk12: 4068a 8326791i bk13: 3825a 8341749i bk14: 3865a 8338315i bk15: 3680a 8350968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130604
Row_Buffer_Locality_read = 0.130605
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 3.037135
Bank_Level_Parallism_Col = 1.494737
Bank_Level_Parallism_Ready = 1.084950
write_to_read_ratio_blp_rw_average = 0.002785
GrpLevelPara = 1.385317 

BW Util details:
bwutil = 0.029785 
total_CMD = 8576209 
util_bw = 255444 
Wasted_Col = 756792 
Wasted_Row = 259377 
Idle = 7304596 

BW Util Bottlenecks: 
RCDc_limit = 1066976 
RCDWRc_limit = 93 
WTRc_limit = 1232 
RTWc_limit = 4308 
CCDLc_limit = 33840 
rwq = 0 
CCDLc_limit_alone = 33423 
WTRc_limit_alone = 1136 
RTWc_limit_alone = 3987 

Commands details: 
total_CMD = 8576209 
n_nop = 8409573 
Read = 63803 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 55497 
n_pre = 55481 
n_ref = 0 
n_req = 63819 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 110978 
issued_total_col = 63861 
Row_Bus_Util =  0.012940 
CoL_Bus_Util = 0.007446 
Either_Row_CoL_Bus_Util = 0.019430 
Issued_on_Two_Bus_Simul_Util = 0.000956 
issued_two_Eff = 0.049227 
queue_avg = 0.357568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357568
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8408611 n_act=56248 n_pre=56232 n_ref_event=0 n_req=64798 n_rd=64771 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.03025
n_activity=1453924 dram_eff=0.1785
bk0: 3999a 8336545i bk1: 4269a 8313458i bk2: 3856a 8349060i bk3: 4068a 8334192i bk4: 3964a 8333763i bk5: 4332a 8312134i bk6: 3940a 8332669i bk7: 4240a 8308273i bk8: 3925a 8327620i bk9: 4306a 8297514i bk10: 3972a 8327968i bk11: 4259a 8307206i bk12: 3767a 8335971i bk13: 3990a 8319333i bk14: 3860a 8326196i bk15: 4024a 8323075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132103
Row_Buffer_Locality_read = 0.132127
Row_Buffer_Locality_write = 0.074074
Bank_Level_Parallism = 3.275460
Bank_Level_Parallism_Col = 1.532315
Bank_Level_Parallism_Ready = 1.080762
write_to_read_ratio_blp_rw_average = 0.004582
GrpLevelPara = 1.415373 

BW Util details:
bwutil = 0.030254 
total_CMD = 8576209 
util_bw = 259468 
Wasted_Col = 744556 
Wasted_Row = 257258 
Idle = 7314927 

BW Util Bottlenecks: 
RCDc_limit = 1064155 
RCDWRc_limit = 181 
WTRc_limit = 2074 
RTWc_limit = 8354 
CCDLc_limit = 36563 
rwq = 0 
CCDLc_limit_alone = 35888 
WTRc_limit_alone = 1969 
RTWc_limit_alone = 7784 

Commands details: 
total_CMD = 8576209 
n_nop = 8408611 
Read = 64771 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 56248 
n_pre = 56232 
n_ref = 0 
n_req = 64798 
total_req = 64867 

Dual Bus Interface Util: 
issued_total_row = 112480 
issued_total_col = 64867 
Row_Bus_Util =  0.013115 
CoL_Bus_Util = 0.007564 
Either_Row_CoL_Bus_Util = 0.019542 
Issued_on_Two_Bus_Simul_Util = 0.001137 
issued_two_Eff = 0.058169 
queue_avg = 0.428147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428147
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8414412 n_act=53596 n_pre=53580 n_ref_event=0 n_req=61432 n_rd=61409 n_rd_L2_A=0 n_write=0 n_wr_bk=79 bw_util=0.02868
n_activity=1461713 dram_eff=0.1683
bk0: 3866a 8359050i bk1: 3863a 8357428i bk2: 3782a 8362203i bk3: 3849a 8363169i bk4: 3962a 8350956i bk5: 3827a 8361055i bk6: 3863a 8352720i bk7: 3889a 8350764i bk8: 3893a 8348217i bk9: 3824a 8349141i bk10: 4034a 8342289i bk11: 3861a 8351424i bk12: 3889a 8345290i bk13: 3681a 8355887i bk14: 3694a 8361250i bk15: 3632a 8362887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127751
Row_Buffer_Locality_read = 0.127783
Row_Buffer_Locality_write = 0.043478
Bank_Level_Parallism = 2.852571
Bank_Level_Parallism_Col = 1.455514
Bank_Level_Parallism_Ready = 1.076223
write_to_read_ratio_blp_rw_average = 0.000650
GrpLevelPara = 1.357892 

BW Util details:
bwutil = 0.028678 
total_CMD = 8576209 
util_bw = 245952 
Wasted_Col = 753859 
Wasted_Row = 272490 
Idle = 7303908 

BW Util Bottlenecks: 
RCDc_limit = 1044898 
RCDWRc_limit = 209 
WTRc_limit = 1516 
RTWc_limit = 633 
CCDLc_limit = 30523 
rwq = 0 
CCDLc_limit_alone = 30455 
WTRc_limit_alone = 1476 
RTWc_limit_alone = 605 

Commands details: 
total_CMD = 8576209 
n_nop = 8414412 
Read = 61409 
Write = 0 
L2_Alloc = 0 
L2_WB = 79 
n_act = 53596 
n_pre = 53580 
n_ref = 0 
n_req = 61432 
total_req = 61488 

Dual Bus Interface Util: 
issued_total_row = 107176 
issued_total_col = 61488 
Row_Bus_Util =  0.012497 
CoL_Bus_Util = 0.007170 
Either_Row_CoL_Bus_Util = 0.018866 
Issued_on_Two_Bus_Simul_Util = 0.000801 
issued_two_Eff = 0.042442 
queue_avg = 0.294639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294639
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8576209 n_nop=8419136 n_act=51616 n_pre=51600 n_ref_event=0 n_req=59404 n_rd=59392 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02772
n_activity=1481290 dram_eff=0.1605
bk0: 3847a 8364583i bk1: 3732a 8369859i bk2: 3787a 8368876i bk3: 3646a 8374910i bk4: 3856a 8367150i bk5: 3606a 8379721i bk6: 3941a 8352339i bk7: 3567a 8373656i bk8: 3858a 8352468i bk9: 3659a 8364040i bk10: 3807a 8353256i bk11: 3639a 8367255i bk12: 3726a 8362446i bk13: 3464a 8378141i bk14: 3767a 8361971i bk15: 3490a 8379661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131254
Row_Buffer_Locality_read = 0.131280
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.690592
Bank_Level_Parallism_Col = 1.430350
Bank_Level_Parallism_Ready = 1.086847
write_to_read_ratio_blp_rw_average = 0.000359
GrpLevelPara = 1.334247 

BW Util details:
bwutil = 0.027720 
total_CMD = 8576209 
util_bw = 237736 
Wasted_Col = 748750 
Wasted_Row = 289127 
Idle = 7300596 

BW Util Bottlenecks: 
RCDc_limit = 1018357 
RCDWRc_limit = 127 
WTRc_limit = 691 
RTWc_limit = 324 
CCDLc_limit = 27654 
rwq = 0 
CCDLc_limit_alone = 27624 
WTRc_limit_alone = 679 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 8576209 
n_nop = 8419136 
Read = 59392 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 51616 
n_pre = 51600 
n_ref = 0 
n_req = 59404 
total_req = 59434 

Dual Bus Interface Util: 
issued_total_row = 103216 
issued_total_col = 59434 
Row_Bus_Util =  0.012035 
CoL_Bus_Util = 0.006930 
Either_Row_CoL_Bus_Util = 0.018315 
Issued_on_Two_Bus_Simul_Util = 0.000650 
issued_two_Eff = 0.035506 
queue_avg = 0.282151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268550, Miss = 30247, Miss_rate = 0.113, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 270987, Miss = 29494, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 276220, Miss = 31491, Miss_rate = 0.114, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[3]: Access = 268893, Miss = 31559, Miss_rate = 0.117, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 268996, Miss = 30813, Miss_rate = 0.115, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 271832, Miss = 30723, Miss_rate = 0.113, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 271626, Miss = 30341, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 275578, Miss = 30678, Miss_rate = 0.111, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 274180, Miss = 32502, Miss_rate = 0.119, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[9]: Access = 276740, Miss = 31493, Miss_rate = 0.114, Pending_hits = 2, Reservation_fails = 13
L2_cache_bank[10]: Access = 269814, Miss = 29892, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 266952, Miss = 29493, Miss_rate = 0.110, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 266531, Miss = 34595, Miss_rate = 0.130, Pending_hits = 7, Reservation_fails = 86
L2_cache_bank[13]: Access = 273915, Miss = 33663, Miss_rate = 0.123, Pending_hits = 6, Reservation_fails = 22
L2_cache_bank[14]: Access = 273175, Miss = 30343, Miss_rate = 0.111, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[15]: Access = 267609, Miss = 29367, Miss_rate = 0.110, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 271891, Miss = 32552, Miss_rate = 0.120, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[17]: Access = 273422, Miss = 31254, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 269624, Miss = 31287, Miss_rate = 0.116, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 271784, Miss = 33495, Miss_rate = 0.123, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[20]: Access = 271703, Miss = 30983, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 269179, Miss = 30428, Miss_rate = 0.113, Pending_hits = 7, Reservation_fails = 14
L2_cache_bank[22]: Access = 269576, Miss = 30589, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 266374, Miss = 28803, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6505151
L2_total_cache_misses = 746085
L2_total_cache_miss_rate = 0.1147
L2_total_cache_pending_hits = 252
L2_total_cache_reservation_fails = 135
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5740218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 478829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 251
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6486504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 135
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6505151
icnt_total_pkts_simt_to_mem=6505151
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6505151
Req_Network_cycles = 3344248
Req_Network_injected_packets_per_cycle =       1.9452 
Req_Network_conflicts_per_cycle =       1.4597
Req_Network_conflicts_per_cycle_util =       8.1075
Req_Bank_Level_Parallism =      10.8038
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.1703
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1285

Reply_Network_injected_packets_num = 6505151
Reply_Network_cycles = 3344248
Reply_Network_injected_packets_per_cycle =        1.9452
Reply_Network_conflicts_per_cycle =        0.8545
Reply_Network_conflicts_per_cycle_util =       4.7513
Reply_Bank_Level_Parallism =      10.8156
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2213
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0648
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 38 min, 27 sec (9507 sec)
gpgpu_simulation_rate = 5474 (inst/sec)
gpgpu_simulation_rate = 351 (cycle/sec)
gpgpu_silicon_slowdown = 3888888x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdf23de6bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdf23de6b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x56169271004a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 5751
gpu_sim_insn = 390700
gpu_ipc =      67.9360
gpu_tot_sim_cycle = 3349999
gpu_tot_sim_insn = 52434913
gpu_tot_ipc =      15.6522
gpu_tot_issued_cta = 540
gpu_occupancy = 72.6669% 
gpu_tot_occupancy = 40.7761% 
max_total_param_size = 0
gpu_stall_dramfull = 62343
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5029
partiton_level_parallism_total  =       1.9427
partiton_level_parallism_util =      12.0500
partiton_level_parallism_util_total  =      10.8094
L2_BW  =      21.9653 GB/Sec
L2_BW_total  =      84.8571 GB/Sec
gpu_total_sim_rate=5508

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 381909, Miss = 234596, Miss_rate = 0.614, Pending_hits = 6724, Reservation_fails = 441770
	L1D_cache_core[1]: Access = 336598, Miss = 212070, Miss_rate = 0.630, Pending_hits = 6780, Reservation_fails = 395850
	L1D_cache_core[2]: Access = 335799, Miss = 208983, Miss_rate = 0.622, Pending_hits = 6513, Reservation_fails = 384855
	L1D_cache_core[3]: Access = 370581, Miss = 227723, Miss_rate = 0.615, Pending_hits = 7090, Reservation_fails = 429062
	L1D_cache_core[4]: Access = 338637, Miss = 210765, Miss_rate = 0.622, Pending_hits = 6876, Reservation_fails = 377123
	L1D_cache_core[5]: Access = 350050, Miss = 218561, Miss_rate = 0.624, Pending_hits = 6722, Reservation_fails = 421049
	L1D_cache_core[6]: Access = 350527, Miss = 218626, Miss_rate = 0.624, Pending_hits = 7100, Reservation_fails = 413777
	L1D_cache_core[7]: Access = 341815, Miss = 209275, Miss_rate = 0.612, Pending_hits = 6521, Reservation_fails = 390079
	L1D_cache_core[8]: Access = 362811, Miss = 225041, Miss_rate = 0.620, Pending_hits = 7245, Reservation_fails = 435275
	L1D_cache_core[9]: Access = 326904, Miss = 202078, Miss_rate = 0.618, Pending_hits = 6451, Reservation_fails = 388603
	L1D_cache_core[10]: Access = 363763, Miss = 216562, Miss_rate = 0.595, Pending_hits = 6771, Reservation_fails = 397350
	L1D_cache_core[11]: Access = 369518, Miss = 229849, Miss_rate = 0.622, Pending_hits = 7211, Reservation_fails = 449291
	L1D_cache_core[12]: Access = 349706, Miss = 211942, Miss_rate = 0.606, Pending_hits = 6524, Reservation_fails = 399550
	L1D_cache_core[13]: Access = 340828, Miss = 213042, Miss_rate = 0.625, Pending_hits = 6693, Reservation_fails = 428038
	L1D_cache_core[14]: Access = 371593, Miss = 232333, Miss_rate = 0.625, Pending_hits = 7383, Reservation_fails = 478956
	L1D_cache_core[15]: Access = 349694, Miss = 211835, Miss_rate = 0.606, Pending_hits = 6718, Reservation_fails = 393208
	L1D_cache_core[16]: Access = 363467, Miss = 220193, Miss_rate = 0.606, Pending_hits = 6934, Reservation_fails = 427766
	L1D_cache_core[17]: Access = 350386, Miss = 214373, Miss_rate = 0.612, Pending_hits = 6769, Reservation_fails = 418744
	L1D_cache_core[18]: Access = 379307, Miss = 236925, Miss_rate = 0.625, Pending_hits = 7307, Reservation_fails = 484363
	L1D_cache_core[19]: Access = 365677, Miss = 224305, Miss_rate = 0.613, Pending_hits = 6888, Reservation_fails = 450989
	L1D_cache_core[20]: Access = 352444, Miss = 216672, Miss_rate = 0.615, Pending_hits = 7092, Reservation_fails = 426316
	L1D_cache_core[21]: Access = 342199, Miss = 210706, Miss_rate = 0.616, Pending_hits = 6965, Reservation_fails = 418986
	L1D_cache_core[22]: Access = 357376, Miss = 218938, Miss_rate = 0.613, Pending_hits = 6914, Reservation_fails = 420931
	L1D_cache_core[23]: Access = 332612, Miss = 203740, Miss_rate = 0.613, Pending_hits = 6800, Reservation_fails = 423810
	L1D_cache_core[24]: Access = 345179, Miss = 208483, Miss_rate = 0.604, Pending_hits = 6832, Reservation_fails = 403848
	L1D_cache_core[25]: Access = 355949, Miss = 215365, Miss_rate = 0.605, Pending_hits = 6739, Reservation_fails = 407804
	L1D_cache_core[26]: Access = 372654, Miss = 221469, Miss_rate = 0.594, Pending_hits = 7325, Reservation_fails = 439163
	L1D_cache_core[27]: Access = 374954, Miss = 223117, Miss_rate = 0.595, Pending_hits = 6928, Reservation_fails = 433681
	L1D_cache_core[28]: Access = 373018, Miss = 220708, Miss_rate = 0.592, Pending_hits = 6939, Reservation_fails = 413421
	L1D_cache_core[29]: Access = 290600, Miss = 171189, Miss_rate = 0.589, Pending_hits = 5667, Reservation_fails = 259911
	L1D_total_cache_accesses = 10596555
	L1D_total_cache_misses = 6489464
	L1D_total_cache_miss_rate = 0.6124
	L1D_total_cache_pending_hits = 205421
	L1D_total_cache_reservation_fails = 12453569
	L1D_cache_data_port_util = 0.122
	L1D_cache_fill_port_util = 0.203
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3883091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 205421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5169808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12453185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1319588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 205421
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10577908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 543170
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11910015
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8533, 15461, 8050, 12095, 5003, 10582, 22202, 4242, 10708, 8944, 18447, 9527, 11654, 7507, 14441, 11791, 15828, 6236, 36050, 9394, 12713, 6961, 7248, 8104, 
gpgpu_n_tot_thrd_icount = 231029248
gpgpu_n_tot_w_icount = 7219664
gpgpu_n_stall_shd_mem = 6822524
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6489396
gpgpu_n_mem_write_global = 18647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12386746
gpgpu_n_store_insn = 93881
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 483840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6537920
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 284604
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:169020	W0_Idle:33275480	W0_Scoreboard:87290316	W1:2372014	W2:824706	W3:509662	W4:366382	W5:289852	W6:225569	W7:206330	W8:190221	W9:165264	W10:144648	W11:136417	W12:118068	W13:122236	W14:115426	W15:96515	W16:101057	W17:95999	W18:87838	W19:80473	W20:84157	W21:83840	W22:83956	W23:78562	W24:77932	W25:72720	W26:72637	W27:72973	W28:69239	W29:58704	W30:53308	W31:36747	W32:126212
single_issue_nums: WS0:1876017	WS1:1789739	WS2:1796630	WS3:1757278	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51915168 {8:6489396,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745880 {40:18647,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 259575840 {40:6489396,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149176 {8:18647,}
maxmflatency = 3563 
max_icnt2mem_latency = 1580 
maxmrqlatency = 1838 
max_icnt2sh_latency = 77 
averagemflatency = 448 
avg_icnt2mem_latency = 226 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:571153 	8591 	16771 	35524 	39274 	21568 	16928 	21446 	14070 	925 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1083931 	3519729 	1872094 	28108 	4181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1444966 	338287 	1511756 	3150530 	61899 	605 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3375952 	2088146 	889218 	148086 	6536 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1215 	1927 	178 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         4        13        12         5         6         8         5 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         6         6         7 
dram[3]:        64        64        64        64        64        64        49        48         5         6        12        12         6         8         6         5 
dram[4]:        64        64        64        64        64        64        48        49         7         8        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         8         7        12        12         7         6         6         6 
dram[6]:        64        64        64        64        64        64        48        50         5         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        50        47         5         5        12        12         6         8        11        12 
dram[8]:        64        64        64        64        64        64        46        44         6        10        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         6         8         8 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         6         6         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     84972     86069     45917     50879    156074    165557     71138     75196     54291     50655    111705    123138    101081     99727     60299     17256 
dram[1]:     87828     90562     53902     55597    167180    198422     77226     94666     48539     44848    126706    129342    104663    105170     15320     16819 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     15057     20786    131300    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     23022     23059    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     31331     46533    176457    175645     97805    136633     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     42029    124714    127353     37759     35991    175037    175551    135493    151602     90150     90557 
dram[6]:    162718    164470    132747     53555     45704     77635    129586    132630     45585     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     51236     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    190404     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     42808     56383    149481    152308     55426     58224     31403     29607    187275    113157    185753    190293     63971     60383 
dram[11]:     81454     82672     52195     51341    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.166817  1.169347  1.165661  1.168233  1.194949  1.186327  1.153870  1.149088  1.106333  1.127935  1.136404  1.135160  1.123271  1.138048  1.122990  1.102548 
dram[1]:  1.164303  1.151762  1.159568  1.175976  1.180803  1.174664  1.164200  1.170115  1.128487  1.120303  1.125786  1.146150  1.141044  1.135702  1.122854  1.122034 
dram[2]:  1.161088  1.159433  1.169066  1.177593  1.186497  1.184871  1.180377  1.162474  1.090783  1.101248  1.115131  1.130725  1.110487  1.113345  1.135235  1.123367 
dram[3]:  1.176595  1.191404  1.198805  1.191463  1.194915  1.201838  1.170142  1.192002  1.098207  1.105712  1.117630  1.120468  1.113056  1.147273  1.119558  1.120998 
dram[4]:  1.202996  1.199694  1.177867  1.184452  1.184143  1.187852  1.170780  1.176848  1.100627  1.107302  1.125402  1.138158  1.138263  1.135159  1.121614  1.104137 
dram[5]:  1.170105  1.173052  1.191544  1.190661  1.202631  1.181152  1.173248  1.173638  1.105617  1.111536  1.143457  1.109916  1.125412  1.117381  1.117811  1.117109 
dram[6]:  1.157491  1.172452  1.178046  1.172336  1.175146  1.177294  1.177109  1.173244  1.137717  1.116505  1.132546  1.157732  1.128002  1.127036  1.147590  1.138818 
dram[7]:  1.170370  1.169459  1.186186  1.186473  1.172076  1.165000  1.157703  1.162769  1.106640  1.102758  1.131852  1.126493  1.110243  1.120445  1.129618  1.132727 
dram[8]:  1.182127  1.177889  1.170498  1.178786  1.165584  1.178346  1.199093  1.178507  1.113730  1.133597  1.152234  1.149206  1.115153  1.094232  1.122461  1.100120 
dram[9]:  1.198741  1.199552  1.188290  1.152408  1.177659  1.189130  1.154410  1.151861  1.117915  1.116122  1.147645  1.139075  1.109021  1.131579  1.142435  1.128363 
dram[10]:  1.186924  1.175844  1.163334  1.174908  1.173578  1.193327  1.151416  1.155721  1.119965  1.128356  1.145372  1.136257  1.097046  1.106052  1.116652  1.128722 
dram[11]:  1.166010  1.168075  1.173536  1.161147  1.206886  1.195227  1.161509  1.164545  1.126423  1.123082  1.111858  1.123842  1.117190  1.135843  1.148385  1.143887 
average row locality = 746322/649256 = 1.149503
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3886      3705      3863      3729      3880      3731      3802      3715      3808      3747      3799      3687      3652      3680      3561      3502 
dram[1]:      3937      3950      3866      3916      3912      4015      4091      4072      4005      3995      3938      4078      3953      3898      3790      3637 
dram[2]:      3880      3845      3817      3826      3919      3916      3946      3928      3917      3970      3884      3728      3756      3815      3700      3694 
dram[3]:      3889      3848      3811      3852      3807      3924      3872      3905      3858      3891      3810      3832      3749      3783      3549      3640 
dram[4]:      4091      3918      4119      4007      4167      4009      4127      3853      4036      3973      3850      3979      4135      3938      3970      3817 
dram[5]:      3686      3674      3720      3672      3840      3710      3684      3704      3779      3777      3810      3716      3759      3702      3615      3538 
dram[6]:      4223      4252      4400      4170      4435      4376      4227      4192      4395      4370      4315      4125      4412      4149      4186      4025 
dram[7]:      3792      3630      3950      3684      3828      3728      3810      3779      3850      3638      3820      3678      3688      3623      3604      3610 
dram[8]:      4174      4006      4023      3923      3949      3918      4228      3915      4064      4005      4178      3982      4074      3829      3865      3680 
dram[9]:      3999      4269      3856      4068      3964      4332      3940      4240      3925      4306      3972      4259      3771      3994      3860      4024 
dram[10]:      3866      3863      3782      3849      3962      3827      3863      3889      3893      3824      4034      3861      3894      3686      3694      3632 
dram[11]:      3847      3732      3787      3646      3856      3606      3941      3567      3858      3659      3807      3639      3731      3468      3767      3490 
total dram reads = 746112
bank skew: 4435/3468 = 1.28
chip skew: 68252/59386 = 1.15
number of total write accesses:
dram[0]:        10         9         0         0         0         0         0         0         0         0         0         0         8        14         0        12 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0        12         8         9        14 
dram[2]:        17         8         0         0         0         0         0         0         0         0         0         0        12        21         6        12 
dram[3]:         8        17         0         0         0         0         0         0         0         0         0         0         8        10         0         4 
dram[4]:        13        18         0         0         0         0         0         0         0         0         0         0        20         4        17         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         4         0         4 
dram[6]:        11        14         0         0         0         0         0         0         0         0         0         0         9         9        17        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        27        17        13         0 
dram[8]:        20         0         0         0         0         0         0         0         0         0         0         0        12        12        10         4 
dram[9]:         0        39         0         0         0         0         0         0         0         0         0         0        12        18        19         8 
dram[10]:         4         8         0         0         0         0         0         0         0         0         0         0        20        20         4        23 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        18         8         8         0 
total dram writes = 732
min_bank_accesses = 0!
chip skew: 96/13 = 7.38
average mf latency per bank:
dram[0]:       4083      4171      2136      2327      2103      2262      2310      2308      2252      2450      2353      2473      6403      6239     10664     10868
dram[1]:       4171      3971      2332      2324      2244      2146      2026      2103      2364      2335      2347      2204      6209      6138     10000      9942
dram[2]:       3924      4230      2323      2280      2229      2248      2283      2218      2341      2094      2295      2432      6535      6270      9968     10299
dram[3]:       4041      4135      2325      2410      2214      2092      2302      2336      2239      2322      2297      2316      6323      6470     10830     10547
dram[4]:       4035      3989      2340      2373      2080      2074      2171      2319      2200      2235      2352      2346      5662      6147      9627     10327
dram[5]:       4199      4069      2326      2329      2174      2353      2360      2206      2377      2373      2325      2323      6443      6492     10460     10640
dram[6]:       3294      3336      2097      2159      2052      2186      1913      2064      2125      2220      2079      2290      5537      5990      9089      9673
dram[7]:       4075      4169      2222      2259      2378      2296      2284      2201      2495      2459      2458      2352      6583      6758     10276     10013
dram[8]:       3522      3730      2069      2238      2207      2269      2111      2450      2102      2334      2182      2339      6309      6412      9990     10292
dram[9]:       3746      3509      2274      2015      2255      2073      2319      2079      2454      2261      2282      2214      6555      6340      9242      9166
dram[10]:       3837      3971      2118      2049      2200      2193      2212      2149      2485      2499      2378      2404      6546      6517      9931     10090
dram[11]:       3706      3838      2081      2209      2266      2333      2254      2414      2542      2476      2418      2367      6686      6921      9820     10618
maximum mf latency per bank:
dram[0]:       2458      2345      2512      2422      2502      2428      2368      2192      2619      2390      2438      2492      2700      2763      2344      2473
dram[1]:       2555      3285      2499      2516      2666      2540      2693      2530      2659      2707      2657      2913      2803      2752      2971      2483
dram[2]:       2825      2709      2768      2388      2746      2437      2529      2489      2767      2891      2899      2698      2709      2532      3563      2726
dram[3]:       2706      2920      2600      2742      2850      2793      2906      2832      2633      2748      2888      2674      2720      2738      2770      2671
dram[4]:       2626      2824      2566      2642      2616      2753      2735      2794      3106      2710      2598      2725      2650      2929      2630      2669
dram[5]:       2502      2316      2542      2442      2847      2785      2761      2286      2542      2528      2710      2471      2787      2726      2517      2733
dram[6]:       3194      2850      2281      2643      2717      2847      2522      3081      2913      2951      2520      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2307      2497      2525      2543      2535      2540      2555      2582      2642      2339      2414      2645      2919      2571
dram[8]:       2583      2775      2569      2488      2707      2693      2587      2328      2864      2479      2683      2499      2661      2444      3205      2283
dram[9]:       2488      2565      2042      2352      2644      2610      2697      2681      2516      2407      2662      2930      2701      2606      2513      2515
dram[10]:       2399      2807      2153      2340      2337      2631      2814      2527      2704      2498      2518      2783      2172      2538      2208      2392
dram[11]:       2801      2342      2773      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2640      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8432979 n_act=52136 n_pre=52120 n_ref_event=4572360550251980812 n_req=59763 n_rd=59747 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.02784
n_activity=1483318 dram_eff=0.1613
bk0: 3886a 8372401i bk1: 3705a 8382935i bk2: 3863a 8375822i bk3: 3729a 8383078i bk4: 3880a 8378846i bk5: 3731a 8386843i bk6: 3802a 8373585i bk7: 3715a 8378284i bk8: 3808a 8367484i bk9: 3747a 8373778i bk10: 3799a 8374151i bk11: 3687a 8380141i bk12: 3652a 8380184i bk13: 3680a 8380908i bk14: 3561a 8385578i bk15: 3502a 8384936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127788
Row_Buffer_Locality_read = 0.127822
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.710361
Bank_Level_Parallism_Col = 1.513925
Bank_Level_Parallism_Ready = 1.083593
write_to_read_ratio_blp_rw_average = 0.000520
GrpLevelPara = 1.337773 

BW Util details:
bwutil = 0.027843 
total_CMD = 8590955 
util_bw = 239200 
Wasted_Col = 754464 
Wasted_Row = 289963 
Idle = 7307328 

BW Util Bottlenecks: 
RCDc_limit = 1028016 
RCDWRc_limit = 171 
WTRc_limit = 645 
RTWc_limit = 377 
CCDLc_limit = 28416 
rwq = 0 
CCDLc_limit_alone = 28370 
WTRc_limit_alone = 607 
RTWc_limit_alone = 369 

Commands details: 
total_CMD = 8590955 
n_nop = 8432979 
Read = 59747 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 52136 
n_pre = 52120 
n_ref = 4572360550251980812 
n_req = 59763 
total_req = 59800 

Dual Bus Interface Util: 
issued_total_row = 104256 
issued_total_col = 59800 
Row_Bus_Util =  0.012136 
CoL_Bus_Util = 0.006961 
Either_Row_CoL_Bus_Util = 0.018389 
Issued_on_Two_Bus_Simul_Util = 0.000708 
issued_two_Eff = 0.038487 
queue_avg = 0.283731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283731
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8425257 n_act=54914 n_pre=54898 n_ref_event=0 n_req=63072 n_rd=63053 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02939
n_activity=1490809 dram_eff=0.1694
bk0: 3937a 8367381i bk1: 3950a 8362142i bk2: 3866a 8367448i bk3: 3916a 8365202i bk4: 3912a 8367845i bk5: 4015a 8357241i bk6: 4091a 8356481i bk7: 4072a 8352766i bk8: 4005a 8352997i bk9: 3995a 8348289i bk10: 3938a 8359157i bk11: 4078a 8348681i bk12: 3953a 8358255i bk13: 3898a 8359326i bk14: 3790a 8368146i bk15: 3637a 8373754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129550
Row_Buffer_Locality_read = 0.129589
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.922400
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.073201
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029389 
total_CMD = 8590955 
util_bw = 252480 
Wasted_Col = 761337 
Wasted_Row = 278981 
Idle = 7298157 

BW Util Bottlenecks: 
RCDc_limit = 1063076 
RCDWRc_limit = 155 
WTRc_limit = 1418 
RTWc_limit = 3797 
CCDLc_limit = 31579 
rwq = 0 
CCDLc_limit_alone = 31256 
WTRc_limit_alone = 1356 
RTWc_limit_alone = 3536 

Commands details: 
total_CMD = 8590955 
n_nop = 8425257 
Read = 63053 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 54914 
n_pre = 54898 
n_ref = 0 
n_req = 63072 
total_req = 63120 

Dual Bus Interface Util: 
issued_total_row = 109812 
issued_total_col = 63120 
Row_Bus_Util =  0.012782 
CoL_Bus_Util = 0.007347 
Either_Row_CoL_Bus_Util = 0.019287 
Issued_on_Two_Bus_Simul_Util = 0.000842 
issued_two_Eff = 0.043658 
queue_avg = 0.319812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319812
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8428412 n_act=53865 n_pre=53849 n_ref_event=0 n_req=61562 n_rd=61541 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.02869
n_activity=1479312 dram_eff=0.1666
bk0: 3880a 8370191i bk1: 3845a 8369621i bk2: 3817a 8373496i bk3: 3826a 8373172i bk4: 3919a 8371354i bk5: 3916a 8373096i bk6: 3946a 8367054i bk7: 3928a 8366794i bk8: 3917a 8356806i bk9: 3970a 8355162i bk10: 3884a 8361567i bk11: 3728a 8371799i bk12: 3756a 8365489i bk13: 3815a 8367486i bk14: 3700a 8372137i bk15: 3694a 8374341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125223
Row_Buffer_Locality_read = 0.125266
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.848807
Bank_Level_Parallism_Col = 1.459825
Bank_Level_Parallism_Ready = 1.078470
write_to_read_ratio_blp_rw_average = 0.001662
GrpLevelPara = 1.361166 

BW Util details:
bwutil = 0.028689 
total_CMD = 8590955 
util_bw = 246468 
Wasted_Col = 757768 
Wasted_Row = 277021 
Idle = 7309698 

BW Util Bottlenecks: 
RCDc_limit = 1050152 
RCDWRc_limit = 214 
WTRc_limit = 1254 
RTWc_limit = 2234 
CCDLc_limit = 30158 
rwq = 0 
CCDLc_limit_alone = 29925 
WTRc_limit_alone = 1190 
RTWc_limit_alone = 2065 

Commands details: 
total_CMD = 8590955 
n_nop = 8428412 
Read = 61541 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 53865 
n_pre = 53849 
n_ref = 0 
n_req = 61562 
total_req = 61617 

Dual Bus Interface Util: 
issued_total_row = 107714 
issued_total_col = 61617 
Row_Bus_Util =  0.012538 
CoL_Bus_Util = 0.007172 
Either_Row_CoL_Bus_Util = 0.018920 
Issued_on_Two_Bus_Simul_Util = 0.000790 
issued_two_Eff = 0.041761 
queue_avg = 0.306699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.306699
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8430480 n_act=52950 n_pre=52934 n_ref_event=0 n_req=61033 n_rd=61020 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02843
n_activity=1481045 dram_eff=0.1649
bk0: 3889a 8371123i bk1: 3848a 8373529i bk2: 3811a 8376943i bk3: 3852a 8372721i bk4: 3807a 8379121i bk5: 3924a 8370551i bk6: 3872a 8369337i bk7: 3905a 8369305i bk8: 3858a 8362031i bk9: 3891a 8358393i bk10: 3810a 8365777i bk11: 3832a 8365304i bk12: 3749a 8367651i bk13: 3783a 8371272i bk14: 3549a 8382714i bk15: 3640a 8377157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132633
Row_Buffer_Locality_read = 0.132661
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.827977
Bank_Level_Parallism_Col = 1.452244
Bank_Level_Parallism_Ready = 1.085387
write_to_read_ratio_blp_rw_average = 0.000505
GrpLevelPara = 1.356524 

BW Util details:
bwutil = 0.028433 
total_CMD = 8590955 
util_bw = 244268 
Wasted_Col = 750798 
Wasted_Row = 281195 
Idle = 7314694 

BW Util Bottlenecks: 
RCDc_limit = 1034066 
RCDWRc_limit = 146 
WTRc_limit = 758 
RTWc_limit = 480 
CCDLc_limit = 28997 
rwq = 0 
CCDLc_limit_alone = 28959 
WTRc_limit_alone = 740 
RTWc_limit_alone = 460 

Commands details: 
total_CMD = 8590955 
n_nop = 8430480 
Read = 61020 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 52950 
n_pre = 52934 
n_ref = 0 
n_req = 61033 
total_req = 61067 

Dual Bus Interface Util: 
issued_total_row = 105884 
issued_total_col = 61067 
Row_Bus_Util =  0.012325 
CoL_Bus_Util = 0.007108 
Either_Row_CoL_Bus_Util = 0.018680 
Issued_on_Two_Bus_Simul_Util = 0.000754 
issued_two_Eff = 0.040355 
queue_avg = 0.314703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314703
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8423785 n_act=55539 n_pre=55523 n_ref_event=0 n_req=64010 n_rd=63989 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.02983
n_activity=1475704 dram_eff=0.1736
bk0: 4091a 8356966i bk1: 3918a 8366322i bk2: 4119a 8350466i bk3: 4007a 8359569i bk4: 4167a 8352462i bk5: 4009a 8362997i bk6: 4127a 8348409i bk7: 3853a 8369616i bk8: 4036a 8348445i bk9: 3973a 8353083i bk10: 3850a 8363732i bk11: 3979a 8357776i bk12: 4135a 8346736i bk13: 3938a 8359533i bk14: 3970a 8353577i bk15: 3817a 8359281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132511
Row_Buffer_Locality_read = 0.132538
Row_Buffer_Locality_write = 0.047619
Bank_Level_Parallism = 2.999000
Bank_Level_Parallism_Col = 1.493278
Bank_Level_Parallism_Ready = 1.089729
write_to_read_ratio_blp_rw_average = 0.001237
GrpLevelPara = 1.385243 

BW Util details:
bwutil = 0.029827 
total_CMD = 8590955 
util_bw = 256244 
Wasted_Col = 757758 
Wasted_Row = 264954 
Idle = 7311999 

BW Util Bottlenecks: 
RCDc_limit = 1067324 
RCDWRc_limit = 183 
WTRc_limit = 1550 
RTWc_limit = 1738 
CCDLc_limit = 33561 
rwq = 0 
CCDLc_limit_alone = 33392 
WTRc_limit_alone = 1484 
RTWc_limit_alone = 1635 

Commands details: 
total_CMD = 8590955 
n_nop = 8423785 
Read = 63989 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 55539 
n_pre = 55523 
n_ref = 0 
n_req = 64010 
total_req = 64061 

Dual Bus Interface Util: 
issued_total_row = 111062 
issued_total_col = 64061 
Row_Bus_Util =  0.012928 
CoL_Bus_Util = 0.007457 
Either_Row_CoL_Bus_Util = 0.019459 
Issued_on_Two_Bus_Simul_Util = 0.000926 
issued_two_Eff = 0.047574 
queue_avg = 0.320999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.320999
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8434363 n_act=51685 n_pre=51669 n_ref_event=0 n_req=59390 n_rd=59386 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02766
n_activity=1488987 dram_eff=0.1596
bk0: 3686a 8384701i bk1: 3674a 8382833i bk2: 3720a 8379890i bk3: 3672a 8382576i bk4: 3840a 8376313i bk5: 3710a 8381891i bk6: 3684a 8384545i bk7: 3704a 8384647i bk8: 3779a 8367838i bk9: 3777a 8369754i bk10: 3810a 8373138i bk11: 3716a 8372952i bk12: 3759a 8371123i bk13: 3702a 8371123i bk14: 3615a 8376391i bk15: 3538a 8381014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129955
Row_Buffer_Locality_read = 0.129963
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.740695
Bank_Level_Parallism_Col = 1.437831
Bank_Level_Parallism_Ready = 1.088834
write_to_read_ratio_blp_rw_average = 0.000084
GrpLevelPara = 1.341190 

BW Util details:
bwutil = 0.027657 
total_CMD = 8590955 
util_bw = 237596 
Wasted_Col = 745383 
Wasted_Row = 293786 
Idle = 7314190 

BW Util Bottlenecks: 
RCDc_limit = 1016674 
RCDWRc_limit = 34 
WTRc_limit = 344 
RTWc_limit = 106 
CCDLc_limit = 28303 
rwq = 0 
CCDLc_limit_alone = 28289 
WTRc_limit_alone = 336 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 8590955 
n_nop = 8434363 
Read = 59386 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 51685 
n_pre = 51669 
n_ref = 0 
n_req = 59390 
total_req = 59399 

Dual Bus Interface Util: 
issued_total_row = 103354 
issued_total_col = 59399 
Row_Bus_Util =  0.012031 
CoL_Bus_Util = 0.006914 
Either_Row_CoL_Bus_Util = 0.018228 
Issued_on_Two_Bus_Simul_Util = 0.000717 
issued_two_Eff = 0.039344 
queue_avg = 0.314327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314327
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8415011 n_act=59177 n_pre=59161 n_ref_event=0 n_req=68273 n_rd=68252 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.03181
n_activity=1484689 dram_eff=0.1841
bk0: 4223a 8328507i bk1: 4252a 8324345i bk2: 4400a 8309459i bk3: 4170a 8331406i bk4: 4435a 8307158i bk5: 4376a 8313153i bk6: 4227a 8327839i bk7: 4192a 8326856i bk8: 4395a 8304300i bk9: 4370a 8300497i bk10: 4315a 8307465i bk11: 4125a 8327681i bk12: 4412a 8296355i bk13: 4149a 8317221i bk14: 4186a 8316276i bk15: 4025a 8331124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133406
Row_Buffer_Locality_read = 0.133432
Row_Buffer_Locality_write = 0.047619
Bank_Level_Parallism = 3.488726
Bank_Level_Parallism_Col = 1.552020
Bank_Level_Parallism_Ready = 1.078220
write_to_read_ratio_blp_rw_average = 0.002237
GrpLevelPara = 1.438097 

BW Util details:
bwutil = 0.031812 
total_CMD = 8590955 
util_bw = 273296 
Wasted_Col = 760452 
Wasted_Row = 253052 
Idle = 7304155 

BW Util Bottlenecks: 
RCDc_limit = 1105326 
RCDWRc_limit = 167 
WTRc_limit = 1610 
RTWc_limit = 3337 
CCDLc_limit = 39038 
rwq = 0 
CCDLc_limit_alone = 38766 
WTRc_limit_alone = 1543 
RTWc_limit_alone = 3132 

Commands details: 
total_CMD = 8590955 
n_nop = 8415011 
Read = 68252 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 59177 
n_pre = 59161 
n_ref = 0 
n_req = 68273 
total_req = 68324 

Dual Bus Interface Util: 
issued_total_row = 118338 
issued_total_col = 68324 
Row_Bus_Util =  0.013775 
CoL_Bus_Util = 0.007953 
Either_Row_CoL_Bus_Util = 0.020480 
Issued_on_Two_Bus_Simul_Util = 0.001248 
issued_two_Eff = 0.060917 
queue_avg = 0.466018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.466018
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8432808 n_act=52163 n_pre=52147 n_ref_event=0 n_req=59729 n_rd=59712 n_rd_L2_A=0 n_write=0 n_wr_bk=57 bw_util=0.02783
n_activity=1467815 dram_eff=0.1629
bk0: 3792a 8382905i bk1: 3630a 8387088i bk2: 3950a 8371777i bk3: 3684a 8387227i bk4: 3828a 8376956i bk5: 3728a 8380772i bk6: 3810a 8377201i bk7: 3779a 8378160i bk8: 3850a 8365472i bk9: 3638a 8378557i bk10: 3820a 8372472i bk11: 3678a 8378348i bk12: 3688a 8375575i bk13: 3623a 8383156i bk14: 3604a 8384267i bk15: 3610a 8381082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126856
Row_Buffer_Locality_read = 0.126892
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.741809
Bank_Level_Parallism_Col = 1.440363
Bank_Level_Parallism_Ready = 1.080999
write_to_read_ratio_blp_rw_average = 0.001042
GrpLevelPara = 1.346662 

BW Util details:
bwutil = 0.027829 
total_CMD = 8590955 
util_bw = 239076 
Wasted_Col = 747977 
Wasted_Row = 280942 
Idle = 7322960 

BW Util Bottlenecks: 
RCDc_limit = 1026024 
RCDWRc_limit = 161 
WTRc_limit = 1009 
RTWc_limit = 1206 
CCDLc_limit = 27984 
rwq = 0 
CCDLc_limit_alone = 27880 
WTRc_limit_alone = 977 
RTWc_limit_alone = 1134 

Commands details: 
total_CMD = 8590955 
n_nop = 8432808 
Read = 59712 
Write = 0 
L2_Alloc = 0 
L2_WB = 57 
n_act = 52163 
n_pre = 52147 
n_ref = 0 
n_req = 59729 
total_req = 59769 

Dual Bus Interface Util: 
issued_total_row = 104310 
issued_total_col = 59769 
Row_Bus_Util =  0.012142 
CoL_Bus_Util = 0.006957 
Either_Row_CoL_Bus_Util = 0.018409 
Issued_on_Two_Bus_Simul_Util = 0.000690 
issued_two_Eff = 0.037509 
queue_avg = 0.266988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266988
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8424305 n_act=55499 n_pre=55483 n_ref_event=0 n_req=63829 n_rd=63813 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02974
n_activity=1457991 dram_eff=0.1752
bk0: 4174a 8350315i bk1: 4006a 8360114i bk2: 4023a 8358139i bk3: 3923a 8366715i bk4: 3949a 8360070i bk5: 3918a 8364337i bk6: 4228a 8345771i bk7: 3915a 8361902i bk8: 4064a 8344734i bk9: 4005a 8350691i bk10: 4178a 8343566i bk11: 3982a 8358272i bk12: 4074a 8341464i bk13: 3829a 8356431i bk14: 3865a 8353060i bk15: 3680a 8365713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130709
Row_Buffer_Locality_read = 0.130710
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 3.037007
Bank_Level_Parallism_Col = 1.494719
Bank_Level_Parallism_Ready = 1.084937
write_to_read_ratio_blp_rw_average = 0.002785
GrpLevelPara = 1.385307 

BW Util details:
bwutil = 0.029739 
total_CMD = 8590955 
util_bw = 255484 
Wasted_Col = 756832 
Wasted_Row = 259401 
Idle = 7319238 

BW Util Bottlenecks: 
RCDc_limit = 1067008 
RCDWRc_limit = 93 
WTRc_limit = 1232 
RTWc_limit = 4308 
CCDLc_limit = 33856 
rwq = 0 
CCDLc_limit_alone = 33439 
WTRc_limit_alone = 1136 
RTWc_limit_alone = 3987 

Commands details: 
total_CMD = 8590955 
n_nop = 8424305 
Read = 63813 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 55499 
n_pre = 55483 
n_ref = 0 
n_req = 63829 
total_req = 63871 

Dual Bus Interface Util: 
issued_total_row = 110982 
issued_total_col = 63871 
Row_Bus_Util =  0.012918 
CoL_Bus_Util = 0.007435 
Either_Row_CoL_Bus_Util = 0.019398 
Issued_on_Two_Bus_Simul_Util = 0.000955 
issued_two_Eff = 0.049223 
queue_avg = 0.356990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35699
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8423345 n_act=56250 n_pre=56234 n_ref_event=0 n_req=64806 n_rd=64779 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.03021
n_activity=1454093 dram_eff=0.1785
bk0: 3999a 8351290i bk1: 4269a 8328203i bk2: 3856a 8363806i bk3: 4068a 8348938i bk4: 3964a 8348509i bk5: 4332a 8326880i bk6: 3940a 8347415i bk7: 4240a 8323019i bk8: 3925a 8342367i bk9: 4306a 8312261i bk10: 3972a 8342715i bk11: 4259a 8321953i bk12: 3771a 8350660i bk13: 3994a 8334020i bk14: 3860a 8340939i bk15: 4024a 8337819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132179
Row_Buffer_Locality_read = 0.132203
Row_Buffer_Locality_write = 0.074074
Bank_Level_Parallism = 3.275235
Bank_Level_Parallism_Col = 1.532273
Bank_Level_Parallism_Ready = 1.080753
write_to_read_ratio_blp_rw_average = 0.004582
GrpLevelPara = 1.415340 

BW Util details:
bwutil = 0.030206 
total_CMD = 8590955 
util_bw = 259500 
Wasted_Col = 744612 
Wasted_Row = 257302 
Idle = 7329541 

BW Util Bottlenecks: 
RCDc_limit = 1064203 
RCDWRc_limit = 181 
WTRc_limit = 2074 
RTWc_limit = 8354 
CCDLc_limit = 36571 
rwq = 0 
CCDLc_limit_alone = 35896 
WTRc_limit_alone = 1969 
RTWc_limit_alone = 7784 

Commands details: 
total_CMD = 8590955 
n_nop = 8423345 
Read = 64779 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 56250 
n_pre = 56234 
n_ref = 0 
n_req = 64806 
total_req = 64875 

Dual Bus Interface Util: 
issued_total_row = 112484 
issued_total_col = 64875 
Row_Bus_Util =  0.013093 
CoL_Bus_Util = 0.007552 
Either_Row_CoL_Bus_Util = 0.019510 
Issued_on_Two_Bus_Simul_Util = 0.001135 
issued_two_Eff = 0.058165 
queue_avg = 0.427420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42742
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8429144 n_act=53598 n_pre=53582 n_ref_event=0 n_req=61442 n_rd=61419 n_rd_L2_A=0 n_write=0 n_wr_bk=79 bw_util=0.02863
n_activity=1461899 dram_eff=0.1683
bk0: 3866a 8373796i bk1: 3863a 8372174i bk2: 3782a 8376949i bk3: 3849a 8377915i bk4: 3962a 8365702i bk5: 3827a 8375801i bk6: 3863a 8367466i bk7: 3889a 8365510i bk8: 3893a 8362963i bk9: 3824a 8363887i bk10: 4034a 8357035i bk11: 3861a 8366171i bk12: 3894a 8359973i bk13: 3686a 8370575i bk14: 3694a 8375994i bk15: 3632a 8377633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127860
Row_Buffer_Locality_read = 0.127892
Row_Buffer_Locality_write = 0.043478
Bank_Level_Parallism = 2.852479
Bank_Level_Parallism_Col = 1.455504
Bank_Level_Parallism_Ready = 1.076212
write_to_read_ratio_blp_rw_average = 0.000650
GrpLevelPara = 1.357889 

BW Util details:
bwutil = 0.028634 
total_CMD = 8590955 
util_bw = 245992 
Wasted_Col = 753894 
Wasted_Row = 272514 
Idle = 7318555 

BW Util Bottlenecks: 
RCDc_limit = 1044930 
RCDWRc_limit = 209 
WTRc_limit = 1516 
RTWc_limit = 633 
CCDLc_limit = 30533 
rwq = 0 
CCDLc_limit_alone = 30465 
WTRc_limit_alone = 1476 
RTWc_limit_alone = 605 

Commands details: 
total_CMD = 8590955 
n_nop = 8429144 
Read = 61419 
Write = 0 
L2_Alloc = 0 
L2_WB = 79 
n_act = 53598 
n_pre = 53582 
n_ref = 0 
n_req = 61442 
total_req = 61498 

Dual Bus Interface Util: 
issued_total_row = 107180 
issued_total_col = 61498 
Row_Bus_Util =  0.012476 
CoL_Bus_Util = 0.007158 
Either_Row_CoL_Bus_Util = 0.018835 
Issued_on_Two_Bus_Simul_Util = 0.000799 
issued_two_Eff = 0.042438 
queue_avg = 0.294143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294143
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8590955 n_nop=8433869 n_act=51618 n_pre=51602 n_ref_event=0 n_req=59413 n_rd=59401 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02768
n_activity=1481439 dram_eff=0.1605
bk0: 3847a 8379328i bk1: 3732a 8384604i bk2: 3787a 8383622i bk3: 3646a 8389656i bk4: 3856a 8381896i bk5: 3606a 8394467i bk6: 3941a 8367085i bk7: 3567a 8388402i bk8: 3858a 8367214i bk9: 3659a 8378786i bk10: 3807a 8368004i bk11: 3639a 8382003i bk12: 3731a 8377124i bk13: 3468a 8392823i bk14: 3767a 8376715i bk15: 3490a 8394405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131352
Row_Buffer_Locality_read = 0.131378
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.690459
Bank_Level_Parallism_Col = 1.430309
Bank_Level_Parallism_Ready = 1.086835
write_to_read_ratio_blp_rw_average = 0.000359
GrpLevelPara = 1.334215 

BW Util details:
bwutil = 0.027677 
total_CMD = 8590955 
util_bw = 237772 
Wasted_Col = 748807 
Wasted_Row = 289151 
Idle = 7315225 

BW Util Bottlenecks: 
RCDc_limit = 1018401 
RCDWRc_limit = 127 
WTRc_limit = 691 
RTWc_limit = 324 
CCDLc_limit = 27668 
rwq = 0 
CCDLc_limit_alone = 27638 
WTRc_limit_alone = 679 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 8590955 
n_nop = 8433869 
Read = 59401 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 51618 
n_pre = 51602 
n_ref = 0 
n_req = 59413 
total_req = 59443 

Dual Bus Interface Util: 
issued_total_row = 103220 
issued_total_col = 59443 
Row_Bus_Util =  0.012015 
CoL_Bus_Util = 0.006919 
Either_Row_CoL_Bus_Util = 0.018285 
Issued_on_Two_Bus_Simul_Util = 0.000649 
issued_two_Eff = 0.035503 
queue_avg = 0.281696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268670, Miss = 30251, Miss_rate = 0.113, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 271107, Miss = 29499, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 276340, Miss = 31495, Miss_rate = 0.114, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[3]: Access = 269013, Miss = 31563, Miss_rate = 0.117, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 269116, Miss = 30819, Miss_rate = 0.115, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 271952, Miss = 30724, Miss_rate = 0.113, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 271746, Miss = 30345, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 275698, Miss = 30678, Miss_rate = 0.111, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 274300, Miss = 32503, Miss_rate = 0.118, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[9]: Access = 276859, Miss = 31494, Miss_rate = 0.114, Pending_hits = 2, Reservation_fails = 13
L2_cache_bank[10]: Access = 269930, Miss = 29893, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 267068, Miss = 29493, Miss_rate = 0.110, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 266647, Miss = 34595, Miss_rate = 0.130, Pending_hits = 7, Reservation_fails = 86
L2_cache_bank[13]: Access = 274031, Miss = 33663, Miss_rate = 0.123, Pending_hits = 6, Reservation_fails = 22
L2_cache_bank[14]: Access = 273324, Miss = 30348, Miss_rate = 0.111, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[15]: Access = 267729, Miss = 29371, Miss_rate = 0.110, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 272011, Miss = 32558, Miss_rate = 0.120, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[17]: Access = 273542, Miss = 31258, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 269744, Miss = 31291, Miss_rate = 0.116, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 271904, Miss = 33499, Miss_rate = 0.123, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[20]: Access = 271823, Miss = 30988, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 269299, Miss = 30433, Miss_rate = 0.113, Pending_hits = 7, Reservation_fails = 14
L2_cache_bank[22]: Access = 269696, Miss = 30594, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 266494, Miss = 28807, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6508043
L2_total_cache_misses = 746162
L2_total_cache_miss_rate = 0.1147
L2_total_cache_pending_hits = 252
L2_total_cache_reservation_fails = 135
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5743033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 478890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 251
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6489396
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 135
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6508043
icnt_total_pkts_simt_to_mem=6508043
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6508043
Req_Network_cycles = 3349999
Req_Network_injected_packets_per_cycle =       1.9427 
Req_Network_conflicts_per_cycle =       1.4581
Req_Network_conflicts_per_cycle_util =       8.1093
Req_Bank_Level_Parallism =      10.8043
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.1546
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1283

Reply_Network_injected_packets_num = 6508043
Reply_Network_cycles = 3349999
Reply_Network_injected_packets_per_cycle =        1.9427
Reply_Network_conflicts_per_cycle =        0.8536
Reply_Network_conflicts_per_cycle_util =       4.7520
Reply_Bank_Level_Parallism =      10.8156
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2211
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0648
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 38 min, 39 sec (9519 sec)
gpgpu_simulation_rate = 5508 (inst/sec)
gpgpu_simulation_rate = 351 (cycle/sec)
gpgpu_silicon_slowdown = 3888888x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 3.
	runtime [cuda_base] = 9517352.840000 ms.
Verifying...
Total element = 1704838, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 22899 || total err Element = 22899
	runtime [serial] = 10.487000 ms.
Correct
GPGPU-Sim: *** exit detected ***
