vhdl work "pcores/rtl/spartan6/dcm.vhd"
vhdl work "pcores/rtl/spartan6/ila1.vhd"
vhdl work "pcores/rtl/spartan6/ila0.vhd"
vhdl work "pcores/rtl/spartan6/icon.vhd"
vhdl work "pcores/rtl/spartan6/vio.vhd"
verilog work "pcores/rtl/OpenCores_MAC/TECH/xilinx/duram.v"
verilog work "pcores/rtl/OpenCores_MAC/TECH/xilinx/CLK_SWITCH.v"
verilog work "pcores/rtl/OpenCores_MAC/TECH/xilinx/CLK_DIV2.v"
verilog work "pcores/rtl/OpenCores_MAC/RMON/RMON_dpram.v"
verilog work "pcores/rtl/OpenCores_MAC/RMON/RMON_ctrl.v"
verilog work "pcores/rtl/OpenCores_MAC/RMON/RMON_addr_gen.v"
verilog work "pcores/rtl/OpenCores_MAC/miim/eth_shiftreg.v"
verilog work "pcores/rtl/OpenCores_MAC/miim/eth_outputcontrol.v"
verilog work "pcores/rtl/OpenCores_MAC/miim/eth_clockgen.v"
verilog work "pcores/rtl/OpenCores_MAC/MAC_tx/Ramdon_gen.v"
verilog work "pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v"
verilog work "pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_Ctrl.v"
verilog work "pcores/rtl/OpenCores_MAC/MAC_tx/flow_ctrl.v"
verilog work "pcores/rtl/OpenCores_MAC/MAC_tx/CRC_gen.v"
verilog work "pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v"
verilog work "pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_ctrl.v"
verilog work "pcores/rtl/OpenCores_MAC/MAC_rx/CRC_chk.v"
verilog work "pcores/rtl/OpenCores_MAC/RMON.v"
verilog work "pcores/rtl/OpenCores_MAC/reg_int.v"
verilog work "pcores/rtl/OpenCores_MAC/Phy_int.v"
verilog work "pcores/rtl/OpenCores_MAC/MAC_tx.v"
verilog work "pcores/rtl/OpenCores_MAC/MAC_rx.v"
verilog work "pcores/rtl/OpenCores_MAC/eth_miim.v"
verilog work "pcores/rtl/OpenCores_MAC/Clk_ctrl.v"
verilog work "pcores/rtl/OpenCores_MAC/afifo.v"
verilog work "pcores/rtl/OpenCores_MAC/MAC_top.v"
vhdl work "pcores/rtl/OpenCores_MAC/calc_ipv4_checksum.vhd"
vhdl work "pcores/rtl/ip/UDP_1GbE.vhd"
vhdl work "pcores/rtl/clk_manager/clk_manager.vhd"
vhdl work "gpmc_test.vhd"
