#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar  9 17:57:05 2021
# Process ID: 18518
# Current directory: /home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/image_inverter_BLIp/xsim_script.tcl}
# Log file: /home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/xsim.log
# Journal file: /home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/image_inverter_BLIp/xsim_script.tcl
source image_inverter_BLIp.tcl
