Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/34-openroad-cts/pll_top.odb'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0094] Found 13 endpoints with setup violations.
[INFO RSZ-0099] Repairing 13 out of 13 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |            | Endpts | Endpt
---------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |   -3.003 |      -20.3 |     13 | _2181_/D
       10 |       0 |       8 |        0 |      0 |     1 |   -2.107 |      -10.7 |     13 | _2181_/D
       20 |       0 |      16 |        0 |      0 |     3 |   -1.851 |       -8.3 |     13 | _2181_/D
       30 |       2 |      22 |        3 |      0 |     4 |   -1.166 |       -4.1 |     13 | _2181_/D
       40 |       2 |      28 |        3 |      0 |     8 |   -1.280 |       -4.9 |     13 | _2181_/D
       50 |       3 |      37 |        3 |      0 |     8 |   -1.025 |       -3.4 |     13 | _2181_/D
       60 |       3 |      43 |        7 |      0 |    10 |   -0.969 |       -3.1 |     13 | _2181_/D
       70 |       3 |      48 |        9 |      0 |    14 |   -0.870 |       -2.5 |     13 | _2181_/D
       77 |       3 |      51 |        9 |      0 |    14 |   -0.829 |       -2.3 |     13 | _2181_/D
       80 |       3 |      51 |        9 |      0 |    16 |   -0.827 |       -2.3 |     13 | _2181_/D
       81 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |     13 | _2181_/D
       86 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |     13 | _2181_/D
       89 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |     13 | _2181_/D
       90 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |     13 | _2181_/D
       97 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |     13 | _2181_/D
       98 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |     12 | _2181_/D
       99 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |     11 | _2181_/D
      100 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |     11 | _2181_/D
      100 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |     10 | _2181_/D
      101 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      9 | _2181_/D
      102 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      8 | _2181_/D
      103 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      7 | _2181_/D
      104 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      6 | _2181_/D
      105 |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      5 | _2181_/D
     106* |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      5 | _2181_/D
     107* |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      5 | _2181_/D
     108* |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      5 | _2181_/D
     109* |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      5 | _2181_/D
     110* |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      5 | _2181_/D
     110* |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      5 | _2181_/D
    final |       3 |      52 |        9 |      0 |    16 |   -0.824 |       -2.3 |      5 | _2181_/D
---------------------------------------------------------------------------------------------------
[INFO RSZ-0059] Removed 3 buffers.
[INFO RSZ-0040] Inserted 5 buffers.
[INFO RSZ-0041] Resized 52 instances.
[INFO RSZ-0043] Swapped pins on 16 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0046] Found 60 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |   0.041 |  -0.073 | _2118_/D
    final |       0 |      61 |            0 |   0.101 |   0.000 | _2137_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 61 hold buffers.
Placement Analysis
---------------------------------
total displacement        548.5 u
average displacement        0.3 u
max displacement            6.9 u
original HPWL           25572.3 u
legalized HPWL          26961.9 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 675 instances
[INFO DPL-0021] HPWL before           26961.9 u
[INFO DPL-0022] HPWL after            25928.5 u
[INFO DPL-0023] HPWL delta               -3.8 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               122     457.94
  Tap cell                                378     472.95
  Buffer                                    1       3.75
  Clock buffer                             17     245.24
  Timing Repair Buffer                    340    2061.98
  Inverter                                 27     101.35
  Clock inverter                           15     212.70
  Sequential cell                         154    3116.74
  Multi-Input combinational cell         1004    7055.52
  Total                                  2058   13728.17
Writing OpenROAD database to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/36-openroad-resizertimingpostcts/pll_top.odb'…
Writing netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/36-openroad-resizertimingpostcts/pll_top.nl.v'…
Writing powered netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/36-openroad-resizertimingpostcts/pll_top.pnl.v'…
Writing layout to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/36-openroad-resizertimingpostcts/pll_top.def'…
Writing timing constraints to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/36-openroad-resizertimingpostcts/pll_top.sdc'…
