// Seed: 1633089274
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout reg id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  always @(posedge -1)
    case (1)
      -1'b0: begin : LABEL_0
        id_3 = id_1;
      end
      default begin : LABEL_1
        id_3 <= 1;
      end
    endcase
  assign id_3 = -1'b0;
  assign id_2[-1'b0] = -1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
