Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Wu, H.-S., Zhang, Z., Papaefthymiou, M.C.","A 13.8µW binaural dual-microphone digital ANSI S1.11 filter bank for hearing AIDS with zero-short-circuit-current logic in 65nm CMOS",2017,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","60",, 7870404,"348","349",,,10.1109/ISSCC.2017.7870404,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016246932&doi=10.1109%2fISSCC.2017.7870404&partnerID=40&md5=2a14e18db42c584ccdf6e41c53f00cb8",Conference Paper,Scopus,2-s2.0-85016246932
"Lu, S., Zhang, Z., Papaefthymiou, M.","A 5.5GHz 0.84TOPS/mm2 neural network engine with stream architecture and resonant clock mesh",2017,"2016 IEEE Asian Solid-State Circuits Conference, A-SSCC 2016 - Proceedings",,, 7844153,"133","136",,,10.1109/ASSCC.2016.7844153,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015223753&doi=10.1109%2fASSCC.2016.7844153&partnerID=40&md5=a8b91b0a5b48747f075290343c4cb74f",Conference Paper,Scopus,2-s2.0-85015223753
"Ahn, S., Kang, M., Papaefthymiou, M.C., Kim, T.","Design Methodology for Synthesizing Resonant Clock Networks in the Presence of Dynamic Voltage/Frequency Scaling",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","12", 7434620,"2068","2081",,,10.1109/TCAD.2016.2543022,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84999836265&doi=10.1109%2fTCAD.2016.2543022&partnerID=40&md5=d03b3c3d3f5e7429181e4bd49483b88b",Conference Paper,Scopus,2-s2.0-84999836265
"Shao, L., Raghavan, A., Kim, G.-H., Emurian, L., Rosen, J., Papaefthymiou, M.C., Wenisch, T.F., Martin, M.M.K., Pipe, K.P.","Figure-of-merit for phase-change materials used in thermal management",2016,"International Journal of Heat and Mass Transfer","101",,,"764","771",,5,10.1016/j.ijheatmasstransfer.2016.05.040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973401346&doi=10.1016%2fj.ijheatmasstransfer.2016.05.040&partnerID=40&md5=d91855888c64bbadadaa47dd4d7527a3",Article,Scopus,2-s2.0-84973401346
"Ou, T.-C., Zhang, Z., Papaefthymiou, M.C.","A 934MHz 9Gb/s 3.2pJ/b/iteration charge-recovery LDPC decoder with in-package inductors",2016,"2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings",,, 7387474,"","",,1,10.1109/ASSCC.2015.7387474,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963930777&doi=10.1109%2fASSCC.2015.7387474&partnerID=40&md5=452ce1cd09aaaf534c07ac701b984cad",Conference Paper,Scopus,2-s2.0-84963930777
"Lu, S., Zhang, Z., Papaefthymiou, M.","1.32GHz high-throughput charge-recovery AES core with resistance to DPA attacks",2015,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers","2015-August",, 7231274,"C246","C247",,3,10.1109/VLSIC.2015.7231274,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957874162&doi=10.1109%2fVLSIC.2015.7231274&partnerID=40&md5=058c96f0ab1bd8c6049c25b968135dcc",Conference Paper,Scopus,2-s2.0-84957874162
"Ahn, S., Kang, M., Papaefthymiou, M.C., Kim, T.","Synthesis of resonant clock networks supporting dynamic voltage / frequency scaling",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7059053,"484","489",,2,10.1109/ASPDAC.2015.7059053,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926436204&doi=10.1109%2fASPDAC.2015.7059053&partnerID=40&md5=f86a236c7fd5db380f3b3663623d6be9",Conference Paper,Scopus,2-s2.0-84926436204
"Ou, T.-C., Zhang, Z., Papaefthymiou, M.C.","An 821MHz 7.9Gb/s 7.3pJ/b/iteration charge-recovery LDPC decoder",2014,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","57",, 6757514,"462","463",,3,10.1109/ISSCC.2014.6757514,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898079912&doi=10.1109%2fISSCC.2014.6757514&partnerID=40&md5=c71695cdd9e7fc8fcb1c6df2c4c6dbbc",Conference Paper,Scopus,2-s2.0-84898079912
"Shao, L., Raghavan, A., Emurian, L., Papaefthymiou, M.C., Wenisch, T.F., Martin, M.M.K., Pipe, K.P.","On-chip phase change heat sinks designed for computational sprinting",2014,"Annual IEEE Semiconductor Thermal Measurement and Management Symposium",,, 6892211,"29","34",,8,10.1109/SEMI-THERM.2014.6892211,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907693113&doi=10.1109%2fSEMI-THERM.2014.6892211&partnerID=40&md5=045e37028d0954f1660e90d59b341def",Conference Paper,Scopus,2-s2.0-84907693113
"Raghavan, A., Emurian, L., Shao, L., Papaefthymiou, M., Pipe, K.P., Wenisch, T.F., Martin, M.M.K.","Utilizing dark silicon to save energy with computational sprinting",2013,"IEEE Micro","33","5", 6576750,"20","28",,11,10.1109/MM.2013.76,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886566141&doi=10.1109%2fMM.2013.76&partnerID=40&md5=be7c052d298b088c73945ee97b804d2b",Article,Scopus,2-s2.0-84886566141
"Raghavan, A., Luo, Y., Chandawalla, A., Papaefthymiou, M., Pipe, K.P., Wenisch, T.F., Martin, M.M.K.","Designing for responsiveness with computational sprinting",2013,"IEEE Micro","33","3", 6497034,"8","15",,3,10.1109/MM.2013.51,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879067076&doi=10.1109%2fMM.2013.51&partnerID=40&md5=48ae851fa8f0320bd194d7cb5059cd2a",Article,Scopus,2-s2.0-84879067076
"Raghavan, A., Emurian, L., Shao, L., Papaefthymiou, M., Pipe, K.P., Wenisch, T.F., Martin, M.M.K.","Computational sprinting on a hardware/software testbed",2013,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"155","166",,15,10.1145/2451116.2451135,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875647239&doi=10.1145%2f2451116.2451135&partnerID=40&md5=41bce21f5c8fe69021a460838821728d",Conference Paper,Scopus,2-s2.0-84875647239
"Sathe, V.S., Arekapudi, S., Ishii, A., Ouyang, C., Papaefthymiou, M.C., Naffziger, S.","Resonant-clock design for a power-efficient, high-volume x86-64 microprocessor",2013,"IEEE Journal of Solid-State Circuits","48","1", 6332544,"140","149",,23,10.1109/JSSC.2012.2218068,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872116948&doi=10.1109%2fJSSC.2012.2218068&partnerID=40&md5=1ecc3d5596d693492f3a8fb1dd3155d3",Article,Scopus,2-s2.0-84872116948
"Sathe, V., Arekapudi, S., Ouyang, C., Papaefthymiou, M., Ishii, A., Naffziger, S.","Resonant clock design for a power-efficient high-volume x86-64 microprocessor",2012,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","55",, 6176933,"68","69",,19,10.1109/ISSCC.2012.6176933,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860670308&doi=10.1109%2fISSCC.2012.6176933&partnerID=40&md5=625c4d64b1ef53b60dbf7cb234e05b03",Conference Paper,Scopus,2-s2.0-84860670308
"Raghavan, A., Luo, Y., Chandawalla, A., Papaefthymiou, M., Pipe, K.P., Wenisch, T.F., Martin, M.M.K.","Computational sprinting",2012,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6169031,"249","260",,51,10.1109/HPCA.2012.6169031,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860318077&doi=10.1109%2fHPCA.2012.6169031&partnerID=40&md5=1e9c05288d1e49da743e49eb0552a7b4",Conference Paper,Scopus,2-s2.0-84860318077
"Kao, J.C., Ma, W.-H., Sathe, V.S., Papaefthymiou, M.","Energy-efficient low-latency 600 MHz FIR with high-overdrive charge-recovery logic",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","6", 5764852,"977","988",,9,10.1109/TVLSI.2011.2140346,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861197195&doi=10.1109%2fTVLSI.2011.2140346&partnerID=40&md5=591ac4f1aa5d8ce81175e250e57db56c",Article,Scopus,2-s2.0-84861197195
"Ma, W.-H., Kao, J.C., Papaefthymiou, M.","A 5.5GS/s 28mW 5-bit flash ADC with resonant clock distribution",2011,"European Solid-State Circuits Conference",,, 6044888,"155","158",,7,10.1109/ESSCIRC.2011.6044888,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-82955194920&doi=10.1109%2fESSCIRC.2011.6044888&partnerID=40&md5=ff77938c8919f28f7bd0c019e31bc832",Conference Paper,Scopus,2-s2.0-82955194920
"Kao, J.C., Ma, W.-H., Kim, S., Papaefthymiou, M.","2.07 GHz floating-point unit with resonant-clock precharge logic",2010,"2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010",,, 5716593,"213","216",,6,10.1109/ASSCC.2010.5716593,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952838562&doi=10.1109%2fASSCC.2010.5716593&partnerID=40&md5=a3343ae6ee1fd6b4c7d43f75d91795a9",Conference Paper,Scopus,2-s2.0-79952838562
"Ma, W.-H., Kao, J.C., Sathe, V.S., Papaefthymiou, M.C.","187 MHz subthreshold-supply charge-recovery FIR",2010,"IEEE Journal of Solid-State Circuits","45","4", 5437476,"793","803",,18,10.1109/JSSC.2010.2042247,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950196024&doi=10.1109%2fJSSC.2010.2042247&partnerID=40&md5=dedf17e8c923db5f7ecf64f6ddf9f233",Article,Scopus,2-s2.0-77950196024
"Ishii, A.T., Kao, J.C., Sathe, V.S., Papaefthymiou, M.C.","A resonant-clock 200MHz ARM926EJ-S™ microcontroller",2009,"ESSCIRC 2009 - Proceedings of the 35th European Solid-State Circuits Conference",,, 5325961,"356","359",,7,10.1109/ESSCIRC.2009.5325961,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72849107121&doi=10.1109%2fESSCIRC.2009.5325961&partnerID=40&md5=e81f520366a3010f8a2762d37a8e5e98",Conference Paper,Scopus,2-s2.0-72849107121
"Kao, J.C., Ma, W.-H., Sathe, V.S., Papaefthymiou, M.","A charge-recovery 600MHz FIR filter with 1.5-cycle latency overhead",2009,"ESSCIRC 2009 - Proceedings of the 35th European Solid-State Circuits Conference",,, 5325975,"160","163",,7,10.1109/ESSCIRC.2009.5325975,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72849131924&doi=10.1109%2fESSCIRC.2009.5325975&partnerID=40&md5=889c08cd1cef732b50c90474247fbde8",Conference Paper,Scopus,2-s2.0-72849131924
"Ma, W.-H., Kao, J.C., Sathe, V.S., Papaefthymiou, M.","A 187MHz subthreshold-supply robust FIR filter with charge-recovery logic",2009,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 5205365,"202","203",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449382273&partnerID=40&md5=50a1035944f2cc1e54f06b18afcb924e",Conference Paper,Scopus,2-s2.0-70449382273
"Sathe, V.S., Kao, J.C., Papaefthymiou, M.C.","A 0.8-1.2GHz single-phase resonant-clocked FIR filter with level-sensitive latches",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4405799,"583","586",,2,10.1109/CICC.2007.4405799,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39549083305&doi=10.1109%2fCICC.2007.4405799&partnerID=40&md5=1c32279f77a31d116c7928fbcd0718bf",Conference Paper,Scopus,2-s2.0-39549083305
"Sathe, V.S., Kao, J.C., Papaefthymiou, M.C.","Resonant-clock latch-based design",2008,"IEEE Journal of Solid-State Circuits","43","4",,"864","872",,33,10.1109/JSSC.2008.917501,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41549157306&doi=10.1109%2fJSSC.2008.917501&partnerID=40&md5=924e282c8aaf3643234af1f6611f2c45",Conference Paper,Scopus,2-s2.0-41549157306
"Sathe, V.S., Kao, J.C., Papaefthymiou, M.C.","RF2: A 1GHz FIR filter with distributed resonant clock generator",2007,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 4342759,"44","45",,12,10.1109/VLSIC.2007.4342759,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749126175&doi=10.1109%2fVLSIC.2007.4342759&partnerID=40&md5=288e0e84eb5bb4a02834b8a9328498d0",Conference Paper,Scopus,2-s2.0-39749126175
"Yu, Z., Papaefthymiou, M.C., Liu, X.","Skew spreading for peak current reduction",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, 1228893,"461","464",,4,10.1145/1228784.1228893,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748837520&doi=10.1145%2f1228784.1228893&partnerID=40&md5=3c0a63f04c480d815f38b019ad277cd0",Conference Paper,Scopus,2-s2.0-34748837520
"Kim, S., Kosonocky, S.V., Knebel, D.R., Stawiasz, K., Papaefthymiou, M.C.","A multi-mode power gating structure for low-voltage deep-submicron CMOS ICs",2007,"IEEE Transactions on Circuits and Systems II: Express Briefs","54","7",,"586","590",,45,10.1109/TCSII.2007.894428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547595879&doi=10.1109%2fTCSII.2007.894428&partnerID=40&md5=462d6378e64370f0f9d95d508376531a",Article,Scopus,2-s2.0-34547595879
"Sathe, V., Papaefthymiou, M.C., Kosonocky, S.V., Kim, S.","On-chip synchronous communication between clock domains with quotient frequencies",2007,"Electronics Letters","43","9",,"496","499",,,10.1049/el:20070293,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247573978&doi=10.1049%2fel%3a20070293&partnerID=40&md5=1a4711930e5bba28bd13305613b6cb17",Article,Scopus,2-s2.0-34247573978
"Sathe, V.S., Kao, J.C., Papaefthymiou, M.C.","A 0.8-1.2GHz Single-Phase Resonant-Clocked FIR Filter with Level-Sensitive Latches",2007,"Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007",,, 4405799,"583","586",,1,10.1109/CICC.2007.4405799,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876538363&doi=10.1109%2fCICC.2007.4405799&partnerID=40&md5=86f7220939dc90ca4cbeed4548da5b95",Conference Paper,Scopus,2-s2.0-84876538363
"Sathe, V.S., Chueh, J.-Y., Papaefthymiou, M.C.","Energy-efficient GHz-class charge-recovery logic",2007,"IEEE Journal of Solid-State Circuits","42","1",,"38","46",,41,10.1109/JSSC.2006.885053,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846257638&doi=10.1109%2fJSSC.2006.885053&partnerID=40&md5=470839d75c82abd46c9d2c5d5afc5a38",Article,Scopus,2-s2.0-33846257638
"Sathe, V., Chueh, J.-Y., Papaefthymiou, M.","A 1.1GHz charge-recovery logic",2006,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,, 1696205,"","",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749191449&partnerID=40&md5=4336894ee982293ce8c1bcd1f750613d",Conference Paper,Scopus,2-s2.0-39749191449
"Kim, J., Papaefthymiou, M.C., Neves, J.L.","Parallelizing post-placement timing optimization",2006,"20th International Parallel and Distributed Processing Symposium, IPDPS 2006","2006",, 1639372,"","",,1,10.1109/IPDPS.2006.1639372,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847171924&doi=10.1109%2fIPDPS.2006.1639372&partnerID=40&md5=950aaaee4d1b3cf4594e20c6e0899b09",Conference Paper,Scopus,2-s2.0-33847171924
"Chueh, J.-Y., Sathe, V., Papaefthymiou, M.C.","900MHz to 1.2GHz two-phase resonant clock network with programmable driver and loading",2006,"Proceedings of the Custom Integrated Circuits Conference",,, 4115069,"777","780",,5,10.1109/CICC.2006.320995,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34347233532&doi=10.1109%2fCICC.2006.320995&partnerID=40&md5=318608f9e7684b7033e554363c72ff33",Conference Paper,Scopus,2-s2.0-34347233532
"Liu, X., Peng, Y., Papaefthymiou, M.C.","Practical repeater insertion for low power: What repeater library do we need?",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","5",,"917","924",,3,10.1109/TCAD.2006.855968,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646410712&doi=10.1109%2fTCAD.2006.855968&partnerID=40&md5=96df5dff8ae1608671049682b85f1c72",Conference Paper,Scopus,2-s2.0-33646410712
"Sathe, V.S., Papaefthymiou, M.C., Ziesler, C.H.","A GHz-class charge recovery logic",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"91","94",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444435246&partnerID=40&md5=c2cbd5dd56029ed8c4e36902827a2d9e",Conference Paper,Scopus,2-s2.0-28444435246
"Kim, J., Neves, J., Papaefthymiou, M.","Multi-session partitioning for parallel timing optimization",2005,"Parallel and Distributed Computing, Applications and Technologies, PDCAT Proceedings","2005",, 1578990,"598","602",,,10.1109/PDCAT.2005.170,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745162891&doi=10.1109%2fPDCAT.2005.170&partnerID=40&md5=93597e328c7cbe53c677bba7f17e2e2b",Conference Paper,Scopus,2-s2.0-33745162891
"Liu, X., Peng, Y., Papaefthymiou, M.C.","RIP: An efficient hybrid repeater insertion scheme for low power",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395777,"1330","1335",,3,10.1109/DATE.2005.262,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646928070&doi=10.1109%2fDATE.2005.262&partnerID=40&md5=4ba17cd557e34ecdafba77b5c51de17c",Conference Paper,Scopus,2-s2.0-33646928070
"Sathe, V., Chueh, J.-Y., Kim, J., Ziesler, C.H., Kim, S., Papaefthymiou, M.C.","Fast, efficient, recovering, and irreversible",2005,"2005 Computing Frontiers Conference",,,,"407","413",,1,10.1145/1062261.1062330,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644637583&doi=10.1145%2f1062261.1062330&partnerID=40&md5=55a6bfe30f00326e9804107a4db6dee7",Conference Paper,Scopus,2-s2.0-33644637583
"Chueh, J.-Y., Papaefthymiou, M.C., Ziesler, C.H.","Two-phase resonant clock distribution",2005,"Proceedings - IEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI",,,,"65","70",,9,10.1109/ISVLSI.2005.74,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-26844488931&doi=10.1109%2fISVLSI.2005.74&partnerID=40&md5=ea17b07dabd3ddacaf721513d390c03a",Conference Paper,Scopus,2-s2.0-26844488931
"Sathe, V.S., Papaefthymiou, M.C., Ziesler, C.H.","Boost Logic: A high speed energy recovery circuit family",2005,"Proceedings - IEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI",,,,"22","27",,5,10.1109/ISVLSI.2005.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-26844475869&doi=10.1109%2fISVLSI.2005.22&partnerID=40&md5=782e913885cbf4497a70b2d7aaea0630",Conference Paper,Scopus,2-s2.0-26844475869
"Liu, X., Papaefthymiou, M.C.","HyPE: Hybrid power estimation for IP-based systems-on-chip",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","7",,"1089","1103",,20,10.1109/TCAD.2005.850891,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22544431926&doi=10.1109%2fTCAD.2005.850891&partnerID=40&md5=af46310f9f92d0a1dfd2cce4d14adac5",Article,Scopus,2-s2.0-22544431926
"Kim, S., Ziesler, C.H., Papaefthymiou, M.C.","Charge-recovery computing on silicon",2005,"IEEE Transactions on Computers","54","6",,"651","659",,35,10.1109/TC.2005.91,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21044443623&doi=10.1109%2fTC.2005.91&partnerID=40&md5=79fe52d0312af403844900085b6b5751",Article,Scopus,2-s2.0-21044443623
"Kim, J., Papaefthymiou, M.C.","Constant-load energy recovery memory for efficient high-speed operation",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,, 3.2p,"240","243",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244400466&partnerID=40&md5=96a7b9a05c7c4f40bc07124d32a7190f",Conference Paper,Scopus,2-s2.0-16244400466
"Velenis, D., Papaefthymiou, M.C., Friedman, E.G.","Clock tree layout design for reduced delay uncertainty",2004,"Proceedings - IEEE International SOC Conference",,, p23,"179","180",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844303921&partnerID=40&md5=5a4113108049a391f1e775f881f8286c",Conference Paper,Scopus,2-s2.0-14844303921
"Kim, J., Papaefthymiou, M., Tayyab, A.","An algorithm for geometric load balancing with two constraints",2004,"Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)","18",,,"551","559",,,10.1142/S0219720004000739,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12444250044&doi=10.1142%2fS0219720004000739&partnerID=40&md5=e109dfab9b0c5fae8dd390c8cbbe10c6",Conference Paper,Scopus,2-s2.0-12444250044
"Sathe, V., Ziesler, C., Papaefthymiou, M., Kim, S., Kosonocky, S.","A synchronous interface for SoCs with multiple clock domains",2004,"Proceedings - IEEE International SOC Conference",,,,"173","174",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844293481&partnerID=40&md5=68c89db9ed1bf353af6f6d3043dc0e43",Conference Paper,Scopus,2-s2.0-14844293481
"Chueh, J.-Y., Ziesler, C.H., Papaefthymiou, M.C.","Experimental evaluation of resonant clock distribution",2004,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design",,,,"135","140",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544378668&partnerID=40&md5=999316ac0dded2b57f87d97654a21735",Conference Paper,Scopus,2-s2.0-4544378668
"Liu, X., Peng, Y., Papaefthymiou, M.C.","Practical repeater insertion for low power: What repeater library do we need?",2004,"Proceedings - Design Automation Conference",,,,"30","35",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444348455&partnerID=40&md5=3279d44dd93b7e2db3f7005cabe47070",Conference Paper,Scopus,2-s2.0-4444348455
"Chueh, J.-Y., Ziesler, C.H., Papaefthymiou, M.C.","Empirical evaluation of timing and power in resonant clock distribution",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"II249","II252",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344651328&partnerID=40&md5=e851071bb0a68f3187cace016fa0d832",Conference Paper,Scopus,2-s2.0-4344651328
"Liu, X., Papaefthymiou, M.C.","A Markov chain sequence generator for power macromodeling",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","7",,"1048","1062",,13,10.1109/TCAD.2004.829819,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142532760&doi=10.1109%2fTCAD.2004.829819&partnerID=40&md5=5c11db32da18ba62ba78cc87172be8d5",Article,Scopus,2-s2.0-3142532760
"Kim, J., Papaefthymiou, M.C.","Constant-Load Energy Recovery Memory for Efficient High-Speed Operation",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349343,"240","243",,,10.1109/LPE.2004.241030,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932167653&doi=10.1109%2fLPE.2004.241030&partnerID=40&md5=54ab5994ac553b750da43d6f4ec6ecf7",Conference Paper,Scopus,2-s2.0-84932167653
"Liu, X., Papaefthymiou, M.C.","Design of a 20-Mb/s 256-state Viterbi decoder",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","6",,"965","975",,7,10.1109/TVLSI.2003.817547,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0742284471&doi=10.1109%2fTVLSI.2003.817547&partnerID=40&md5=6a6ae92a485e3f2b22dbdd69304195da",Article,Scopus,2-s2.0-0742284471
"Kim, J., Papaefthymiou, M.C.","Block-based multiperiod dynamic memory design for low data-retention power",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","6",,"1006","1018",,22,10.1109/TVLSI.2003.817524,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0742303964&doi=10.1109%2fTVLSI.2003.817524&partnerID=40&md5=e290097865825d644789c4b11d59e62b",Article,Scopus,2-s2.0-0742303964
"Oweiss, K.G., Anderson, D.J., Papaefthymiou, M.M.","Optimizing Signal Coding in Neural Interface System-On-a-Chip Modules",2003,"Annual International Conference of the IEEE Engineering in Medicine and Biology - Proceedings","3",,,"2216","2219",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542360848&partnerID=40&md5=2a1f3a2572db8c06b73232574b27c5a5",Conference Paper,Scopus,2-s2.0-1542360848
"Ziesler, C.H., Kim, J., Sathe, V.S., Papaefthymiou, M.C.","A 225 MHz Resonant Clocked ASIC Chip",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"48","53",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542329513&partnerID=40&md5=4633436b328d8a8054aa517054b0e202",Conference Paper,Scopus,2-s2.0-1542329513
"Velenis, D., Papaefthymiou, M.C., Friedman, E.G.","Reduced delay uncertainty in high performance clock distribution networks",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253589,"68","73",,25,10.1109/DATE.2003.1253589,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342498251&doi=10.1109%2fDATE.2003.1253589&partnerID=40&md5=40a790dc2729f301b95d9874f1d20593",Conference Paper,Scopus,2-s2.0-2342498251
"Kim, S., Ziesler, C.H., Papaefthymiou, M.C.","Fine-grain real-time reconfigurable pipelining",2003,"IBM Journal of Research and Development","47","5-6",,"599","609",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348158504&partnerID=40&md5=754ae6a274b1f3599e5cf517fe55ee2c",Article,Scopus,2-s2.0-0348158504
"Kim, S., Ziesler, C.H., Papaefthymiou, M.C.","A true single-phase energy-recovery multiplier",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","2",,"194","207",,40,10.1109/TVLSI.2003.810795,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041767585&doi=10.1109%2fTVLSI.2003.810795&partnerID=40&md5=c84c5d4affdda4c5c0cc16694dfa7928",Article,Scopus,2-s2.0-0041767585
"Liu, X., Papaefthymiou, M.C.","HyPE: Hybrid power estimation for IP-based programmable systems",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",, 1195096,"606","609",,3,10.1109/ASPDAC.2003.1195096,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28344439488&doi=10.1109%2fASPDAC.2003.1195096&partnerID=40&md5=0535e998cb0f8890c05d3f33519f9f7a",Conference Paper,Scopus,2-s2.0-28344439488
"Ziesler, C.H., Kim, J., Papaefthymiou, M.C.","Energy recovering ASIC design",2003,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2003-January",, 1183364,"133","138",,15,10.1109/ISVLSI.2003.1183364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038791336&doi=10.1109%2fISVLSI.2003.1183364&partnerID=40&md5=d6487508c549664e8d35c2a42a553eca",Conference Paper,Scopus,2-s2.0-0038791336
"Ziesler, C.H., Kim, J., Papaefthymiou, M.C., Kim, S.","Energy recovery design for low-power ASICs",2003,"Proceedings - IEEE International SOC Conference, SOCC 2003",,, 1241561,"424","427",,2,10.1109/SOC.2003.1241561,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644459907&doi=10.1109%2fSOC.2003.1241561&partnerID=40&md5=fcb044ededbf03aecc87cd01c3e92ec1",Conference Paper,Scopus,2-s2.0-21644459907
"Liu, X., Papaefthymiou, M.C.","A Markov chain sequence generator for power macromodeling",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"404","411",,14,10.1145/774572.774632,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036911810&doi=10.1145%2f774572.774632&partnerID=40&md5=e4cd794e34cec87d410ed2058fd66acb",Conference Paper,Scopus,2-s2.0-0036911810
"Liu, X., Papaefthymiou, M.C.","A statistical model of input glitch propagation and its application in power macromodeling",2002,"Midwest Symposium on Circuits and Systems","1",,,"I380","I383",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036978631&partnerID=40&md5=7f6634b38b8bec6cba20f75c6a6a7030",Conference Paper,Scopus,2-s2.0-0036978631
"Kim, J., Ziesler, C.H., Papaefthymiou, M.C.","Energy recovering static memory",2002,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"92","97",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036954547&partnerID=40&md5=d0db65b246e6969cb451df9d2edac86a",Conference Paper,Scopus,2-s2.0-0036954547
"Liu, X., Papaefthymiou, M.C.","Design of a high-throughput low-power IS95 Viterbi decoder",2002,"Proceedings - Design Automation Conference",,,,"263","268",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036058319&partnerID=40&md5=f1c3a0836905091746da0f6298e572db",Conference Paper,Scopus,2-s2.0-0036058319
"Liu, X., Papaefthymiou, M.C., Friedman, E.G.","Retiming and clock scheduling for digital circuit optimization",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","2",,"184","203",,22,10.1109/43.980258,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036474593&doi=10.1109%2f43.980258&partnerID=40&md5=ce57668a6b400c0e3266b194ebd8ad62",Article,Scopus,2-s2.0-0036474593
"Liu, X., Papaefthymiou, M.C.","Incorporation of input glitches into power macromodeling",2002,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"IV/846","IV/849",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036290963&partnerID=40&md5=99c4bb907b2a8be5526307818fb64fb0",Conference Paper,Scopus,2-s2.0-0036290963
"Liu, X., Papaefthymiou, M.C.","A static power estimation methodology for IP-based design",2001,"Proceedings -Design, Automation and Test in Europe, DATE",,, 915038,"280","287",,20,10.1109/DATE.2001.915038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-11144249741&doi=10.1109%2fDATE.2001.915038&partnerID=40&md5=f0f68e9b07ccbc3d1e92eb10be603b49",Conference Paper,Scopus,2-s2.0-11144249741
"Velenis, D., Friedman, E.G., Papaefthymiou, M.C.","A clock tree topology extraction algorithm for improving the tolerance of clock distribution networks to delay uncertainty",2001,"ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings","4",, 922263,"422","425",,8,10.1109/ISCAS.2001.922263,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84888035000&doi=10.1109%2fISCAS.2001.922263&partnerID=40&md5=983da4f32ee77473aa705ad91b0a593e",Conference Paper,Scopus,2-s2.0-84888035000
"Koushanfar, F., Kirovski, D., Hong, I., Potkonjak, M., Papaefthymiou, M.C.","Symbolic debugging of embedded hardware and software",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","3",,"392","401",,,10.1109/43.913757,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035271734&doi=10.1109%2f43.913757&partnerID=40&md5=0c74dd5422198bd9a3e981c2ed3279b0",Article,Scopus,2-s2.0-0035271734
"Kim, S., Papaefthymiou, M.C.","True single-phase adiabatic circuitry",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","1",,"52","63",,53,10.1109/92.920819,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035242956&doi=10.1109%2f92.920819&partnerID=40&md5=692fbb2a20887ddfd4f581cb6b6cd8cc",Article,Scopus,2-s2.0-0035242956
"Kim, J., Papaefthymiou, M.C.","Block-based multi-period refresh for energy efficient dynamic memory",2001,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"193","197",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034780579&partnerID=40&md5=8dfdac35e1cd1ded39ac775804de393d",Conference Paper,Scopus,2-s2.0-0034780579
"Kim, S., Ziesler, C.H., Papaefthymiou, M.C.","A true single-phase 8-bit adiabatic multiplier",2001,"Proceedings - Design Automation Conference",,,,"758","763",,18,10.1109/DAC.2001.156238,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034841989&doi=10.1109%2fDAC.2001.156238&partnerID=40&md5=de79e6a5a65a3a54fc9680f9f20334ce",Article,Scopus,2-s2.0-0034841989
"Ziesler, C.H., Kim, S., Papaefthymiou, M.C.","A resonant clock generator for single-phase adiabatic systems",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"159","164",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034863402&partnerID=40&md5=3f8b3acb8281ecbbfea19c776d5e6faa",Conference Paper,Scopus,2-s2.0-0034863402
"Kim, S., Ziesler, C.I., Papaefthymiou, M.C.","Design, verification, and test of a true single-phase 8-bit adiabatic multiplier",2001,"Proceedings - 2001 Conference on Advanced Research in VLSI, ARVLSI 2001",,, 915549,"42","58",,8,10.1109/ARVLSI.2001.915549,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951755599&doi=10.1109%2fARVLSI.2001.915549&partnerID=40&md5=279e36781b3c8dbeb041b634f48fbef0",Conference Paper,Scopus,2-s2.0-84951755599
"Velenis, D., Friedman, E.G., Papaefthymiou, M.C.","A clock tree topology extraction algorithm for improving the tolerance of clock distribution networks to delay uncertainty",2001,"Materials Research Society Symposium - Proceedings","626",,,"IV422","IV425",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035026718&partnerID=40&md5=086a40ad570e5d250cf959f5b913f28d",Conference Paper,Scopus,2-s2.0-0035026718
"Lalgudi, K.N., Papaefthymiou, M.C., Potkonjak, M.","Optimizing computations for effective block-processing",2000,"ACM Transactions on Design Automation of Electronic Systems","5","3",,"604","630",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23044524600&partnerID=40&md5=c9b22df1719c91392fffcb9945799f7c",Article,Scopus,2-s2.0-23044524600
"Kim, J., Papaefthymiou, M.C.","Dynamic memory design for low data-retention power",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1918",,,"207","216",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944200144&partnerID=40&md5=598b7dc9ab1c6ed1269e78daef5ac6ce",Conference Paper,Scopus,2-s2.0-84944200144
"Kim, S., Papaefthymiou, M.C.","Reconfigurable low energy multiplier for multimedia system design",2000,"Proceedings - IEEE Computer Society Workshop on VLSI 2000: System Design for a System-on-Chip Era, IWV 2000",,, 844541,"129","134",,7,10.1109/IWV.2000.844541,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961960473&doi=10.1109%2fIWV.2000.844541&partnerID=40&md5=d84a926706ca12be0cdbfd36ae9c4fe5",Conference Paper,Scopus,2-s2.0-84961960473
"Kim, Suhwan, Ziesler, Conrad H., Papaefthymiou, Marios C.","Reconfigurable pipelined IDCT for low-energy video processing",2000,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"13","17",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033680974&partnerID=40&md5=7bf06cb36d1b12c58010f67c90701bd6",Conference Paper,Scopus,2-s2.0-0033680974
"Bernacchia, Giuseppe, Papaefthymiou, Marios C.","Analytical macromodeling for high-level power estimation",1999,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"280","283",,38,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033347269&partnerID=40&md5=9fe4f5f708bcf5e74f32ed5e402000e7",Conference Paper,Scopus,2-s2.0-0033347269
"Kim, Suhwan, Papaefthymiou, Mados C.","Single-phase source-coupled adiabatic logic",1999,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"97","99",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033362488&partnerID=40&md5=9935a8fa2cf64d834af16eaf2a7629e5",Article,Scopus,2-s2.0-0033362488
"Hong, I., Potkonjak, M., Papaefthymiou, M.","Efficient block scheduling to minimize context switching time for programmable embedded processors",1999,"Design Automation for Embedded Systems","4","4",,"311","327",,4,10.1023/A:1008921705476,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033311171&doi=10.1023%2fA%3a1008921705476&partnerID=40&md5=c67eb7bc99124d751e57c3016c77a7ee",Article,Scopus,2-s2.0-0033311171
"Liu, X., Papaefthymiou, M.C., Friedman, E.G.","Minimizing sensitivity to delay variations in high-performance synchronous circuits",1999,"Proceedings -Design, Automation and Test in Europe, DATE",,, 761197,"643","649",,2,10.1109/DATE.1999.761197,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893594612&doi=10.1109%2fDATE.1999.761197&partnerID=40&md5=555cb8f39aefaa1f10fa4621577125ad",Conference Paper,Scopus,2-s2.0-84893594612
"Hong, Sangjin, Kim, Suhwan, Papaefthymiou, Marios C., Stark, Wayne E.","Power-complexity analysis of pipelined VLSI FFT architectures for low energy wireless communication applications",1999,"Midwest Symposium on Circuits and Systems","1",,,"313","316",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033292714&partnerID=40&md5=2d573342e6638714d62ca8c5d62014e2",Conference Paper,Scopus,2-s2.0-0033292714
"Liu, Xun, Papaefthymiou, Marios C., Friedman, Eby G.","Maximizing performance by retiming and clock skew scheduling",1999,"Proceedings - Design Automation Conference",,,,"231","236",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032651059&partnerID=40&md5=70358c32aeb878830dcfa33da86e73c7",Article,Scopus,2-s2.0-0032651059
"Papaefthymiou, Marios C.","Asymptotically efficient retiming under setup and hold constraints",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"396","401",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032314154&partnerID=40&md5=9c178e74a7bf89e0954a6fac35ad7c74",Conference Paper,Scopus,2-s2.0-0032314154
"Kim, Suhwan, Papaefthymiou, Marios C.","True single-phase energy-recovering logic for low-power, high-speed VLSI",1998,"Proceedings of the International Symposium on Low Power Design",,,,"167","172",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031632011&partnerID=40&md5=3e43031cfb4b60d37d1738e9dfc8e608",Conference Paper,Scopus,2-s2.0-0031632011
"Kim, Suhwan, Papaefthymiou, Marios C.","True single-phase energy-recovering logic for low-power, high-speed VLSI",1998,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"[d]167","172",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031632590&partnerID=40&md5=eefdd1bf14127b2e6cdf6809e233b9d8",Conference Paper,Scopus,2-s2.0-0031632590
"Lalgudi, K.N., Papaefthymiou, M.C.","Retiming edge-triggered circuits under general delay models",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","12",,"1393","1408",,4,10.1109/43.664222,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031367675&doi=10.1109%2f43.664222&partnerID=40&md5=a346c657c02ff8604e9079e5269c503c",Article,Scopus,2-s2.0-0031367675
"Knapp, M.C., Kindlmann, P.J., Papaefthymiou, M.C.","Design and Evaluation of Adiabatic Arithmetic Units",1997,"Analog Integrated Circuits and Signal Processing","14","1-2",,"71","79",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031235547&partnerID=40&md5=001b62347d82333e46707b0b218b895c",Article,Scopus,2-s2.0-0031235547
"Lalgudi, K.N., Papaefthymiou, M.C.","Computing strictly-second shortest paths",1997,"Information Processing Letters","63","4",,"177","181",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031209084&partnerID=40&md5=c85f84cf289ec172d4e0a805faf6e288",Article,Scopus,2-s2.0-0031209084
"Ishii, A.T., Leiserson, C.E., Papaefthymiou, M.C.","Optimizing two-phase, level-clocked circuitry",1997,"Journal of the ACM","44","1",,"148","199",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030704430&partnerID=40&md5=6b0f047fdea4354f5ab4bc222e1751cc",Article,Scopus,2-s2.0-0030704430
"Wang, F., Papaefthymiou, M., Squillante, M.","Performance evaluation of gang scheduling for parallel and distributed multiprogramming",1997,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1291",,,"277","298",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84956998801&partnerID=40&md5=d7f44829c14e26306add546fc86006a3",Conference Paper,Scopus,2-s2.0-84956998801
"Lalgudi, Kumar N., Papaefthymiou, Marios C.","Fixed-phase retiming for low power design",1996,"IEEE Symposium on Low Power Electronics",,,,"259","264",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030393664&partnerID=40&md5=ed184fbaab124e942856e068f69b191a",Conference Paper,Scopus,2-s2.0-0030393664
"Squillante, Mark S., Wang, Fang, Papaefthymiou, Marios","Analysis of gang scheduling for multiprogrammed parallel computing environments",1996,"Annual ACM Symposium on Parallel Algorithms and Architectures",,,,"89","98",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030389406&partnerID=40&md5=b4a5d898851ad071030a75e7ec015ba9",Conference Paper,Scopus,2-s2.0-0030389406
"Squillante, M.S., Wang, F., Papaefthymiou, M.","Stochastic analysis of gang scheduling in parallel and distributed systems",1996,"Performance Evaluation","27-28",,,"273","296",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030258429&partnerID=40&md5=5454b43f77c1f80f1b2778e3d32b6b1c",Article,Scopus,2-s2.0-0030258429
"Lalgudi, Kumar N., Papaefthymiou, Marios C.","Fixed-phase retiming for low power design",1996,"International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"259","264",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029713424&partnerID=40&md5=c0150f3a7031de8271fb7f2680f16500",Conference Paper,Scopus,2-s2.0-0029713424
"Lalgudi, Kumar N., Papaefthymiou, Marios C., Potkonjak, Miodrag","Optimizing systems for effective block-processing: The k-delay problem",1996,"Proceedings - Design Automation Conference",,,,"714","719",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029694569&partnerID=40&md5=0d76e545baacfb040d55c74ea674d0d0",Conference Paper,Scopus,2-s2.0-0029694569
"Knapp, Micah C., Kindlmann, Peter J., Papaefthymiou, Marios C.","Implementing and evaluating adiabatic arithmetic units",1996,"Proceedings of the Custom Integrated Circuits Conference",,,,"115","118",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029717449&partnerID=40&md5=62b336ddcd9084fbfdc077f912c82841",Conference Paper,Scopus,2-s2.0-0029717449
"Wang, F., Franke, H., Papaefthymiou, M., Pattnalk, P., Rudolph, L., Squillante, M.S.","A gang scheduling design for multiprogrammed parallel computing environments",1996,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1162",,,"111","125",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21444437123&partnerID=40&md5=1e3b725a557a6dfafb2d747a31aef69a",Conference Paper,Scopus,2-s2.0-21444437123
"Lalgudi, Kumar N., Papaefthymiou, Marios C.","Dela Y: an efficient tool for retiming with realistic delay modeling",1995,"Proceedings - Design Automation Conference",,,,"304","309",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029233970&partnerID=40&md5=20daf86c4b1ce1cc322292857e692a4d",Conference Paper,Scopus,2-s2.0-0029233970
"Alidina, Mazhar, Monteiro, Jose, Devadas, Srinivas, Ghosh, Abhijit, Papaefthymiou, Marios","Precomputation-based sequential logic optimization for low power",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"74","81",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028710947&partnerID=40&md5=1ff0bee638f624458d4cb8ab06eccbaa",Article,Scopus,2-s2.0-0028710947
"Papaefthymiou, M.C.","Understanding retiming through maximum average-delay cycles",1994,"Mathematical Systems Theory","27","1",,"65","84",,18,10.1007/BF01187093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0008647363&doi=10.1007%2fBF01187093&partnerID=40&md5=d79e15da97b7f3765548782242df859d",Article,Scopus,2-s2.0-0008647363
"Alidina, M., Monteiro, J., Devadas, S., Ghosh, A., Papaefthymiou, M.","Precomputation-Based Sequential Logic Optimization for Low Power",1994,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","2","4",,"426","436",,125,10.1109/92.335011,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028727716&doi=10.1109%2f92.335011&partnerID=40&md5=448478d0c5e70d5d0a4163a611de61e2",Article,Scopus,2-s2.0-0028727716
"Papaefthymiou, Marios C., Randall, Keith H.","TIM: a timing package for two-phase, level-clocked circuitry",1993,"Proceedings - Design Automation Conference",,,,"497","502",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027246923&partnerID=40&md5=0294a118052f00016997fc637bdbc04e",Conference Paper,Scopus,2-s2.0-0027246923
