module TopLevel (SW, LEDR);
 input [9:0] SW;
 output [9:0] LEDR;
 and OnlyGate (LEDR[0], SW[0], SW[1]); // LEDR[0] = SW[0] & SW[1]
endmodule
