Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu Apr 21 18:38:06 2022
| Host             : DESKTOP-V7IGHGP running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.919        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.764        |
| Device Static (W)        | 0.155        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.9         |
| Junction Temperature (C) | 47.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.051 |       11 |       --- |             --- |
| Slice Logic              |     0.023 |    34142 |       --- |             --- |
|   LUT as Logic           |     0.019 |    11427 |     53200 |           21.48 |
|   CARRY4                 |     0.002 |     1175 |     13300 |            8.83 |
|   Register               |     0.001 |    16428 |    106400 |           15.44 |
|   LUT as Distributed RAM |    <0.001 |      430 |     17400 |            2.47 |
|   LUT as Shift Register  |    <0.001 |      368 |     17400 |            2.11 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |       27 |     53200 |            0.05 |
|   Others                 |     0.000 |     1060 |       --- |             --- |
| Signals                  |     0.037 |    25955 |       --- |             --- |
| Block RAM                |     0.010 |     12.5 |       140 |            8.93 |
| MMCM                     |     0.103 |        1 |         4 |           25.00 |
| PLL                      |     0.094 |        1 |         4 |           25.00 |
| DSPs                     |     0.057 |       65 |       220 |           29.55 |
| I/O                      |     0.134 |       25 |       125 |           20.00 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.155 |          |           |                 |
| Total                    |     1.919 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.202 |       0.185 |      0.017 |
| Vccaux    |       1.800 |     0.122 |       0.105 |      0.016 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.002 |       0.001 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.680 |       0.647 |      0.033 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+--------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                             | Constraint (ns) |
+-------------------------------+--------------------------------------------------------------------+-----------------+
| CLKFBIN                       | design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN   |            25.0 |
| PixelClkIO                    | design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk  |            25.0 |
| SerialClkIO                   | design_1_i/AXI2DVI/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk |             5.0 |
| clk_fpga_0                    | design_1_i/processing_system7/inst/FCLK_CLK0                       |            10.0 |
| clk_fpga_0                    | design_1_i/processing_system7/inst/FCLK_CLK_unbuffered[0]          |            10.0 |
| clk_fpga_1                    | design_1_i/processing_system7/inst/FCLK_CLK1                       |            25.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0              |            41.7 |
| clk_out2_design_1_clk_wiz_0_0 | design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0              |            20.8 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0_0              |            50.0 |
+-------------------------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| design_1_wrapper             |     1.764 |
|   design_1_i                 |     1.762 |
|     AXI2DVI                  |     0.231 |
|       axi4s_vid_out          |     0.002 |
|       rgb2dvi                |     0.228 |
|     OV7670_GRAYSCALE_TO_AXIS |     0.003 |
|       axis_data_fifo         |     0.002 |
|     VDMA                     |     0.042 |
|       axi_vdma               |     0.020 |
|       smartconnect           |     0.022 |
|     axi_iic                  |     0.001 |
|       U0                     |     0.001 |
|     clk_wiz                  |     0.103 |
|       inst                   |     0.103 |
|     filter                   |     0.119 |
|       convolution_filter     |     0.075 |
|       gray2rgb               |     0.002 |
|       scaleImage             |     0.041 |
|     processing_system7       |     1.257 |
|       inst                   |     1.257 |
|     ps7_0_axi_periph         |     0.004 |
|       s00_couplers           |     0.003 |
|       xbar                   |     0.001 |
+------------------------------+-----------+


