// Seed: 2438846537
module module_0;
  assign module_3.id_0 = 0;
  assign module_2.id_1 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input logic id_0,
    input wand  id_1,
    input wire  id_2
);
  logic id_4, id_5, id_6;
  always id_4 <= -1'b0;
  wire id_7, id_8;
  module_0 modCall_1 ();
  initial id_4 = id_0;
  wire id_9;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign id_1 = 1;
endmodule
module module_3 (
    input wand id_0,
    input uwire id_1,
    output wire id_2,
    input tri id_3,
    output tri1 id_4,
    output tri1 id_5,
    output wand id_6,
    input uwire id_7,
    output tri id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri id_11,
    output uwire id_12,
    output wire id_13,
    output tri1 id_14,
    input uwire id_15,
    input supply1 id_16,
    input supply1 id_17,
    input tri0 id_18,
    output wor id_19,
    input uwire id_20,
    output tri1 id_21
);
  assign id_2 = id_9;
  module_0 modCall_1 ();
endmodule
