 `include "hqm_dir_pipe_reg_def.rdl"
addrmap hqm_dir_pipe_map {
       Space = "MEM";
       BaseAddress = "0x00000000";

  cfg_control_general_r                         CFG_CONTROL_GENERAL                           @0x0c000000 ;
  cfg_control_pipeline_credits_r                CFG_CONTROL_PIPELINE_CREDITS                  @0x0c000004 ;
  cfg_detect_feature_operation_00_r             CFG_DETECT_FEATURE_OPERATION_00               @0x0c000008 ;
  cfg_detect_feature_operation_01_r             CFG_DETECT_FEATURE_OPERATION_01               @0x0c00000c ;
  cfg_diagnostic_aw_status_r                    CFG_DIAGNOSTIC_AW_STATUS                      @0x0c000010 ;
  cfg_diagnostic_aw_status_01_r                 CFG_DIAGNOSTIC_AW_STATUS_01                   @0x0c000014 ;
  cfg_diagnostic_aw_status_02_r                 CFG_DIAGNOSTIC_AW_STATUS_02                   @0x0c000018 ;
  cfg_error_inject_r                            CFG_ERROR_INJECT                              @0x0c00001c ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_DP_DQED_IF                    @0x0c000020 ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_DP_LSP_ENQ_DIR_IF             @0x0c000024 ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_DP_LSP_ENQ_RORPLY_IF          @0x0c000028 ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_LSP_DP_SCH_DIR_IF             @0x0c00002c ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_LSP_DP_SCH_RORPLY_IF          @0x0c000030 ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_ROP_DP_ENQ_DIR_IF             @0x0c000034 ;
  aw_fifo_control_r                             CFG_FIFO_WMSTAT_ROP_DP_ENQ_RO_IF              @0x0c000038 ;
  cfg_hw_agitate_control_r                      CFG_HW_AGITATE_CONTROL                        @0x0c00003c ;
  cfg_hw_agitate_select_r                       CFG_HW_AGITATE_SELECT                         @0x0c000040 ;
  cfg_interface_status_r                        CFG_INTERFACE_STATUS                          @0x0c000044 ;
  cfg_pipe_health_hold_00_r                     CFG_PIPE_HEALTH_HOLD_00                       @0x0c000048 ;
  cfg_pipe_health_valid_00_r                    CFG_PIPE_HEALTH_VALID_00                      @0x0c00004c ;
  aw_smon_activitycounter0_r                    CFG_SMON_ACTIVITYCOUNTER0                     @0x0c000050 ;
  aw_smon_activitycounter1_r                    CFG_SMON_ACTIVITYCOUNTER1                     @0x0c000054 ;
  aw_smon_compare0_r                            CFG_SMON_COMPARE0                             @0x0c000058 ;
  aw_smon_compare1_r                            CFG_SMON_COMPARE1                             @0x0c00005c ;
  aw_smon_configuration0_r                      CFG_SMON_CONFIGURATION0                       @0x0c000060 ;
  aw_smon_configuration1_r                      CFG_SMON_CONFIGURATION1                       @0x0c000064 ;
  aw_smon_maximum_timer_r                       CFG_SMON_MAXIMUM_TIMER                        @0x0c000068 ;
  aw_smon_timer_r                               CFG_SMON_TIMER                                @0x0c00006c ;
  cfg_syndrome_00_r                             CFG_SYNDROME_00                               @0x0c000070 ;
  cfg_syndrome_01_r                             CFG_SYNDROME_01                               @0x0c000074 ;
  cfg_unit_idle_r                               CFG_UNIT_IDLE                                 @0x0c000078 ;
  cfg_unit_timeout_r                            CFG_UNIT_TIMEOUT                              @0x0c00007c ;
  cfg_patch_control_r                           CFG_PATCH_CONTROL                             @0x0c000080 ;
  cfg_control_arb_weights_tqpri_dir_0_r         CFG_CONTROL_ARB_WEIGHTS_TQPRI_DIR_0           @0x04000000 ;
  cfg_control_arb_weights_tqpri_dir_1_r         CFG_CONTROL_ARB_WEIGHTS_TQPRI_DIR_1           @0x04000004 ;
  cfg_control_arb_weights_tqpri_replay_0_r      CFG_CONTROL_ARB_WEIGHTS_TQPRI_REPLAY_0        @0x04000008 ;
  cfg_control_arb_weights_tqpri_replay_1_r      CFG_CONTROL_ARB_WEIGHTS_TQPRI_REPLAY_1        @0x0400000c ;
  cfg_dir_csr_control_r                         CFG_DIR_CSR_CONTROL                           @0x04000010 ;
  cfg_unit_version_r                            CFG_UNIT_VERSION                              @0x04000014 ;

  //BEGIN OVERRIDES
CFG_FIFO_WMSTAT_ROP_DP_ENQ_RO_IF.FIFO_HWM->reset = 8'h04 ;
CFG_FIFO_WMSTAT_ROP_DP_ENQ_DIR_IF.FIFO_HWM->reset = 8'h04 ;
CFG_FIFO_WMSTAT_LSP_DP_SCH_DIR_IF.FIFO_HWM->reset = 8'h04 ;
CFG_FIFO_WMSTAT_LSP_DP_SCH_RORPLY_IF.FIFO_HWM->reset = 8'h04 ;
CFG_FIFO_WMSTAT_DP_DQED_IF.FIFO_HWM->reset = 8'h1d ;
CFG_FIFO_WMSTAT_DP_LSP_ENQ_DIR_IF.FIFO_HWM->reset = 8'h0d ;
CFG_FIFO_WMSTAT_DP_LSP_ENQ_RORPLY_IF.FIFO_HWM->reset = 8'h0d ;

CFG_FIFO_WMSTAT_ROP_DP_ENQ_RO_IF ->name = "Rop Dp Enq Ro If" ;
CFG_FIFO_WMSTAT_ROP_DP_ENQ_DIR_IF ->name = "Rop Dp Enq Dir If" ;
CFG_FIFO_WMSTAT_LSP_DP_SCH_DIR_IF ->name = "Lsp Dp Sch Dir If" ;
CFG_FIFO_WMSTAT_LSP_DP_SCH_RORPLY_IF ->name = "Lsp Dp Sch Rorply If" ;
CFG_FIFO_WMSTAT_DP_DQED_IF ->name = "Dp Dqed If" ;
CFG_FIFO_WMSTAT_DP_LSP_ENQ_DIR_IF ->name = "Dp Lsp Enq Dir If" ;
CFG_FIFO_WMSTAT_DP_LSP_ENQ_RORPLY_IF ->name = "Dp Lsp Enq Rorply If" ;

CFG_FIFO_WMSTAT_ROP_DP_ENQ_RO_IF ->desc = "Non-default settings may cause UNDEFINED behavior. rop_dp_enq_ro_if" ;
CFG_FIFO_WMSTAT_ROP_DP_ENQ_DIR_IF ->desc = "Non-default settings may cause UNDEFINED behavior. rop_dp_enq_dir_if" ;
CFG_FIFO_WMSTAT_LSP_DP_SCH_DIR_IF ->desc = "Non-default settings may cause UNDEFINED behavior. lsp_dp_sch_dir_if" ;
CFG_FIFO_WMSTAT_LSP_DP_SCH_RORPLY_IF ->desc = "Non-default settings may cause UNDEFINED behavior. lsp_dp_sch_rorply_if" ;
CFG_FIFO_WMSTAT_DP_DQED_IF ->desc = "Non-default settings may cause UNDEFINED behavior. dp_dqed_if" ;
CFG_FIFO_WMSTAT_DP_LSP_ENQ_DIR_IF ->desc = "Non-default settings may cause UNDEFINED behavior. dp_lsp_enq_dir_if" ;
CFG_FIFO_WMSTAT_DP_LSP_ENQ_RORPLY_IF ->desc = "Non-default settings may cause UNDEFINED behavior. dp_lsp_enq_rorply_if" ;

enum enum_smon_select {
mode00 = 8'd0 { desc = "00 0x00 reorder_pipe to dir_pipe enqueue directed request. compare[7:0]=qid" ; } ;
mode01 = 8'd1 { desc = "01 0x01 reorder_pipe to dir_pipe enqueue rofrag or replay list request. compare[7:0]=qid" ; } ;
mode02 = 8'd2 { desc = "02 0x02 unused" ; } ;
mode03 = 8'd3 { desc = "03 0x03 list_sel_pipe to dir_pipe schedule directed request. compare[7:0]=qid" ; } ;
mode04 = 8'd4 { desc = "04 0x04 list_sel_pipe to dir_pipe schedule replay list request. compare[7:0]=qid" ; } ;
mode05 = 8'd5 { desc = "05 0x05 dir_pipe to dqed_pipe schedule response. compare[7:0]=qid" ; } ;
mode06 = 8'd6 { desc = "06 0x06 dir_pipe to list_sel_pipe enqueue directed response. compare[7:0]=qid" ; } ;
mode07 = 8'd7 { desc = "07 0x07 dir_pipe to list_sel_pipe enqueue  rofrag or replay list response. compare[7:0]=qid" ; } ;
mode08 = 8'd8 { desc = "08 0x08 unused" ; } ;
mode09 = 8'd9 { desc = "09 0x09 unused" ; } ;
mode10 = 8'd10 { desc = "10 0x0a stall on dir_pipe to dqed_pipe interface" ; } ;
mode11 = 8'd11 { desc = "11 0x0b stall on dir_pipe to list_sel_pipe enqueue  rofrag or replay list interface" ; } ;
mode12 = 8'd12 { desc = "12 0x0c stall on dir_pipe to list_sel_pipe enqueue directed interface" ; } ;
mode13 = 8'd13 { desc = "13 0x0d stall on list_sel_pipe to dir_pipe schedule replay list interface" ; } ;
mode14 = 8'd14 { desc = "14 0x0e stall on list_sel_pipe to dir_pipe schedule directed interface" ; } ;
mode15 = 8'd15 { desc = "15 0x0f stall on reorder_pipe to dir_pipe enqueue interface" ; } ;
mode16 = 8'd16 { desc = "16 0x10 stall in pipeline contention" ; } ;
mode17 = 8'd17 { desc = "17 0x11 stall in dir pipeline contention" ; } ;
mode18 = 8'd18 { desc = "18 0x12 stall in ordered pipeline contention" ; } ;
mode19 = 8'd19 { desc = "19 0x13 unused" ; } ;
mode20 = 8'd20 { desc = "20 0x14  detect hqm_proc_clk_en fall to turn off local clocks" ; } ;
mode21 = 8'd21 { desc = "21 0x15 unused" ; } ;
mode22 = 8'd22 { desc = "22 0x16 unused" ; } ;
mode23 = 8'd23 { desc = "23 0x17 unused" ; } ;
} ;
CFG_SMON_CONFIGURATION1.MODE0->encode = enum_smon_select ;
CFG_SMON_CONFIGURATION1.MODE1->encode = enum_smon_select ;


CFG_UNIT_VERSION.UNIT_VERSION-> reset = 8'h0 ;
//END OVERRIDES 
//BEGIN COMMON VALRTLSIGNALS
CFG_FIFO_WMSTAT_DP_DQED_IF.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_dqed_if.internal_f[14:14]";
CFG_FIFO_WMSTAT_DP_DQED_IF.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_dqed_if.internal_f[31:16]";
CFG_FIFO_WMSTAT_DP_DQED_IF.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_dqed_if.internal_f[12:12]";
CFG_FIFO_WMSTAT_DP_DQED_IF.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_dqed_if.internal_f[15:15]";
CFG_FIFO_WMSTAT_DP_DQED_IF.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_dqed_if.internal_f[7:0]";
CFG_FIFO_WMSTAT_DP_DQED_IF.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_dqed_if.internal_f[9:9]";
CFG_FIFO_WMSTAT_DP_DQED_IF.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_dqed_if.internal_f[8:8]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_DIR_IF.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_dir_if.internal_f[14:14]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_DIR_IF.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_dir_if.internal_f[31:16]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_DIR_IF.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_dir_if.internal_f[12:12]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_DIR_IF.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_dir_if.internal_f[15:15]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_DIR_IF.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_dir_if.internal_f[7:0]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_DIR_IF.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_dir_if.internal_f[9:9]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_DIR_IF.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_dir_if.internal_f[8:8]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_RORPLY_IF.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_rorply_if.internal_f[14:14]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_RORPLY_IF.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_rorply_if.internal_f[31:16]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_RORPLY_IF.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_rorply_if.internal_f[12:12]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_RORPLY_IF.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_rorply_if.internal_f[15:15]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_RORPLY_IF.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_rorply_if.internal_f[7:0]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_RORPLY_IF.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_rorply_if.internal_f[9:9]";
CFG_FIFO_WMSTAT_DP_LSP_ENQ_RORPLY_IF.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_dp_lsp_enq_rorply_if.internal_f[8:8]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_DIR_IF.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_dir_if.internal_f[14:14]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_DIR_IF.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_dir_if.internal_f[31:16]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_DIR_IF.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_dir_if.internal_f[12:12]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_DIR_IF.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_dir_if.internal_f[15:15]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_DIR_IF.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_dir_if.internal_f[7:0]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_DIR_IF.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_dir_if.internal_f[9:9]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_DIR_IF.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_dir_if.internal_f[8:8]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_RORPLY_IF.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_rorply_if.internal_f[14:14]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_RORPLY_IF.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_rorply_if.internal_f[31:16]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_RORPLY_IF.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_rorply_if.internal_f[12:12]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_RORPLY_IF.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_rorply_if.internal_f[15:15]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_RORPLY_IF.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_rorply_if.internal_f[7:0]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_RORPLY_IF.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_rorply_if.internal_f[9:9]";
CFG_FIFO_WMSTAT_LSP_DP_SCH_RORPLY_IF.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_lsp_dp_sch_rorply_if.internal_f[8:8]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_DIR_IF.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_dir_if.internal_f[14:14]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_DIR_IF.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_dir_if.internal_f[31:16]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_DIR_IF.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_dir_if.internal_f[12:12]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_DIR_IF.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_dir_if.internal_f[15:15]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_DIR_IF.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_dir_if.internal_f[7:0]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_DIR_IF.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_dir_if.internal_f[9:9]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_DIR_IF.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_dir_if.internal_f[8:8]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_RO_IF.FIFO_AFULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_ro_if.internal_f[14:14]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_RO_IF.FIFO_DEPTH-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_ro_if.internal_f[31:16]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_RO_IF.FIFO_EMPTY-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_ro_if.internal_f[12:12]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_RO_IF.FIFO_FULL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_ro_if.internal_f[15:15]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_RO_IF.FIFO_HWM-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_ro_if.internal_f[7:0]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_RO_IF.FIFO_OVERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_ro_if.internal_f[9:9]";
CFG_FIFO_WMSTAT_ROP_DP_ENQ_RO_IF.FIFO_UNDERFLOW-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_fifo_wmstat_rop_dp_enq_ro_if.internal_f[8:8]";
CFG_HW_AGITATE_CONTROL.DUTY-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_control.internal_f[4:2]";
CFG_HW_AGITATE_CONTROL.MODE-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_control.internal_f[1:0]";
CFG_HW_AGITATE_CONTROL.PERIOD-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_control.internal_f[15:5]";
CFG_HW_AGITATE_CONTROL.PROB1ST-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_control.internal_f[23:16]";
CFG_HW_AGITATE_CONTROL.PROB2ND-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_control.internal_f[31:24]";
CFG_HW_AGITATE_SELECT.AGG_IF_00-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[0:0]";
CFG_HW_AGITATE_SELECT.AGG_IF_01-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[1:1]";
CFG_HW_AGITATE_SELECT.AGG_IF_02-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[2:2]";
CFG_HW_AGITATE_SELECT.AGG_IF_03-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[3:3]";
CFG_HW_AGITATE_SELECT.AGG_IF_04-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[4:4]";
CFG_HW_AGITATE_SELECT.AGG_IF_05-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[5:5]";
CFG_HW_AGITATE_SELECT.AGG_IF_06-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[6:6]";
CFG_HW_AGITATE_SELECT.AGG_IF_07-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[7:7]";
CFG_HW_AGITATE_SELECT.AGG_IF_08-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[8:8]";
CFG_HW_AGITATE_SELECT.AGG_IF_09-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[9:9]";
CFG_HW_AGITATE_SELECT.AGG_IF_10-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[10:10]";
CFG_HW_AGITATE_SELECT.AGG_IF_11-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[11:11]";
CFG_HW_AGITATE_SELECT.AGG_IF_12-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[12:12]";
CFG_HW_AGITATE_SELECT.AGG_IF_13-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[13:13]";
CFG_HW_AGITATE_SELECT.AGG_IF_14-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[14:14]";
CFG_HW_AGITATE_SELECT.AGG_IF_15-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[15:15]";
CFG_HW_AGITATE_SELECT.RSVZ-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_hw_agitate_select.internal_f[31:16]";
CFG_SMON_ACTIVITYCOUNTER0.COUNTER0-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt0_q[31:0]";
CFG_SMON_ACTIVITYCOUNTER1.COUNTER1-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt1_q[31:0]";
CFG_SMON_COMPARE0.COMPARE0-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp0_q[31:0]";
CFG_SMON_COMPARE1.COMPARE1-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp1_q[31:0]";
CFG_SMON_CONFIGURATION0.INTCOUNTEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[17:17]";
CFG_SMON_CONFIGURATION0.INTTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[21:21]";
CFG_SMON_CONFIGURATION0.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[3:2]";
CFG_SMON_CONFIGURATION0.RSVZ1-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[23:23]";
CFG_SMON_CONFIGURATION0.RSVZ2-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[29:29]";
CFG_SMON_CONFIGURATION0.SMON0_FUNCTION-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[6:4]";
CFG_SMON_CONFIGURATION0.SMON0_FUNCTION_COMPARE-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[7:7]";
CFG_SMON_CONFIGURATION0.SMON1_FUNCTION-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[10:8]";
CFG_SMON_CONFIGURATION0.SMON1_FUNCTION_COMPARE-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[11:11]";
CFG_SMON_CONFIGURATION0.SMON_0TRIGGER_ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[1:1]";
CFG_SMON_CONFIGURATION0.SMON_ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[0:0]";
CFG_SMON_CONFIGURATION0.SMON_MODE-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[15:12]";
CFG_SMON_CONFIGURATION0.STATCOUNTER0OVFL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[18:18]";
CFG_SMON_CONFIGURATION0.STATCOUNTER1OVFL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[19:19]";
CFG_SMON_CONFIGURATION0.STATTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[22:22]";
CFG_SMON_CONFIGURATION0.STOPCOUNTEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[16:16]";
CFG_SMON_CONFIGURATION0.STOPTIMEROVFL-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[20:20]";
CFG_SMON_CONFIGURATION0.TIMER_PRESCALE-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[28:24]";
CFG_SMON_CONFIGURATION0.VERSION-> ValRTLSignal = "NoSignal"; // i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.
CFG_SMON_CONFIGURATION1.MODE0-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[7:0]";
CFG_SMON_CONFIGURATION1.MODE1-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[15:8]";
CFG_SMON_CONFIGURATION1.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[31:16]";
CFG_SMON_MAXIMUM_TIMER.MAXVALUE-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_maxval_q[31:0]";
CFG_SMON_TIMER.TIMER-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_smon.i_hqm_AW_smon.reg_smon_timer_q[31:0]";
CFG_UNIT_IDLE.PIPE_IDLE-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_unit_idle.internal_f[0:0]";
CFG_UNIT_IDLE.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_unit_idle.internal_f[31:2]";
CFG_UNIT_IDLE.UNIT_IDLE-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_unit_idle.internal_f[1:1]";
CFG_UNIT_TIMEOUT.ENABLE-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_unit_timeout.internal_f[31:31]";
CFG_UNIT_TIMEOUT.MULTIPLIER-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_unit_timeout.internal_f[4:0]";
CFG_UNIT_TIMEOUT.RSVZ0-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_unit_timeout.internal_f[30:16]";
CFG_UNIT_TIMEOUT.THRESHOLD-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_unit_timeout.internal_f[15:5]";
CFG_UNIT_VERSION.UNIT_VERSION-> ValRTLSignal = "%HQMID%.i_hqm_dir_pipe_core.i_hqm_dp_pipe_register_pfcsr.i_hqm_dp_target_cfg_unit_version.status[31:24]";
//END COMMON VALRTLSIGNALS
}; 
