

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Sun Sep  3 07:05:29 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9580958|  9580958|  95.810 ms|  95.810 ms|  9580958|  9580958|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164                  |Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1                  |       14|       14|   0.140 us|   0.140 us|      14|      14|       no|
        |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170                  |Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2                  |      770|      770|   7.700 us|   7.700 us|     770|     770|       no|
        |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176  |Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4  |     9218|     9218|  92.180 us|  92.180 us|    9218|    9218|       no|
        |grp_Linear_layer_qkv_Pipeline_l_j_fu_182                              |Linear_layer_qkv_Pipeline_l_j                              |     2307|     2307|  23.070 us|  23.070 us|    2307|    2307|       no|
        |grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192             |Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2             |     9243|     9243|  92.430 us|  92.430 us|    9243|    9243|       no|
        |grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200               |Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3               |   589851|   589851|   5.899 ms|   5.899 ms|  589851|  589851|       no|
        |grp_Linear_layer_qkv_Pipeline_l_j1_fu_208                             |Linear_layer_qkv_Pipeline_l_j1                             |     2307|     2307|  23.070 us|  23.070 us|    2307|    2307|       no|
        |grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218     |Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5     |     9255|     9255|  92.550 us|  92.550 us|    9255|    9255|       no|
        |grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229                        |Linear_layer_qkv_Pipeline_l_S_k_4_k                        |      773|      773|   7.730 us|   7.730 us|     773|     773|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_max_inp_i     |    27732|    27732|      2311|          -|          -|    12|        no|
        |- l_max_W_i1      |  1774848|  1774848|      2311|          -|          -|   768|        no|
        |- l_gemm_i4_l_j4  |  7170048|  7170048|       778|          -|          -|  9216|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    235|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|    2963|   3613|    -|
|Memory           |      814|    -|      32|      6|    0|
|Multiplexer      |        -|    -|       -|    814|    -|
|Register         |        -|    -|     242|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      814|    9|    3237|   4668|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      290|    4|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164                  |Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1                  |        0|   0|    6|   49|    0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170                  |Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2                  |        0|   0|   12|   51|    0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176  |Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4  |        0|   0|   45|  182|    0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229                        |Linear_layer_qkv_Pipeline_l_S_k_4_k                        |        0|   1|  209|  199|    0|
    |grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200               |Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3               |        0|   0|  497|  551|    0|
    |grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192             |Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2             |        0|   0|  472|  539|    0|
    |grp_Linear_layer_qkv_Pipeline_l_j_fu_182                              |Linear_layer_qkv_Pipeline_l_j                              |        0|   0|  266|  345|    0|
    |grp_Linear_layer_qkv_Pipeline_l_j1_fu_208                             |Linear_layer_qkv_Pipeline_l_j1                             |        0|   0|  278|  355|    0|
    |grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218     |Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5     |        0|   2|  892|  700|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U52                                       |fcmp_32ns_32ns_1_2_no_dsp_1                                |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U53                                       |fcmp_32ns_32ns_1_2_no_dsp_1                                |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U54                                       |fcmp_32ns_32ns_1_2_no_dsp_1                                |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U57                                     |fdiv_32ns_32ns_32_16_no_dsp_1                              |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U55                                     |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U56                                     |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|  143|  321|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                 |                                                           |        0|   9| 2963| 3613|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    |   Memory  |                 Module                 | BRAM_18K| FF | LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    |max_W_U    |Linear_layer_qkv_max_W_RAM_AUTO_1R1W    |        2|   0|   0|    0|     768|   32|     1|        24576|
    |max_inp_U  |Linear_layer_qkv_max_inp_RAM_AUTO_1R1W  |        0|  32|   6|    0|      12|   32|     1|          384|
    |q_W_V_U    |Linear_layer_qkv_q_W_V_RAM_AUTO_1R1W    |      768|   0|   0|    0|  589824|   12|     1|      7077888|
    |q_inp_V_U  |Linear_layer_qkv_q_inp_V_RAM_AUTO_1R1W  |       12|   0|   0|    0|    9216|   12|     1|       110592|
    |q_outp_U   |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|   0|   0|    0|    9216|   32|     1|       294912|
    +-----------+----------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    |Total      |                                        |      814|  32|   6|    0|  609036|  120|     5|      7508352|
    +-----------+----------------------------------------+---------+----+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_373_p2             |         +|   0|  0|  17|          14|           1|
    |add_ln108_fu_385_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln109_fu_413_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln38_fu_254_p2                |         +|   0|  0|  13|           4|           1|
    |add_ln63_fu_309_p2                |         +|   0|  0|  13|          10|           1|
    |empty_415_fu_461_p2               |         +|   0|  0|  17|          14|          14|
    |sub_ln111_fu_452_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln112_fu_490_p2               |         -|   0|  0|  27|          20|          20|
    |sub_ln40_fu_293_p2                |         -|   0|  0|  17|          14|          14|
    |sub_ln65_fu_358_p2                |         -|   0|  0|  27|          20|          20|
    |icmp_ln108_fu_367_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln109_fu_391_p2              |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln38_fu_248_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln63_fu_303_p2               |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |select_ln108_1_fu_405_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln108_fu_397_p3            |    select|   0|  0|  10|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 235|         166|         132|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  87|         18|    1|         18|
    |grp_fu_622_ce            |  14|          3|    1|          3|
    |grp_fu_622_opcode        |  14|          3|    5|         15|
    |grp_fu_622_p0            |  14|          3|   32|         96|
    |grp_fu_622_p1            |  14|          3|   32|         96|
    |grp_fu_626_ce            |  14|          3|    1|          3|
    |grp_fu_626_opcode        |  14|          3|    5|         15|
    |grp_fu_626_p0            |  14|          3|   32|         96|
    |grp_fu_626_p1            |  14|          3|   32|         96|
    |grp_fu_630_ce            |  14|          3|    1|          3|
    |grp_fu_630_opcode        |  14|          3|    5|         15|
    |grp_fu_630_p0            |  14|          3|   32|         96|
    |grp_fu_630_p1            |  14|          3|   32|         96|
    |grp_fu_634_ce            |  14|          3|    1|          3|
    |grp_fu_634_p0            |  14|          3|   32|         96|
    |grp_fu_634_p1            |  14|          3|   32|         96|
    |grp_fu_638_ce            |  14|          3|    1|          3|
    |grp_fu_638_p0            |  14|          3|   32|         96|
    |grp_fu_638_p1            |  14|          3|   32|         96|
    |grp_fu_642_ce            |  14|          3|    1|          3|
    |grp_fu_642_p0            |  14|          3|   32|         96|
    |grp_fu_642_p1            |  14|          3|   32|         96|
    |i1_fu_112                |   9|          2|   10|         20|
    |i4_fu_120                |   9|          2|    4|          8|
    |i_fu_88                  |   9|          2|    4|          8|
    |indvar_flatten30_fu_124  |   9|          2|   14|         28|
    |j4_fu_116                |   9|          2|   10|         20|
    |max_W_address0           |  31|          6|   10|         60|
    |max_W_ce0                |  31|          6|    1|          6|
    |max_W_d0                 |  14|          3|   32|         96|
    |max_W_we0                |  14|          3|    1|          3|
    |max_inp_address0         |  31|          6|    4|         24|
    |max_inp_ce0              |  31|          6|    1|          6|
    |max_inp_d0               |  14|          3|   32|         96|
    |max_inp_we0              |  14|          3|    1|          3|
    |q_W_V_address0           |  14|          3|   20|         60|
    |q_W_V_ce0                |  14|          3|    1|          3|
    |q_W_V_we0                |   9|          2|    1|          2|
    |q_inp_V_address0         |  14|          3|   14|         42|
    |q_inp_V_ce0              |  14|          3|    1|          3|
    |q_inp_V_we0              |   9|          2|    1|          2|
    |q_outp_address0          |  25|          5|   14|         70|
    |q_outp_ce0               |  25|          5|    1|          5|
    |q_outp_d0                |  14|          3|   32|         96|
    |q_outp_we0               |  14|          3|    1|          3|
    |v552_address0            |  14|          3|   14|         42|
    |v552_ce0                 |  14|          3|    1|          3|
    |v553_address0            |  14|          3|   20|         60|
    |v553_ce0                 |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 814|        171|  652|       2005|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  17|   0|   17|          0|
    |empty_415_reg_602                                                                  |  14|   0|   14|          0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start_reg                  |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start_reg                  |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start_reg                        |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start_reg               |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start_reg             |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start_reg                             |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start_reg     |   1|   0|    1|          0|
    |i1_1_reg_535                                                                       |  10|   0|   10|          0|
    |i1_fu_112                                                                          |  10|   0|   10|          0|
    |i4_fu_120                                                                          |   4|   0|    4|          0|
    |i_1_reg_503                                                                        |   4|   0|    4|          0|
    |i_fu_88                                                                            |   4|   0|    4|          0|
    |indvar_flatten30_fu_124                                                            |  14|   0|   14|          0|
    |j4_fu_116                                                                          |  10|   0|   10|          0|
    |max_W_load_reg_576                                                                 |  32|   0|   32|          0|
    |max_inp_load_reg_525                                                               |  32|   0|   32|          0|
    |q_outp_load_reg_617                                                                |  32|   0|   32|          0|
    |select_ln108_1_reg_591                                                             |   4|   0|    4|          0|
    |select_ln108_reg_584                                                               |  10|   0|   10|          0|
    |sub_ln111_reg_597                                                                  |   6|   0|   14|          8|
    |sub_ln112_reg_612                                                                  |  12|   0|   20|          8|
    |sub_ln40_reg_530                                                                   |   6|   0|   14|          8|
    |sub_ln65_reg_571                                                                   |  12|   0|   20|          8|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 242|   0|  274|         32|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|v552_address0  |  out|   14|   ap_memory|              v552|         array|
|v552_ce0       |  out|    1|   ap_memory|              v552|         array|
|v552_q0        |   in|   32|   ap_memory|              v552|         array|
|v553_address0  |  out|   20|   ap_memory|              v553|         array|
|v553_ce0       |  out|    1|   ap_memory|              v553|         array|
|v553_q0        |   in|   32|   ap_memory|              v553|         array|
|v554_address0  |  out|   10|   ap_memory|              v554|         array|
|v554_ce0       |  out|    1|   ap_memory|              v554|         array|
|v554_q0        |   in|   32|   ap_memory|              v554|         array|
|v3_address0    |  out|   14|   ap_memory|                v3|         array|
|v3_ce0         |  out|    1|   ap_memory|                v3|         array|
|v3_we0         |  out|    1|   ap_memory|                v3|         array|
|v3_d0          |  out|   32|   ap_memory|                v3|         array|
+---------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 17 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%max_inp = alloca i64 1" [kernel.cpp:22]   --->   Operation 19 'alloca' 'max_inp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%max_W = alloca i64 1" [kernel.cpp:26]   --->   Operation 20 'alloca' 'max_W' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%q_inp_V = alloca i64 1" [kernel.cpp:30]   --->   Operation 21 'alloca' 'q_inp_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%q_W_V = alloca i64 1" [kernel.cpp:31]   --->   Operation 22 'alloca' 'q_W_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%q_outp = alloca i64 1" [kernel.cpp:32]   --->   Operation 23 'alloca' 'q_outp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1, i32 %max_inp"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2, i32 %max_W"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4, i32 %q_outp"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln38 = store i4 0, i4 %i" [kernel.cpp:38]   --->   Operation 27 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v554, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v553, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v552, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1, i32 %max_inp"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2, i32 %max_W"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4, i32 %q_outp"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln38 = br void %l_j" [kernel.cpp:38]   --->   Operation 34 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [kernel.cpp:38]   --->   Operation 35 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln38 = icmp_eq  i4 %i_1, i4 12" [kernel.cpp:38]   --->   Operation 36 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln38 = add i4 %i_1, i4 1" [kernel.cpp:38]   --->   Operation 38 'add' 'add_ln38' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %l_j.split, void %l_j1.preheader" [kernel.cpp:38]   --->   Operation 39 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %i_1" [kernel.cpp:38]   --->   Operation 40 'zext' 'zext_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%max_inp_addr = getelementptr i32 %max_inp, i64 0, i64 %zext_ln38" [kernel.cpp:38]   --->   Operation 41 'getelementptr' 'max_inp_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%max_inp_load = load i4 %max_inp_addr" [kernel.cpp:58]   --->   Operation 42 'load' 'max_inp_load' <Predicate = (!icmp_ln38)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln38 = store i4 %add_ln38, i4 %i" [kernel.cpp:38]   --->   Operation 43 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 44 'alloca' 'i1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln63 = store i10 0, i10 %i1" [kernel.cpp:63]   --->   Operation 45 'store' 'store_ln63' <Predicate = (icmp_ln38)> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln63 = br void %l_j1" [kernel.cpp:63]   --->   Operation 46 'br' 'br_ln63' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 47 [1/2] (2.32ns)   --->   "%max_inp_load = load i4 %max_inp_addr" [kernel.cpp:58]   --->   Operation 47 'load' 'max_inp_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i_1, i10 0" [kernel.cpp:40]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i_1, i8 0" [kernel.cpp:40]   --->   Operation 49 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i12 %tmp_23" [kernel.cpp:40]   --->   Operation 50 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.81ns)   --->   "%sub_ln40 = sub i14 %tmp_s, i14 %zext_ln40" [kernel.cpp:40]   --->   Operation 51 'sub' 'sub_ln40' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (5.06ns)   --->   "%call_ln58 = call void @Linear_layer_qkv_Pipeline_l_j, i32 %max_inp_load, i32 %max_inp, i4 %i_1, i14 %sub_ln40, i32 %v552" [kernel.cpp:58]   --->   Operation 52 'call' 'call_ln58' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_82" [kernel.cpp:38]   --->   Operation 53 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln58 = call void @Linear_layer_qkv_Pipeline_l_j, i32 %max_inp_load, i32 %max_inp, i4 %i_1, i14 %sub_ln40, i32 %v552" [kernel.cpp:58]   --->   Operation 54 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln38 = br void %l_j" [kernel.cpp:38]   --->   Operation 55 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.35>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%i1_1 = load i10 %i1" [kernel.cpp:63]   --->   Operation 56 'load' 'i1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.77ns)   --->   "%icmp_ln63 = icmp_eq  i10 %i1_1, i10 768" [kernel.cpp:63]   --->   Operation 57 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%empty_413 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 58 'speclooptripcount' 'empty_413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln63 = add i10 %i1_1, i10 1" [kernel.cpp:63]   --->   Operation 59 'add' 'add_ln63' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %l_j1.split, void %for.inc182.preheader" [kernel.cpp:63]   --->   Operation 60 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %i1_1" [kernel.cpp:63]   --->   Operation 61 'zext' 'zext_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%max_W_addr = getelementptr i32 %max_W, i64 0, i64 %zext_ln63" [kernel.cpp:63]   --->   Operation 62 'getelementptr' 'max_W_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (3.25ns)   --->   "%max_W_load = load i10 %max_W_addr" [kernel.cpp:83]   --->   Operation 63 'load' 'max_W_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln63 = store i10 %add_ln63, i10 %i1" [kernel.cpp:63]   --->   Operation 64 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%j4 = alloca i32 1"   --->   Operation 65 'alloca' 'j4' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%i4 = alloca i32 1"   --->   Operation 66 'alloca' 'i4' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 67 'alloca' 'indvar_flatten30' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2, i32 %max_inp, i32 %v552, i12 %q_inp_V"   --->   Operation 68 'call' 'call_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3, i32 %max_W, i32 %v553, i12 %q_W_V"   --->   Operation 69 'call' 'call_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln108 = store i14 0, i14 %indvar_flatten30" [kernel.cpp:108]   --->   Operation 70 'store' 'store_ln108' <Predicate = (icmp_ln63)> <Delay = 1.58>
ST_7 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln108 = store i4 0, i4 %i4" [kernel.cpp:108]   --->   Operation 71 'store' 'store_ln108' <Predicate = (icmp_ln63)> <Delay = 1.58>
ST_7 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln108 = store i10 0, i10 %j4" [kernel.cpp:108]   --->   Operation 72 'store' 'store_ln108' <Predicate = (icmp_ln63)> <Delay = 1.58>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %i1_1, i10 0" [kernel.cpp:65]   --->   Operation 73 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %i1_1, i8 0" [kernel.cpp:65]   --->   Operation 74 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i18 %tmp_25" [kernel.cpp:65]   --->   Operation 75 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (2.19ns)   --->   "%sub_ln65 = sub i20 %tmp_24, i20 %zext_ln65" [kernel.cpp:65]   --->   Operation 76 'sub' 'sub_ln65' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/2] (3.25ns)   --->   "%max_W_load = load i10 %max_W_addr" [kernel.cpp:83]   --->   Operation 77 'load' 'max_W_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 5> <Delay = 5.44>
ST_9 : Operation 78 [2/2] (5.44ns)   --->   "%call_ln83 = call void @Linear_layer_qkv_Pipeline_l_j1, i32 %max_W_load, i32 %max_W, i10 %i1_1, i20 %sub_ln65, i32 %v553" [kernel.cpp:83]   --->   Operation 78 'call' 'call_ln83' <Predicate = true> <Delay = 5.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_63" [kernel.cpp:63]   --->   Operation 79 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln83 = call void @Linear_layer_qkv_Pipeline_l_j1, i32 %max_W_load, i32 %max_W, i10 %i1_1, i20 %sub_ln65, i32 %v553" [kernel.cpp:83]   --->   Operation 80 'call' 'call_ln83' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln63 = br void %l_j1" [kernel.cpp:63]   --->   Operation 81 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2, i32 %max_inp, i32 %v552, i12 %q_inp_V"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3, i32 %max_W, i32 %v553, i12 %q_W_V"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln108 = br void %l_S_k_4_k" [kernel.cpp:108]   --->   Operation 84 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 5.77>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i14 %indvar_flatten30" [kernel.cpp:108]   --->   Operation 85 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (2.20ns)   --->   "%icmp_ln108 = icmp_eq  i14 %indvar_flatten30_load, i14 9216" [kernel.cpp:108]   --->   Operation 86 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (1.81ns)   --->   "%add_ln108_1 = add i14 %indvar_flatten30_load, i14 1" [kernel.cpp:108]   --->   Operation 87 'add' 'add_ln108_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc251, void %for.inc283.preheader" [kernel.cpp:108]   --->   Operation 88 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%j4_load = load i10 %j4" [kernel.cpp:109]   --->   Operation 89 'load' 'j4_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%i4_load = load i4 %i4" [kernel.cpp:108]   --->   Operation 90 'load' 'i4_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln108 = add i4 %i4_load, i4 1" [kernel.cpp:108]   --->   Operation 91 'add' 'add_ln108' <Predicate = (!icmp_ln108)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp_eq  i10 %j4_load, i10 768" [kernel.cpp:109]   --->   Operation 92 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.68ns)   --->   "%select_ln108 = select i1 %icmp_ln109, i10 0, i10 %j4_load" [kernel.cpp:108]   --->   Operation 93 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (1.02ns)   --->   "%select_ln108_1 = select i1 %icmp_ln109, i4 %add_ln108, i4 %i4_load" [kernel.cpp:108]   --->   Operation 94 'select' 'select_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (1.73ns)   --->   "%add_ln109 = add i10 %select_ln108, i10 1" [kernel.cpp:109]   --->   Operation 95 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln109 = store i14 %add_ln108_1, i14 %indvar_flatten30" [kernel.cpp:109]   --->   Operation 96 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.58>
ST_12 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln109 = store i4 %select_ln108_1, i4 %i4" [kernel.cpp:109]   --->   Operation 97 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.58>
ST_12 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %j4" [kernel.cpp:109]   --->   Operation 98 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.58>
ST_12 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5, i32 %max_inp, i32 %v3, i32 %q_outp, i32 %max_W, i32 %v554"   --->   Operation 99 'call' 'call_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 6.87>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln108_1, i10 0" [kernel.cpp:111]   --->   Operation 100 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln108_1, i8 0" [kernel.cpp:111]   --->   Operation 101 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i12 %tmp_27" [kernel.cpp:111]   --->   Operation 102 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (1.81ns)   --->   "%sub_ln111 = sub i14 %tmp_26, i14 %zext_ln111" [kernel.cpp:111]   --->   Operation 103 'sub' 'sub_ln111' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i10 %select_ln108" [kernel.cpp:112]   --->   Operation 104 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (1.81ns)   --->   "%empty_415 = add i14 %sub_ln111, i14 %zext_ln112" [kernel.cpp:111]   --->   Operation 105 'add' 'empty_415' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_415" [kernel.cpp:111]   --->   Operation 106 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%q_outp_addr = getelementptr i32 %q_outp, i64 0, i64 %p_cast" [kernel.cpp:111]   --->   Operation 107 'getelementptr' 'q_outp_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [2/2] (3.25ns)   --->   "%q_outp_load = load i14 %q_outp_addr" [kernel.cpp:116]   --->   Operation 108 'load' 'q_outp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln108, i10 0" [kernel.cpp:112]   --->   Operation 109 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln108, i8 0" [kernel.cpp:112]   --->   Operation 110 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i18 %tmp_29" [kernel.cpp:112]   --->   Operation 111 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (2.19ns)   --->   "%sub_ln112 = sub i20 %tmp_28, i20 %zext_ln112_1" [kernel.cpp:112]   --->   Operation 112 'sub' 'sub_ln112' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/2] (3.25ns)   --->   "%q_outp_load = load i14 %q_outp_addr" [kernel.cpp:116]   --->   Operation 113 'load' 'q_outp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 15 <SV = 8> <Delay = 5.44>
ST_15 : Operation 114 [2/2] (5.44ns)   --->   "%call_ln116 = call void @Linear_layer_qkv_Pipeline_l_S_k_4_k, i32 %q_outp_load, i32 %q_outp, i14 %empty_415, i14 %sub_ln111, i12 %q_inp_V, i20 %sub_ln112, i12 %q_W_V" [kernel.cpp:116]   --->   Operation 114 'call' 'call_ln116' <Predicate = true> <Delay = 5.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i4_l_j4_str"   --->   Operation 115 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%empty_414 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 116 'speclooptripcount' 'empty_414' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [kernel.cpp:109]   --->   Operation 117 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln116 = call void @Linear_layer_qkv_Pipeline_l_S_k_4_k, i32 %q_outp_load, i32 %q_outp, i14 %empty_415, i14 %sub_ln111, i12 %q_inp_V, i20 %sub_ln112, i12 %q_W_V" [kernel.cpp:116]   --->   Operation 118 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln109 = br void %l_S_k_4_k" [kernel.cpp:109]   --->   Operation 119 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 0.00>
ST_17 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5, i32 %max_inp, i32 %v3, i32 %q_outp, i32 %max_W, i32 %v554"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln137 = ret" [kernel.cpp:137]   --->   Operation 121 'ret' 'ret_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v552]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v553]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v554]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011111100000000000]
max_inp               (alloca           ) [ 001111111111111111]
max_W                 (alloca           ) [ 001111111111111111]
q_inp_V               (alloca           ) [ 001111111111111110]
q_W_V                 (alloca           ) [ 001111111111111110]
q_outp                (alloca           ) [ 001111111111111111]
store_ln38            (store            ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
br_ln38               (br               ) [ 000000000000000000]
i_1                   (load             ) [ 000011100000000000]
icmp_ln38             (icmp             ) [ 000111100000000000]
empty                 (speclooptripcount) [ 000000000000000000]
add_ln38              (add              ) [ 000000000000000000]
br_ln38               (br               ) [ 000000000000000000]
zext_ln38             (zext             ) [ 000000000000000000]
max_inp_addr          (getelementptr    ) [ 000010000000000000]
store_ln38            (store            ) [ 000000000000000000]
i1                    (alloca           ) [ 000111111110000000]
store_ln63            (store            ) [ 000000000000000000]
br_ln63               (br               ) [ 000000000000000000]
max_inp_load          (load             ) [ 000001100000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000]
tmp_23                (bitconcatenate   ) [ 000000000000000000]
zext_ln40             (zext             ) [ 000000000000000000]
sub_ln40              (sub              ) [ 000000100000000000]
specloopname_ln38     (specloopname     ) [ 000000000000000000]
call_ln58             (call             ) [ 000000000000000000]
br_ln38               (br               ) [ 000000000000000000]
i1_1                  (load             ) [ 000000001110000000]
icmp_ln63             (icmp             ) [ 000000011110000000]
empty_413             (speclooptripcount) [ 000000000000000000]
add_ln63              (add              ) [ 000000000000000000]
br_ln63               (br               ) [ 000000000000000000]
zext_ln63             (zext             ) [ 000000000000000000]
max_W_addr            (getelementptr    ) [ 000000001000000000]
store_ln63            (store            ) [ 000000000000000000]
j4                    (alloca           ) [ 000000011111111110]
i4                    (alloca           ) [ 000000011111111110]
indvar_flatten30      (alloca           ) [ 000000011111111110]
store_ln108           (store            ) [ 000000000000000000]
store_ln108           (store            ) [ 000000000000000000]
store_ln108           (store            ) [ 000000000000000000]
tmp_24                (bitconcatenate   ) [ 000000000000000000]
tmp_25                (bitconcatenate   ) [ 000000000000000000]
zext_ln65             (zext             ) [ 000000000000000000]
sub_ln65              (sub              ) [ 000000000110000000]
max_W_load            (load             ) [ 000000000110000000]
specloopname_ln63     (specloopname     ) [ 000000000000000000]
call_ln83             (call             ) [ 000000000000000000]
br_ln63               (br               ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
br_ln108              (br               ) [ 000000000000000000]
indvar_flatten30_load (load             ) [ 000000000000000000]
icmp_ln108            (icmp             ) [ 000000000000111110]
add_ln108_1           (add              ) [ 000000000000000000]
br_ln108              (br               ) [ 000000000000000000]
j4_load               (load             ) [ 000000000000000000]
i4_load               (load             ) [ 000000000000000000]
add_ln108             (add              ) [ 000000000000000000]
icmp_ln109            (icmp             ) [ 000000000000000000]
select_ln108          (select           ) [ 000000000000011000]
select_ln108_1        (select           ) [ 000000000000010000]
add_ln109             (add              ) [ 000000000000000000]
store_ln109           (store            ) [ 000000000000000000]
store_ln109           (store            ) [ 000000000000000000]
store_ln109           (store            ) [ 000000000000000000]
tmp_26                (bitconcatenate   ) [ 000000000000000000]
tmp_27                (bitconcatenate   ) [ 000000000000000000]
zext_ln111            (zext             ) [ 000000000000000000]
sub_ln111             (sub              ) [ 000000000000001110]
zext_ln112            (zext             ) [ 000000000000000000]
empty_415             (add              ) [ 000000000000001110]
p_cast                (zext             ) [ 000000000000000000]
q_outp_addr           (getelementptr    ) [ 000000000000001000]
tmp_28                (bitconcatenate   ) [ 000000000000000000]
tmp_29                (bitconcatenate   ) [ 000000000000000000]
zext_ln112_1          (zext             ) [ 000000000000000000]
sub_ln112             (sub              ) [ 000000000000000110]
q_outp_load           (load             ) [ 000000000000000110]
specloopname_ln0      (specloopname     ) [ 000000000000000000]
empty_414             (speclooptripcount) [ 000000000000000000]
specloopname_ln109    (specloopname     ) [ 000000000000000000]
call_ln116            (call             ) [ 000000000000000000]
br_ln109              (br               ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
ret_ln137             (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v552">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v552"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v553">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v553"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v554">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v554"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_j"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_82"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_j1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_63"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_S_k_4_k"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i4_l_j4_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="max_inp_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_inp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="max_W_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_W/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="q_inp_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_inp_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="q_W_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_W_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="q_outp_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_outp/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="j4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j4/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i4/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten30_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten30/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="max_inp_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_inp_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_inp_load/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="max_W_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_W_addr/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_W_load/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="q_outp_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="14" slack="0"/>
<pin id="156" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_outp_addr/13 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_outp_load/13 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_j_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="3" bw="4" slack="2"/>
<pin id="187" dir="0" index="4" bw="14" slack="0"/>
<pin id="188" dir="0" index="5" bw="32" slack="0"/>
<pin id="189" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="0" index="3" bw="12" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="12" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_j1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="3" bw="10" slack="2"/>
<pin id="213" dir="0" index="4" bw="20" slack="1"/>
<pin id="214" dir="0" index="5" bw="32" slack="0"/>
<pin id="215" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln83/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="5" bw="32" slack="0"/>
<pin id="225" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="3" bw="14" slack="2"/>
<pin id="234" dir="0" index="4" bw="14" slack="2"/>
<pin id="235" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="20" slack="1"/>
<pin id="237" dir="0" index="7" bw="12" slack="2147483647"/>
<pin id="238" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln116/15 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln38_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_1_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="2"/>
<pin id="247" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln38_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln38_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln38_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln38_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="2"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln63_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="14" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="2"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_23_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="2"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln40_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sub_ln40_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="14" slack="0"/>
<pin id="295" dir="0" index="1" bw="12" slack="0"/>
<pin id="296" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="i1_1_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="1"/>
<pin id="302" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_1/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln63_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="10" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln63_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln63_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln63_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="0"/>
<pin id="322" dir="0" index="1" bw="10" slack="1"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln108_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="14" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln108_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln108_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="10" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_24_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="20" slack="0"/>
<pin id="342" dir="0" index="1" bw="10" slack="1"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_25_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="18" slack="0"/>
<pin id="349" dir="0" index="1" bw="10" slack="1"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln65_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="18" slack="0"/>
<pin id="356" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sub_ln65_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="20" slack="0"/>
<pin id="360" dir="0" index="1" bw="18" slack="0"/>
<pin id="361" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="indvar_flatten30_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="14" slack="2"/>
<pin id="366" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten30_load/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln108_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="14" slack="0"/>
<pin id="369" dir="0" index="1" bw="14" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/12 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln108_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="14" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="j4_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="2"/>
<pin id="381" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j4_load/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="i4_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="2"/>
<pin id="384" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i4_load/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln108_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln109_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/12 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln108_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="10" slack="0"/>
<pin id="400" dir="0" index="2" bw="10" slack="0"/>
<pin id="401" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/12 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln108_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108_1/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln109_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/12 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln109_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="14" slack="0"/>
<pin id="421" dir="0" index="1" bw="14" slack="2"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/12 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln109_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="4" slack="2"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln109_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="0" index="1" bw="10" slack="2"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/12 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_26_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="14" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="1"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/13 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_27_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="1"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln111_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/13 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln111_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="0"/>
<pin id="454" dir="0" index="1" bw="12" slack="0"/>
<pin id="455" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/13 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln112_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="1"/>
<pin id="460" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="empty_415_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="14" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_415/13 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="14" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/13 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_28_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="20" slack="0"/>
<pin id="474" dir="0" index="1" bw="10" slack="2"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/14 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_29_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="18" slack="0"/>
<pin id="481" dir="0" index="1" bw="10" slack="2"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/14 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln112_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="18" slack="0"/>
<pin id="488" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/14 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln112_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="20" slack="0"/>
<pin id="492" dir="0" index="1" bw="18" slack="0"/>
<pin id="493" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112/14 "/>
</bind>
</comp>

<comp id="496" class="1005" name="i_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="503" class="1005" name="i_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="2"/>
<pin id="505" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="max_inp_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="1"/>
<pin id="515" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_inp_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="i1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="max_inp_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_inp_load "/>
</bind>
</comp>

<comp id="530" class="1005" name="sub_ln40_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="1"/>
<pin id="532" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln40 "/>
</bind>
</comp>

<comp id="535" class="1005" name="i1_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="1"/>
<pin id="537" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="max_W_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="1"/>
<pin id="547" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_W_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="j4_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j4 "/>
</bind>
</comp>

<comp id="557" class="1005" name="i4_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i4 "/>
</bind>
</comp>

<comp id="564" class="1005" name="indvar_flatten30_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="14" slack="0"/>
<pin id="566" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten30 "/>
</bind>
</comp>

<comp id="571" class="1005" name="sub_ln65_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="20" slack="1"/>
<pin id="573" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln65 "/>
</bind>
</comp>

<comp id="576" class="1005" name="max_W_load_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_W_load "/>
</bind>
</comp>

<comp id="584" class="1005" name="select_ln108_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="1"/>
<pin id="586" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln108 "/>
</bind>
</comp>

<comp id="591" class="1005" name="select_ln108_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="1"/>
<pin id="593" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln108_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="sub_ln111_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="14" slack="2"/>
<pin id="599" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln111 "/>
</bind>
</comp>

<comp id="602" class="1005" name="empty_415_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="14" slack="2"/>
<pin id="604" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="empty_415 "/>
</bind>
</comp>

<comp id="607" class="1005" name="q_outp_addr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="14" slack="1"/>
<pin id="609" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="q_outp_addr "/>
</bind>
</comp>

<comp id="612" class="1005" name="sub_ln112_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="20" slack="1"/>
<pin id="614" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln112 "/>
</bind>
</comp>

<comp id="617" class="1005" name="q_outp_load_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_outp_load "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="624" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="625" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/3 tmp_9/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="628" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="629" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/3 tmp_12/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="632" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="633" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/3 tmp_13/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="636" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="637" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v44/4 v73/14 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="640" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="641" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v51/5 v71/10 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="644" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="645" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v53/9 v74/18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="92" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="96" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="108" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="226"><net_src comp="78" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="218" pin=5"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="245" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="245" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="269"><net_src comp="254" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="292"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="275" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="293" pin="2"/><net_sink comp="182" pin=4"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="300" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="300" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="324"><net_src comp="309" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="18" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="46" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="347" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="340" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="364" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="76" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="36" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="379" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="379" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="391" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="385" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="382" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="397" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="373" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="405" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="413" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="40" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="44" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="441" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="434" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="465"><net_src comp="452" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="477"><net_src comp="66" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="40" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="68" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="479" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="472" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="88" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="506"><net_src comp="245" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="516"><net_src comp="128" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="521"><net_src comp="112" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="528"><net_src comp="134" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="533"><net_src comp="293" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="538"><net_src comp="300" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="548"><net_src comp="140" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="553"><net_src comp="116" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="560"><net_src comp="120" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="567"><net_src comp="124" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="574"><net_src comp="358" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="579"><net_src comp="146" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="587"><net_src comp="397" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="594"><net_src comp="405" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="600"><net_src comp="452" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="605"><net_src comp="461" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="229" pin=3"/></net>

<net id="610"><net_src comp="152" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="615"><net_src comp="490" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="229" pin=6"/></net>

<net id="620"><net_src comp="158" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="229" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v552 | {}
	Port: v553 | {}
	Port: v554 | {}
	Port: v3 | {12 17 }
 - Input state : 
	Port: Linear_layer_qkv : v552 | {5 6 7 11 }
	Port: Linear_layer_qkv : v553 | {7 9 10 11 }
	Port: Linear_layer_qkv : v554 | {12 17 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln38 : 1
	State 2
	State 3
		icmp_ln38 : 1
		add_ln38 : 1
		br_ln38 : 2
		zext_ln38 : 1
		max_inp_addr : 2
		max_inp_load : 3
		store_ln38 : 2
		store_ln63 : 1
	State 4
	State 5
		zext_ln40 : 1
		sub_ln40 : 2
		call_ln58 : 3
	State 6
	State 7
		icmp_ln63 : 1
		add_ln63 : 1
		br_ln63 : 2
		zext_ln63 : 1
		max_W_addr : 2
		max_W_load : 3
		store_ln63 : 2
		store_ln108 : 1
		store_ln108 : 1
		store_ln108 : 1
	State 8
		zext_ln65 : 1
		sub_ln65 : 2
	State 9
	State 10
	State 11
	State 12
		icmp_ln108 : 1
		add_ln108_1 : 1
		br_ln108 : 2
		add_ln108 : 1
		icmp_ln109 : 1
		select_ln108 : 2
		select_ln108_1 : 2
		add_ln109 : 3
		store_ln109 : 2
		store_ln109 : 3
		store_ln109 : 4
	State 13
		zext_ln111 : 1
		sub_ln111 : 2
		empty_415 : 3
		p_cast : 4
		q_outp_addr : 5
		q_outp_load : 6
	State 14
		zext_ln112_1 : 1
		sub_ln112 : 2
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164         |    0    |    0    |    4    |    22   |
|          |         grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170         |    0    |    0    |    10   |    24   |
|          | grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176 |    0    |    0    |    42   |   108   |
|          |               grp_Linear_layer_qkv_Pipeline_l_j_fu_182               |    0    |  9.528  |   269   |   313   |
|   call   |       grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192      |    3    |  4.764  |   520   |   716   |
|          |        grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200       |    3    |  4.764  |   550   |   746   |
|          |               grp_Linear_layer_qkv_Pipeline_l_j1_fu_208              |    0    |  9.528  |   281   |   323   |
|          |   grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218  |    8    |   7.94  |   1020  |   1185  |
|          |            grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229            |    1    |  6.4713 |   236   |   120   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                              grp_fu_634                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_638                              |    3    |    0    |   143   |   321   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            sub_ln40_fu_293                           |    0    |    0    |    0    |    17   |
|    sub   |                            sub_ln65_fu_358                           |    0    |    0    |    0    |    27   |
|          |                           sub_ln111_fu_452                           |    0    |    0    |    0    |    17   |
|          |                           sub_ln112_fu_490                           |    0    |    0    |    0    |    27   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            add_ln38_fu_254                           |    0    |    0    |    0    |    13   |
|          |                            add_ln63_fu_309                           |    0    |    0    |    0    |    13   |
|    add   |                          add_ln108_1_fu_373                          |    0    |    0    |    0    |    17   |
|          |                           add_ln108_fu_385                           |    0    |    0    |    0    |    13   |
|          |                           add_ln109_fu_413                           |    0    |    0    |    0    |    13   |
|          |                           empty_415_fu_461                           |    0    |    0    |    0    |    17   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           icmp_ln38_fu_248                           |    0    |    0    |    0    |    9    |
|   icmp   |                           icmp_ln63_fu_303                           |    0    |    0    |    0    |    11   |
|          |                           icmp_ln108_fu_367                          |    0    |    0    |    0    |    12   |
|          |                           icmp_ln109_fu_391                          |    0    |    0    |    0    |    11   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                          select_ln108_fu_397                         |    0    |    0    |    0    |    10   |
|          |                         select_ln108_1_fu_405                        |    0    |    0    |    0    |    4    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           zext_ln38_fu_260                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln40_fu_289                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln63_fu_315                           |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln65_fu_354                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln111_fu_448                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln112_fu_458                          |    0    |    0    |    0    |    0    |
|          |                             p_cast_fu_467                            |    0    |    0    |    0    |    0    |
|          |                          zext_ln112_1_fu_486                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             tmp_s_fu_275                             |    0    |    0    |    0    |    0    |
|          |                             tmp_23_fu_282                            |    0    |    0    |    0    |    0    |
|          |                             tmp_24_fu_340                            |    0    |    0    |    0    |    0    |
|bitconcatenate|                             tmp_25_fu_347                            |    0    |    0    |    0    |    0    |
|          |                             tmp_26_fu_434                            |    0    |    0    |    0    |    0    |
|          |                             tmp_27_fu_441                            |    0    |    0    |    0    |    0    |
|          |                             tmp_28_fu_472                            |    0    |    0    |    0    |    0    |
|          |                             tmp_29_fu_479                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              grp_fu_622                              |    0    |    0    |    0    |    0    |
|   fcmp   |                              grp_fu_626                              |    0    |    0    |    0    |    0    |
|          |                              grp_fu_630                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                              grp_fu_642                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    21   | 42.9953 |   3218  |   4430  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
| max_W |    2   |    0   |    0   |    0   |
|max_inp|    0   |   32   |    6   |    0   |
| q_W_V |   768  |    0   |    0   |    0   |
|q_inp_V|   12   |    0   |    0   |    0   |
| q_outp|   32   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   814  |   32   |    6   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    empty_415_reg_602   |   14   |
|      i1_1_reg_535      |   10   |
|       i1_reg_518       |   10   |
|       i4_reg_557       |    4   |
|       i_1_reg_503      |    4   |
|        i_reg_496       |    4   |
|indvar_flatten30_reg_564|   14   |
|       j4_reg_550       |   10   |
|   max_W_addr_reg_545   |   10   |
|   max_W_load_reg_576   |   32   |
|  max_inp_addr_reg_513  |    4   |
|  max_inp_load_reg_525  |   32   |
|   q_outp_addr_reg_607  |   14   |
|   q_outp_load_reg_617  |   32   |
| select_ln108_1_reg_591 |    4   |
|  select_ln108_reg_584  |   10   |
|    sub_ln111_reg_597   |   14   |
|    sub_ln112_reg_612   |   20   |
|    sub_ln40_reg_530    |   14   |
|    sub_ln65_reg_571    |   20   |
+------------------------+--------+
|          Total         |   276  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_134            |  p0  |   2  |   4  |    8   ||    9    |
|             grp_access_fu_146            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_158            |  p0  |   2  |  14  |   28   ||    9    |
| grp_Linear_layer_qkv_Pipeline_l_j_fu_182 |  p4  |   2  |  14  |   28   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   84   ||  6.352  ||    36   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   21   |   42   |  3218  |  4430  |    -   |
|   Memory  |   814  |    -   |    -   |   32   |    6   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   276  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   814  |   21   |   49   |  3526  |  4472  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
