#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 30 14:41:29 2025
# Process ID: 17244
# Current directory: C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1
# Command line: vivado.exe -log micro_core_v0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source micro_core_v0_wrapper.tcl
# Log file: C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/micro_core_v0_wrapper.vds
# Journal file: C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source micro_core_v0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XVITIS/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.590 ; gain = 0.000
Command: synth_design -top micro_core_v0_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12200
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1226.930 ; gain = 82.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_wrapper' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.srcs/sources_1/imports/hdl/micro_core_v0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:541]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_axi_emc_0_0' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_axi_emc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_axi_emc_0_0' (2#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_axi_emc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mem_ce' of module 'micro_core_v0_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:809]
WARNING: [Synth 8-7071] port 'mem_ben' of module 'micro_core_v0_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:809]
WARNING: [Synth 8-7071] port 'mem_qwen' of module 'micro_core_v0_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:809]
WARNING: [Synth 8-7071] port 'mem_rpn' of module 'micro_core_v0_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:809]
WARNING: [Synth 8-7071] port 'mem_adv_ldn' of module 'micro_core_v0_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:809]
WARNING: [Synth 8-7071] port 'mem_lbon' of module 'micro_core_v0_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:809]
WARNING: [Synth 8-7071] port 'mem_cken' of module 'micro_core_v0_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:809]
WARNING: [Synth 8-7071] port 'mem_rnw' of module 'micro_core_v0_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:809]
WARNING: [Synth 8-7071] port 'mem_cre' of module 'micro_core_v0_axi_emc_0_0' is unconnected for instance 'axi_emc_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:809]
WARNING: [Synth 8-7023] instance 'axi_emc_0' of module 'micro_core_v0_axi_emc_0_0' has 51 connections declared, but only 42 given [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:809]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_axi_gpio_0_0' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_axi_gpio_0_0' (3#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_axi_intc_0_0' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_axi_intc_0_0' (4#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_axi_intc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'micro_core_v0_axi_intc_0_0' is unconnected for instance 'axi_intc_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:873]
WARNING: [Synth 8-7023] instance 'axi_intc_0' of module 'micro_core_v0_axi_intc_0_0' has 21 connections declared, but only 20 given [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:873]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_axi_smc_0' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_axi_smc_0' (5#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'micro_core_v0_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:894]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'micro_core_v0_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:894]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'micro_core_v0_axi_smc_0' has 83 connections declared, but only 81 given [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:894]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_axi_uartlite_0_0' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_axi_uartlite_0_0' (6#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_clk_wiz_0_0' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_clk_wiz_0_0' (7#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_clk_wiz_1_1' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_clk_wiz_1_1' (8#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_mdm_1_7' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_mdm_1_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_mdm_1_7' (9#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_mdm_1_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_microblaze_0_6' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_microblaze_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_microblaze_0_6' (10#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_microblaze_0_6_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWID' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWADDR' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLEN' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWSIZE' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWBURST' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLOCK' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWCACHE' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWPROT' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWQOS' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWVALID' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WDATA' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WSTRB' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WLAST' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WVALID' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_BREADY' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_IC_ARID' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_DC_AWID' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7071] port 'M_AXI_DC_ARID' of module 'micro_core_v0_microblaze_0_6' is unconnected for instance 'microblaze_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'micro_core_v0_microblaze_0_6' has 126 connections declared, but only 107 given [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1045]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_microblaze_0_axi_periph_5' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1295]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8KQFXW' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8KQFXW' (11#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_112KBMO' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_112KBMO' (12#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1VK6SBH' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1VK6SBH' (13#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_SVD2Q1' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_SVD2Q1' (14#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:408]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_BU4WB' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:2235]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_BU4WB' (15#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:2235]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_xbar_4' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_xbar_4' (16#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_xbar_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'micro_core_v0_xbar_4' is unconnected for instance 'xbar' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1960]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'micro_core_v0_xbar_4' is unconnected for instance 'xbar' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1960]
WARNING: [Synth 8-7023] instance 'xbar' of module 'micro_core_v0_xbar_4' has 40 connections declared, but only 38 given [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1960]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_microblaze_0_axi_periph_5' (17#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1295]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1I4M22N' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:2001]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_dlmb_bram_if_cntlr_8' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_dlmb_bram_if_cntlr_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_dlmb_bram_if_cntlr_8' (18#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_dlmb_bram_if_cntlr_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_dlmb_v10_8' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_dlmb_v10_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_dlmb_v10_8' (19#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_dlmb_v10_8_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'micro_core_v0_dlmb_v10_8' is unconnected for instance 'dlmb_v10' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:2147]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'micro_core_v0_dlmb_v10_8' has 25 connections declared, but only 24 given [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:2147]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_ilmb_bram_if_cntlr_8' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_ilmb_bram_if_cntlr_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_ilmb_bram_if_cntlr_8' (20#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_ilmb_bram_if_cntlr_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_ilmb_v10_8' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_ilmb_v10_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_ilmb_v10_8' (21#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_ilmb_v10_8_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'micro_core_v0_ilmb_v10_8' is unconnected for instance 'ilmb_v10' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:2193]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'micro_core_v0_ilmb_v10_8' has 25 connections declared, but only 24 given [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:2193]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_lmb_bram_8' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_lmb_bram_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_lmb_bram_8' (22#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_lmb_bram_8_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'micro_core_v0_lmb_bram_8' is unconnected for instance 'lmb_bram' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:2218]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'micro_core_v0_lmb_bram_8' is unconnected for instance 'lmb_bram' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:2218]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'micro_core_v0_lmb_bram_8' has 16 connections declared, but only 14 given [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:2218]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1I4M22N' (23#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:2001]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_rst_clk_wiz_1_100M_3' [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_rst_clk_wiz_1_100M_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_rst_clk_wiz_1_100M_3' (24#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/.Xil/Vivado-17244-LAPTOP-IMI5H5SA/realtime/micro_core_v0_rst_clk_wiz_1_100M_3_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'micro_core_v0_rst_clk_wiz_1_100M_3' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1275]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'micro_core_v0_rst_clk_wiz_1_100M_3' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1275]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'micro_core_v0_rst_clk_wiz_1_100M_3' has 10 connections declared, but only 8 given [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:1275]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_xlslice_0_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_xlslice_0_0/synth/micro_core_v0_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (25#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_xlslice_0_0' (26#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_xlslice_0_0/synth/micro_core_v0_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_xlslice_1_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_xlslice_1_0/synth/micro_core_v0_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (26#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_xlslice_1_0' (27#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_xlslice_1_0/synth/micro_core_v0_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_xlslice_2_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_xlslice_2_0/synth/micro_core_v0_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 18 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (27#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_xlslice_2_0' (28#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_xlslice_2_0/synth/micro_core_v0_xlslice_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0' (29#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/synth/micro_core_v0.v:541]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_wrapper' (30#1) [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.srcs/sources_1/imports/hdl/micro_core_v0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1288.270 ; gain = 143.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1288.270 ; gain = 143.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1288.270 ; gain = 143.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1288.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_axi_uartlite_0_0/micro_core_v0_axi_uartlite_0_0/micro_core_v0_axi_uartlite_0_0_in_context.xdc] for cell 'micro_core_v0_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_axi_uartlite_0_0/micro_core_v0_axi_uartlite_0_0/micro_core_v0_axi_uartlite_0_0_in_context.xdc] for cell 'micro_core_v0_i/axi_uartlite_0'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_in_context.xdc] for cell 'micro_core_v0_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_in_context.xdc] for cell 'micro_core_v0_i/clk_wiz_0'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_axi_gpio_0_0/micro_core_v0_axi_gpio_0_0/micro_core_v0_axi_gpio_0_0_in_context.xdc] for cell 'micro_core_v0_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_axi_gpio_0_0/micro_core_v0_axi_gpio_0_0/micro_core_v0_axi_gpio_0_0_in_context.xdc] for cell 'micro_core_v0_i/axi_gpio_0'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_axi_intc_0_0/micro_core_v0_axi_intc_0_0/micro_core_v0_axi_intc_0_0_in_context.xdc] for cell 'micro_core_v0_i/axi_intc_0'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_axi_intc_0_0/micro_core_v0_axi_intc_0_0/micro_core_v0_axi_intc_0_0_in_context.xdc] for cell 'micro_core_v0_i/axi_intc_0'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_axi_emc_0_0/micro_core_v0_axi_emc_0_0/micro_core_v0_axi_emc_0_0_in_context.xdc] for cell 'micro_core_v0_i/axi_emc_0'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_axi_emc_0_0/micro_core_v0_axi_emc_0_0/micro_core_v0_axi_emc_0_0_in_context.xdc] for cell 'micro_core_v0_i/axi_emc_0'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_1_1/micro_core_v0_clk_wiz_1_1/micro_core_v0_clk_wiz_1_1_in_context.xdc] for cell 'micro_core_v0_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_1_1/micro_core_v0_clk_wiz_1_1/micro_core_v0_clk_wiz_1_1_in_context.xdc] for cell 'micro_core_v0_i/clk_wiz_1'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_microblaze_0_6/micro_core_v0_microblaze_0_6/micro_core_v0_microblaze_0_6_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_microblaze_0_6/micro_core_v0_microblaze_0_6/micro_core_v0_microblaze_0_6_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_dlmb_v10_8/micro_core_v0_dlmb_v10_8/micro_core_v0_ilmb_v10_8_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_dlmb_v10_8/micro_core_v0_dlmb_v10_8/micro_core_v0_ilmb_v10_8_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_ilmb_v10_8/micro_core_v0_ilmb_v10_8/micro_core_v0_ilmb_v10_8_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_ilmb_v10_8/micro_core_v0_ilmb_v10_8/micro_core_v0_ilmb_v10_8_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_dlmb_bram_if_cntlr_8/micro_core_v0_dlmb_bram_if_cntlr_8/micro_core_v0_dlmb_bram_if_cntlr_8_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_dlmb_bram_if_cntlr_8/micro_core_v0_dlmb_bram_if_cntlr_8/micro_core_v0_dlmb_bram_if_cntlr_8_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_ilmb_bram_if_cntlr_8/micro_core_v0_ilmb_bram_if_cntlr_8/micro_core_v0_ilmb_bram_if_cntlr_8_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_ilmb_bram_if_cntlr_8/micro_core_v0_ilmb_bram_if_cntlr_8/micro_core_v0_ilmb_bram_if_cntlr_8_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_lmb_bram_8/micro_core_v0_lmb_bram_8/micro_core_v0_lmb_bram_8_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_lmb_bram_8/micro_core_v0_lmb_bram_8/micro_core_v0_lmb_bram_8_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_mdm_1_7/micro_core_v0_mdm_1_7/micro_core_v0_mdm_1_7_in_context.xdc] for cell 'micro_core_v0_i/mdm_1'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_mdm_1_7/micro_core_v0_mdm_1_7/micro_core_v0_mdm_1_7_in_context.xdc] for cell 'micro_core_v0_i/mdm_1'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_rst_clk_wiz_1_100M_3/micro_core_v0_rst_clk_wiz_1_100M_3/micro_core_v0_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'micro_core_v0_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_rst_clk_wiz_1_100M_3/micro_core_v0_rst_clk_wiz_1_100M_3/micro_core_v0_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'micro_core_v0_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_axi_smc_0/micro_core_v0_axi_smc_0/micro_core_v0_axi_smc_0_in_context.xdc] for cell 'micro_core_v0_i/axi_smc'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_axi_smc_0/micro_core_v0_axi_smc_0/micro_core_v0_axi_smc_0_in_context.xdc] for cell 'micro_core_v0_i/axi_smc'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_xbar_4/micro_core_v0_xbar_4/micro_core_v0_xbar_4_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_xbar_4/micro_core_v0_xbar_4/micro_core_v0_xbar_4_in_context.xdc] for cell 'micro_core_v0_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.srcs/constrs_1/imports/constrs_1/imports/new/top.xdc]
Finished Parsing XDC File [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.srcs/constrs_1/imports/constrs_1/imports/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.srcs/constrs_1/imports/constrs_1/imports/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/micro_core_v0_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/micro_core_v0_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1363.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1363.148 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '83.333' specified during out-of-context synthesis of instance 'micro_core_v0_i/axi_intc_0' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'micro_core_v0_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1367.242 ; gain = 222.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1367.242 ; gain = 222.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_1_1/micro_core_v0_clk_wiz_1_1/micro_core_v0_clk_wiz_1_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_1_1/micro_core_v0_clk_wiz_1_1/micro_core_v0_clk_wiz_1_1_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/axi_emc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for micro_core_v0_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1367.242 ; gain = 222.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1367.242 ; gain = 222.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1367.242 ; gain = 222.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.445 ; gain = 222.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.965 ; gain = 223.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1387.090 ; gain = 242.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1392.852 ; gain = 248.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1392.852 ; gain = 248.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1392.852 ; gain = 248.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1392.852 ; gain = 248.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1392.852 ; gain = 248.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1392.852 ; gain = 248.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |micro_core_v0_xbar_4               |         1|
|2     |micro_core_v0_axi_emc_0_0          |         1|
|3     |micro_core_v0_axi_gpio_0_0         |         1|
|4     |micro_core_v0_axi_intc_0_0         |         1|
|5     |micro_core_v0_axi_smc_0            |         1|
|6     |micro_core_v0_axi_uartlite_0_0     |         1|
|7     |micro_core_v0_clk_wiz_0_0          |         1|
|8     |micro_core_v0_clk_wiz_1_1          |         1|
|9     |micro_core_v0_mdm_1_7              |         1|
|10    |micro_core_v0_microblaze_0_6       |         1|
|11    |micro_core_v0_rst_clk_wiz_1_100M_3 |         1|
|12    |micro_core_v0_dlmb_bram_if_cntlr_8 |         1|
|13    |micro_core_v0_dlmb_v10_8           |         1|
|14    |micro_core_v0_ilmb_bram_if_cntlr_8 |         1|
|15    |micro_core_v0_ilmb_v10_8           |         1|
|16    |micro_core_v0_lmb_bram_8           |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |micro_core_v0_axi_emc_0          |     1|
|2     |micro_core_v0_axi_gpio_0         |     1|
|3     |micro_core_v0_axi_intc_0         |     1|
|4     |micro_core_v0_axi_smc            |     1|
|5     |micro_core_v0_axi_uartlite_0     |     1|
|6     |micro_core_v0_clk_wiz_0          |     1|
|7     |micro_core_v0_clk_wiz_1          |     1|
|8     |micro_core_v0_dlmb_bram_if_cntlr |     1|
|9     |micro_core_v0_dlmb_v10           |     1|
|10    |micro_core_v0_ilmb_bram_if_cntlr |     1|
|11    |micro_core_v0_ilmb_v10           |     1|
|12    |micro_core_v0_lmb_bram           |     1|
|13    |micro_core_v0_mdm_1              |     1|
|14    |micro_core_v0_microblaze_0       |     1|
|15    |micro_core_v0_rst_clk_wiz_1_100M |     1|
|16    |micro_core_v0_xbar               |     1|
|17    |IBUF                             |     2|
|18    |IOBUF                            |     8|
|19    |OBUF                             |    27|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1392.852 ; gain = 248.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1392.852 ; gain = 169.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1392.852 ; gain = 248.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1392.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1412.051 ; gain = 267.461
INFO: [Common 17-1381] The checkpoint 'C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/synth_1/micro_core_v0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file micro_core_v0_wrapper_utilization_synth.rpt -pb micro_core_v0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 30 14:42:09 2025...
