// Jagadeesh Vasudevamurthy TAIGA_wrapper_X99.v
// Please do not remove the header
// Char array passed is as follows
//--------------------------------------
//0:00000 111111111111111111111111
//1:00001 011111111111111111111111
//2:00010 001111111111111111111111
//3:00011 000111111111111111111111
//4:00100 000011111111111111111111
//5:00101 000001111111111111111111
//6:00110 000000111111111111111111
//7:00111 000000011111111111111111
//8:01000 000000001111111111111111
//9:01001 000000000111111111111111
//10:01010 000000000011111111111111
//11:01011 000000000001111111111111
//12:01100 000000000000111111111111
//13:01101 000000000000011111111111
//14:01110 000000000000001111111111
//15:01111 000000000000000111111111
//16:10000 000000000000000011111111
//17:10001 000000000000000001111111
//18:10010 000000000000000000111111
//19:10011 000000000000000000011111
//20:10100 000000000000000000001111
//21:10101 000000000000000000000111
//22:10110 000000000000000000000011
//23:10111 000000000000000000000001
// default 000000000000000000000000
// Parallel mux
//--------------------------------------
// PLA starts now
module TAIGA_wrapper_X99(a,o);
	input[4:0]  a;
	output reg[23:0]  o;
	always @(a)
	begin
		case(a)
			5'b00000: o = 24'b111111111111111111111111;
			5'b00001: o = 24'b011111111111111111111111;
			5'b00010: o = 24'b001111111111111111111111;
			5'b00011: o = 24'b000111111111111111111111;
			5'b00100: o = 24'b000011111111111111111111;
			5'b00101: o = 24'b000001111111111111111111;
			5'b00110: o = 24'b000000111111111111111111;
			5'b00111: o = 24'b000000011111111111111111;
			5'b01000: o = 24'b000000001111111111111111;
			5'b01001: o = 24'b000000000111111111111111;
			5'b01010: o = 24'b000000000011111111111111;
			5'b01011: o = 24'b000000000001111111111111;
			5'b01100: o = 24'b000000000000111111111111;
			5'b01101: o = 24'b000000000000011111111111;
			5'b01110: o = 24'b000000000000001111111111;
			5'b01111: o = 24'b000000000000000111111111;
			5'b10000: o = 24'b000000000000000011111111;
			5'b10001: o = 24'b000000000000000001111111;
			5'b10010: o = 24'b000000000000000000111111;
			5'b10011: o = 24'b000000000000000000011111;
			5'b10100: o = 24'b000000000000000000001111;
			5'b10101: o = 24'b000000000000000000000111;
			5'b10110: o = 24'b000000000000000000000011;
			5'b10111: o = 24'b000000000000000000000001;
//			 default 000000000000000000000000
//			 Parallel mux
			default:  o = 24'b000000000000000000000000;
		endcase
	end
endmodule
