Analysis & Synthesis report for proyecto2
Mon Jun 16 22:26:15 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|uart_writer:handshake_master|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 17. Source assignments for jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 18. Source assignments for jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 20. Parameter Settings for User Entity Instance: jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo
 21. Parameter Settings for User Entity Instance: jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo
 22. Parameter Settings for User Entity Instance: jtag_uart:u0|altera_reset_controller:rst_controller
 23. Parameter Settings for User Entity Instance: jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Parameter Settings for User Entity Instance: jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. scfifo Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 27. Port Connectivity Checks: "jtag_uart:u0|altera_reset_controller:rst_controller"
 28. Port Connectivity Checks: "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic"
 29. Port Connectivity Checks: "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 16 22:26:15 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; proyecto2                                   ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 230                                         ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 512                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; proyecto2          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; jtag_uart/synthesis/jtag_uart.v                                    ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v                                    ; jtag_uart   ;
; jtag_uart/synthesis/submodules/altera_reset_controller.v           ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/altera_reset_controller.v           ; jtag_uart   ;
; jtag_uart/synthesis/submodules/altera_reset_synchronizer.v         ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v         ; jtag_uart   ;
; jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v             ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v             ; jtag_uart   ;
; ../uart_writer.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv                                                                   ;             ;
; ../top.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv                                                                           ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                 ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                              ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                               ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                             ;             ;
; db/scfifo_3291.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf                                                 ;             ;
; db/a_dpfifo_5771.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf                                               ;             ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_fefifo_7cf.tdf                                                ;             ;
; db/cntr_vg7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/cntr_vg7.tdf                                                    ;             ;
; db/altsyncram_7pu1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf                                             ;             ;
; db/cntr_jgb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/cntr_jgb.tdf                                                    ;             ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/sldcbc818cf/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 157                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 261                      ;
;     -- 7 input functions                    ; 2                        ;
;     -- 6 input functions                    ; 45                       ;
;     -- 5 input functions                    ; 46                       ;
;     -- 4 input functions                    ; 34                       ;
;     -- <=3 input functions                  ; 134                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 230                      ;
;                                             ;                          ;
; I/O pins                                    ; 2                        ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 512                      ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 132                      ;
; Total fan-out                               ; 1931                     ;
; Average fan-out                             ; 3.77                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 261 (1)             ; 230 (0)                   ; 512               ; 0          ; 2    ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |jtag_uart:u0|                                                                                                                       ; 69 (0)              ; 84 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|jtag_uart:u0                                                                                                                                                                                                                                                                                                                               ; jtag_uart                         ; jtag_uart    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                        ; altera_reset_controller           ; jtag_uart    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                             ; altera_reset_synchronizer         ; jtag_uart    ;
;       |jtag_uart_jtag_uart_0:jtag_uart_0|                                                                                               ; 69 (6)              ; 81 (5)                    ; 512               ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                             ; jtag_uart_jtag_uart_0             ; jtag_uart    ;
;          |alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|                                                                    ; 28 (28)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                   ; alt_jtag_atlantic                 ; work         ;
;          |jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|                                                            ; 11 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r                                                                                                                                                                                                                           ; jtag_uart_jtag_uart_0_scfifo_r    ; jtag_uart    ;
;             |scfifo:rfifo|                                                                                                              ; 11 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                              ; scfifo                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                   ; scfifo_3291                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                              ; a_dpfifo_5771                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 11 (5)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                      ; a_fefifo_7cf                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                 ; cntr_vg7                          ; work         ;
;          |jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|                                                            ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w                                                                                                                                                                                                                           ; jtag_uart_jtag_uart_0_scfifo_w    ; jtag_uart    ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                              ; scfifo                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                   ; scfifo_3291                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                              ; a_dpfifo_5771                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                      ; a_fefifo_7cf                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                 ; cntr_vg7                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                      ; altsyncram_7pu1                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                        ; cntr_jgb                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                              ; cntr_jgb                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 76 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 71 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (55)             ; 71 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |uart_writer:handshake_master|                                                                                                       ; 100 (100)           ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |top|uart_writer:handshake_master                                                                                                                                                                                                                                                                                                               ; uart_writer                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                    ; 18.1    ; N/A          ; N/A          ; |top|jtag_uart:u0                                                                                                                                                                                                                                                        ; jtag_uart.qsys  ;
; Altera ; altera_avalon_jtag_uart ; 18.1    ; N/A          ; N/A          ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                      ; jtag_uart.qsys  ;
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A          ; |top|jtag_uart:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; jtag_uart.qsys  ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|uart_writer:handshake_master|state                                                                         ;
+-----------------------+-----------------+---------------------+-----------------+-----------------------+-----------------------+
; Name                  ; state.WAIT_SEND ; state.SEND_RESPONSE ; state.READ_DATA ; state.WAIT_CONNECTION ; state.SENDING_MESSAGE ;
+-----------------------+-----------------+---------------------+-----------------+-----------------------+-----------------------+
; state.WAIT_CONNECTION ; 0               ; 0                   ; 0               ; 0                     ; 0                     ;
; state.READ_DATA       ; 0               ; 0                   ; 1               ; 1                     ; 0                     ;
; state.SEND_RESPONSE   ; 0               ; 1                   ; 0               ; 1                     ; 0                     ;
; state.WAIT_SEND       ; 1               ; 0                   ; 0               ; 1                     ; 0                     ;
; state.SENDING_MESSAGE ; 0               ; 0                   ; 0               ; 1                     ; 1                     ;
+-----------------------+-----------------+---------------------+-----------------+-----------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|rvalid                       ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                    ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid              ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|write_stalled                ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|rdata[7]                     ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|rdata[0]                     ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|read_req                     ; yes                                                              ; yes                                        ;
; jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|rdata[1]                     ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|read                         ; yes                                                              ; yes                                        ;
; jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|rdata[2]                     ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|write_valid                  ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|rdata[3]                     ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|write                        ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|rdata[4]                     ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|rdata[5]                     ; yes                                                              ; yes                                        ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|rdata[6]                     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 18                                                                                             ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                             ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0..5]       ; Lost fanout                            ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0..5] ; Lost fanout                            ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|wdata[0..7]                                                                                                      ; Lost fanout                            ;
; uart_writer:handshake_master|writedata[7]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; uart_writer:handshake_master|state~9                                                                                                                                                                                      ; Lost fanout                            ;
; uart_writer:handshake_master|state~10                                                                                                                                                                                     ; Lost fanout                            ;
; Total Number of Removed Registers = 23                                                                                                                                                                                    ;                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 230   ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 177   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 165   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; 11      ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                            ; 2       ;
; jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 51      ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                   ; 2       ;
; jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; uart_writer:handshake_master|read_n                                                                                                                                                                                                                                                                                             ; 6       ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                   ; 22      ;
; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                   ; 1       ;
; jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; uart_writer:handshake_master|write_n                                                                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 12                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|count[5]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|td_shift[8] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|td_shift[7] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|td_shift[2] ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|uart_writer:handshake_master|send_delay_counter[9]                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|uart_writer:handshake_master|char_index[0]                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                             ;
; Entity Instance            ; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_uart:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------+
; Port           ; Type   ; Severity ; Details                                    ;
+----------------+--------+----------+--------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                               ;
+----------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic"                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 154                         ;
;     CLR               ; 38                          ;
;     ENA CLR           ; 53                          ;
;     ENA CLR SCLR      ; 63                          ;
; arriav_lcell_comb     ; 170                         ;
;     arith             ; 72                          ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 10                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 96                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 20                          ;
;         5 data inputs ; 25                          ;
;         6 data inputs ; 31                          ;
; boundary_port         ; 14                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 1.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 16 22:25:54 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file jtag_uart/synthesis/jtag_uart.v
    Info (12023): Found entity 1: jtag_uart File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file jtag_uart/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file jtag_uart/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 5 design units, including 5 entities, in source file jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v
    Info (12023): Found entity 1: jtag_uart_jtag_uart_0_sim_scfifo_w File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: jtag_uart_jtag_uart_0_scfifo_w File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: jtag_uart_jtag_uart_0_sim_scfifo_r File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: jtag_uart_jtag_uart_0_scfifo_r File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: jtag_uart_jtag_uart_0 File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file /home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv
    Info (12023): Found entity 1: uart_writer File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv
    Info (12023): Found entity 1: top File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v
    Info (12023): Found entity 1: sdram File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/sdram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v
    Info (12023): Found entity 1: sdram_sys_sdram_pll_0 File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v
    Info (12023): Found entity 1: sdram_sys_sdram_pll_0_sys_pll File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_new_sdram_controller_0.v
    Info (12023): Found entity 1: sdram_new_sdram_controller_0_input_efifo_module File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: sdram_new_sdram_controller_0 File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file sdram_interface.sv
    Info (12023): Found entity 1: sdram_interface File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram_interface.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sdram_test_top.sv
    Info (12023): Found entity 1: sdram_test_top File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram_test_top.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file PE_SO.sv
    Info (12023): Found entity 1: PE_SO File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/PE_SO.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file SystolicArray8x8.sv
    Info (12023): Found entity 1: SystolicArray8x8 File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/SystolicArray8x8.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file matrix_multiplication_system.sv
    Info (12023): Found entity 1: matrix_multiplication_system File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/matrix_multiplication_system.sv Line: 7
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "jtag_uart" for hierarchy "jtag_uart:u0" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv Line: 30
Info (12128): Elaborating entity "jtag_uart_jtag_uart_0" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v Line: 31
Info (12128): Elaborating entity "jtag_uart_jtag_uart_0_scfifo_w" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "jtag_uart_jtag_uart_0_scfifo_r" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "jtag_uart:u0|altera_reset_controller:rst_controller" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/jtag_uart.v Line: 94
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jtag_uart:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/jtag_uart/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "uart_writer" for hierarchy "uart_writer:handshake_master" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/top.sv Line: 43
Warning (10230): Verilog HDL assignment warning at uart_writer.sv(76): truncated value with size 32 to match size of target (24) File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv Line: 76
Warning (10230): Verilog HDL assignment warning at uart_writer.sv(121): truncated value with size 32 to match size of target (24) File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv Line: 121
Warning (10230): Verilog HDL assignment warning at uart_writer.sv(146): truncated value with size 32 to match size of target (5) File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv Line: 146
Warning (10030): Net "response_msg.data_a" at uart_writer.sv(30) has no driver or initial value, using a default initial value '0' File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv Line: 30
Warning (10030): Net "response_msg.waddr_a" at uart_writer.sv(30) has no driver or initial value, using a default initial value '0' File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv Line: 30
Warning (10030): Net "response_msg.we_a" at uart_writer.sv(30) has no driver or initial value, using a default initial value '0' File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv Line: 30
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.16.22:26:09 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf Line: 39
        Warning (14320): Synthesized away node "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf Line: 69
        Warning (14320): Synthesized away node "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf Line: 99
        Warning (14320): Synthesized away node "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf Line: 129
        Warning (14320): Synthesized away node "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf Line: 159
        Warning (14320): Synthesized away node "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf Line: 189
        Warning (14320): Synthesized away node "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf Line: 219
        Warning (14320): Synthesized away node "jtag_uart:u0|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]" File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/altsyncram_7pu1.tdf Line: 249
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "uart_writer:handshake_master|response_msg" is uninferred due to inappropriate RAM size File: /home/dylanggf/Documents/Arqui2/proy2_Arqui2/uart_writer.sv Line: 30
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (19) in the Memory Initialization File "/home/dylanggf/Documents/Arqui2/proy2_Arqui2/FlujoRealista/db/proyecto2.ram0_uart_writer_2a974c8b.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "sdram" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "sdram_new_sdram_controller_0" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "sdram_sys_sdram_pll_0_sys_pll" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 329 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 314 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 1334 megabytes
    Info: Processing ended: Mon Jun 16 22:26:15 2025
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:49


