Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Aug 16 05:53:42 2025
| Host         : acclnode01 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 514273 | 107629 |          0 |   1303680 | 39.45 |
|   LUT as Logic             | 463124 | 101652 |          0 |   1303680 | 35.52 |
|   LUT as Memory            |  51149 |   5977 |          0 |    600960 |  8.51 |
|     LUT as Distributed RAM |  11160 |   4564 |            |           |       |
|     LUT as Shift Register  |  39989 |   1413 |            |           |       |
| CLB Registers              | 880899 | 136086 |          0 |   2607360 | 33.79 |
|   Register as Flip Flop    | 880895 | 136082 |          0 |   2607360 | 33.78 |
|   Register as Latch        |      0 |      0 |          0 |   2607360 |  0.00 |
|   Register as AND/OR       |      4 |      4 |          0 |   2607360 | <0.01 |
| CARRY8                     |  19707 |    946 |          0 |    162960 | 12.09 |
| F7 Muxes                   |  11264 |   1683 |          0 |    651840 |  1.73 |
| F8 Muxes                   |    461 |    446 |          0 |    325920 |  0.14 |
| F9 Muxes                   |      0 |      0 |          0 |    162960 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 398    |          Yes |           - |          Set |
| 3572   |          Yes |           - |        Reset |
| 6659   |          Yes |         Set |            - |
| 870266 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+--------+------------+-----------+-------+
| CLB                                        | 123162 |      0 |          0 |    162960 | 75.58 |
|   CLBL                                     |  62903 |      0 |            |           |       |
|   CLBM                                     |  60259 |      0 |            |           |       |
| LUT as Logic                               | 463124 | 101652 |          0 |   1303680 | 35.52 |
|   using O5 output only                     |   4721 |        |            |           |       |
|   using O6 output only                     | 297403 |        |            |           |       |
|   using O5 and O6                          | 161000 |        |            |           |       |
| LUT as Memory                              |  51149 |   5977 |          0 |    600960 |  8.51 |
|   LUT as Distributed RAM                   |  11160 |   4564 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |    638 |        |            |           |       |
|     using O5 and O6                        |  10522 |        |            |           |       |
|   LUT as Shift Register                    |  39989 |   1413 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |  27568 |        |            |           |       |
|     using O5 and O6                        |  12421 |        |            |           |       |
| CLB Registers                              | 880899 |      0 |          0 |   2607360 | 33.79 |
|   Register driven from within the CLB      | 323124 |        |            |           |       |
|   Register driven from outside the CLB     | 557775 |        |            |           |       |
|     LUT in front of the register is unused | 411445 |        |            |           |       |
|     LUT in front of the register is used   | 146330 |        |            |           |       |
| Unique Control Sets                        |  15098 |        |          0 |    325920 |  4.63 |
+--------------------------------------------+--------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 476.5 |     0 |          0 |      2016 | 23.64 |
|   RAMB36/FIFO*    |   473 |   193 |          0 |      2016 | 23.46 |
|     RAMB36E2 only |   473 |       |            |           |       |
|   RAMB18          |     7 |     5 |          0 |      4032 |  0.17 |
|     RAMB18E2 only |     7 |       |            |           |       |
| URAM              |   216 |     0 |          0 |       960 | 22.50 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 7302 |     4 |          0 |      9024 | 80.92 |
|   DSP48E2 only | 7302 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   16 |    16 |          0 |       624 |  2.56 |
| HPIOB_M          |    6 |     6 |          0 |       288 |  2.08 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |       288 |  2.78 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    2 |     2 |          0 |        48 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       288 |  0.35 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3744 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   43 |    32 |          0 |      1008 |  4.27 |
|   BUFGCE             |   16 |     5 |          0 |       288 |  5.56 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        48 |  2.08 |
|   BUFG_GT            |   22 |    22 |          0 |       576 |  3.82 |
|   BUFGCTRL*          |    2 |     2 |          0 |        96 |  2.08 |
| PLL                  |    1 |     1 |          0 |        24 |  4.17 |
| MMCM                 |    3 |     1 |          0 |        12 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| CMACE4               |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        24 | 66.67 |
| GTYE4_COMMON         |    4 |     4 |          0 |         6 | 66.67 |
| HBM_REF_CLK          |    1 |     1 |          0 |         2 | 50.00 |
| HBM_SNGLBLI_INTF_APB |    1 |     1 |          0 |        32 |  3.13 |
| HBM_SNGLBLI_INTF_AXI |   16 |    16 |          0 |        32 | 50.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        12 |  0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |  0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 | 25.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         3 | 33.33 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 870266 |            Register |
| LUT6                 | 164820 |                 CLB |
| LUT3                 | 155211 |                 CLB |
| LUT4                 | 114565 |                 CLB |
| LUT5                 |  97988 |                 CLB |
| LUT2                 |  75303 |                 CLB |
| SRL16E               |  26767 |                 CLB |
| SRLC32E              |  25629 |                 CLB |
| CARRY8               |  19707 |                 CLB |
| RAMD32               |  18472 |                 CLB |
| LUT1                 |  16237 |                 CLB |
| MUXF7                |  11264 |                 CLB |
| DSP48E2              |   7302 |          Arithmetic |
| FDSE                 |   6659 |            Register |
| FDCE                 |   3572 |            Register |
| RAMS32               |   2642 |                 CLB |
| RAMD64E              |    528 |                 CLB |
| RAMB36E2             |    473 |            BLOCKRAM |
| MUXF8                |    461 |                 CLB |
| FDPE                 |    398 |            Register |
| URAM288              |    216 |            BLOCKRAM |
| RAMS64E              |     40 |                 CLB |
| BUFG_GT              |     22 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| HBM_SNGLBLI_INTF_AXI |     16 |            Advanced |
| GTYE4_CHANNEL        |     16 |            Advanced |
| BUFGCE               |     16 |               Clock |
| SRLC16E              |     14 |                 CLB |
| IBUFCTRL             |      8 |              Others |
| RAMB18E2             |      7 |            BLOCKRAM |
| OBUF                 |      7 |                 I/O |
| INBUF                |      7 |                 I/O |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| MMCME4_ADV           |      3 |               Clock |
| BUFGCTRL             |      2 |               Clock |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| HBM_SNGLBLI_INTF_APB |      1 |            Advanced |
| HBM_REF_CLK          |      1 |            Advanced |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------------------------+------+
|                      Ref Name                      | Used |
+----------------------------------------------------+------+
| xsdbm                                              |    1 |
| ulp_xbar_3                                         |    1 |
| ulp_xbar_2                                         |    1 |
| ulp_xbar_1                                         |    1 |
| ulp_xbar_0                                         |    1 |
| ulp_ulp_ucs_0                                      |    1 |
| ulp_ulp_cmp_0                                      |    1 |
| ulp_s00_regslice_17                                |    1 |
| ulp_s00_regslice_16                                |    1 |
| ulp_s00_regslice_15                                |    1 |
| ulp_regslice_control_userpf_2                      |    1 |
| ulp_regslice_control_userpf_1                      |    1 |
| ulp_regslice_control_userpf_0                      |    1 |
| ulp_proc_sys_reset_kernel_slr2_0                   |    1 |
| ulp_proc_sys_reset_kernel_slr1_0                   |    1 |
| ulp_proc_sys_reset_kernel_slr0_0                   |    1 |
| ulp_proc_sys_reset_ctrl_slr2_0                     |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0                     |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0                     |    1 |
| ulp_m02_regslice_0                                 |    1 |
| ulp_m01_regslice_5                                 |    1 |
| ulp_m01_regslice_4                                 |    1 |
| ulp_m01_regslice_3                                 |    1 |
| ulp_m00_regslice_5                                 |    1 |
| ulp_m00_regslice_4                                 |    1 |
| ulp_m00_regslice_3                                 |    1 |
| ulp_kernel_outerloop_0_3_0                         |    1 |
| ulp_kernel_outerloop_0_2_0                         |    1 |
| ulp_kernel_outerloop_0_1_0                         |    1 |
| ulp_ii_level0_wire_0                               |    1 |
| ulp_hmss_0_0                                       |    1 |
| ulp_datamover_outerloop_0_1_0                      |    1 |
| ulp_buffer_kernel_outerloop_0_3_arg1_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_2_arg1_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_1_arg1_axis_out_0    |    1 |
| ulp_buffer_datamover_outerloop_0_1_arg0_axis_out_0 |    1 |
| ulp_axi_vip_data_0                                 |    1 |
| ulp_axi_vip_ctrl_userpf_2                          |    1 |
| ulp_axi_vip_ctrl_userpf_1                          |    1 |
| ulp_axi_vip_ctrl_userpf_0                          |    1 |
| ulp_axi_gpio_null_2                                |    1 |
| ulp_axi_gpio_null_1                                |    1 |
| ulp_axi_gpio_null_0                                |    1 |
| ulp_auto_cc_6                                      |    1 |
| ulp_auto_cc_5                                      |    1 |
| ulp_auto_cc_4                                      |    1 |
| ulp_auto_cc_3                                      |    1 |
| ulp_auto_cc_2                                      |    1 |
| ulp_auto_cc_1                                      |    1 |
| ulp_auto_cc_0                                      |    1 |
| ulp                                                |    1 |
| level0_ii_level0_pipe_0                            |    1 |
| blp_wrapper                                        |    1 |
| bd_85ad_vip_S02_0                                  |    1 |
| bd_85ad_vip_S01_0                                  |    1 |
| bd_85ad_vip_S00_0                                  |    1 |
| bd_85ad_slice2_1_0                                 |    1 |
| bd_85ad_slice1_0_0                                 |    1 |
| bd_85ad_slice0_2_0                                 |    1 |
| bd_85ad_interconnect2_1_0                          |    1 |
| bd_85ad_interconnect1_0_0                          |    1 |
| bd_85ad_interconnect0_2_0                          |    1 |
| bd_85ad_init_reduce_0                              |    1 |
| bd_85ad_hbm_reset_sync_SLR2_0                      |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0                      |    1 |
| bd_85ad_hbm_inst_0                                 |    1 |
| bd_85ad_axi_apb_bridge_inst_0                      |    1 |
| bd_7cf0_bsip_0                                     |    1 |
| bd_7cf0_bs_switch_1_0                              |    1 |
| bd_7cf0_axi_jtag_0                                 |    1 |
| bd_58f6_xsdbm_0                                    |    1 |
| bd_58f6_lut_buffer_0                               |    1 |
| bd_22c0_xbar_1                                     |    1 |
| bd_22c0_xbar_0                                     |    1 |
| bd_22c0_psreset_kernel_01_0                        |    1 |
| bd_22c0_psreset_kernel_00_0                        |    1 |
| bd_22c0_psreset_hbm_0                              |    1 |
| bd_22c0_psreset_aclk_freerun_0                     |    1 |
| bd_22c0_gpio_ucs_control_status_0                  |    1 |
| bd_22c0_gpio_gapping_demand_0                      |    1 |
| bd_22c0_gapping_demand_update_0                    |    1 |
| bd_22c0_gapping_demand_toggle_0                    |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0         |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0         |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0               |    1 |
| bd_22c0_frequency_counter_aclk_0                   |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_4_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_3_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_2_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_1_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0               |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0          |    1 |
| bd_22c0_fanout_aresetn_hbm_0                       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_4_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_3_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_2_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_1_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0               |    1 |
| bd_22c0_clock_throttling_avg_0                     |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0          |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0          |    1 |
| bd_22c0_clock_shutdown_latch_0                     |    1 |
| bd_22c0_clkwiz_hbm_0                               |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0                    |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0                    |    1 |
| bd_22c0_clk_hbm_adapt_0                            |    1 |
| bd_22c0_build_info_0                               |    1 |
| bd_22c0_auto_cc_0                                  |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0                |    1 |
| bd_22c0_aclk_kernel_01_adapt_0                     |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0                |    1 |
| bd_22c0_aclk_kernel_00_adapt_0                     |    1 |
| bd_097b_user_debug_hub_0                           |    1 |
| bd_097b_user_debug_bridge_0                        |    1 |
| bd_097b_build_info_0                               |    1 |
+----------------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5708 |       |     23040 | 24.77 |
|   SLR1 -> SLR2                   |  2883 |       |           | 12.51 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2825 |       |           | 12.26 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    | 10182 |       |     23040 | 44.19 |
|   SLR0 -> SLR1                   |  4664 |       |           | 20.24 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  5518 |       |           | 23.95 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 15890 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2669 |  156 |
| SLR1      | 2787 |    0 | 5362 |
| SLR0      |   96 | 4568 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  41714 |  43238 |  38210 |  75.90 |  80.07 |  70.76 |
|   CLBL                     |  21324 |  22239 |  19340 |  72.83 |  75.95 |  66.05 |
|   CLBM                     |  20390 |  20999 |  18870 |  79.40 |  84.95 |  76.33 |
| CLB LUTs                   | 165539 | 196505 | 152229 |  37.65 |  45.49 |  35.24 |
|   LUT as Logic             | 148710 | 176433 | 137981 |  33.82 |  40.84 |  31.94 |
|     using O5 output only   |   1945 |   1632 |   1144 |   0.44 |   0.38 |   0.26 |
|     using O6 output only   |  95478 | 115270 |  86655 |  21.72 |  26.68 |  20.06 |
|     using O5 and O6        |  51287 |  59531 |  50182 |  11.66 |  13.78 |  11.62 |
|   LUT as Memory            |  16829 |  20072 |  14248 |   8.19 |  10.15 |   7.20 |
|     LUT as Distributed RAM |   3674 |   5186 |   2300 |   1.79 |   2.62 |   1.16 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    248 |    386 |      4 |   0.12 |   0.20 |  <0.01 |
|       using O5 and O6      |   3426 |   4800 |   2296 |   1.67 |   2.43 |   1.16 |
|     LUT as Shift Register  |  13155 |  14886 |  11948 |   6.40 |   7.53 |   6.04 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   8600 |  10897 |   8071 |   4.19 |   5.51 |   4.08 |
|       using O5 and O6      |   4555 |   3989 |   3877 |   2.22 |   2.02 |   1.96 |
| CLB Registers              | 297836 | 316256 | 266807 |  33.87 |  36.60 |  30.88 |
| CARRY8                     |   6539 |   6912 |   6256 |  11.90 |  12.80 |  11.59 |
| F7 Muxes                   |   3545 |   4960 |   2759 |   1.61 |   2.30 |   1.28 |
| F8 Muxes                   |    132 |    329 |      0 |   0.12 |   0.30 |   0.00 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  137.5 |    217 |    122 |  20.46 |  32.29 |  18.15 |
|   RAMB36/FIFO              |    136 |    215 |    122 |  20.24 |  31.99 |  18.15 |
|   RAMB18                   |      3 |      4 |      0 |   0.22 |   0.30 |   0.00 |
| URAM                       |     72 |     72 |     72 |  22.50 |  22.50 |  22.50 |
| DSPs                       |   2431 |   2436 |   2435 |  84.41 |  79.30 |  79.26 |
| Unique Control Sets        |   4902 |   6432 |   3837 |   4.46 |   5.96 |   3.55 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


