# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../interviews.srcs/sources_1/new/black_white.vhd" \
"../../../../interviews.srcs/sim_1/new/black_white_tb.vhd" \

# Do not sort compile order
nosort
