// Seed: 717538557
module module_0 (
    input logic id_0,
    input uwire id_1,
    output id_2
);
  logic id_3;
  assign id_3 = id_1[1 : 1];
  logic id_4 = id_3;
  logic id_5;
  defparam id_6.id_7 = 1 + id_4;
  always @(1) id_6 <= 1'h0;
  logic id_8 = id_4;
endmodule
`default_nettype id_3
