/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Mon Apr  3 17:58:30 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkBeveren_h__
#define __mkBeveren_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkMainMem.h"


/* Class declaration for the mkBeveren module */
class MOD_mkBeveren : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache_cache_data_memory;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cache_data_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cache_data_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_writeWithResp;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_0;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_1;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_10;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_100;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_101;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_102;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_103;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_104;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_105;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_106;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_107;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_108;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_109;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_11;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_110;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_111;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_112;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_113;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_114;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_115;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_116;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_117;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_118;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_119;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_12;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_120;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_121;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_122;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_123;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_124;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_125;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_126;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_127;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_13;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_14;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_15;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_16;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_17;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_18;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_19;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_2;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_20;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_21;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_22;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_23;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_24;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_25;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_26;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_27;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_28;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_29;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_3;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_30;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_31;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_32;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_33;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_34;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_35;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_36;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_37;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_38;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_39;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_4;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_40;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_41;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_42;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_43;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_44;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_45;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_46;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_47;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_48;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_49;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_5;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_50;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_51;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_52;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_53;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_54;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_55;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_56;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_57;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_58;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_59;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_6;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_60;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_61;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_62;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_63;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_64;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_65;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_66;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_67;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_68;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_69;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_7;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_70;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_71;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_72;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_73;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_74;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_75;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_76;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_77;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_78;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_79;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_8;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_80;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_81;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_82;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_83;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_84;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_85;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_86;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_87;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_88;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_89;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_9;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_90;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_91;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_92;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_93;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_94;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_95;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_96;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_97;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_98;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_99;
  MOD_Fifo<tUWide> INST_cache_fromProcQ;
  MOD_Reg<tUInt32> INST_cache_hitCount;
  MOD_CReg<tUWide> INST_cache_hitQ_rv;
  MOD_Wire<tUInt8> INST_cache_lockL1_port_0;
  MOD_Wire<tUInt8> INST_cache_lockL1_port_1;
  MOD_Reg<tUInt8> INST_cache_lockL1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_cache_lockL1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_cache_lockL1_register;
  MOD_Fifo<tUWide> INST_cache_memReqQ;
  MOD_Fifo<tUWide> INST_cache_memRespQ;
  MOD_Reg<tUInt32> INST_cache_missCount;
  MOD_Reg<tUWide> INST_cache_missReq;
  MOD_Reg<tUInt8> INST_cache_mshr;
  MOD_Fifo<tUWide> INST_cache_storeQ;
  MOD_Reg<tUInt32> INST_cache_tagArray_0;
  MOD_Reg<tUInt32> INST_cache_tagArray_1;
  MOD_Reg<tUInt32> INST_cache_tagArray_10;
  MOD_Reg<tUInt32> INST_cache_tagArray_100;
  MOD_Reg<tUInt32> INST_cache_tagArray_101;
  MOD_Reg<tUInt32> INST_cache_tagArray_102;
  MOD_Reg<tUInt32> INST_cache_tagArray_103;
  MOD_Reg<tUInt32> INST_cache_tagArray_104;
  MOD_Reg<tUInt32> INST_cache_tagArray_105;
  MOD_Reg<tUInt32> INST_cache_tagArray_106;
  MOD_Reg<tUInt32> INST_cache_tagArray_107;
  MOD_Reg<tUInt32> INST_cache_tagArray_108;
  MOD_Reg<tUInt32> INST_cache_tagArray_109;
  MOD_Reg<tUInt32> INST_cache_tagArray_11;
  MOD_Reg<tUInt32> INST_cache_tagArray_110;
  MOD_Reg<tUInt32> INST_cache_tagArray_111;
  MOD_Reg<tUInt32> INST_cache_tagArray_112;
  MOD_Reg<tUInt32> INST_cache_tagArray_113;
  MOD_Reg<tUInt32> INST_cache_tagArray_114;
  MOD_Reg<tUInt32> INST_cache_tagArray_115;
  MOD_Reg<tUInt32> INST_cache_tagArray_116;
  MOD_Reg<tUInt32> INST_cache_tagArray_117;
  MOD_Reg<tUInt32> INST_cache_tagArray_118;
  MOD_Reg<tUInt32> INST_cache_tagArray_119;
  MOD_Reg<tUInt32> INST_cache_tagArray_12;
  MOD_Reg<tUInt32> INST_cache_tagArray_120;
  MOD_Reg<tUInt32> INST_cache_tagArray_121;
  MOD_Reg<tUInt32> INST_cache_tagArray_122;
  MOD_Reg<tUInt32> INST_cache_tagArray_123;
  MOD_Reg<tUInt32> INST_cache_tagArray_124;
  MOD_Reg<tUInt32> INST_cache_tagArray_125;
  MOD_Reg<tUInt32> INST_cache_tagArray_126;
  MOD_Reg<tUInt32> INST_cache_tagArray_127;
  MOD_Reg<tUInt32> INST_cache_tagArray_13;
  MOD_Reg<tUInt32> INST_cache_tagArray_14;
  MOD_Reg<tUInt32> INST_cache_tagArray_15;
  MOD_Reg<tUInt32> INST_cache_tagArray_16;
  MOD_Reg<tUInt32> INST_cache_tagArray_17;
  MOD_Reg<tUInt32> INST_cache_tagArray_18;
  MOD_Reg<tUInt32> INST_cache_tagArray_19;
  MOD_Reg<tUInt32> INST_cache_tagArray_2;
  MOD_Reg<tUInt32> INST_cache_tagArray_20;
  MOD_Reg<tUInt32> INST_cache_tagArray_21;
  MOD_Reg<tUInt32> INST_cache_tagArray_22;
  MOD_Reg<tUInt32> INST_cache_tagArray_23;
  MOD_Reg<tUInt32> INST_cache_tagArray_24;
  MOD_Reg<tUInt32> INST_cache_tagArray_25;
  MOD_Reg<tUInt32> INST_cache_tagArray_26;
  MOD_Reg<tUInt32> INST_cache_tagArray_27;
  MOD_Reg<tUInt32> INST_cache_tagArray_28;
  MOD_Reg<tUInt32> INST_cache_tagArray_29;
  MOD_Reg<tUInt32> INST_cache_tagArray_3;
  MOD_Reg<tUInt32> INST_cache_tagArray_30;
  MOD_Reg<tUInt32> INST_cache_tagArray_31;
  MOD_Reg<tUInt32> INST_cache_tagArray_32;
  MOD_Reg<tUInt32> INST_cache_tagArray_33;
  MOD_Reg<tUInt32> INST_cache_tagArray_34;
  MOD_Reg<tUInt32> INST_cache_tagArray_35;
  MOD_Reg<tUInt32> INST_cache_tagArray_36;
  MOD_Reg<tUInt32> INST_cache_tagArray_37;
  MOD_Reg<tUInt32> INST_cache_tagArray_38;
  MOD_Reg<tUInt32> INST_cache_tagArray_39;
  MOD_Reg<tUInt32> INST_cache_tagArray_4;
  MOD_Reg<tUInt32> INST_cache_tagArray_40;
  MOD_Reg<tUInt32> INST_cache_tagArray_41;
  MOD_Reg<tUInt32> INST_cache_tagArray_42;
  MOD_Reg<tUInt32> INST_cache_tagArray_43;
  MOD_Reg<tUInt32> INST_cache_tagArray_44;
  MOD_Reg<tUInt32> INST_cache_tagArray_45;
  MOD_Reg<tUInt32> INST_cache_tagArray_46;
  MOD_Reg<tUInt32> INST_cache_tagArray_47;
  MOD_Reg<tUInt32> INST_cache_tagArray_48;
  MOD_Reg<tUInt32> INST_cache_tagArray_49;
  MOD_Reg<tUInt32> INST_cache_tagArray_5;
  MOD_Reg<tUInt32> INST_cache_tagArray_50;
  MOD_Reg<tUInt32> INST_cache_tagArray_51;
  MOD_Reg<tUInt32> INST_cache_tagArray_52;
  MOD_Reg<tUInt32> INST_cache_tagArray_53;
  MOD_Reg<tUInt32> INST_cache_tagArray_54;
  MOD_Reg<tUInt32> INST_cache_tagArray_55;
  MOD_Reg<tUInt32> INST_cache_tagArray_56;
  MOD_Reg<tUInt32> INST_cache_tagArray_57;
  MOD_Reg<tUInt32> INST_cache_tagArray_58;
  MOD_Reg<tUInt32> INST_cache_tagArray_59;
  MOD_Reg<tUInt32> INST_cache_tagArray_6;
  MOD_Reg<tUInt32> INST_cache_tagArray_60;
  MOD_Reg<tUInt32> INST_cache_tagArray_61;
  MOD_Reg<tUInt32> INST_cache_tagArray_62;
  MOD_Reg<tUInt32> INST_cache_tagArray_63;
  MOD_Reg<tUInt32> INST_cache_tagArray_64;
  MOD_Reg<tUInt32> INST_cache_tagArray_65;
  MOD_Reg<tUInt32> INST_cache_tagArray_66;
  MOD_Reg<tUInt32> INST_cache_tagArray_67;
  MOD_Reg<tUInt32> INST_cache_tagArray_68;
  MOD_Reg<tUInt32> INST_cache_tagArray_69;
  MOD_Reg<tUInt32> INST_cache_tagArray_7;
  MOD_Reg<tUInt32> INST_cache_tagArray_70;
  MOD_Reg<tUInt32> INST_cache_tagArray_71;
  MOD_Reg<tUInt32> INST_cache_tagArray_72;
  MOD_Reg<tUInt32> INST_cache_tagArray_73;
  MOD_Reg<tUInt32> INST_cache_tagArray_74;
  MOD_Reg<tUInt32> INST_cache_tagArray_75;
  MOD_Reg<tUInt32> INST_cache_tagArray_76;
  MOD_Reg<tUInt32> INST_cache_tagArray_77;
  MOD_Reg<tUInt32> INST_cache_tagArray_78;
  MOD_Reg<tUInt32> INST_cache_tagArray_79;
  MOD_Reg<tUInt32> INST_cache_tagArray_8;
  MOD_Reg<tUInt32> INST_cache_tagArray_80;
  MOD_Reg<tUInt32> INST_cache_tagArray_81;
  MOD_Reg<tUInt32> INST_cache_tagArray_82;
  MOD_Reg<tUInt32> INST_cache_tagArray_83;
  MOD_Reg<tUInt32> INST_cache_tagArray_84;
  MOD_Reg<tUInt32> INST_cache_tagArray_85;
  MOD_Reg<tUInt32> INST_cache_tagArray_86;
  MOD_Reg<tUInt32> INST_cache_tagArray_87;
  MOD_Reg<tUInt32> INST_cache_tagArray_88;
  MOD_Reg<tUInt32> INST_cache_tagArray_89;
  MOD_Reg<tUInt32> INST_cache_tagArray_9;
  MOD_Reg<tUInt32> INST_cache_tagArray_90;
  MOD_Reg<tUInt32> INST_cache_tagArray_91;
  MOD_Reg<tUInt32> INST_cache_tagArray_92;
  MOD_Reg<tUInt32> INST_cache_tagArray_93;
  MOD_Reg<tUInt32> INST_cache_tagArray_94;
  MOD_Reg<tUInt32> INST_cache_tagArray_95;
  MOD_Reg<tUInt32> INST_cache_tagArray_96;
  MOD_Reg<tUInt32> INST_cache_tagArray_97;
  MOD_Reg<tUInt32> INST_cache_tagArray_98;
  MOD_Reg<tUInt32> INST_cache_tagArray_99;
  MOD_Reg<tUInt8> INST_cache_validArray_0;
  MOD_Reg<tUInt8> INST_cache_validArray_1;
  MOD_Reg<tUInt8> INST_cache_validArray_10;
  MOD_Reg<tUInt8> INST_cache_validArray_100;
  MOD_Reg<tUInt8> INST_cache_validArray_101;
  MOD_Reg<tUInt8> INST_cache_validArray_102;
  MOD_Reg<tUInt8> INST_cache_validArray_103;
  MOD_Reg<tUInt8> INST_cache_validArray_104;
  MOD_Reg<tUInt8> INST_cache_validArray_105;
  MOD_Reg<tUInt8> INST_cache_validArray_106;
  MOD_Reg<tUInt8> INST_cache_validArray_107;
  MOD_Reg<tUInt8> INST_cache_validArray_108;
  MOD_Reg<tUInt8> INST_cache_validArray_109;
  MOD_Reg<tUInt8> INST_cache_validArray_11;
  MOD_Reg<tUInt8> INST_cache_validArray_110;
  MOD_Reg<tUInt8> INST_cache_validArray_111;
  MOD_Reg<tUInt8> INST_cache_validArray_112;
  MOD_Reg<tUInt8> INST_cache_validArray_113;
  MOD_Reg<tUInt8> INST_cache_validArray_114;
  MOD_Reg<tUInt8> INST_cache_validArray_115;
  MOD_Reg<tUInt8> INST_cache_validArray_116;
  MOD_Reg<tUInt8> INST_cache_validArray_117;
  MOD_Reg<tUInt8> INST_cache_validArray_118;
  MOD_Reg<tUInt8> INST_cache_validArray_119;
  MOD_Reg<tUInt8> INST_cache_validArray_12;
  MOD_Reg<tUInt8> INST_cache_validArray_120;
  MOD_Reg<tUInt8> INST_cache_validArray_121;
  MOD_Reg<tUInt8> INST_cache_validArray_122;
  MOD_Reg<tUInt8> INST_cache_validArray_123;
  MOD_Reg<tUInt8> INST_cache_validArray_124;
  MOD_Reg<tUInt8> INST_cache_validArray_125;
  MOD_Reg<tUInt8> INST_cache_validArray_126;
  MOD_Reg<tUInt8> INST_cache_validArray_127;
  MOD_Reg<tUInt8> INST_cache_validArray_13;
  MOD_Reg<tUInt8> INST_cache_validArray_14;
  MOD_Reg<tUInt8> INST_cache_validArray_15;
  MOD_Reg<tUInt8> INST_cache_validArray_16;
  MOD_Reg<tUInt8> INST_cache_validArray_17;
  MOD_Reg<tUInt8> INST_cache_validArray_18;
  MOD_Reg<tUInt8> INST_cache_validArray_19;
  MOD_Reg<tUInt8> INST_cache_validArray_2;
  MOD_Reg<tUInt8> INST_cache_validArray_20;
  MOD_Reg<tUInt8> INST_cache_validArray_21;
  MOD_Reg<tUInt8> INST_cache_validArray_22;
  MOD_Reg<tUInt8> INST_cache_validArray_23;
  MOD_Reg<tUInt8> INST_cache_validArray_24;
  MOD_Reg<tUInt8> INST_cache_validArray_25;
  MOD_Reg<tUInt8> INST_cache_validArray_26;
  MOD_Reg<tUInt8> INST_cache_validArray_27;
  MOD_Reg<tUInt8> INST_cache_validArray_28;
  MOD_Reg<tUInt8> INST_cache_validArray_29;
  MOD_Reg<tUInt8> INST_cache_validArray_3;
  MOD_Reg<tUInt8> INST_cache_validArray_30;
  MOD_Reg<tUInt8> INST_cache_validArray_31;
  MOD_Reg<tUInt8> INST_cache_validArray_32;
  MOD_Reg<tUInt8> INST_cache_validArray_33;
  MOD_Reg<tUInt8> INST_cache_validArray_34;
  MOD_Reg<tUInt8> INST_cache_validArray_35;
  MOD_Reg<tUInt8> INST_cache_validArray_36;
  MOD_Reg<tUInt8> INST_cache_validArray_37;
  MOD_Reg<tUInt8> INST_cache_validArray_38;
  MOD_Reg<tUInt8> INST_cache_validArray_39;
  MOD_Reg<tUInt8> INST_cache_validArray_4;
  MOD_Reg<tUInt8> INST_cache_validArray_40;
  MOD_Reg<tUInt8> INST_cache_validArray_41;
  MOD_Reg<tUInt8> INST_cache_validArray_42;
  MOD_Reg<tUInt8> INST_cache_validArray_43;
  MOD_Reg<tUInt8> INST_cache_validArray_44;
  MOD_Reg<tUInt8> INST_cache_validArray_45;
  MOD_Reg<tUInt8> INST_cache_validArray_46;
  MOD_Reg<tUInt8> INST_cache_validArray_47;
  MOD_Reg<tUInt8> INST_cache_validArray_48;
  MOD_Reg<tUInt8> INST_cache_validArray_49;
  MOD_Reg<tUInt8> INST_cache_validArray_5;
  MOD_Reg<tUInt8> INST_cache_validArray_50;
  MOD_Reg<tUInt8> INST_cache_validArray_51;
  MOD_Reg<tUInt8> INST_cache_validArray_52;
  MOD_Reg<tUInt8> INST_cache_validArray_53;
  MOD_Reg<tUInt8> INST_cache_validArray_54;
  MOD_Reg<tUInt8> INST_cache_validArray_55;
  MOD_Reg<tUInt8> INST_cache_validArray_56;
  MOD_Reg<tUInt8> INST_cache_validArray_57;
  MOD_Reg<tUInt8> INST_cache_validArray_58;
  MOD_Reg<tUInt8> INST_cache_validArray_59;
  MOD_Reg<tUInt8> INST_cache_validArray_6;
  MOD_Reg<tUInt8> INST_cache_validArray_60;
  MOD_Reg<tUInt8> INST_cache_validArray_61;
  MOD_Reg<tUInt8> INST_cache_validArray_62;
  MOD_Reg<tUInt8> INST_cache_validArray_63;
  MOD_Reg<tUInt8> INST_cache_validArray_64;
  MOD_Reg<tUInt8> INST_cache_validArray_65;
  MOD_Reg<tUInt8> INST_cache_validArray_66;
  MOD_Reg<tUInt8> INST_cache_validArray_67;
  MOD_Reg<tUInt8> INST_cache_validArray_68;
  MOD_Reg<tUInt8> INST_cache_validArray_69;
  MOD_Reg<tUInt8> INST_cache_validArray_7;
  MOD_Reg<tUInt8> INST_cache_validArray_70;
  MOD_Reg<tUInt8> INST_cache_validArray_71;
  MOD_Reg<tUInt8> INST_cache_validArray_72;
  MOD_Reg<tUInt8> INST_cache_validArray_73;
  MOD_Reg<tUInt8> INST_cache_validArray_74;
  MOD_Reg<tUInt8> INST_cache_validArray_75;
  MOD_Reg<tUInt8> INST_cache_validArray_76;
  MOD_Reg<tUInt8> INST_cache_validArray_77;
  MOD_Reg<tUInt8> INST_cache_validArray_78;
  MOD_Reg<tUInt8> INST_cache_validArray_79;
  MOD_Reg<tUInt8> INST_cache_validArray_8;
  MOD_Reg<tUInt8> INST_cache_validArray_80;
  MOD_Reg<tUInt8> INST_cache_validArray_81;
  MOD_Reg<tUInt8> INST_cache_validArray_82;
  MOD_Reg<tUInt8> INST_cache_validArray_83;
  MOD_Reg<tUInt8> INST_cache_validArray_84;
  MOD_Reg<tUInt8> INST_cache_validArray_85;
  MOD_Reg<tUInt8> INST_cache_validArray_86;
  MOD_Reg<tUInt8> INST_cache_validArray_87;
  MOD_Reg<tUInt8> INST_cache_validArray_88;
  MOD_Reg<tUInt8> INST_cache_validArray_89;
  MOD_Reg<tUInt8> INST_cache_validArray_9;
  MOD_Reg<tUInt8> INST_cache_validArray_90;
  MOD_Reg<tUInt8> INST_cache_validArray_91;
  MOD_Reg<tUInt8> INST_cache_validArray_92;
  MOD_Reg<tUInt8> INST_cache_validArray_93;
  MOD_Reg<tUInt8> INST_cache_validArray_94;
  MOD_Reg<tUInt8> INST_cache_validArray_95;
  MOD_Reg<tUInt8> INST_cache_validArray_96;
  MOD_Reg<tUInt8> INST_cache_validArray_97;
  MOD_Reg<tUInt8> INST_cache_validArray_98;
  MOD_Reg<tUInt8> INST_cache_validArray_99;
  MOD_Reg<tUInt32> INST_counterIn;
  MOD_Reg<tUInt32> INST_counterOut;
  MOD_Reg<tUInt32> INST_deadlockChecker;
  MOD_Reg<tUInt8> INST_doinit;
  MOD_mkMainMem INST_mainMem;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_mainRef_bram_memory;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_mainRef_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_mainRef_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_mainRef_dl_d_0_rv;
  MOD_Wire<tUWide> INST_randomMem_ignore;
  MOD_Reg<tUInt8> INST_randomMem_initialized;
  MOD_Wire<tUWide> INST_randomMem_zaz;
 
 /* Constructor */
 public:
  MOD_mkBeveren(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
  void init_symbols_1();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_SEL_ARR_cache_tagArray_0_35_cache_tagArray_1_3_ETC___d1274;
  tUInt8 DEF_SEL_ARR_cache_validArray_0_93_cache_validArray_ETC___d1276;
  tUInt8 DEF_SEL_ARR_cache_tagArray_0_35_cache_tagArray_1_3_ETC___d973;
  tUInt8 DEF_SEL_ARR_cache_validArray_0_93_cache_validArray_ETC___d975;
  tUWide DEF_cache_storeQ_first____d969;
  tUWide DEF_cache_missReq___d289;
  tUWide DEF_x_wget__h216;
  tUWide DEF_cache_hitQ_rv_port1__read____d1308;
  tUWide DEF_cache_hitQ_rv_port0__read____d150;
  tUWide DEF_mainRef_dl_d_0_rv_port1__read____d85;
  tUWide DEF_mainRef_dl_d_0_rv_port0__read____d1310;
  tUInt32 DEF_x__h56160;
  tUInt32 DEF__read__h11894;
  tUInt32 DEF__read__h11863;
  tUInt32 DEF__read__h11832;
  tUInt32 DEF__read__h11801;
  tUInt32 DEF__read__h11770;
  tUInt32 DEF__read__h11739;
  tUInt32 DEF__read__h11708;
  tUInt32 DEF__read__h11677;
  tUInt32 DEF__read__h11646;
  tUInt32 DEF__read__h11615;
  tUInt32 DEF__read__h11584;
  tUInt32 DEF__read__h11553;
  tUInt32 DEF__read__h11522;
  tUInt32 DEF__read__h11491;
  tUInt32 DEF__read__h11460;
  tUInt32 DEF__read__h11429;
  tUInt32 DEF__read__h11398;
  tUInt32 DEF__read__h11367;
  tUInt32 DEF__read__h11336;
  tUInt32 DEF__read__h11305;
  tUInt32 DEF__read__h11274;
  tUInt32 DEF__read__h11243;
  tUInt32 DEF__read__h11212;
  tUInt32 DEF__read__h11181;
  tUInt32 DEF__read__h11150;
  tUInt32 DEF__read__h11119;
  tUInt32 DEF__read__h11088;
  tUInt32 DEF__read__h11057;
  tUInt32 DEF__read__h11026;
  tUInt32 DEF__read__h10995;
  tUInt32 DEF__read__h10964;
  tUInt32 DEF__read__h10933;
  tUInt32 DEF__read__h10902;
  tUInt32 DEF__read__h10871;
  tUInt32 DEF__read__h10840;
  tUInt32 DEF__read__h10809;
  tUInt32 DEF__read__h10778;
  tUInt32 DEF__read__h10747;
  tUInt32 DEF__read__h10716;
  tUInt32 DEF__read__h10685;
  tUInt32 DEF__read__h10654;
  tUInt32 DEF__read__h10623;
  tUInt32 DEF__read__h10592;
  tUInt32 DEF__read__h10561;
  tUInt32 DEF__read__h10530;
  tUInt32 DEF__read__h10499;
  tUInt32 DEF__read__h10468;
  tUInt32 DEF__read__h10437;
  tUInt32 DEF__read__h10406;
  tUInt32 DEF__read__h10375;
  tUInt32 DEF__read__h10344;
  tUInt32 DEF__read__h10313;
  tUInt32 DEF__read__h10282;
  tUInt32 DEF__read__h10251;
  tUInt32 DEF__read__h10220;
  tUInt32 DEF__read__h10189;
  tUInt32 DEF__read__h10158;
  tUInt32 DEF__read__h10127;
  tUInt32 DEF__read__h10096;
  tUInt32 DEF__read__h10065;
  tUInt32 DEF__read__h10034;
  tUInt32 DEF__read__h10003;
  tUInt32 DEF__read__h9972;
  tUInt32 DEF__read__h9941;
  tUInt32 DEF__read__h9910;
  tUInt32 DEF__read__h9879;
  tUInt32 DEF__read__h9848;
  tUInt32 DEF__read__h9817;
  tUInt32 DEF__read__h9786;
  tUInt32 DEF__read__h9755;
  tUInt32 DEF__read__h9724;
  tUInt32 DEF__read__h9693;
  tUInt32 DEF__read__h9662;
  tUInt32 DEF__read__h9631;
  tUInt32 DEF__read__h9600;
  tUInt32 DEF__read__h9569;
  tUInt32 DEF__read__h9538;
  tUInt32 DEF__read__h9507;
  tUInt32 DEF__read__h9476;
  tUInt32 DEF__read__h9445;
  tUInt32 DEF__read__h9414;
  tUInt32 DEF__read__h9383;
  tUInt32 DEF__read__h9352;
  tUInt32 DEF__read__h9321;
  tUInt32 DEF__read__h9290;
  tUInt32 DEF__read__h9259;
  tUInt32 DEF__read__h9228;
  tUInt32 DEF__read__h9197;
  tUInt32 DEF__read__h9166;
  tUInt32 DEF__read__h9135;
  tUInt32 DEF__read__h9104;
  tUInt32 DEF__read__h9073;
  tUInt32 DEF__read__h9042;
  tUInt32 DEF__read__h9011;
  tUInt32 DEF__read__h8980;
  tUInt32 DEF__read__h8949;
  tUInt32 DEF__read__h8918;
  tUInt32 DEF__read__h8887;
  tUInt32 DEF__read__h8856;
  tUInt32 DEF__read__h8825;
  tUInt32 DEF__read__h8794;
  tUInt32 DEF__read__h8763;
  tUInt32 DEF__read__h8732;
  tUInt32 DEF__read__h8701;
  tUInt32 DEF__read__h8670;
  tUInt32 DEF__read__h8639;
  tUInt32 DEF__read__h8608;
  tUInt32 DEF__read__h8577;
  tUInt32 DEF__read__h8546;
  tUInt32 DEF__read__h8515;
  tUInt32 DEF__read__h8484;
  tUInt32 DEF__read__h8453;
  tUInt32 DEF__read__h8422;
  tUInt32 DEF__read__h8391;
  tUInt32 DEF__read__h8360;
  tUInt32 DEF__read__h8329;
  tUInt32 DEF__read__h8298;
  tUInt32 DEF__read__h8267;
  tUInt32 DEF__read__h8236;
  tUInt32 DEF__read__h8205;
  tUInt32 DEF__read__h8174;
  tUInt32 DEF__read__h8143;
  tUInt32 DEF__read__h8112;
  tUInt32 DEF__read__h8081;
  tUInt32 DEF__read__h8050;
  tUInt32 DEF__read__h8019;
  tUInt32 DEF__read__h7988;
  tUInt32 DEF__read__h7957;
  tUInt8 DEF_b__h3923;
  tUInt8 DEF_b__h1852;
  tUInt8 DEF_cache_cache_data_serverAdapter_s1___d125;
  tUInt8 DEF_mainRef_bram_serverAdapter_s1___d67;
  tUInt8 DEF_cache_lockL1_register__h52477;
  tUInt8 DEF_cache_lockL1_port_0_whas____d143;
  tUInt8 DEF_cache_lockL1_port_0_wget____d144;
  tUInt8 DEF_cache_dirtyArray_127__h33463;
  tUInt8 DEF_cache_dirtyArray_126__h33461;
  tUInt8 DEF_cache_dirtyArray_125__h33459;
  tUInt8 DEF_cache_dirtyArray_124__h33457;
  tUInt8 DEF_cache_dirtyArray_123__h33455;
  tUInt8 DEF_cache_dirtyArray_122__h33453;
  tUInt8 DEF_cache_dirtyArray_121__h33451;
  tUInt8 DEF_cache_dirtyArray_120__h33449;
  tUInt8 DEF_cache_dirtyArray_119__h33447;
  tUInt8 DEF_cache_dirtyArray_118__h33445;
  tUInt8 DEF_cache_dirtyArray_117__h33443;
  tUInt8 DEF_cache_dirtyArray_116__h33441;
  tUInt8 DEF_cache_dirtyArray_115__h33439;
  tUInt8 DEF_cache_dirtyArray_114__h33437;
  tUInt8 DEF_cache_dirtyArray_113__h33435;
  tUInt8 DEF_cache_dirtyArray_112__h33433;
  tUInt8 DEF_cache_dirtyArray_111__h33431;
  tUInt8 DEF_cache_dirtyArray_110__h33429;
  tUInt8 DEF_cache_dirtyArray_109__h33427;
  tUInt8 DEF_cache_dirtyArray_108__h33425;
  tUInt8 DEF_cache_dirtyArray_107__h33423;
  tUInt8 DEF_cache_dirtyArray_106__h33421;
  tUInt8 DEF_cache_dirtyArray_105__h33419;
  tUInt8 DEF_cache_dirtyArray_104__h33417;
  tUInt8 DEF_cache_dirtyArray_103__h33415;
  tUInt8 DEF_cache_dirtyArray_102__h33413;
  tUInt8 DEF_cache_dirtyArray_101__h33411;
  tUInt8 DEF_cache_dirtyArray_100__h33409;
  tUInt8 DEF_cache_dirtyArray_99__h33407;
  tUInt8 DEF_cache_dirtyArray_98__h33405;
  tUInt8 DEF_cache_dirtyArray_97__h33403;
  tUInt8 DEF_cache_dirtyArray_96__h33401;
  tUInt8 DEF_cache_dirtyArray_95__h33399;
  tUInt8 DEF_cache_dirtyArray_94__h33397;
  tUInt8 DEF_cache_dirtyArray_93__h33395;
  tUInt8 DEF_cache_dirtyArray_92__h33393;
  tUInt8 DEF_cache_dirtyArray_91__h33391;
  tUInt8 DEF_cache_dirtyArray_90__h33389;
  tUInt8 DEF_cache_dirtyArray_89__h33387;
  tUInt8 DEF_cache_dirtyArray_88__h33385;
  tUInt8 DEF_cache_dirtyArray_87__h33383;
  tUInt8 DEF_cache_dirtyArray_86__h33381;
  tUInt8 DEF_cache_dirtyArray_85__h33379;
  tUInt8 DEF_cache_dirtyArray_84__h33377;
  tUInt8 DEF_cache_dirtyArray_83__h33375;
  tUInt8 DEF_cache_dirtyArray_82__h33373;
  tUInt8 DEF_cache_dirtyArray_81__h33371;
  tUInt8 DEF_cache_dirtyArray_80__h33369;
  tUInt8 DEF_cache_dirtyArray_79__h33367;
  tUInt8 DEF_cache_dirtyArray_78__h33365;
  tUInt8 DEF_cache_dirtyArray_77__h33363;
  tUInt8 DEF_cache_dirtyArray_76__h33361;
  tUInt8 DEF_cache_dirtyArray_75__h33359;
  tUInt8 DEF_cache_dirtyArray_74__h33357;
  tUInt8 DEF_cache_dirtyArray_73__h33355;
  tUInt8 DEF_cache_dirtyArray_72__h33353;
  tUInt8 DEF_cache_dirtyArray_71__h33351;
  tUInt8 DEF_cache_dirtyArray_70__h33349;
  tUInt8 DEF_cache_dirtyArray_69__h33347;
  tUInt8 DEF_cache_dirtyArray_68__h33345;
  tUInt8 DEF_cache_dirtyArray_67__h33343;
  tUInt8 DEF_cache_dirtyArray_66__h33341;
  tUInt8 DEF_cache_dirtyArray_65__h33339;
  tUInt8 DEF_cache_dirtyArray_64__h33337;
  tUInt8 DEF_cache_dirtyArray_63__h33335;
  tUInt8 DEF_cache_dirtyArray_62__h33333;
  tUInt8 DEF_cache_dirtyArray_61__h33331;
  tUInt8 DEF_cache_dirtyArray_60__h33329;
  tUInt8 DEF_cache_dirtyArray_59__h33327;
  tUInt8 DEF_cache_dirtyArray_58__h33325;
  tUInt8 DEF_cache_dirtyArray_57__h33323;
  tUInt8 DEF_cache_dirtyArray_56__h33321;
  tUInt8 DEF_cache_dirtyArray_55__h33319;
  tUInt8 DEF_cache_dirtyArray_54__h33317;
  tUInt8 DEF_cache_dirtyArray_53__h33315;
  tUInt8 DEF_cache_dirtyArray_52__h33313;
  tUInt8 DEF_cache_dirtyArray_51__h33311;
  tUInt8 DEF_cache_dirtyArray_50__h33309;
  tUInt8 DEF_cache_dirtyArray_49__h33307;
  tUInt8 DEF_cache_dirtyArray_48__h33305;
  tUInt8 DEF_cache_dirtyArray_47__h33303;
  tUInt8 DEF_cache_dirtyArray_46__h33301;
  tUInt8 DEF_cache_dirtyArray_45__h33299;
  tUInt8 DEF_cache_dirtyArray_44__h33297;
  tUInt8 DEF_cache_dirtyArray_43__h33295;
  tUInt8 DEF_cache_dirtyArray_42__h33293;
  tUInt8 DEF_cache_dirtyArray_41__h33291;
  tUInt8 DEF_cache_dirtyArray_40__h33289;
  tUInt8 DEF_cache_dirtyArray_39__h33287;
  tUInt8 DEF_cache_dirtyArray_38__h33285;
  tUInt8 DEF_cache_dirtyArray_37__h33283;
  tUInt8 DEF_cache_dirtyArray_36__h33281;
  tUInt8 DEF_cache_dirtyArray_35__h33279;
  tUInt8 DEF_cache_dirtyArray_34__h33277;
  tUInt8 DEF_cache_dirtyArray_33__h33275;
  tUInt8 DEF_cache_dirtyArray_32__h33273;
  tUInt8 DEF_cache_dirtyArray_31__h33271;
  tUInt8 DEF_cache_dirtyArray_30__h33269;
  tUInt8 DEF_cache_dirtyArray_29__h33267;
  tUInt8 DEF_cache_dirtyArray_28__h33265;
  tUInt8 DEF_cache_dirtyArray_27__h33263;
  tUInt8 DEF_cache_dirtyArray_26__h33261;
  tUInt8 DEF_cache_dirtyArray_25__h33259;
  tUInt8 DEF_cache_dirtyArray_24__h33257;
  tUInt8 DEF_cache_dirtyArray_23__h33255;
  tUInt8 DEF_cache_dirtyArray_22__h33253;
  tUInt8 DEF_cache_dirtyArray_21__h33251;
  tUInt8 DEF_cache_dirtyArray_20__h33249;
  tUInt8 DEF_cache_dirtyArray_19__h33247;
  tUInt8 DEF_cache_dirtyArray_18__h33245;
  tUInt8 DEF_cache_dirtyArray_17__h33243;
  tUInt8 DEF_cache_dirtyArray_16__h33241;
  tUInt8 DEF_cache_dirtyArray_15__h33239;
  tUInt8 DEF_cache_dirtyArray_14__h33237;
  tUInt8 DEF_cache_dirtyArray_13__h33235;
  tUInt8 DEF_cache_dirtyArray_12__h33233;
  tUInt8 DEF_cache_dirtyArray_11__h33231;
  tUInt8 DEF_cache_dirtyArray_10__h33229;
  tUInt8 DEF_cache_dirtyArray_9__h33227;
  tUInt8 DEF_cache_dirtyArray_8__h33225;
  tUInt8 DEF_cache_dirtyArray_7__h33223;
  tUInt8 DEF_cache_dirtyArray_6__h33221;
  tUInt8 DEF_cache_dirtyArray_5__h33219;
  tUInt8 DEF_cache_dirtyArray_4__h33217;
  tUInt8 DEF_cache_dirtyArray_3__h33215;
  tUInt8 DEF_cache_dirtyArray_2__h33213;
  tUInt8 DEF_cache_dirtyArray_1__h33211;
  tUInt8 DEF_cache_dirtyArray_0__h33209;
  tUInt8 DEF_cache_validArray_127__h37585;
  tUInt8 DEF_cache_validArray_126__h37583;
  tUInt8 DEF_cache_validArray_125__h37581;
  tUInt8 DEF_cache_validArray_124__h37579;
  tUInt8 DEF_cache_validArray_123__h37577;
  tUInt8 DEF_cache_validArray_122__h37575;
  tUInt8 DEF_cache_validArray_121__h37573;
  tUInt8 DEF_cache_validArray_120__h37571;
  tUInt8 DEF_cache_validArray_119__h37569;
  tUInt8 DEF_cache_validArray_118__h37567;
  tUInt8 DEF_cache_validArray_117__h37565;
  tUInt8 DEF_cache_validArray_116__h37563;
  tUInt8 DEF_cache_validArray_115__h37561;
  tUInt8 DEF_cache_validArray_114__h37559;
  tUInt8 DEF_cache_validArray_113__h37557;
  tUInt8 DEF_cache_validArray_112__h37555;
  tUInt8 DEF_cache_validArray_111__h37553;
  tUInt8 DEF_cache_validArray_110__h37551;
  tUInt8 DEF_cache_validArray_109__h37549;
  tUInt8 DEF_cache_validArray_108__h37547;
  tUInt8 DEF_cache_validArray_107__h37545;
  tUInt8 DEF_cache_validArray_106__h37543;
  tUInt8 DEF_cache_validArray_105__h37541;
  tUInt8 DEF_cache_validArray_104__h37539;
  tUInt8 DEF_cache_validArray_103__h37537;
  tUInt8 DEF_cache_validArray_102__h37535;
  tUInt8 DEF_cache_validArray_101__h37533;
  tUInt8 DEF_cache_validArray_100__h37531;
  tUInt8 DEF_cache_validArray_99__h37529;
  tUInt8 DEF_cache_validArray_98__h37527;
  tUInt8 DEF_cache_validArray_97__h37525;
  tUInt8 DEF_cache_validArray_96__h37523;
  tUInt8 DEF_cache_validArray_95__h37521;
  tUInt8 DEF_cache_validArray_94__h37519;
  tUInt8 DEF_cache_validArray_93__h37517;
  tUInt8 DEF_cache_validArray_92__h37515;
  tUInt8 DEF_cache_validArray_91__h37513;
  tUInt8 DEF_cache_validArray_90__h37511;
  tUInt8 DEF_cache_validArray_89__h37509;
  tUInt8 DEF_cache_validArray_88__h37507;
  tUInt8 DEF_cache_validArray_87__h37505;
  tUInt8 DEF_cache_validArray_86__h37503;
  tUInt8 DEF_cache_validArray_85__h37501;
  tUInt8 DEF_cache_validArray_84__h37499;
  tUInt8 DEF_cache_validArray_83__h37497;
  tUInt8 DEF_cache_validArray_82__h37495;
  tUInt8 DEF_cache_validArray_81__h37493;
  tUInt8 DEF_cache_validArray_80__h37491;
  tUInt8 DEF_cache_validArray_79__h37489;
  tUInt8 DEF_cache_validArray_78__h37487;
  tUInt8 DEF_cache_validArray_77__h37485;
  tUInt8 DEF_cache_validArray_76__h37483;
  tUInt8 DEF_cache_validArray_75__h37481;
  tUInt8 DEF_cache_validArray_74__h37479;
  tUInt8 DEF_cache_validArray_73__h37477;
  tUInt8 DEF_cache_validArray_72__h37475;
  tUInt8 DEF_cache_validArray_71__h37473;
  tUInt8 DEF_cache_validArray_70__h37471;
  tUInt8 DEF_cache_validArray_69__h37469;
  tUInt8 DEF_cache_validArray_68__h37467;
  tUInt8 DEF_cache_validArray_67__h37465;
  tUInt8 DEF_cache_validArray_66__h37463;
  tUInt8 DEF_cache_validArray_65__h37461;
  tUInt8 DEF_cache_validArray_64__h37459;
  tUInt8 DEF_cache_validArray_63__h37457;
  tUInt8 DEF_cache_validArray_62__h37455;
  tUInt8 DEF_cache_validArray_61__h37453;
  tUInt8 DEF_cache_validArray_60__h37451;
  tUInt8 DEF_cache_validArray_59__h37449;
  tUInt8 DEF_cache_validArray_58__h37447;
  tUInt8 DEF_cache_validArray_57__h37445;
  tUInt8 DEF_cache_validArray_56__h37443;
  tUInt8 DEF_cache_validArray_55__h37441;
  tUInt8 DEF_cache_validArray_54__h37439;
  tUInt8 DEF_cache_validArray_53__h37437;
  tUInt8 DEF_cache_validArray_52__h37435;
  tUInt8 DEF_cache_validArray_51__h37433;
  tUInt8 DEF_cache_validArray_50__h37431;
  tUInt8 DEF_cache_validArray_49__h37429;
  tUInt8 DEF_cache_validArray_48__h37427;
  tUInt8 DEF_cache_validArray_47__h37425;
  tUInt8 DEF_cache_validArray_46__h37423;
  tUInt8 DEF_cache_validArray_45__h37421;
  tUInt8 DEF_cache_validArray_44__h37419;
  tUInt8 DEF_cache_validArray_43__h37417;
  tUInt8 DEF_cache_validArray_42__h37415;
  tUInt8 DEF_cache_validArray_41__h37413;
  tUInt8 DEF_cache_validArray_40__h37411;
  tUInt8 DEF_cache_validArray_39__h37409;
  tUInt8 DEF_cache_validArray_38__h37407;
  tUInt8 DEF_cache_validArray_37__h37405;
  tUInt8 DEF_cache_validArray_36__h37403;
  tUInt8 DEF_cache_validArray_35__h37401;
  tUInt8 DEF_cache_validArray_34__h37399;
  tUInt8 DEF_cache_validArray_33__h37397;
  tUInt8 DEF_cache_validArray_32__h37395;
  tUInt8 DEF_cache_validArray_31__h37393;
  tUInt8 DEF_cache_validArray_30__h37391;
  tUInt8 DEF_cache_validArray_29__h37389;
  tUInt8 DEF_cache_validArray_28__h37387;
  tUInt8 DEF_cache_validArray_27__h37385;
  tUInt8 DEF_cache_validArray_26__h37383;
  tUInt8 DEF_cache_validArray_25__h37381;
  tUInt8 DEF_cache_validArray_24__h37379;
  tUInt8 DEF_cache_validArray_23__h37377;
  tUInt8 DEF_cache_validArray_22__h37375;
  tUInt8 DEF_cache_validArray_21__h37373;
  tUInt8 DEF_cache_validArray_20__h37371;
  tUInt8 DEF_cache_validArray_19__h37369;
  tUInt8 DEF_cache_validArray_18__h37367;
  tUInt8 DEF_cache_validArray_17__h37365;
  tUInt8 DEF_cache_validArray_16__h37363;
  tUInt8 DEF_cache_validArray_15__h37361;
  tUInt8 DEF_cache_validArray_14__h37359;
  tUInt8 DEF_cache_validArray_13__h37357;
  tUInt8 DEF_cache_validArray_12__h37355;
  tUInt8 DEF_cache_validArray_11__h37353;
  tUInt8 DEF_cache_validArray_10__h37351;
  tUInt8 DEF_cache_validArray_9__h37349;
  tUInt8 DEF_cache_validArray_8__h37347;
  tUInt8 DEF_cache_validArray_7__h37345;
  tUInt8 DEF_cache_validArray_6__h37343;
  tUInt8 DEF_cache_validArray_5__h37341;
  tUInt8 DEF_cache_validArray_4__h37339;
  tUInt8 DEF_cache_validArray_3__h37337;
  tUInt8 DEF_cache_validArray_2__h37335;
  tUInt8 DEF_cache_validArray_1__h37333;
  tUInt8 DEF_cache_validArray_0__h37331;
  tUInt8 DEF_cache_cache_data_serverAdapter_cnt_3_whas____d104;
  tUInt8 DEF_cache_cache_data_serverAdapter_cnt_2_whas____d102;
  tUInt8 DEF_cache_cache_data_serverAdapter_cnt_1_whas____d101;
  tUInt8 DEF_cache_cache_data_serverAdapter_outData_ff_i_no_ETC___d95;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_3_whas____d45;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_2_whas____d43;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_1_whas____d42;
  tUInt8 DEF_mainRef_bram_serverAdapter_outData_ff_i_notEmpty____d36;
  tUWide DEF_v__h963;
  tUInt32 DEF_req_tag__h52510;
  tUInt8 DEF_x2__h55511;
  tUInt8 DEF_x2__h37630;
  tUInt8 DEF_newreq_write__h56107;
  tUInt8 DEF_cache_missReq_89_BIT_538___d572;
  tUInt8 DEF_cache_cache_data_serverAdapter_s1_25_BIT_0___d126;
  tUInt8 DEF_mainRef_bram_serverAdapter_s1_7_BIT_0___d68;
  tUInt32 DEF_cur_tag__h56280;
  tUInt8 DEF_req_idx__h56278;
  tUInt32 DEF_cur_tag__h52511;
  tUInt8 DEF_SEL_ARR_cache_validArray_0_93_cache_validArray_ETC___d422;
  tUInt8 DEF_SEL_ARR_cache_dirtyArray_0_60_cache_dirtyArray_ETC___d291;
  tUInt8 DEF_cache_storeQ_first__69_BITS_537_TO_512_265_EQ__ETC___d1268;
  tUInt32 DEF_newreq_addr__h56108;
  tUInt32 DEF_req_tag__h56279;
  tUInt8 DEF_NOT_SEL_ARR_cache_tagArray_0_35_cache_tagArray_ETC___d1278;
  tUInt8 DEF_NOT_SEL_ARR_cache_tagArray_0_35_cache_tagArray_ETC___d977;
 
 /* Local definitions */
 private:
  tUInt32 DEF_v__h888;
  tUInt32 DEF_v__h850;
  tUInt32 DEF_v__h812;
  tUInt32 DEF_v__h774;
  tUInt32 DEF_v__h736;
  tUInt32 DEF_v__h698;
  tUInt32 DEF_v__h660;
  tUInt32 DEF_v__h622;
  tUInt32 DEF_v__h584;
  tUInt32 DEF_v__h546;
  tUInt32 DEF_v__h508;
  tUInt32 DEF_v__h470;
  tUInt32 DEF_v__h432;
  tUInt32 DEF_v__h394;
  tUInt32 DEF_v__h356;
  tUInt32 DEF_v__h318;
  tUInt32 DEF_v__h281;
  tUWide DEF_v__h55931;
  tUWide DEF_cache_memReqQ_first____d1256;
  tUWide DEF_cache_memRespQ_first____d708;
  tUWide DEF_x_wget__h3430;
  tUWide DEF_x_first__h3315;
  tUWide DEF_v__h4493;
  tUWide DEF_x_wget__h1359;
  tUWide DEF_x_first__h1244;
  tUWide DEF_v__h2427;
  tUInt32 DEF_x__h56832;
  tUInt32 DEF_x__h56805;
  tUWide DEF_cache_missReq_89_BITS_537_TO_0___d569;
  tUWide DEF_newreq_data__h56109;
  tUWide DEF_x3__h55512;
  tUWide DEF_x3__h49558;
  tUWide DEF_x__h57277;
  tUWide DEF_x__h57135;
  tUWide DEF_v__h57143;
  tUWide DEF_v__h57025;
  tUWide DEF_IF_cache_missReq_89_BIT_538_72_THEN_cache_miss_ETC___d709;
  tUWide DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d158;
  tUWide DEF_x__h3528;
  tUWide DEF_IF_mainRef_bram_serverAdapter_outData_ff_i_not_ETC___d90;
  tUWide DEF_x__h1457;
  tUInt8 DEF__0_CONCAT_DONTCARE___d58;
  tUInt8 DEF_IF_cache_lockL1_port_0_whas__43_THEN_cache_loc_ETC___d146;
  tUInt32 DEF_x__h56786;
  tUInt32 DEF_x__h56813;
  tUWide DEF__1_CONCAT_SEL_ARR_cache_tagArray_0_35_cache_tag_ETC___d566;
  tUWide DEF__0_CONCAT_cache_missReq_89_BITS_537_TO_0_69___d570;
  tUWide DEF_new_value__h931;
  tUWide DEF_v_BITS_506_TO_0___h907;
  tUWide DEF_IF_randomMem_zaz_whas__0_THEN_randomMem_zaz_wg_ETC___d1293;
  tUWide DEF__1_CONCAT_cache_storeQ_first__69_BITS_511_TO_0_247___d1300;
  tUWide DEF__1_CONCAT_cache_memRespQ_first__08___d967;
  tUWide DEF__1_CONCAT_IF_mainRef_bram_serverAdapter_outData_ETC___d91;
  tUWide DEF__1_CONCAT_IF_cache_cache_data_serverAdapter_out_ETC___d159;
  tUWide DEF__0_CONCAT_DONTCARE___d1315;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d22;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d19;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d16;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d13;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d10;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d7;
 
 /* Rules */
 public:
  void RL_randomMem_every();
  void RL_randomMem_every_1();
  void RL_mainRef_bram_serverAdapter_outData_enqueue();
  void RL_mainRef_bram_serverAdapter_outData_dequeue();
  void RL_mainRef_bram_serverAdapter_cnt_finalAdd();
  void RL_mainRef_bram_serverAdapter_s1__dreg_update();
  void RL_mainRef_bram_serverAdapter_stageReadResponseAlways();
  void RL_mainRef_bram_serverAdapter_moveToOutFIFO();
  void RL_mainRef_bram_serverAdapter_overRun();
  void RL_mainRef_deq();
  void RL_cache_cache_data_serverAdapter_outData_enqueue();
  void RL_cache_cache_data_serverAdapter_outData_dequeue();
  void RL_cache_cache_data_serverAdapter_cnt_finalAdd();
  void RL_cache_cache_data_serverAdapter_s1__dreg_update();
  void RL_cache_cache_data_serverAdapter_stageReadResponseAlways();
  void RL_cache_cache_data_serverAdapter_moveToOutFIFO();
  void RL_cache_cache_data_serverAdapter_overRun();
  void RL_cache_lockL1_canonicalize();
  void RL_cache_bram_to_hitQ();
  void RL_cache_startMiss_BRAMReq();
  void RL_cache_startMiss_BRAMResp();
  void RL_cache_sendFillReq();
  void RL_cache_waitFillResp();
  void RL_cache_storeQ_handler();
  void RL_cache_displayPercents();
  void RL_cache_clearL1Lock();
  void RL_connectCacheDram();
  void RL_connectDramCache();
  void RL_start();
  void RL_reqs();
  void RL_resps();
  void RL_deadlockerC();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBeveren &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBeveren &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBeveren &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkBeveren &backing);
};

#endif /* ifndef __mkBeveren_h__ */
