// Seed: 12153375
module module_0 (
    input wor  id_0,
    input wire id_1,
    input tri0 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  assign module_1.type_0 = 0;
  wire id_7;
  always
    if (1) begin : LABEL_0$display
      ;
    end
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    output wand  id_2,
    input  wand  id_3,
    output uwire id_4
);
  tri0 id_6;
  wire id_7;
  wire id_8 = id_8;
  wire id_9;
  assign id_6 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
endmodule
