#-----------------------------------------------------------
# Vivado v2017.3_AR70218_AR69964 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Dec 13 14:13:54 2017
# Process ID: 3712
# Current directory: C:/Pentek/IP/2017.3/pentek/ip/px_pcie_link_stat
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8628 C:\Pentek\IP\2017.3\pentek\ip\px_pcie_link_stat\px_pcie_link_stat.xpr
# Log file: C:/Pentek/IP/2017.3/pentek/ip/px_pcie_link_stat/vivado.log
# Journal file: C:/Pentek/IP/2017.3/pentek/ip/px_pcie_link_stat\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Pentek/IP/2017.3/pentek/ip/px_pcie_link_stat/px_pcie_link_stat.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {C:\Pentek\IP\2017.3\pentek\ip\px_pcie_link_stat\px_pcie_link_stat.srcs\sources_1\new\component.xml}
ipx::merge_project_changes ports [ipx::current_core]
ipgui::add_param -name {ultrascale_plus} -component [ipx::current_core] -display_name {Is Ultrascale Plus} -show_label {true} -show_range {true} -widget {}
set_property tooltip {Is Ultrascale Plus (Set to true if Ultrascale+)} [ipgui::get_guiparamspec -name "ultrascale_plus" -component [ipx::current_core] ]
ipx::add_bus_interface pcie4_cfg_status [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:display_pcie4:pcie4_cfg_status_rtl:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:display_pcie4:pcie4_cfg_status_rtl:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:pcie4_cfg_status_rtl:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:interface:pcie4_cfg_status_rtl:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:display_pcie4:aximm:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:display_pcie4:pcie4_cfg_status:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:display_pcie4:pcie4_cfg_status:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:display_pcie4:pcie4_cfg_status_rtl:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:display_pcie4:pcie4_cfg_status_rtl:1.0 [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
ipx::add_port_map negotiated_width [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property physical_name cfg4_negotiated_width [ipx::get_port_maps negotiated_width -of_objects [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]]
ipx::add_port_map current_speed [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property physical_name cfg4_current_speed [ipx::get_port_maps current_speed -of_objects [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]]
ipx::add_port_map max_payload [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property physical_name cfg4_max_payload [ipx::get_port_maps max_payload -of_objects [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]]
ipx::add_port_map max_read_req [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property physical_name cfg4_max_read_req [ipx::get_port_maps max_read_req -of_objects [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]]
ipx::add_port_map cq_np_req [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property physical_name pcie4_cq_np_req [ipx::get_port_maps cq_np_req -of_objects [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]]
ipx::add_port_map phy_link_down [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property physical_name cfg4_phy_link_down [ipx::get_port_maps phy_link_down -of_objects [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]]
set_property enablement_dependency {$ultrascale_plus = true} [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property connection_required true [ipx::get_bus_interfaces pcie4_cfg_status -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports cfg4_negotiated_width -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = true} [ipx::get_ports cfg4_negotiated_width -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports cfg4_current_speed -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = true} [ipx::get_ports cfg4_current_speed -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports cfg4_max_payload -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = true} [ipx::get_ports cfg4_max_payload -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports cfg4_max_read_req -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = true} [ipx::get_ports cfg4_max_read_req -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports pcie4_cq_np_req -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = true} [ipx::get_ports pcie4_cq_np_req -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports cfg4_phy_link_down -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = true} [ipx::get_ports cfg4_phy_link_down -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = false} [ipx::get_bus_interfaces pcie3_cfg_status -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports cfg_negotiated_width -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = false} [ipx::get_ports cfg_negotiated_width -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports cfg_current_speed -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = false} [ipx::get_ports cfg_current_speed -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports cfg_max_payload -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = false} [ipx::get_ports cfg_max_payload -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports cfg_max_read_req -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = false} [ipx::get_ports cfg_max_read_req -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports cfg_phy_link_down -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = false} [ipx::get_ports cfg_phy_link_down -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports pcie_cq_np_req -of_objects [ipx::current_core]]
set_property enablement_dependency {$ultrascale_plus = false} [ipx::get_ports pcie_cq_np_req -of_objects [ipx::current_core]]
ipgui::move_param -component [ipx::current_core] -order 0 [ipgui::get_guiparamspec -name "ultrascale_plus" -component [ipx::current_core]] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core]]
set_property version 1.1 [ipx::current_core]
set_property display_name px_pcie_link_stat_v1_1 [ipx::current_core]
set_property core_revision 26 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Pentek/IP/2017.3/pentek/ip/px_pcie_link_stat/px_pcie_link_stat.srcs/sources_1/new
