Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Sun Jul 28 03:54:36 2024
| Host              : i1z running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -file ./report/event_queue_kernel_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvf1517
| Speed File        : -3  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (133)
6. checking no_output_delay (135)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (133)
--------------------------------
 There are 133 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (135)
---------------------------------
 There are 135 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.022        0.000                      0                 5522        0.060        0.000                      0                 5522        2.032        0.000                       0                  1565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.022        0.000                      0                 5522        0.060        0.000                      0                 5522        2.032        0.000                       0                  1565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/g_event_queue_size_V_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.495ns (25.268%)  route 1.464ns (74.732%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.018ns = ( 5.018 - 5.000 ) 
    Source Clock Delay      (SCD):    0.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1564, unset)         0.025     0.025    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/g_event_queue_size_V_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.066     0.091 r  bd_0_i/hls_inst/inst/g_event_queue_size_V_reg[15]/Q
                         net (fo=2, unplaced)         0.089     0.180    bd_0_i/hls_inst/inst/g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_3_0[15]
                         LUT4 (Prop_LUT4_I0_O)        0.090     0.270 r  bd_0_i/hls_inst/inst/g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_4/O
                         net (fo=1, unplaced)         0.184     0.454    bd_0_i/hls_inst/inst/g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_4_n_3
                         LUT6 (Prop_LUT6_I1_O)        0.032     0.486 r  bd_0_i/hls_inst/inst/g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_3/O
                         net (fo=5, unplaced)         0.202     0.688    bd_0_i/hls_inst/inst/g_event_queue_heap_recv_time_V_U/g_event_queue_size_V_reg[14]
                         LUT5 (Prop_LUT5_I0_O)        0.032     0.720 f  bd_0_i/hls_inst/inst/g_event_queue_heap_recv_time_V_U/temp_send_time_V_reg_754[31]_i_1/O
                         net (fo=351, unplaced)       0.298     1.018    bd_0_i/hls_inst/inst/g_event_queue_heap_recv_time_V_U/g_event_queue_heap_send_time_V_address01
                         LUT6 (Prop_LUT6_I2_O)        0.032     1.050 f  bd_0_i/hls_inst/inst/g_event_queue_heap_recv_time_V_U/ram_reg_0_127_0_0_i_13__0/O
                         net (fo=14, unplaced)        0.172     1.222    bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/q0_reg[15]
                         LUT3 (Prop_LUT3_I0_O)        0.048     1.270 r  bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/ram_reg_0_127_0_0_i_3/O
                         net (fo=194, unplaced)       0.310     1.580    bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/ram_reg_0_127_0_0/A0
                         RAMS64E (Prop_RAMS64E_ADR0_O)
                                                      0.138     1.718 r  bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/ram_reg_0_127_0_0/LOW/O
                         net (fo=1, unplaced)         0.024     1.742    bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/ram_reg_0_127_0_0/O0
                         MUXF7 (Prop_MUXF7_I0_O)      0.057     1.799 r  bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/ram_reg_0_127_0_0/F7/O
                         net (fo=1, unplaced)         0.185     1.984    bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/q00[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1564, unset)         0.018     5.018    bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/q0_reg[0]/C
                         clock pessimism              0.000     5.018    
                         clock uncertainty           -0.035     4.983    
                         FDRE (Setup_FDRE_C_D)        0.023     5.006    bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                  3.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/index_V_3_reg_424_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/zext_ln587_3_reg_461_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1564, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/index_V_3_reg_424_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/index_V_3_reg_424_reg[0]/Q
                         net (fo=2, unplaced)         0.074     0.125    bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/index_V_3_reg_424[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/zext_ln587_3_reg_461_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1564, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/zext_ln587_3_reg_461_reg[0]/C
                         clock pessimism              0.000     0.019    
                         FDRE (Hold_FDRE_C_D)         0.046     0.065    bd_0_i/hls_inst/inst/grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480/zext_ln587_3_reg_461_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMS64E/CLK  n/a            0.936         5.000       4.064                bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.468         2.500       2.032                bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.468         2.500       2.032                bd_0_i/hls_inst/inst/g_event_queue_heap_data_V_U/ram_reg_0_127_0_0/HIGH/CLK



