Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Sun Dec 31 07:10:45 2023
| Host             : LAPTOP-13911TMM running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.347        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.274        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.008 |        9 |       --- |             --- |
| Slice Logic    |     0.008 |     7115 |       --- |             --- |
|   LUT as Logic |     0.007 |     2606 |     20800 |           12.53 |
|   CARRY4       |    <0.001 |      298 |      8150 |            3.66 |
|   Register     |    <0.001 |     3326 |     41600 |            8.00 |
|   BUFG         |    <0.001 |        6 |        32 |           18.75 |
|   F7/F8 Muxes  |    <0.001 |      327 |     32600 |            1.00 |
|   Others       |     0.000 |      148 |       --- |             --- |
| Signals        |     0.009 |     5447 |       --- |             --- |
| Block RAM      |    <0.001 |        1 |        50 |            2.00 |
| MMCM           |     0.222 |        2 |         5 |           40.00 |
| I/O            |     0.027 |       78 |       210 |           37.14 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.347 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.037 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.137 |       0.124 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------+---------------------------------------------------------------+-----------------+
| Clock                                               | Domain                                                        | Constraint (ns) |
+-----------------------------------------------------+---------------------------------------------------------------+-----------------+
| c0_clk_gen                                          | vga_display_inst/clk_gen_inst/inst/c0_clk_gen                 |            40.0 |
| clk_out1_clk_core                                   | nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core |            10.0 |
| clk_out2_clk_core                                   | nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core |            10.0 |
| clkfbout_clk_core                                   | nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core |            10.0 |
| clkfbout_clk_gen                                    | vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen           |            10.0 |
| nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1 | clk_IBUF_BUFG                                                 |            10.0 |
+-----------------------------------------------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| main               |     0.274 |
|   model2           |     0.001 |
|   model3_user1     |     0.008 |
|     setter1        |     0.001 |
|     studyer        |     0.006 |
|       studyer      |     0.005 |
|   model3_user2     |     0.007 |
|     setter1        |     0.001 |
|     studyer        |     0.006 |
|       studyer      |     0.005 |
|   nolabel_line153  |     0.112 |
|     char_fifo_i0   |     0.003 |
|       U0           |     0.003 |
|     clk_gen_i0     |     0.107 |
|       clk_core_i0  |     0.107 |
|   vga_display_inst |     0.117 |
|     clk_gen_inst   |     0.116 |
|       inst         |     0.116 |
+--------------------+-----------+


