{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513257568998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513257569005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 21:19:28 2017 " "Processing started: Thu Dec 14 21:19:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513257569005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513257569005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exam2 -c dec3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exam2 -c dec3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513257569006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1513257569439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file up3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up3_16-bdf_type " "Found design unit 1: up3_16-bdf_type" {  } { { "up3_16.vhd" "" { Text "D:/software/altera/exam2/up3_16.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513257581733 ""} { "Info" "ISGN_ENTITY_NAME" "1 up3_16 " "Found entity 1: up3_16" {  } { { "up3_16.vhd" "" { Text "D:/software/altera/exam2/up3_16.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513257581733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513257581733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3-behav " "Found design unit 1: dec3-behav" {  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513257581734 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513257581734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513257581734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-behav " "Found design unit 1: mux5-behav" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513257581736 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513257581736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513257581736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-behav " "Found design unit 1: reg16-behav" {  } { { "reg16.vhd" "" { Text "D:/software/altera/exam2/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513257581737 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.vhd" "" { Text "D:/software/altera/exam2/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513257581737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513257581737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu16-behav " "Found design unit 1: alu16-behav" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513257581739 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu16 " "Found entity 1: alu16" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513257581739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513257581739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "up3_16 " "Elaborating entity \"up3_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513257581768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 reg16:b2v_A " "Elaborating entity \"reg16\" for hierarchy \"reg16:b2v_A\"" {  } { { "up3_16.vhd" "b2v_A" { Text "D:/software/altera/exam2/up3_16.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513257581771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 dec3:b2v_dec3 " "Elaborating entity \"dec3\" for hierarchy \"dec3:b2v_dec3\"" {  } { { "up3_16.vhd" "b2v_dec3" { Text "D:/software/altera/exam2/up3_16.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513257581772 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y dec3.vhd(12) " "VHDL Process Statement warning at dec3.vhd(12): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513257581773 "|up3_16|dec3:b2v_dec3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] dec3.vhd(12) " "Inferred latch for \"Y\[0\]\" at dec3.vhd(12)" {  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581773 "|up3_16|dec3:b2v_dec3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] dec3.vhd(12) " "Inferred latch for \"Y\[1\]\" at dec3.vhd(12)" {  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581773 "|up3_16|dec3:b2v_dec3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] dec3.vhd(12) " "Inferred latch for \"Y\[2\]\" at dec3.vhd(12)" {  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581773 "|up3_16|dec3:b2v_dec3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] dec3.vhd(12) " "Inferred latch for \"Y\[3\]\" at dec3.vhd(12)" {  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581773 "|up3_16|dec3:b2v_dec3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] dec3.vhd(12) " "Inferred latch for \"Y\[4\]\" at dec3.vhd(12)" {  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581773 "|up3_16|dec3:b2v_dec3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] dec3.vhd(12) " "Inferred latch for \"Y\[5\]\" at dec3.vhd(12)" {  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581773 "|up3_16|dec3:b2v_dec3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu16 alu16:b2v_inst " "Elaborating entity \"alu16\" for hierarchy \"alu16:b2v_inst\"" {  } { { "up3_16.vhd" "b2v_inst" { Text "D:/software/altera/exam2/up3_16.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513257581774 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu16.vhd(17) " "VHDL Process Statement warning at alu16.vhd(17): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581776 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu16.vhd(17) " "VHDL Process Statement warning at alu16.vhd(17): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581776 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu16.vhd(18) " "VHDL Process Statement warning at alu16.vhd(18): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581777 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu16.vhd(18) " "VHDL Process Statement warning at alu16.vhd(18): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581777 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu16.vhd(19) " "VHDL Process Statement warning at alu16.vhd(19): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581777 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu16.vhd(20) " "VHDL Process Statement warning at alu16.vhd(20): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581777 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu16.vhd(21) " "VHDL Process Statement warning at alu16.vhd(21): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581777 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu16.vhd(21) " "VHDL Process Statement warning at alu16.vhd(21): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581777 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu16.vhd(22) " "VHDL Process Statement warning at alu16.vhd(22): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581777 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu16.vhd(22) " "VHDL Process Statement warning at alu16.vhd(22): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581777 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu16.vhd(23) " "VHDL Process Statement warning at alu16.vhd(23): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581777 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu16.vhd(23) " "VHDL Process Statement warning at alu16.vhd(23): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581777 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu16.vhd(24) " "VHDL Process Statement warning at alu16.vhd(24): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581777 "|up3_16|alu16:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu16.vhd(24) " "VHDL Process Statement warning at alu16.vhd(24): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu16.vhd" "" { Text "D:/software/altera/exam2/alu16.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513257581778 "|up3_16|alu16:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:b2v_inst3 " "Elaborating entity \"mux5\" for hierarchy \"mux5:b2v_inst3\"" {  } { { "up3_16.vhd" "b2v_inst3" { Text "D:/software/altera/exam2/up3_16.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513257581785 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_out mux5.vhd(17) " "VHDL Process Statement warning at mux5.vhd(17): inferring latch(es) for signal or variable \"d_out\", which holds its previous value in one or more paths through the process" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513257581786 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[0\] mux5.vhd(17) " "Inferred latch for \"d_out\[0\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581786 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[1\] mux5.vhd(17) " "Inferred latch for \"d_out\[1\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581786 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[2\] mux5.vhd(17) " "Inferred latch for \"d_out\[2\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581786 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[3\] mux5.vhd(17) " "Inferred latch for \"d_out\[3\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581786 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[4\] mux5.vhd(17) " "Inferred latch for \"d_out\[4\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581786 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[5\] mux5.vhd(17) " "Inferred latch for \"d_out\[5\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581786 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[6\] mux5.vhd(17) " "Inferred latch for \"d_out\[6\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581786 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[7\] mux5.vhd(17) " "Inferred latch for \"d_out\[7\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581786 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[8\] mux5.vhd(17) " "Inferred latch for \"d_out\[8\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581787 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[9\] mux5.vhd(17) " "Inferred latch for \"d_out\[9\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581787 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[10\] mux5.vhd(17) " "Inferred latch for \"d_out\[10\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581787 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[11\] mux5.vhd(17) " "Inferred latch for \"d_out\[11\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581787 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[12\] mux5.vhd(17) " "Inferred latch for \"d_out\[12\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581787 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[13\] mux5.vhd(17) " "Inferred latch for \"d_out\[13\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581787 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[14\] mux5.vhd(17) " "Inferred latch for \"d_out\[14\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581787 "|up3_16|mux5:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[15\] mux5.vhd(17) " "Inferred latch for \"d_out\[15\]\" at mux5.vhd(17)" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513257581787 "|up3_16|mux5:b2v_inst3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[0\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[0\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[1\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[1\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[2\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[2\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[3\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[3\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[4\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[4\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[5\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[5\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[6\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[6\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[7\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[7\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[8\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[8\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[9\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[9\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[10\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[10\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[11\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[11\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[12\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[12\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[13\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[13\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[14\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[14\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux5:b2v_inst3\|d_out\[15\] " "LATCH primitive \"mux5:b2v_inst3\|d_out\[15\]\" is permanently enabled" {  } { { "mux5.vhd" "" { Text "D:/software/altera/exam2/mux5.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1513257582143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3:b2v_dec3\|Y\[4\] " "Latch dec3:b2v_dec3\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_in\[6\] " "Ports D and ENA on the latch are fed by the same signal c_in\[6\]" {  } { { "up3_16.vhd" "" { Text "D:/software/altera/exam2/up3_16.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1513257582424 ""}  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1513257582424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3:b2v_dec3\|Y\[5\] " "Latch dec3:b2v_dec3\|Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_in\[6\] " "Ports D and ENA on the latch are fed by the same signal c_in\[6\]" {  } { { "up3_16.vhd" "" { Text "D:/software/altera/exam2/up3_16.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1513257582424 ""}  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1513257582424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3:b2v_dec3\|Y\[2\] " "Latch dec3:b2v_dec3\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_in\[5\] " "Ports D and ENA on the latch are fed by the same signal c_in\[5\]" {  } { { "up3_16.vhd" "" { Text "D:/software/altera/exam2/up3_16.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1513257582424 ""}  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1513257582424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3:b2v_dec3\|Y\[3\] " "Latch dec3:b2v_dec3\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_in\[5\] " "Ports D and ENA on the latch are fed by the same signal c_in\[5\]" {  } { { "up3_16.vhd" "" { Text "D:/software/altera/exam2/up3_16.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1513257582425 ""}  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1513257582425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3:b2v_dec3\|Y\[0\] " "Latch dec3:b2v_dec3\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_in\[5\] " "Ports D and ENA on the latch are fed by the same signal c_in\[5\]" {  } { { "up3_16.vhd" "" { Text "D:/software/altera/exam2/up3_16.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1513257582425 ""}  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1513257582425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3:b2v_dec3\|Y\[1\] " "Latch dec3:b2v_dec3\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_in\[5\] " "Ports D and ENA on the latch are fed by the same signal c_in\[5\]" {  } { { "up3_16.vhd" "" { Text "D:/software/altera/exam2/up3_16.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1513257582425 ""}  } { { "dec3.vhd" "" { Text "D:/software/altera/exam2/dec3.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1513257582425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1513257582635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513257583108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513257583108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "300 " "Implemented 300 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513257583153 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513257583153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513257583153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513257583153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "752 " "Peak virtual memory: 752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513257583202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 21:19:43 2017 " "Processing ended: Thu Dec 14 21:19:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513257583202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513257583202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513257583202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513257583202 ""}
