{"vcs1":{"timestamp_begin":1711619158.156495548, "rt":1.25, "ut":0.30, "st":0.19}}
{"vcselab":{"timestamp_begin":1711619159.486980042, "rt":0.89, "ut":0.24, "st":0.12}}
{"link":{"timestamp_begin":1711619160.446316111, "rt":0.49, "ut":0.18, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711619157.531498783}
{"VCS_COMP_START_TIME": 1711619157.531498783}
{"VCS_COMP_END_TIME": 1711619162.679572047}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215176}}
