Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr  3 14:02:37 2025
| Host         : Brodrics_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.774        0.000                      0                  160        0.186        0.000                      0                  160        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.774        0.000                      0                  160        0.186        0.000                      0                  160        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 DRAW_0/y_pos_L_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_x_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 2.097ns (31.822%)  route 4.493ns (68.178%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.560     5.081    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y17          FDSE                                         r  DRAW_0/y_pos_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDSE (Prop_fdse_C_Q)         0.518     5.599 f  DRAW_0/y_pos_L_reg[3]/Q
                         net (fo=15, routed)          0.864     6.463    DRAW_0/Q[3]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  DRAW_0/y_pos_L[8]_i_4/O
                         net (fo=4, routed)           0.850     7.437    DRAW_0/y_pos_L[8]_i_4_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.150     7.587 r  DRAW_0/i__carry__0_i_3__1/O
                         net (fo=2, routed)           0.546     8.133    DRAW_0/i__carry__0_i_3__1_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.326     8.459 r  DRAW_0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.459    DRAW_0/i__carry__0_i_2__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.823 f  DRAW_0/ball_x2_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.554     9.377    DRAW_0/ball_x2_inferred__2/i__carry__0_n_3
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.373     9.750 f  DRAW_0/ball_y[8]_i_10/O
                         net (fo=1, routed)           0.429    10.179    DRAW_0/ball_y[8]_i_10_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  DRAW_0/ball_y[8]_i_5/O
                         net (fo=2, routed)           0.547    10.850    DRAW_0/ball_y[8]_i_5_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.118    10.968 r  DRAW_0/ball_x[9]_i_1/O
                         net (fo=9, routed)           0.703    11.671    DRAW_0/clear
    SLICE_X7Y33          FDSE                                         r  DRAW_0/ball_x_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    14.851    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y33          FDSE                                         r  DRAW_0/ball_x_reg[8]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y33          FDSE (Setup_fdse_C_S)       -0.631    14.445    DRAW_0/ball_x_reg[8]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 DRAW_0/y_pos_L_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 2.097ns (31.822%)  route 4.493ns (68.178%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.560     5.081    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y17          FDSE                                         r  DRAW_0/y_pos_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDSE (Prop_fdse_C_Q)         0.518     5.599 f  DRAW_0/y_pos_L_reg[3]/Q
                         net (fo=15, routed)          0.864     6.463    DRAW_0/Q[3]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  DRAW_0/y_pos_L[8]_i_4/O
                         net (fo=4, routed)           0.850     7.437    DRAW_0/y_pos_L[8]_i_4_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.150     7.587 r  DRAW_0/i__carry__0_i_3__1/O
                         net (fo=2, routed)           0.546     8.133    DRAW_0/i__carry__0_i_3__1_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.326     8.459 r  DRAW_0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.459    DRAW_0/i__carry__0_i_2__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.823 f  DRAW_0/ball_x2_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.554     9.377    DRAW_0/ball_x2_inferred__2/i__carry__0_n_3
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.373     9.750 f  DRAW_0/ball_y[8]_i_10/O
                         net (fo=1, routed)           0.429    10.179    DRAW_0/ball_y[8]_i_10_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  DRAW_0/ball_y[8]_i_5/O
                         net (fo=2, routed)           0.547    10.850    DRAW_0/ball_y[8]_i_5_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.118    10.968 r  DRAW_0/ball_x[9]_i_1/O
                         net (fo=9, routed)           0.703    11.671    DRAW_0/clear
    SLICE_X7Y33          FDRE                                         r  DRAW_0/ball_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510    14.851    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  DRAW_0/ball_x_reg[9]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y33          FDRE (Setup_fdre_C_R)       -0.631    14.445    DRAW_0/ball_x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 DRAW_0/y_pos_L_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_x_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 2.097ns (32.505%)  route 4.354ns (67.495%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.560     5.081    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y17          FDSE                                         r  DRAW_0/y_pos_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDSE (Prop_fdse_C_Q)         0.518     5.599 f  DRAW_0/y_pos_L_reg[3]/Q
                         net (fo=15, routed)          0.864     6.463    DRAW_0/Q[3]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  DRAW_0/y_pos_L[8]_i_4/O
                         net (fo=4, routed)           0.850     7.437    DRAW_0/y_pos_L[8]_i_4_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.150     7.587 r  DRAW_0/i__carry__0_i_3__1/O
                         net (fo=2, routed)           0.546     8.133    DRAW_0/i__carry__0_i_3__1_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.326     8.459 r  DRAW_0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.459    DRAW_0/i__carry__0_i_2__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.823 f  DRAW_0/ball_x2_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.554     9.377    DRAW_0/ball_x2_inferred__2/i__carry__0_n_3
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.373     9.750 f  DRAW_0/ball_y[8]_i_10/O
                         net (fo=1, routed)           0.429    10.179    DRAW_0/ball_y[8]_i_10_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  DRAW_0/ball_y[8]_i_5/O
                         net (fo=2, routed)           0.547    10.850    DRAW_0/ball_y[8]_i_5_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.118    10.968 r  DRAW_0/ball_x[9]_i_1/O
                         net (fo=9, routed)           0.564    11.533    DRAW_0/clear
    SLICE_X7Y32          FDSE                                         r  DRAW_0/ball_x_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.850    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y32          FDSE                                         r  DRAW_0/ball_x_reg[4]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X7Y32          FDSE (Setup_fdse_C_S)       -0.631    14.444    DRAW_0/ball_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 DRAW_0/y_pos_L_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_x_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 2.097ns (32.505%)  route 4.354ns (67.495%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.560     5.081    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y17          FDSE                                         r  DRAW_0/y_pos_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDSE (Prop_fdse_C_Q)         0.518     5.599 f  DRAW_0/y_pos_L_reg[3]/Q
                         net (fo=15, routed)          0.864     6.463    DRAW_0/Q[3]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  DRAW_0/y_pos_L[8]_i_4/O
                         net (fo=4, routed)           0.850     7.437    DRAW_0/y_pos_L[8]_i_4_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.150     7.587 r  DRAW_0/i__carry__0_i_3__1/O
                         net (fo=2, routed)           0.546     8.133    DRAW_0/i__carry__0_i_3__1_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.326     8.459 r  DRAW_0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.459    DRAW_0/i__carry__0_i_2__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.823 f  DRAW_0/ball_x2_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.554     9.377    DRAW_0/ball_x2_inferred__2/i__carry__0_n_3
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.373     9.750 f  DRAW_0/ball_y[8]_i_10/O
                         net (fo=1, routed)           0.429    10.179    DRAW_0/ball_y[8]_i_10_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  DRAW_0/ball_y[8]_i_5/O
                         net (fo=2, routed)           0.547    10.850    DRAW_0/ball_y[8]_i_5_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.118    10.968 r  DRAW_0/ball_x[9]_i_1/O
                         net (fo=9, routed)           0.564    11.533    DRAW_0/clear
    SLICE_X7Y32          FDSE                                         r  DRAW_0/ball_x_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.850    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y32          FDSE                                         r  DRAW_0/ball_x_reg[5]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X7Y32          FDSE (Setup_fdse_C_S)       -0.631    14.444    DRAW_0/ball_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 DRAW_0/y_pos_L_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 2.097ns (32.505%)  route 4.354ns (67.495%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.560     5.081    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y17          FDSE                                         r  DRAW_0/y_pos_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDSE (Prop_fdse_C_Q)         0.518     5.599 f  DRAW_0/y_pos_L_reg[3]/Q
                         net (fo=15, routed)          0.864     6.463    DRAW_0/Q[3]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  DRAW_0/y_pos_L[8]_i_4/O
                         net (fo=4, routed)           0.850     7.437    DRAW_0/y_pos_L[8]_i_4_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.150     7.587 r  DRAW_0/i__carry__0_i_3__1/O
                         net (fo=2, routed)           0.546     8.133    DRAW_0/i__carry__0_i_3__1_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.326     8.459 r  DRAW_0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.459    DRAW_0/i__carry__0_i_2__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.823 f  DRAW_0/ball_x2_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.554     9.377    DRAW_0/ball_x2_inferred__2/i__carry__0_n_3
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.373     9.750 f  DRAW_0/ball_y[8]_i_10/O
                         net (fo=1, routed)           0.429    10.179    DRAW_0/ball_y[8]_i_10_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  DRAW_0/ball_y[8]_i_5/O
                         net (fo=2, routed)           0.547    10.850    DRAW_0/ball_y[8]_i_5_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.118    10.968 r  DRAW_0/ball_x[9]_i_1/O
                         net (fo=9, routed)           0.564    11.533    DRAW_0/clear
    SLICE_X7Y32          FDRE                                         r  DRAW_0/ball_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.850    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  DRAW_0/ball_x_reg[6]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X7Y32          FDRE (Setup_fdre_C_R)       -0.631    14.444    DRAW_0/ball_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 DRAW_0/y_pos_L_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 2.097ns (32.505%)  route 4.354ns (67.495%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.560     5.081    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y17          FDSE                                         r  DRAW_0/y_pos_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDSE (Prop_fdse_C_Q)         0.518     5.599 f  DRAW_0/y_pos_L_reg[3]/Q
                         net (fo=15, routed)          0.864     6.463    DRAW_0/Q[3]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  DRAW_0/y_pos_L[8]_i_4/O
                         net (fo=4, routed)           0.850     7.437    DRAW_0/y_pos_L[8]_i_4_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.150     7.587 r  DRAW_0/i__carry__0_i_3__1/O
                         net (fo=2, routed)           0.546     8.133    DRAW_0/i__carry__0_i_3__1_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.326     8.459 r  DRAW_0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.459    DRAW_0/i__carry__0_i_2__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.823 f  DRAW_0/ball_x2_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.554     9.377    DRAW_0/ball_x2_inferred__2/i__carry__0_n_3
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.373     9.750 f  DRAW_0/ball_y[8]_i_10/O
                         net (fo=1, routed)           0.429    10.179    DRAW_0/ball_y[8]_i_10_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  DRAW_0/ball_y[8]_i_5/O
                         net (fo=2, routed)           0.547    10.850    DRAW_0/ball_y[8]_i_5_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.118    10.968 r  DRAW_0/ball_x[9]_i_1/O
                         net (fo=9, routed)           0.564    11.533    DRAW_0/clear
    SLICE_X7Y32          FDRE                                         r  DRAW_0/ball_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.850    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  DRAW_0/ball_x_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X7Y32          FDRE (Setup_fdre_C_R)       -0.631    14.444    DRAW_0/ball_x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 DRAW_0/y_pos_L_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_y_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 2.103ns (31.006%)  route 4.679ns (68.994%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.560     5.081    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y17          FDSE                                         r  DRAW_0/y_pos_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDSE (Prop_fdse_C_Q)         0.518     5.599 f  DRAW_0/y_pos_L_reg[3]/Q
                         net (fo=15, routed)          0.864     6.463    DRAW_0/Q[3]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  DRAW_0/y_pos_L[8]_i_4/O
                         net (fo=4, routed)           0.850     7.437    DRAW_0/y_pos_L[8]_i_4_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.150     7.587 r  DRAW_0/i__carry__0_i_3__1/O
                         net (fo=2, routed)           0.546     8.133    DRAW_0/i__carry__0_i_3__1_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.326     8.459 r  DRAW_0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.459    DRAW_0/i__carry__0_i_2__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.823 f  DRAW_0/ball_x2_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.554     9.377    DRAW_0/ball_x2_inferred__2/i__carry__0_n_3
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.373     9.750 f  DRAW_0/ball_y[8]_i_10/O
                         net (fo=1, routed)           0.429    10.179    DRAW_0/ball_y[8]_i_10_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  DRAW_0/ball_y[8]_i_5/O
                         net (fo=2, routed)           0.547    10.850    DRAW_0/ball_y[8]_i_5_n_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I2_O)        0.124    10.974 r  DRAW_0/ball_y[8]_i_1/O
                         net (fo=8, routed)           0.890    11.864    DRAW_0/ball_y
    SLICE_X8Y21          FDSE                                         r  DRAW_0/ball_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y21          FDSE                                         r  DRAW_0/ball_y_reg[7]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y21          FDSE (Setup_fdse_C_CE)      -0.169    14.849    DRAW_0/ball_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 DRAW_0/y_pos_L_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 2.103ns (31.006%)  route 4.679ns (68.994%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.560     5.081    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y17          FDSE                                         r  DRAW_0/y_pos_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDSE (Prop_fdse_C_Q)         0.518     5.599 f  DRAW_0/y_pos_L_reg[3]/Q
                         net (fo=15, routed)          0.864     6.463    DRAW_0/Q[3]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  DRAW_0/y_pos_L[8]_i_4/O
                         net (fo=4, routed)           0.850     7.437    DRAW_0/y_pos_L[8]_i_4_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.150     7.587 r  DRAW_0/i__carry__0_i_3__1/O
                         net (fo=2, routed)           0.546     8.133    DRAW_0/i__carry__0_i_3__1_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.326     8.459 r  DRAW_0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.459    DRAW_0/i__carry__0_i_2__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.823 f  DRAW_0/ball_x2_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.554     9.377    DRAW_0/ball_x2_inferred__2/i__carry__0_n_3
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.373     9.750 f  DRAW_0/ball_y[8]_i_10/O
                         net (fo=1, routed)           0.429    10.179    DRAW_0/ball_y[8]_i_10_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  DRAW_0/ball_y[8]_i_5/O
                         net (fo=2, routed)           0.547    10.850    DRAW_0/ball_y[8]_i_5_n_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I2_O)        0.124    10.974 r  DRAW_0/ball_y[8]_i_1/O
                         net (fo=8, routed)           0.890    11.864    DRAW_0/ball_y
    SLICE_X8Y21          FDRE                                         r  DRAW_0/ball_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  DRAW_0/ball_y_reg[8]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y21          FDRE (Setup_fdre_C_CE)      -0.169    14.849    DRAW_0/ball_y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 DRAW_0/y_pos_L_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_y_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 2.103ns (31.362%)  route 4.603ns (68.638%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.560     5.081    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y17          FDSE                                         r  DRAW_0/y_pos_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDSE (Prop_fdse_C_Q)         0.518     5.599 f  DRAW_0/y_pos_L_reg[3]/Q
                         net (fo=15, routed)          0.864     6.463    DRAW_0/Q[3]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  DRAW_0/y_pos_L[8]_i_4/O
                         net (fo=4, routed)           0.850     7.437    DRAW_0/y_pos_L[8]_i_4_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.150     7.587 r  DRAW_0/i__carry__0_i_3__1/O
                         net (fo=2, routed)           0.546     8.133    DRAW_0/i__carry__0_i_3__1_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.326     8.459 r  DRAW_0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.459    DRAW_0/i__carry__0_i_2__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.823 f  DRAW_0/ball_x2_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.554     9.377    DRAW_0/ball_x2_inferred__2/i__carry__0_n_3
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.373     9.750 f  DRAW_0/ball_y[8]_i_10/O
                         net (fo=1, routed)           0.429    10.179    DRAW_0/ball_y[8]_i_10_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  DRAW_0/ball_y[8]_i_5/O
                         net (fo=2, routed)           0.547    10.850    DRAW_0/ball_y[8]_i_5_n_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I2_O)        0.124    10.974 r  DRAW_0/ball_y[8]_i_1/O
                         net (fo=8, routed)           0.813    11.787    DRAW_0/ball_y
    SLICE_X9Y20          FDSE                                         r  DRAW_0/ball_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.439    14.780    DRAW_0/clk_IBUF_BUFG
    SLICE_X9Y20          FDSE                                         r  DRAW_0/ball_y_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y20          FDSE (Setup_fdse_C_CE)      -0.205    14.814    DRAW_0/ball_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 DRAW_0/y_pos_L_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_y_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 2.103ns (31.362%)  route 4.603ns (68.638%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.560     5.081    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y17          FDSE                                         r  DRAW_0/y_pos_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDSE (Prop_fdse_C_Q)         0.518     5.599 f  DRAW_0/y_pos_L_reg[3]/Q
                         net (fo=15, routed)          0.864     6.463    DRAW_0/Q[3]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.587 r  DRAW_0/y_pos_L[8]_i_4/O
                         net (fo=4, routed)           0.850     7.437    DRAW_0/y_pos_L[8]_i_4_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.150     7.587 r  DRAW_0/i__carry__0_i_3__1/O
                         net (fo=2, routed)           0.546     8.133    DRAW_0/i__carry__0_i_3__1_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I1_O)        0.326     8.459 r  DRAW_0/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     8.459    DRAW_0/i__carry__0_i_2__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.823 f  DRAW_0/ball_x2_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           0.554     9.377    DRAW_0/ball_x2_inferred__2/i__carry__0_n_3
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.373     9.750 f  DRAW_0/ball_y[8]_i_10/O
                         net (fo=1, routed)           0.429    10.179    DRAW_0/ball_y[8]_i_10_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  DRAW_0/ball_y[8]_i_5/O
                         net (fo=2, routed)           0.547    10.850    DRAW_0/ball_y[8]_i_5_n_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I2_O)        0.124    10.974 r  DRAW_0/ball_y[8]_i_1/O
                         net (fo=8, routed)           0.813    11.787    DRAW_0/ball_y
    SLICE_X9Y20          FDSE                                         r  DRAW_0/ball_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.439    14.780    DRAW_0/clk_IBUF_BUFG
    SLICE_X9Y20          FDSE                                         r  DRAW_0/ball_y_reg[3]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y20          FDSE (Setup_fdse_C_CE)      -0.205    14.814    DRAW_0/ball_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  3.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DRAW_0/ball_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_y_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.439    DRAW_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  DRAW_0/ball_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  DRAW_0/ball_y_dir_reg/Q
                         net (fo=5, routed)           0.133     1.713    DRAW_0/ball_y_dir_reg_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  DRAW_0/ball_y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.758    DRAW_0/ball_y[7]_i_1_n_0
    SLICE_X8Y21          FDSE                                         r  DRAW_0/ball_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.824     1.951    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y21          FDSE                                         r  DRAW_0/ball_y_reg[7]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X8Y21          FDSE (Hold_fdse_C_D)         0.120     1.572    DRAW_0/ball_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U0/U1/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.799%)  route 0.150ns (44.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.582     1.465    U0/U1/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  U0/U1/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U0/U1/h_count_reg[1]/Q
                         net (fo=19, routed)          0.150     1.756    U0/U1/h_count_reg[1]
    SLICE_X2Y25          LUT4 (Prop_lut4_I2_O)        0.048     1.804 r  U0/U1/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.804    U0/U1/p_0_in__0[3]
    SLICE_X2Y25          FDRE                                         r  U0/U1/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.850     1.977    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  U0/U1/h_count_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.131     1.609    U0/U1/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U0/U1/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.404%)  route 0.150ns (44.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.582     1.465    U0/U1/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  U0/U1/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U0/U1/h_count_reg[1]/Q
                         net (fo=19, routed)          0.150     1.756    U0/U1/h_count_reg[1]
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.801 r  U0/U1/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U0/U1/h_count[2]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  U0/U1/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.850     1.977    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  U0/U1/h_count_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121     1.599    U0/U1/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.582     1.465    U0/clk_IBUF_BUFG
    SLICE_X2Y24          FDPE                                         r  U0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.629 r  U0/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.696    U0/cnt[14]
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.845 r  U0/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    U0/cnt_reg[15]_i_1_n_5
    SLICE_X2Y24          FDCE                                         r  U0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.850     1.977    U0/clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  U0/cnt_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X2Y24          FDCE (Hold_fdce_C_D)         0.134     1.599    U0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U0/U1/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.190ns (48.045%)  route 0.205ns (51.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.582     1.465    U0/U1/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  U0/U1/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U0/U1/h_count_reg[5]/Q
                         net (fo=58, routed)          0.205     1.812    U0/U1/h_count_reg[9]_0[2]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.049     1.861 r  U0/U1/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.861    U0/U1/p_0_in__0[7]
    SLICE_X2Y25          FDRE                                         r  U0/U1/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.850     1.977    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  U0/U1/h_count_reg[7]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.131     1.609    U0/U1/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U0/U1/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.514%)  route 0.205ns (52.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.582     1.465    U0/U1/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  U0/U1/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U0/U1/h_count_reg[5]/Q
                         net (fo=58, routed)          0.205     1.812    U0/U1/h_count_reg[9]_0[2]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.045     1.857 r  U0/U1/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.857    U0/U1/h_count[6]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  U0/U1/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.850     1.977    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  U0/U1/h_count_reg[6]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121     1.599    U0/U1/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DRAW_0/ball_x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.469    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y31          FDSE                                         r  DRAW_0/ball_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDSE (Prop_fdse_C_Q)         0.141     1.610 r  DRAW_0/ball_x_reg[1]/Q
                         net (fo=8, routed)           0.079     1.689    DRAW_0/ball_x_reg[9]_0[0]
    SLICE_X7Y31          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.835 r  DRAW_0/ball_x0_carry/O[2]
                         net (fo=1, routed)           0.000     1.835    DRAW_0/ball_x0_carry_n_5
    SLICE_X7Y31          FDRE                                         r  DRAW_0/ball_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  DRAW_0/ball_x_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.105     1.574    DRAW_0/ball_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DRAW_0/ball_move_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_move_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.582     1.465    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  DRAW_0/ball_move_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  DRAW_0/ball_move_counter_reg[19]/Q
                         net (fo=2, routed)           0.118     1.724    DRAW_0/ball_move_counter_reg[19]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  DRAW_0/ball_move_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    DRAW_0/ball_move_counter_reg[16]_i_1_n_4
    SLICE_X1Y24          FDRE                                         r  DRAW_0/ball_move_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.850     1.977    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  DRAW_0/ball_move_counter_reg[19]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    DRAW_0/ball_move_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U0/U1/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/U1/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.227ns (57.561%)  route 0.167ns (42.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U0/U1/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  U0/U1/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  U0/U1/v_count_reg[3]/Q
                         net (fo=21, routed)          0.167     1.766    U0/U1/v_count_reg[3]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.099     1.865 r  U0/U1/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.865    U0/U1/v_count[5]_i_2_n_0
    SLICE_X2Y20          FDRE                                         r  U0/U1/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  U0/U1/v_count_reg[5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120     1.603    U0/U1/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DRAW_0/ball_move_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW_0/ball_move_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.585     1.468    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  DRAW_0/ball_move_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DRAW_0/ball_move_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.728    DRAW_0/ball_move_counter_reg[11]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  DRAW_0/ball_move_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    DRAW_0/ball_move_counter_reg[8]_i_1_n_4
    SLICE_X1Y22          FDRE                                         r  DRAW_0/ball_move_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  DRAW_0/ball_move_counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    DRAW_0/ball_move_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    DRAW_0/ball_move_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22    DRAW_0/ball_move_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22    DRAW_0/ball_move_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24    DRAW_0/ball_move_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24    DRAW_0/ball_move_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    DRAW_0/ball_move_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    DRAW_0/ball_move_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    DRAW_0/ball_move_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    DRAW_0/ball_move_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    DRAW_0/ball_move_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    DRAW_0/ball_move_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    DRAW_0/ball_move_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    DRAW_0/ball_move_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    DRAW_0/ball_move_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    DRAW_0/ball_move_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    DRAW_0/ball_move_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    DRAW_0/ball_move_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    DRAW_0/ball_move_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U0/U1/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.529ns  (logic 5.545ns (40.990%)  route 7.983ns (59.010%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  U0/U1/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  U0/U1/v_count_reg[8]/Q
                         net (fo=31, routed)          1.545     7.211    U0/U1/v_count[8]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.335 r  U0/U1/_carry_i_8/O
                         net (fo=4, routed)           0.970     8.305    U0/U1/y[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  U0/U1/_carry__0_i_4__0/O
                         net (fo=1, routed)           0.479     8.907    DRAW_0/LEFT_PADDLE/_carry__1_0[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.433 r  DRAW_0/LEFT_PADDLE/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    DRAW_0/LEFT_PADDLE/_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.590 f  DRAW_0/LEFT_PADDLE/_carry__1/CO[1]
                         net (fo=1, routed)           1.125    10.716    U0/U1/CO[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.329    11.045 r  U0/U1/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.308    11.353    U0/U1/vgaGreen_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  U0/U1/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.980    12.457    U0/U1/vgaGreen_OBUF[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124    12.581 r  U0/U1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.577    15.158    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    18.677 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.677    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.392ns  (logic 5.550ns (41.441%)  route 7.842ns (58.559%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  U0/U1/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  U0/U1/v_count_reg[8]/Q
                         net (fo=31, routed)          1.545     7.211    U0/U1/v_count[8]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.335 r  U0/U1/_carry_i_8/O
                         net (fo=4, routed)           0.970     8.305    U0/U1/y[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  U0/U1/_carry__0_i_4__0/O
                         net (fo=1, routed)           0.479     8.907    DRAW_0/LEFT_PADDLE/_carry__1_0[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.433 r  DRAW_0/LEFT_PADDLE/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    DRAW_0/LEFT_PADDLE/_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.590 f  DRAW_0/LEFT_PADDLE/_carry__1/CO[1]
                         net (fo=1, routed)           1.125    10.716    U0/U1/CO[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.329    11.045 r  U0/U1/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.308    11.353    U0/U1/vgaGreen_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  U0/U1/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.980    12.457    U0/U1/vgaGreen_OBUF[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124    12.581 r  U0/U1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.436    15.016    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    18.540 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.540    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.160ns  (logic 5.432ns (41.279%)  route 7.728ns (58.721%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  U0/U1/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  U0/U1/v_count_reg[8]/Q
                         net (fo=31, routed)          1.545     7.211    U0/U1/v_count[8]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.335 r  U0/U1/_carry_i_8/O
                         net (fo=4, routed)           0.970     8.305    U0/U1/y[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  U0/U1/_carry__0_i_4__0/O
                         net (fo=1, routed)           0.479     8.907    DRAW_0/LEFT_PADDLE/_carry__1_0[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.433 r  DRAW_0/LEFT_PADDLE/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    DRAW_0/LEFT_PADDLE/_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.590 f  DRAW_0/LEFT_PADDLE/_carry__1/CO[1]
                         net (fo=1, routed)           1.125    10.716    U0/U1/CO[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.329    11.045 r  U0/U1/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.308    11.353    U0/U1/vgaGreen_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  U0/U1/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.301    14.778    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    18.309 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.309    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.099ns  (logic 5.550ns (42.370%)  route 7.549ns (57.630%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  U0/U1/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  U0/U1/v_count_reg[8]/Q
                         net (fo=31, routed)          1.545     7.211    U0/U1/v_count[8]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.335 r  U0/U1/_carry_i_8/O
                         net (fo=4, routed)           0.970     8.305    U0/U1/y[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  U0/U1/_carry__0_i_4__0/O
                         net (fo=1, routed)           0.479     8.907    DRAW_0/LEFT_PADDLE/_carry__1_0[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.433 r  DRAW_0/LEFT_PADDLE/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    DRAW_0/LEFT_PADDLE/_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.590 f  DRAW_0/LEFT_PADDLE/_carry__1/CO[1]
                         net (fo=1, routed)           1.125    10.716    U0/U1/CO[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.329    11.045 r  U0/U1/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.308    11.353    U0/U1/vgaGreen_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  U0/U1/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.980    12.457    U0/U1/vgaGreen_OBUF[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124    12.581 r  U0/U1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.142    14.723    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.247 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.247    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.882ns  (logic 5.551ns (43.089%)  route 7.331ns (56.911%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  U0/U1/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  U0/U1/v_count_reg[8]/Q
                         net (fo=31, routed)          1.545     7.211    U0/U1/v_count[8]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.335 r  U0/U1/_carry_i_8/O
                         net (fo=4, routed)           0.970     8.305    U0/U1/y[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  U0/U1/_carry__0_i_4__0/O
                         net (fo=1, routed)           0.479     8.907    DRAW_0/LEFT_PADDLE/_carry__1_0[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.433 r  DRAW_0/LEFT_PADDLE/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    DRAW_0/LEFT_PADDLE/_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.590 f  DRAW_0/LEFT_PADDLE/_carry__1/CO[1]
                         net (fo=1, routed)           1.125    10.716    U0/U1/CO[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.329    11.045 r  U0/U1/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.308    11.353    U0/U1/vgaGreen_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  U0/U1/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.624    12.101    U0/U1/vgaGreen_OBUF[0]
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.124    12.225 r  U0/U1/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.281    14.506    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.030 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.030    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.874ns  (logic 5.528ns (42.944%)  route 7.345ns (57.056%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  U0/U1/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  U0/U1/v_count_reg[8]/Q
                         net (fo=31, routed)          1.545     7.211    U0/U1/v_count[8]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.335 r  U0/U1/_carry_i_8/O
                         net (fo=4, routed)           0.970     8.305    U0/U1/y[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  U0/U1/_carry__0_i_4__0/O
                         net (fo=1, routed)           0.479     8.907    DRAW_0/LEFT_PADDLE/_carry__1_0[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.433 r  DRAW_0/LEFT_PADDLE/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    DRAW_0/LEFT_PADDLE/_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.590 f  DRAW_0/LEFT_PADDLE/_carry__1/CO[1]
                         net (fo=1, routed)           1.125    10.716    U0/U1/CO[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.329    11.045 r  U0/U1/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.308    11.353    U0/U1/vgaGreen_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  U0/U1/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.980    12.457    U0/U1/vgaGreen_OBUF[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124    12.581 r  U0/U1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.939    14.519    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    18.022 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.022    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.720ns  (logic 5.529ns (43.471%)  route 7.190ns (56.529%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  U0/U1/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  U0/U1/v_count_reg[8]/Q
                         net (fo=31, routed)          1.545     7.211    U0/U1/v_count[8]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.335 r  U0/U1/_carry_i_8/O
                         net (fo=4, routed)           0.970     8.305    U0/U1/y[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  U0/U1/_carry__0_i_4__0/O
                         net (fo=1, routed)           0.479     8.907    DRAW_0/LEFT_PADDLE/_carry__1_0[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.433 r  DRAW_0/LEFT_PADDLE/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    DRAW_0/LEFT_PADDLE/_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.590 f  DRAW_0/LEFT_PADDLE/_carry__1/CO[1]
                         net (fo=1, routed)           1.125    10.716    U0/U1/CO[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.329    11.045 r  U0/U1/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.308    11.353    U0/U1/vgaGreen_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  U0/U1/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.624    12.101    U0/U1/vgaGreen_OBUF[0]
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.124    12.225 r  U0/U1/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.140    14.365    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    17.868 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.868    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.657ns  (logic 5.407ns (42.724%)  route 7.249ns (57.276%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  U0/U1/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  U0/U1/v_count_reg[8]/Q
                         net (fo=31, routed)          1.545     7.211    U0/U1/v_count[8]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.335 r  U0/U1/_carry_i_8/O
                         net (fo=4, routed)           0.970     8.305    U0/U1/y[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  U0/U1/_carry__0_i_4__0/O
                         net (fo=1, routed)           0.479     8.907    DRAW_0/LEFT_PADDLE/_carry__1_0[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.433 r  DRAW_0/LEFT_PADDLE/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    DRAW_0/LEFT_PADDLE/_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.590 f  DRAW_0/LEFT_PADDLE/_carry__1/CO[1]
                         net (fo=1, routed)           1.125    10.716    U0/U1/CO[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.329    11.045 r  U0/U1/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.308    11.353    U0/U1/vgaGreen_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  U0/U1/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.823    14.300    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.805 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.805    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.584ns  (logic 5.545ns (44.061%)  route 7.039ns (55.939%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  U0/U1/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  U0/U1/v_count_reg[8]/Q
                         net (fo=31, routed)          1.545     7.211    U0/U1/v_count[8]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.335 r  U0/U1/_carry_i_8/O
                         net (fo=4, routed)           0.970     8.305    U0/U1/y[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  U0/U1/_carry__0_i_4__0/O
                         net (fo=1, routed)           0.479     8.907    DRAW_0/LEFT_PADDLE/_carry__1_0[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.433 r  DRAW_0/LEFT_PADDLE/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    DRAW_0/LEFT_PADDLE/_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.590 f  DRAW_0/LEFT_PADDLE/_carry__1/CO[1]
                         net (fo=1, routed)           1.125    10.716    U0/U1/CO[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.329    11.045 r  U0/U1/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.308    11.353    U0/U1/vgaGreen_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  U0/U1/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.624    12.101    U0/U1/vgaGreen_OBUF[0]
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.124    12.225 r  U0/U1/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.989    14.214    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.732 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.732    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.530ns  (logic 5.431ns (43.346%)  route 7.098ns (56.654%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  U0/U1/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  U0/U1/v_count_reg[8]/Q
                         net (fo=31, routed)          1.545     7.211    U0/U1/v_count[8]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.335 r  U0/U1/_carry_i_8/O
                         net (fo=4, routed)           0.970     8.305    U0/U1/y[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  U0/U1/_carry__0_i_4__0/O
                         net (fo=1, routed)           0.479     8.907    DRAW_0/LEFT_PADDLE/_carry__1_0[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.433 r  DRAW_0/LEFT_PADDLE/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.433    DRAW_0/LEFT_PADDLE/_carry__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.590 f  DRAW_0/LEFT_PADDLE/_carry__1/CO[1]
                         net (fo=1, routed)           1.125    10.716    U0/U1/CO[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.329    11.045 r  U0/U1/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.308    11.353    U0/U1/vgaGreen_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  U0/U1/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.672    14.149    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.678 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.678    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U0/U1/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.390ns (67.041%)  route 0.684ns (32.959%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U0/U1/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  U0/U1/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U0/U1/v_count_reg[2]/Q
                         net (fo=21, routed)          0.168     1.780    U0/U1/v_count_reg[2]_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  U0/U1/Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.515     2.341    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.545 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.545    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.407ns (66.276%)  route 0.716ns (33.724%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.582     1.465    U0/U1/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  U0/U1/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  U0/U1/h_count_reg[6]/Q
                         net (fo=55, routed)          0.397     2.026    U0/U1/h_count_reg[9]_0[3]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.045     2.071 r  U0/U1/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     2.390    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.588 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.588    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.435ns (59.572%)  route 0.974ns (40.428%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    U0/U1/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  U0/U1/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  U0/U1/v_count_reg[1]/Q
                         net (fo=22, routed)          0.343     1.954    U0/U1/v_count_reg[1]_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  U0/U1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.152     2.151    U0/U1/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.045     2.196 r  U0/U1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.479     2.675    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.878 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.878    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRAW_0/ball_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.632ns (66.646%)  route 0.817ns (33.354%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  DRAW_0/ball_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  DRAW_0/ball_x_reg[9]/Q
                         net (fo=9, routed)           0.296     1.908    U0/U1/draw_flag2_inferred__0/i__carry__0[8]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  U0/U1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.953    DRAW_0/BALL/vgaBlue_OBUF[3]_inst_i_1_2[0]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     2.088 f  DRAW_0/BALL/_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.119     2.207    U0/U1/vgaBlue[0][0]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.114     2.321 r  U0/U1/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.402     2.723    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.919 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.919    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.456ns (57.770%)  route 1.064ns (42.230%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    U0/U1/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  U0/U1/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  U0/U1/v_count_reg[1]/Q
                         net (fo=22, routed)          0.343     1.954    U0/U1/v_count_reg[1]_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  U0/U1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.152     2.151    U0/U1/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.045     2.196 r  U0/U1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.569     2.765    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.990 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.990    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRAW_0/ball_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.655ns (65.246%)  route 0.881ns (34.754%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  DRAW_0/ball_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  DRAW_0/ball_x_reg[9]/Q
                         net (fo=9, routed)           0.296     1.908    U0/U1/draw_flag2_inferred__0/i__carry__0[8]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  U0/U1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.953    DRAW_0/BALL/vgaBlue_OBUF[3]_inst_i_1_2[0]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     2.088 f  DRAW_0/BALL/_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.119     2.207    U0/U1/vgaBlue[0][0]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.114     2.321 r  U0/U1/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.467     2.788    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.007 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.007    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.498ns (58.735%)  route 1.052ns (41.265%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.580     1.463    U0/U1/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  U0/U1/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  U0/U1/h_count_reg[8]/Q
                         net (fo=48, routed)          0.132     1.736    U0/U1/h_count_reg[9]_0[5]
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.045     1.781 r  U0/U1/vgaGreen_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           0.196     1.977    U0/U1/vgaGreen_OBUF[3]_inst_i_27_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  U0/U1/vgaGreen_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.115     2.137    U0/U1/vgaGreen_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.045     2.182 r  U0/U1/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.610     2.791    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.013 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.013    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRAW_0/ball_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.640ns (63.403%)  route 0.946ns (36.597%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  DRAW_0/ball_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  DRAW_0/ball_x_reg[9]/Q
                         net (fo=9, routed)           0.296     1.908    U0/U1/draw_flag2_inferred__0/i__carry__0[8]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  U0/U1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.953    DRAW_0/BALL/vgaBlue_OBUF[3]_inst_i_1_2[0]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     2.088 f  DRAW_0/BALL/_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.119     2.207    U0/U1/vgaBlue[0][0]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.114     2.321 r  U0/U1/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.532     2.852    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.057 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.057    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.456ns (54.945%)  route 1.194ns (45.055%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    U0/U1/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  U0/U1/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  U0/U1/v_count_reg[1]/Q
                         net (fo=22, routed)          0.343     1.954    U0/U1/v_count_reg[1]_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  U0/U1/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.152     2.151    U0/U1/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.045     2.196 r  U0/U1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.699     2.895    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.119 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.119    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRAW_0/ball_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.661ns (62.383%)  route 1.001ns (37.617%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    DRAW_0/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  DRAW_0/ball_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  DRAW_0/ball_x_reg[9]/Q
                         net (fo=9, routed)           0.296     1.908    U0/U1/draw_flag2_inferred__0/i__carry__0[8]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  U0/U1/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.953    DRAW_0/BALL/vgaBlue_OBUF[3]_inst_i_1_2[0]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     2.088 f  DRAW_0/BALL/_inferred__0/i__carry__1/CO[1]
                         net (fo=1, routed)           0.119     2.207    U0/U1/vgaBlue[0][0]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.114     2.321 r  U0/U1/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.587     2.908    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.133 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.133    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 direction[3]
                            (input port)
  Destination:            DRAW_0/y_pos_R_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.861ns  (logic 1.828ns (26.644%)  route 5.033ns (73.356%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  direction[3] (IN)
                         net (fo=0)                   0.000     0.000    direction[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  direction_IBUF[3]_inst/O
                         net (fo=7, routed)           3.805     5.261    DRAW_0/direction_IBUF[3]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     5.385 r  DRAW_0/y_pos_R[8]_i_6/O
                         net (fo=1, routed)           0.286     5.671    DRAW_0/y_pos_R[8]_i_6_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.795 r  DRAW_0/y_pos_R[8]_i_4/O
                         net (fo=1, routed)           0.313     6.108    DRAW_0/y_pos_R[8]_i_4_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.232 r  DRAW_0/y_pos_R[8]_i_1/O
                         net (fo=9, routed)           0.629     6.861    DRAW_0/y_pos_R
    SLICE_X8Y23          FDRE                                         r  DRAW_0/y_pos_R_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435     4.776    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  DRAW_0/y_pos_R_reg[1]/C

Slack:                    inf
  Source:                 direction[3]
                            (input port)
  Destination:            DRAW_0/y_pos_R_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.861ns  (logic 1.828ns (26.644%)  route 5.033ns (73.356%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  direction[3] (IN)
                         net (fo=0)                   0.000     0.000    direction[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  direction_IBUF[3]_inst/O
                         net (fo=7, routed)           3.805     5.261    DRAW_0/direction_IBUF[3]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     5.385 r  DRAW_0/y_pos_R[8]_i_6/O
                         net (fo=1, routed)           0.286     5.671    DRAW_0/y_pos_R[8]_i_6_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.795 r  DRAW_0/y_pos_R[8]_i_4/O
                         net (fo=1, routed)           0.313     6.108    DRAW_0/y_pos_R[8]_i_4_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.232 r  DRAW_0/y_pos_R[8]_i_1/O
                         net (fo=9, routed)           0.629     6.861    DRAW_0/y_pos_R
    SLICE_X8Y23          FDRE                                         r  DRAW_0/y_pos_R_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435     4.776    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  DRAW_0/y_pos_R_reg[2]/C

Slack:                    inf
  Source:                 direction[3]
                            (input port)
  Destination:            DRAW_0/y_pos_R_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.861ns  (logic 1.828ns (26.644%)  route 5.033ns (73.356%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  direction[3] (IN)
                         net (fo=0)                   0.000     0.000    direction[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  direction_IBUF[3]_inst/O
                         net (fo=7, routed)           3.805     5.261    DRAW_0/direction_IBUF[3]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     5.385 r  DRAW_0/y_pos_R[8]_i_6/O
                         net (fo=1, routed)           0.286     5.671    DRAW_0/y_pos_R[8]_i_6_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.795 r  DRAW_0/y_pos_R[8]_i_4/O
                         net (fo=1, routed)           0.313     6.108    DRAW_0/y_pos_R[8]_i_4_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.232 r  DRAW_0/y_pos_R[8]_i_1/O
                         net (fo=9, routed)           0.629     6.861    DRAW_0/y_pos_R
    SLICE_X8Y23          FDSE                                         r  DRAW_0/y_pos_R_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435     4.776    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y23          FDSE                                         r  DRAW_0/y_pos_R_reg[3]/C

Slack:                    inf
  Source:                 direction[3]
                            (input port)
  Destination:            DRAW_0/y_pos_R_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.861ns  (logic 1.828ns (26.644%)  route 5.033ns (73.356%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  direction[3] (IN)
                         net (fo=0)                   0.000     0.000    direction[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  direction_IBUF[3]_inst/O
                         net (fo=7, routed)           3.805     5.261    DRAW_0/direction_IBUF[3]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     5.385 r  DRAW_0/y_pos_R[8]_i_6/O
                         net (fo=1, routed)           0.286     5.671    DRAW_0/y_pos_R[8]_i_6_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.795 r  DRAW_0/y_pos_R[8]_i_4/O
                         net (fo=1, routed)           0.313     6.108    DRAW_0/y_pos_R[8]_i_4_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.232 r  DRAW_0/y_pos_R[8]_i_1/O
                         net (fo=9, routed)           0.629     6.861    DRAW_0/y_pos_R
    SLICE_X8Y23          FDRE                                         r  DRAW_0/y_pos_R_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435     4.776    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  DRAW_0/y_pos_R_reg[4]/C

Slack:                    inf
  Source:                 direction[3]
                            (input port)
  Destination:            DRAW_0/y_pos_R_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 1.828ns (26.841%)  route 4.983ns (73.159%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  direction[3] (IN)
                         net (fo=0)                   0.000     0.000    direction[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  direction_IBUF[3]_inst/O
                         net (fo=7, routed)           3.805     5.261    DRAW_0/direction_IBUF[3]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     5.385 r  DRAW_0/y_pos_R[8]_i_6/O
                         net (fo=1, routed)           0.286     5.671    DRAW_0/y_pos_R[8]_i_6_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.795 r  DRAW_0/y_pos_R[8]_i_4/O
                         net (fo=1, routed)           0.313     6.108    DRAW_0/y_pos_R[8]_i_4_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.232 r  DRAW_0/y_pos_R[8]_i_1/O
                         net (fo=9, routed)           0.579     6.811    DRAW_0/y_pos_R
    SLICE_X8Y24          FDRE                                         r  DRAW_0/y_pos_R_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.433     4.774    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  DRAW_0/y_pos_R_reg[5]/C

Slack:                    inf
  Source:                 direction[3]
                            (input port)
  Destination:            DRAW_0/y_pos_R_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 1.828ns (26.841%)  route 4.983ns (73.159%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  direction[3] (IN)
                         net (fo=0)                   0.000     0.000    direction[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  direction_IBUF[3]_inst/O
                         net (fo=7, routed)           3.805     5.261    DRAW_0/direction_IBUF[3]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     5.385 r  DRAW_0/y_pos_R[8]_i_6/O
                         net (fo=1, routed)           0.286     5.671    DRAW_0/y_pos_R[8]_i_6_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.795 r  DRAW_0/y_pos_R[8]_i_4/O
                         net (fo=1, routed)           0.313     6.108    DRAW_0/y_pos_R[8]_i_4_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.232 r  DRAW_0/y_pos_R[8]_i_1/O
                         net (fo=9, routed)           0.579     6.811    DRAW_0/y_pos_R
    SLICE_X8Y24          FDSE                                         r  DRAW_0/y_pos_R_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.433     4.774    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y24          FDSE                                         r  DRAW_0/y_pos_R_reg[6]/C

Slack:                    inf
  Source:                 direction[3]
                            (input port)
  Destination:            DRAW_0/y_pos_R_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 1.828ns (26.841%)  route 4.983ns (73.159%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  direction[3] (IN)
                         net (fo=0)                   0.000     0.000    direction[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  direction_IBUF[3]_inst/O
                         net (fo=7, routed)           3.805     5.261    DRAW_0/direction_IBUF[3]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     5.385 r  DRAW_0/y_pos_R[8]_i_6/O
                         net (fo=1, routed)           0.286     5.671    DRAW_0/y_pos_R[8]_i_6_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.795 r  DRAW_0/y_pos_R[8]_i_4/O
                         net (fo=1, routed)           0.313     6.108    DRAW_0/y_pos_R[8]_i_4_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.232 r  DRAW_0/y_pos_R[8]_i_1/O
                         net (fo=9, routed)           0.579     6.811    DRAW_0/y_pos_R
    SLICE_X8Y24          FDSE                                         r  DRAW_0/y_pos_R_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.433     4.774    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y24          FDSE                                         r  DRAW_0/y_pos_R_reg[7]/C

Slack:                    inf
  Source:                 direction[3]
                            (input port)
  Destination:            DRAW_0/y_pos_R_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 1.828ns (26.841%)  route 4.983ns (73.159%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  direction[3] (IN)
                         net (fo=0)                   0.000     0.000    direction[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  direction_IBUF[3]_inst/O
                         net (fo=7, routed)           3.805     5.261    DRAW_0/direction_IBUF[3]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     5.385 r  DRAW_0/y_pos_R[8]_i_6/O
                         net (fo=1, routed)           0.286     5.671    DRAW_0/y_pos_R[8]_i_6_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.795 r  DRAW_0/y_pos_R[8]_i_4/O
                         net (fo=1, routed)           0.313     6.108    DRAW_0/y_pos_R[8]_i_4_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.232 r  DRAW_0/y_pos_R[8]_i_1/O
                         net (fo=9, routed)           0.579     6.811    DRAW_0/y_pos_R
    SLICE_X8Y24          FDRE                                         r  DRAW_0/y_pos_R_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.433     4.774    DRAW_0/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  DRAW_0/y_pos_R_reg[8]/C

Slack:                    inf
  Source:                 direction[3]
                            (input port)
  Destination:            DRAW_0/y_pos_R_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.635ns  (logic 1.828ns (27.552%)  route 4.807ns (72.448%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  direction[3] (IN)
                         net (fo=0)                   0.000     0.000    direction[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  direction_IBUF[3]_inst/O
                         net (fo=7, routed)           3.805     5.261    DRAW_0/direction_IBUF[3]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     5.385 r  DRAW_0/y_pos_R[8]_i_6/O
                         net (fo=1, routed)           0.286     5.671    DRAW_0/y_pos_R[8]_i_6_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.795 r  DRAW_0/y_pos_R[8]_i_4/O
                         net (fo=1, routed)           0.313     6.108    DRAW_0/y_pos_R[8]_i_4_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.232 r  DRAW_0/y_pos_R[8]_i_1/O
                         net (fo=9, routed)           0.403     6.635    DRAW_0/y_pos_R
    SLICE_X6Y23          FDRE                                         r  DRAW_0/y_pos_R_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.502     4.843    DRAW_0/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  DRAW_0/y_pos_R_reg[0]/C

Slack:                    inf
  Source:                 direction[1]
                            (input port)
  Destination:            DRAW_0/y_pos_L_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.357ns  (logic 1.701ns (26.755%)  route 4.656ns (73.245%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  direction[1] (IN)
                         net (fo=0)                   0.000     0.000    direction[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  direction_IBUF[1]_inst/O
                         net (fo=7, routed)           3.598     5.051    DRAW_0/direction_IBUF[1]
    SLICE_X11Y17         LUT5 (Prop_lut5_I1_O)        0.124     5.175 f  DRAW_0/y_pos_L[8]_i_2/O
                         net (fo=1, routed)           0.518     5.694    DRAW_0/y_pos_L[8]_i_2_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.818 r  DRAW_0/y_pos_L[8]_i_1/O
                         net (fo=9, routed)           0.540     6.357    DRAW_0/y_pos_L
    SLICE_X9Y17          FDRE                                         r  DRAW_0/y_pos_L_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.442     4.783    DRAW_0/clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  DRAW_0/y_pos_L_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DRAW_0/ball_move_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.210ns (27.108%)  route 0.563ns (72.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=55, routed)          0.563     0.773    DRAW_0/btnC_IBUF
    SLICE_X1Y21          FDRE                                         r  DRAW_0/ball_move_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  DRAW_0/ball_move_counter_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DRAW_0/ball_move_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.210ns (27.108%)  route 0.563ns (72.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=55, routed)          0.563     0.773    DRAW_0/btnC_IBUF
    SLICE_X1Y21          FDRE                                         r  DRAW_0/ball_move_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  DRAW_0/ball_move_counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DRAW_0/ball_move_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.210ns (27.108%)  route 0.563ns (72.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=55, routed)          0.563     0.773    DRAW_0/btnC_IBUF
    SLICE_X1Y21          FDRE                                         r  DRAW_0/ball_move_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  DRAW_0/ball_move_counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DRAW_0/ball_move_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.210ns (27.108%)  route 0.563ns (72.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=55, routed)          0.563     0.773    DRAW_0/btnC_IBUF
    SLICE_X1Y21          FDRE                                         r  DRAW_0/ball_move_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     1.981    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  DRAW_0/ball_move_counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DRAW_0/ball_move_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.210ns (27.104%)  route 0.564ns (72.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=55, routed)          0.564     0.773    DRAW_0/btnC_IBUF
    SLICE_X1Y20          FDRE                                         r  DRAW_0/ball_move_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  DRAW_0/ball_move_counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DRAW_0/ball_move_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.210ns (27.104%)  route 0.564ns (72.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=55, routed)          0.564     0.773    DRAW_0/btnC_IBUF
    SLICE_X1Y20          FDRE                                         r  DRAW_0/ball_move_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  DRAW_0/ball_move_counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DRAW_0/ball_move_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.210ns (27.104%)  route 0.564ns (72.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=55, routed)          0.564     0.773    DRAW_0/btnC_IBUF
    SLICE_X1Y20          FDRE                                         r  DRAW_0/ball_move_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  DRAW_0/ball_move_counter_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DRAW_0/ball_move_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.210ns (27.104%)  route 0.564ns (72.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=55, routed)          0.564     0.773    DRAW_0/btnC_IBUF
    SLICE_X1Y20          FDRE                                         r  DRAW_0/ball_move_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  DRAW_0/ball_move_counter_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DRAW_0/ball_move_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.210ns (25.031%)  route 0.628ns (74.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=55, routed)          0.628     0.837    DRAW_0/btnC_IBUF
    SLICE_X1Y23          FDRE                                         r  DRAW_0/ball_move_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.851     1.978    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  DRAW_0/ball_move_counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DRAW_0/ball_move_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.210ns (25.031%)  route 0.628ns (74.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=55, routed)          0.628     0.837    DRAW_0/btnC_IBUF
    SLICE_X1Y23          FDRE                                         r  DRAW_0/ball_move_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.851     1.978    DRAW_0/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  DRAW_0/ball_move_counter_reg[13]/C





