# RTL Core

Small library of *tested* verilog module for VLSI.

The modules are placed in the src directory.
The associated bench in the tests directory.
Rtl_core is a collection of simple *tested* verilog module.
The tests are made using [cocotb](https://www.cocotb.org/).


## Getting Started
### On linux
```
poetry install
```

### On windows
Install [iverilog](https://bleyer.org/icarus/) then run
```
poetry install
```
