.global inverse
.global _inverse
inverse:
_inverse:
stp x29, x30, [sp, #-16]!
mov x29, sp
stp x19, x20, [sp, #-16]!
stp x21, x22, [sp, #-16]!
stp x23, x24, [sp, #-16]!
stp x25, x26, [sp, #-16]!
stp x27, x28, [sp, #-16]!
stp q8, q9, [sp, #-32]!
stp q10, q11, [sp, #-32]!
stp q12, q13, [sp, #-32]!
stp q14, q15, [sp, #-32]!
ldp q5, q6, [x1]
movi v4.2d, #-1
mov x2, #-1
lsr x2, x2, #1
ins v3.d[1], x2
mov x2, #-19
ins v3.d[0], x2
zip1 v8.2d, v3.2d, v5.2d
zip2 v9.2d, v4.2d, v5.2d
zip1 v10.2d, v4.2d, v6.2d
zip2 v11.2d, v3.2d, v6.2d
ushr v1.2d, v4.2d, #34
and v3.16b, v8.16b, v1.16b
ushr v12.2d, v8.2d, #30
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v3.16b, v3.16b, v12.16b
ushr v4.2d, v8.2d, #60
shl v12.2d, v9.2d, #4
and v12.16b, v12.16b, v1.16b
orr v4.16b, v4.16b, v12.16b
ushr v12.2d, v9.2d, #26
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v4.16b, v4.16b, v12.16b
ushr v5.2d, v9.2d, #56
shl v12.2d, v10.2d, #8
and v12.16b, v12.16b, v1.16b
orr v5.16b, v5.16b, v12.16b
ushr v12.2d, v10.2d, #22
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v5.16b, v5.16b, v12.16b
ushr v6.2d, v10.2d, #52
shl v12.2d, v11.2d, #12
and v12.16b, v12.16b, v1.16b
orr v6.16b, v6.16b, v12.16b
ushr v12.2d, v11.2d, #18
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v6.16b, v6.16b, v12.16b
ushr v7.2d, v11.2d, #48
movi v8.2d, #0
mov  x2, #1
ins  v8.d[1], x2
movi v9.2d, #0
movi v10.2d, #0
movi v11.2d, #0
movi v12.2d, #0
uzp1 v2.4s, v1.4s, v1.4s
ldr x2, [x1]
mov x1, #-19
mov x3, #1
movz x4, #512, LSL #32
add  x6, x4, #1048576
movz  x7, #10347, LSL #16
movk  x7, #51739
dup  v15.4s, w7



// ----------------------------------------



and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x12, x7, x6
asr x12, x12, #42
add x11, x7, #1048576
lsl x11, x11, #22
asr x11, x11, #43
add x14, x8, x6
asr x14, x14, #42
add x13, x8, #1048576
lsl x13, x13, #22
asr x13, x13, #43
mul x9, x11, x1
madd x9, x12, x2, x9
asr x9, x9, #20
mul x10, x13, x1
madd x10, x14, x2, x10
asr x2, x10, #20
mov x1, x9
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
mov x19, #9
        Lbig_loop:
                                                 // Instructions:    345
                                                 // Expected cycles: 239
                                                 // Expected IPC:    1.44
                                                 //
                                                 // Cycle bound:     239.0
                                                 // IPC bound:       1.44
                                                 //
                                                 // Wall time:     10.92s
                                                 // User time:     10.92s
                                                 //
                                                 // -------------------------------------------------------------------------------------------------------------- cycle (expected) -------------------------------------------------------------------------------------------------------------->
                                                 // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225
                                                 // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|-------------
        ins v13.s[0], w11                        // *..............................................................................................................................................................................................................................................
        asr x11, x11, #30                        // *..............................................................................................................................................................................................................................................
        mov x20, #19                             // *..............................................................................................................................................................................................................................................
        dup v28.2D, x20                          // .*.............................................................................................................................................................................................................................................
        sub x20, x3, #1                          // .*.............................................................................................................................................................................................................................................
        ins v14.s[0], w11                        // ..*............................................................................................................................................................................................................................................
        ins v13.s[1], w13                        // ......*........................................................................................................................................................................................................................................
        asr x13, x13, #30                        // ......*........................................................................................................................................................................................................................................
        ins v14.s[1], w13                        // ........*......................................................................................................................................................................................................................................
        ins v13.s[2], w12                        // ............*..................................................................................................................................................................................................................................
        asr x12, x12, #30                        // ............*..................................................................................................................................................................................................................................
        ins v14.s[2], w12                        // ..............*................................................................................................................................................................................................................................
        ins v13.s[3], w14                        // ..................*............................................................................................................................................................................................................................
        asr x14, x14, #30                        // ..................*............................................................................................................................................................................................................................
        ins v14.s[3], w14                        // ....................*..........................................................................................................................................................................................................................
        and v13.16B, v13.16B, v2.16B             // ........................*......................................................................................................................................................................................................................
        smull v29.2D, v13.2S, v3.S[0]            // ...........................*...................................................................................................................................................................................................................
        smlal2 v29.2D, v13.4S, v3.S[2]           // ............................*..................................................................................................................................................................................................................
        smull v20.2D, v13.2S, v8.S[0]            // .............................*.................................................................................................................................................................................................................
        smlal2 v20.2D, v13.4S, v8.S[2]           // ..............................*................................................................................................................................................................................................................
        sshr v25.2D, v29.2D, #30                 // ................................*..............................................................................................................................................................................................................
        smlal v25.2D, v14.2S, v3.S[0]            // ...................................*...........................................................................................................................................................................................................
        smlal2 v25.2D, v14.4S, v3.S[2]           // ....................................*..........................................................................................................................................................................................................
        smlal v25.2D, v13.2S, v3.S[1]            // .....................................*.........................................................................................................................................................................................................
        smlal2 v25.2D, v13.4S, v3.S[3]           // ......................................*........................................................................................................................................................................................................
        mul v26.4S, v20.4S, v15.4S               // .......................................*.......................................................................................................................................................................................................
        sshr v25.2D, v25.2D, #30                 // ..........................................*....................................................................................................................................................................................................
        and v23.16B, v26.16B, v1.16B             // ............................................*..................................................................................................................................................................................................
        smlal v25.2D, v14.2S, v3.S[1]            // .............................................*.................................................................................................................................................................................................
        smlal2 v25.2D, v14.4S, v3.S[3]           // ..............................................*................................................................................................................................................................................................
        uzp1 v24.4S, v23.4S, v23.4S              // ...............................................*...............................................................................................................................................................................................
        smlal v25.2D, v13.2S, v4.S[0]            // ...............................................*...............................................................................................................................................................................................
        smlal2 v25.2D, v13.4S, v4.S[2]           // ................................................*..............................................................................................................................................................................................
        ushll v19.2D, v24.2S, #15                // ..................................................*............................................................................................................................................................................................
        smlsl v20.2D, v24.2S, v28.S[0]           // ..................................................*............................................................................................................................................................................................
        sshr v17.2D, v25.2D, #30                 // ....................................................*..........................................................................................................................................................................................
        and v0.16B, v25.16B, v1.16B              // ....................................................*..........................................................................................................................................................................................
        sshr v25.2D, v20.2D, #30                 // ......................................................*........................................................................................................................................................................................
        smlal v17.2D, v14.2S, v4.S[0]            // .......................................................*.......................................................................................................................................................................................
        smlal2 v17.2D, v14.4S, v4.S[2]           // ........................................................*......................................................................................................................................................................................
        smlal v17.2D, v13.2S, v4.S[1]            // .........................................................*.....................................................................................................................................................................................
        smlal2 v17.2D, v13.4S, v4.S[3]           // ..........................................................*....................................................................................................................................................................................
        smlal v25.2D, v14.2S, v8.S[0]            // ...........................................................*...................................................................................................................................................................................
        smlal2 v25.2D, v14.4S, v8.S[2]           // ............................................................*..................................................................................................................................................................................
        smlal v25.2D, v13.2S, v8.S[1]            // .............................................................*.................................................................................................................................................................................
        and v16.16B, v17.16B, v1.16B             // ..............................................................*................................................................................................................................................................................
        sshr v21.2D, v17.2D, #30                 // ..............................................................*................................................................................................................................................................................
        smlal2 v25.2D, v13.4S, v8.S[3]           // ...............................................................*...............................................................................................................................................................................
        shl v22.2D, v16.2D, #32                  // .................................................................*.............................................................................................................................................................................
        smlal v21.2D, v14.2S, v4.S[1]            // .................................................................*.............................................................................................................................................................................
        smlal2 v21.2D, v14.4S, v4.S[3]           // ..................................................................*............................................................................................................................................................................
        smlal v21.2D, v13.2S, v5.S[0]            // ...................................................................*...........................................................................................................................................................................
        orr v3.16B, v0.16B, v22.16B              // ....................................................................*..........................................................................................................................................................................
        smlal2 v21.2D, v13.4S, v5.S[2]           // ....................................................................*..........................................................................................................................................................................
        mul v22.4S, v25.4S, v15.4S               // .....................................................................*.........................................................................................................................................................................
        umov w10, v3.s[3]                        // .......................................................................*.......................................................................................................................................................................
        umov w8, v3.s[2]                         // .......................................................................*.......................................................................................................................................................................
        sshr v4.2D, v21.2D, #30                  // ........................................................................*......................................................................................................................................................................
        umov w7, v3.s[0]                         // ........................................................................*......................................................................................................................................................................
        umov w9, v3.s[1]                         // ........................................................................*......................................................................................................................................................................
        and v31.16B, v21.16B, v1.16B             // .........................................................................*.....................................................................................................................................................................
        and v26.16B, v22.16B, v1.16B             // ..........................................................................*....................................................................................................................................................................
        smlal v4.2D, v14.2S, v5.S[0]             // ...........................................................................*...................................................................................................................................................................
        add x2, x8, x10, lsl #30                 // ............................................................................*..................................................................................................................................................................
        smlal2 v4.2D, v14.4S, v5.S[2]            // ............................................................................*..................................................................................................................................................................
        add x1, x7, x9, lsl #30                  // .............................................................................*.................................................................................................................................................................
        uzp1 v22.4S, v26.4S, v26.4S              // .............................................................................*.................................................................................................................................................................
        smlal v4.2D, v13.2S, v5.S[1]             // .............................................................................*.................................................................................................................................................................
        smlal2 v4.2D, v13.4S, v5.S[3]            // ..............................................................................*................................................................................................................................................................
        and x21, x2, #1048575                    // ..............................................................................*................................................................................................................................................................
        orr x21, x21, #0xC000000000000000        // ...............................................................................*...............................................................................................................................................................
        and x18, x1, #1048575                    // ...............................................................................*...............................................................................................................................................................
        smlsl v25.2D, v22.2S, v28.S[0]           // ................................................................................*..............................................................................................................................................................
        orr x8, x18, #0xFFFFFE0000000000         // ................................................................................*..............................................................................................................................................................
        tst x21, #1                              // ................................................................................*..............................................................................................................................................................
        ushll v24.2D, v22.2S, #15                // .................................................................................*.............................................................................................................................................................
        csel x5, x8, xzr, ne                     // .................................................................................*.............................................................................................................................................................
        tst x20, x21, ror #1                     // .................................................................................*.............................................................................................................................................................
        sshr v17.2D, v4.2D, #30                  // ..................................................................................*............................................................................................................................................................
        and v27.16B, v4.16B, v1.16B              // ..................................................................................*............................................................................................................................................................
        csneg x18, x20, x3, pl                   // ...................................................................................*...........................................................................................................................................................
        csel x9, x21, x8, mi                     // ...................................................................................*...........................................................................................................................................................
        csneg x22, x5, x5, pl                    // ...................................................................................*...........................................................................................................................................................
        add x7, x21, x22                         // ....................................................................................*..........................................................................................................................................................
        sshr v18.2D, v25.2D, #30                 // ....................................................................................*..........................................................................................................................................................
        sub x22, x18, #1                         // ....................................................................................*..........................................................................................................................................................
        smlal v17.2D, v14.2S, v5.S[1]            // .....................................................................................*.........................................................................................................................................................
        shl v25.2D, v27.2D, #32                  // .....................................................................................*.........................................................................................................................................................
        smlal2 v17.2D, v14.4S, v5.S[3]           // ......................................................................................*........................................................................................................................................................
        asr x17, x7, #1                          // ......................................................................................*........................................................................................................................................................
        smlal v18.2D, v14.2S, v8.S[1]            // .......................................................................................*.......................................................................................................................................................
        smlal2 v18.2D, v14.4S, v8.S[3]           // ........................................................................................*......................................................................................................................................................
        orr v4.16B, v31.16B, v25.16B             // ........................................................................................*......................................................................................................................................................
        tst x17, #1                              // ........................................................................................*......................................................................................................................................................
        csel x7, x9, xzr, ne                     // .........................................................................................*.....................................................................................................................................................
        tst x22, x17, ror #1                     // .........................................................................................*.....................................................................................................................................................
        smlal v18.2D, v13.2S, v9.S[0]            // .........................................................................................*.....................................................................................................................................................
        smlal2 v18.2D, v13.4S, v9.S[2]           // ..........................................................................................*....................................................................................................................................................
        csneg x25, x22, x18, pl                  // ...........................................................................................*...................................................................................................................................................
        smlal v17.2D, v13.2S, v6.S[0]            // ...........................................................................................*...................................................................................................................................................
        csneg x20, x7, x7, pl                    // ...........................................................................................*...................................................................................................................................................
        add x28, x17, x20                        // ............................................................................................*..................................................................................................................................................
        sub x30, x25, #1                         // ............................................................................................*..................................................................................................................................................
        smlal2 v17.2D, v13.4S, v6.S[2]           // ............................................................................................*..................................................................................................................................................
        csel x20, x17, x9, mi                    // .............................................................................................*.................................................................................................................................................
        sshr v21.2D, v18.2D, #30                 // ..............................................................................................*................................................................................................................................................
        and v23.16B, v18.16B, v1.16B             // ..............................................................................................*................................................................................................................................................
        asr x4, x28, #1                          // ..............................................................................................*................................................................................................................................................
        tst x4, #1                               // ................................................................................................*..............................................................................................................................................
        and v26.16B, v17.16B, v1.16B             // ................................................................................................*..............................................................................................................................................
        smlal v21.2D, v14.2S, v9.S[0]            // .................................................................................................*.............................................................................................................................................
        csel x17, x20, xzr, ne                   // .................................................................................................*.............................................................................................................................................
        tst x30, x4, ror #1                      // .................................................................................................*.............................................................................................................................................
        sshr v18.2D, v17.2D, #30                 // ..................................................................................................*............................................................................................................................................
        smlal2 v21.2D, v14.4S, v9.S[2]           // ..................................................................................................*............................................................................................................................................
        csneg x3, x30, x25, pl                   // ...................................................................................................*...........................................................................................................................................
        csneg x7, x17, x17, pl                   // ...................................................................................................*...........................................................................................................................................
        smlal v21.2D, v13.2S, v9.S[1]            // ...................................................................................................*...........................................................................................................................................
        add x6, x4, x7                           // ....................................................................................................*..........................................................................................................................................
        smlal2 v21.2D, v13.4S, v9.S[3]           // ....................................................................................................*..........................................................................................................................................
        sub x28, x3, #1                          // ....................................................................................................*..........................................................................................................................................
        csel x18, x4, x20, mi                    // .....................................................................................................*.........................................................................................................................................
        smlal v18.2D, v14.2S, v6.S[0]            // .....................................................................................................*.........................................................................................................................................
        asr x7, x6, #1                           // ......................................................................................................*........................................................................................................................................
        smlal2 v18.2D, v14.4S, v6.S[2]           // ......................................................................................................*........................................................................................................................................
        smlal v18.2D, v13.2S, v6.S[1]            // .......................................................................................................*.......................................................................................................................................
        tst x7, #1                               // ........................................................................................................*......................................................................................................................................
        sshr v25.2D, v21.2D, #30                 // ........................................................................................................*......................................................................................................................................
        smlal2 v18.2D, v13.4S, v6.S[3]           // ........................................................................................................*......................................................................................................................................
        and v0.16B, v21.16B, v1.16B              // .........................................................................................................*.....................................................................................................................................
        csel x4, x18, xzr, ne                    // .........................................................................................................*.....................................................................................................................................
        tst x28, x7, ror #1                      // .........................................................................................................*.....................................................................................................................................
        csneg x21, x28, x3, pl                   // ...........................................................................................................*...................................................................................................................................
        smlal v25.2D, v14.2S, v9.S[1]            // ...........................................................................................................*...................................................................................................................................
        csneg x24, x4, x4, pl                    // ...........................................................................................................*...................................................................................................................................
        smlal2 v25.2D, v14.4S, v9.S[3]           // ............................................................................................................*..................................................................................................................................
        add x25, x7, x24                         // ............................................................................................................*..................................................................................................................................
        sshr v21.2D, v18.2D, #30                 // ............................................................................................................*..................................................................................................................................
        csel x8, x7, x18, mi                     // .............................................................................................................*.................................................................................................................................
        smlal v25.2D, v13.2S, v10.S[0]           // .............................................................................................................*.................................................................................................................................
        sub x27, x21, #1                         // .............................................................................................................*.................................................................................................................................
        shl v9.2D, v0.2D, #32                    // ..............................................................................................................*................................................................................................................................
        asr x10, x25, #1                         // ..............................................................................................................*................................................................................................................................
        smlal2 v25.2D, v13.4S, v10.S[2]          // ..............................................................................................................*................................................................................................................................
        and v20.16B, v18.16B, v1.16B             // ...............................................................................................................*...............................................................................................................................
        smlal v21.2D, v14.2S, v6.S[1]            // ...............................................................................................................*...............................................................................................................................
        smlal2 v21.2D, v14.4S, v6.S[3]           // ................................................................................................................*..............................................................................................................................
        tst x10, #1                              // ................................................................................................................*..............................................................................................................................
        smlal v21.2D, v13.2S, v7.S[0]            // .................................................................................................................*.............................................................................................................................
        csel x26, x8, xzr, ne                    // .................................................................................................................*.............................................................................................................................
        tst x27, x10, ror #1                     // .................................................................................................................*.............................................................................................................................
        sshr v30.2D, v25.2D, #30                 // ..................................................................................................................*............................................................................................................................
        smlal2 v21.2D, v13.4S, v7.S[2]           // ..................................................................................................................*............................................................................................................................
        csneg x9, x27, x21, pl                   // ...................................................................................................................*...........................................................................................................................
        csel x15, x10, x8, mi                    // ...................................................................................................................*...........................................................................................................................
        csneg x30, x26, x26, pl                  // ...................................................................................................................*...........................................................................................................................
        orr v8.16B, v23.16B, v9.16B              // ....................................................................................................................*..........................................................................................................................
        add x7, x10, x30                         // ....................................................................................................................*..........................................................................................................................
        sub x28, x9, #1                          // ....................................................................................................................*..........................................................................................................................
        and v27.16B, v25.16B, v1.16B             // .....................................................................................................................*.........................................................................................................................
        smlal v30.2D, v14.2S, v10.S[0]           // .....................................................................................................................*.........................................................................................................................
        asr x7, x7, #1                           // ......................................................................................................................*........................................................................................................................
        sshr v9.2D, v21.2D, #30                  // ......................................................................................................................*........................................................................................................................
        smlal2 v30.2D, v14.4S, v10.S[2]          // ......................................................................................................................*........................................................................................................................
        and v0.16B, v21.16B, v1.16B              // .......................................................................................................................*.......................................................................................................................
        smlal v30.2D, v13.2S, v10.S[1]           // .......................................................................................................................*.......................................................................................................................
        shl v18.2D, v20.2D, #32                  // ........................................................................................................................*......................................................................................................................
        smlal2 v30.2D, v13.4S, v10.S[3]          // ........................................................................................................................*......................................................................................................................
        tst x7, #1                               // ........................................................................................................................*......................................................................................................................
        smlal v9.2D, v14.2S, v7.S[0]             // .........................................................................................................................*.....................................................................................................................
        csel x4, x15, xzr, ne                    // .........................................................................................................................*.....................................................................................................................
        tst x28, x7, ror #1                      // .........................................................................................................................*.....................................................................................................................
        smlal2 v9.2D, v14.4S, v7.S[2]            // ..........................................................................................................................*....................................................................................................................
        csneg x27, x28, x9, pl                   // ...........................................................................................................................*...................................................................................................................
        csel x28, x7, x15, mi                    // ...........................................................................................................................*...................................................................................................................
        csneg x25, x4, x4, pl                    // ...........................................................................................................................*...................................................................................................................
        add x16, x7, x25                         // ............................................................................................................................*..................................................................................................................
        sshr v16.2D, v30.2D, #30                 // ............................................................................................................................*..................................................................................................................
        sub x29, x27, #1                         // ............................................................................................................................*..................................................................................................................
        orr v5.16B, v26.16B, v18.16B             // .............................................................................................................................*.................................................................................................................
        and v30.16B, v30.16B, v1.16B             // .............................................................................................................................*.................................................................................................................
        and v23.16B, v9.16B, v1.16B              // ..............................................................................................................................*................................................................................................................
        sshr v7.2D, v9.2D, #30                   // ..............................................................................................................................*................................................................................................................
        asr x16, x16, #1                         // ..............................................................................................................................*................................................................................................................
        smlal v16.2D, v14.2S, v10.S[1]           // ...............................................................................................................................*...............................................................................................................
        smlal2 v16.2D, v14.4S, v10.S[3]          // ................................................................................................................................*..............................................................................................................
        shl v10.2D, v30.2D, #32                  // ................................................................................................................................*..............................................................................................................
        tst x16, #1                              // ................................................................................................................................*..............................................................................................................
        smlal v16.2D, v13.2S, v11.S[0]           // .................................................................................................................................*.............................................................................................................
        csel x8, x28, xzr, ne                    // .................................................................................................................................*.............................................................................................................
        tst x29, x16, ror #1                     // .................................................................................................................................*.............................................................................................................
        shl v17.2D, v23.2D, #32                  // ..................................................................................................................................*............................................................................................................
        smlal2 v16.2D, v13.4S, v11.S[2]          // ..................................................................................................................................*............................................................................................................
        csneg x9, x29, x27, pl                   // ...................................................................................................................................*...........................................................................................................
        csel x5, x16, x28, mi                    // ...................................................................................................................................*...........................................................................................................
        csneg x15, x8, x8, pl                    // ...................................................................................................................................*...........................................................................................................
        orr v9.16B, v27.16B, v10.16B             // ....................................................................................................................................*..........................................................................................................
        add x25, x16, x15                        // ....................................................................................................................................*..........................................................................................................
        sub x10, x9, #1                          // ....................................................................................................................................*..........................................................................................................
        orr v6.16B, v0.16B, v17.16B              // .....................................................................................................................................*.........................................................................................................
        sshr v22.2D, v16.2D, #30                 // ......................................................................................................................................*........................................................................................................
        and v31.16B, v16.16B, v1.16B             // ......................................................................................................................................*........................................................................................................
        asr x20, x25, #1                         // ......................................................................................................................................*........................................................................................................
        tst x20, #1                              // ........................................................................................................................................*......................................................................................................
        smlal v22.2D, v14.2S, v11.S[0]           // .........................................................................................................................................*.....................................................................................................
        csel x15, x5, xzr, ne                    // .........................................................................................................................................*.....................................................................................................
        tst x10, x20, ror #1                     // .........................................................................................................................................*.....................................................................................................
        smlal2 v22.2D, v14.4S, v11.S[2]          // ..........................................................................................................................................*....................................................................................................
        csneg x27, x10, x9, pl                   // ...........................................................................................................................................*...................................................................................................
        csneg x7, x15, x15, pl                   // ...........................................................................................................................................*...................................................................................................
        smlal v22.2D, v13.2S, v11.S[1]           // ...........................................................................................................................................*...................................................................................................
        add x29, x20, x7                         // ............................................................................................................................................*..................................................................................................
        smlal2 v22.2D, v13.4S, v11.S[3]          // ............................................................................................................................................*..................................................................................................
        sub x18, x27, #1                         // ............................................................................................................................................*..................................................................................................
        csel x24, x20, x5, mi                    // .............................................................................................................................................*.................................................................................................
        asr x3, x29, #1                          // ..............................................................................................................................................*................................................................................................
        sshr v21.2D, v22.2D, #30                 // ................................................................................................................................................*..............................................................................................
        and v18.16B, v22.16B, v1.16B             // ................................................................................................................................................*..............................................................................................
        tst x3, #1                               // ................................................................................................................................................*..............................................................................................
        csel x20, x24, xzr, ne                   // .................................................................................................................................................*.............................................................................................
        tst x18, x3, ror #1                      // .................................................................................................................................................*.............................................................................................
        csneg x30, x18, x27, pl                  // ...................................................................................................................................................*...........................................................................................
        smlal v21.2D, v14.2S, v11.S[1]           // ...................................................................................................................................................*...........................................................................................
        csneg x22, x20, x20, pl                  // ...................................................................................................................................................*...........................................................................................
        smlal2 v21.2D, v14.4S, v11.S[3]          // ....................................................................................................................................................*..........................................................................................
        add x8, x3, x22                          // ....................................................................................................................................................*..........................................................................................
        sub x23, x30, #1                         // ....................................................................................................................................................*..........................................................................................
        csel x6, x3, x24, mi                     // .....................................................................................................................................................*.........................................................................................
        shl v18.2D, v18.2D, #32                  // .....................................................................................................................................................*.........................................................................................
        smlal v21.2D, v13.2S, v12.S[0]           // .....................................................................................................................................................*.........................................................................................
        asr x8, x8, #1                           // ......................................................................................................................................................*........................................................................................
        smlal2 v21.2D, v13.4S, v12.S[2]          // ......................................................................................................................................................*........................................................................................
        orr v10.16B, v31.16B, v18.16B            // ........................................................................................................................................................*......................................................................................
        tst x8, #1                               // ........................................................................................................................................................*......................................................................................
        csel x5, x6, xzr, ne                     // .........................................................................................................................................................*.....................................................................................
        tst x23, x8, ror #1                      // .........................................................................................................................................................*.....................................................................................
        add v17.2D, v21.2D, v19.2D               // ..........................................................................................................................................................*....................................................................................
        csneg x25, x23, x30, pl                  // ...........................................................................................................................................................*...................................................................................
        csel x29, x8, x6, mi                     // ...........................................................................................................................................................*...................................................................................
        csneg x22, x5, x5, pl                    // ...........................................................................................................................................................*...................................................................................
        add x17, x8, x22                         // ............................................................................................................................................................*..................................................................................
        sub x23, x25, #1                         // ............................................................................................................................................................*..................................................................................
        sshr v18.2D, v17.2D, #30                 // .............................................................................................................................................................*.................................................................................
        and v16.16B, v17.16B, v1.16B             // .............................................................................................................................................................*.................................................................................
        asr x6, x17, #1                          // ..............................................................................................................................................................*................................................................................
        smlal v18.2D, v14.2S, v12.S[0]           // ................................................................................................................................................................*..............................................................................
        tst x6, #1                               // ................................................................................................................................................................*..............................................................................
        smlal2 v18.2D, v14.4S, v12.S[2]          // .................................................................................................................................................................*.............................................................................
        csel x17, x29, xzr, ne                   // .................................................................................................................................................................*.............................................................................
        tst x23, x6, ror #1                      // .................................................................................................................................................................*.............................................................................
        csneg x28, x23, x25, pl                  // ...................................................................................................................................................................*...........................................................................
        csel x9, x6, x29, mi                     // ...................................................................................................................................................................*...........................................................................
        csneg x16, x17, x17, pl                  // ...................................................................................................................................................................*...........................................................................
        add x17, x6, x16                         // ....................................................................................................................................................................*..........................................................................
        sub x24, x28, #1                         // ....................................................................................................................................................................*..........................................................................
        add v29.2D, v18.2D, v24.2D               // .....................................................................................................................................................................*.........................................................................
        asr x23, x17, #1                         // ......................................................................................................................................................................*........................................................................
        and v25.16B, v29.16B, v1.16B             // ........................................................................................................................................................................*......................................................................
        sshr v31.2D, v29.2D, #30                 // ........................................................................................................................................................................*......................................................................
        tst x23, #1                              // ........................................................................................................................................................................*......................................................................
        csel x15, x9, xzr, ne                    // .........................................................................................................................................................................*.....................................................................
        tst x24, x23, ror #1                     // .........................................................................................................................................................................*.....................................................................
        csneg x22, x24, x28, pl                  // ...........................................................................................................................................................................*...................................................................
        csneg x18, x15, x15, pl                  // ...........................................................................................................................................................................*...................................................................
        sshr v19.2D, v31.2D, #15                 // ...........................................................................................................................................................................*...................................................................
        csel x16, x23, x9, mi                    // ............................................................................................................................................................................*..................................................................
        add x24, x23, x18                        // ............................................................................................................................................................................*..................................................................
        sub x28, x22, #1                         // ............................................................................................................................................................................*..................................................................
        shl v29.2D, v25.2D, #32                  // .............................................................................................................................................................................*.................................................................
        mla v8.4S, v19.4S, v28.4S                // ..............................................................................................................................................................................*................................................................
        shl v28.2D, v19.2D, #15                  // ..............................................................................................................................................................................*................................................................
        asr x29, x24, #1                         // ..............................................................................................................................................................................*................................................................
        orr v11.16B, v16.16B, v29.16B            // ................................................................................................................................................................................*..............................................................
        tst x29, #1                              // ................................................................................................................................................................................*..............................................................
        sub v12.2D, v31.2D, v28.2D               // .................................................................................................................................................................................*.............................................................
        csel x5, x16, xzr, ne                    // .................................................................................................................................................................................*.............................................................
        tst x28, x29, ror #1                     // .................................................................................................................................................................................*.............................................................
        csneg x10, x28, x22, pl                  // ...................................................................................................................................................................................*...........................................................
        csel x26, x29, x16, mi                   // ...................................................................................................................................................................................*...........................................................
        csneg x18, x5, x5, pl                    // ...................................................................................................................................................................................*...........................................................
        add x27, x29, x18                        // ....................................................................................................................................................................................*..........................................................
        sub x25, x10, #1                         // ....................................................................................................................................................................................*..........................................................
        asr x23, x27, #1                         // ......................................................................................................................................................................................*........................................................
        tst x23, #1                              // ........................................................................................................................................................................................*......................................................
        csel x24, x26, xzr, ne                   // .........................................................................................................................................................................................*.....................................................
        tst x25, x23, ror #1                     // .........................................................................................................................................................................................*.....................................................
        csneg x21, x25, x10, pl                  // ...........................................................................................................................................................................................*...................................................
        csel x18, x23, x26, mi                   // ...........................................................................................................................................................................................*...................................................
        csneg x30, x24, x24, pl                  // ...........................................................................................................................................................................................*...................................................
        add x30, x23, x30                        // ............................................................................................................................................................................................*..................................................
        sub x8, x21, #1                          // ............................................................................................................................................................................................*..................................................
        asr x26, x30, #1                         // ..............................................................................................................................................................................................*................................................
        tst x26, #1                              // ................................................................................................................................................................................................*..............................................
        csel x27, x18, xzr, ne                   // .................................................................................................................................................................................................*.............................................
        tst x8, x26, ror #1                      // .................................................................................................................................................................................................*.............................................
        csneg x29, x8, x21, pl                   // ...................................................................................................................................................................................................*...........................................
        csel x7, x26, x18, mi                    // ...................................................................................................................................................................................................*...........................................
        csneg x17, x27, x27, pl                  // ...................................................................................................................................................................................................*...........................................
        add x16, x26, x17                        // ....................................................................................................................................................................................................*..........................................
        sub x8, x29, #1                          // ....................................................................................................................................................................................................*..........................................
        asr x28, x16, #1                         // ......................................................................................................................................................................................................*........................................
        tst x28, #1                              // ........................................................................................................................................................................................................*......................................
        csel x30, x7, xzr, ne                    // .........................................................................................................................................................................................................*.....................................
        tst x8, x28, ror #1                      // .........................................................................................................................................................................................................*.....................................
        csneg x24, x8, x29, pl                   // ...........................................................................................................................................................................................................*...................................
        csel x8, x28, x7, mi                     // ...........................................................................................................................................................................................................*...................................
        csneg x25, x30, x30, pl                  // ...........................................................................................................................................................................................................*...................................
        add x5, x28, x25                         // ............................................................................................................................................................................................................*..................................
        sub x16, x24, #1                         // ............................................................................................................................................................................................................*..................................
        asr x22, x5, #1                          // ..............................................................................................................................................................................................................*................................
        tst x22, #1                              // ................................................................................................................................................................................................................*..............................
        csel x29, x8, xzr, ne                    // .................................................................................................................................................................................................................*.............................
        tst x16, x22, ror #1                     // .................................................................................................................................................................................................................*.............................
        csneg x25, x16, x24, pl                  // ...................................................................................................................................................................................................................*...........................
        csel x26, x22, x8, mi                    // ...................................................................................................................................................................................................................*...........................
        csneg x3, x29, x29, pl                   // ...................................................................................................................................................................................................................*...........................
        add x17, x22, x3                         // ....................................................................................................................................................................................................................*..........................
        sub x23, x25, #1                         // ....................................................................................................................................................................................................................*..........................
        asr x16, x17, #1                         // ......................................................................................................................................................................................................................*........................
        tst x16, #1                              // ........................................................................................................................................................................................................................*......................
        csel x21, x26, xzr, ne                   // .........................................................................................................................................................................................................................*.....................
        tst x23, x16, ror #1                     // .........................................................................................................................................................................................................................*.....................
        csneg x4, x23, x25, pl                   // ...........................................................................................................................................................................................................................*...................
        csel x18, x16, x26, mi                   // ...........................................................................................................................................................................................................................*...................
        csneg x3, x21, x21, pl                   // ...........................................................................................................................................................................................................................*...................
        add x10, x16, x3                         // ............................................................................................................................................................................................................................*..................
        sub x23, x4, #1                          // ............................................................................................................................................................................................................................*..................
        asr x29, x10, #1                         // ..............................................................................................................................................................................................................................*................
        tst x29, #1                              // ................................................................................................................................................................................................................................*..............
        csel x25, x18, xzr, ne                   // .................................................................................................................................................................................................................................*.............
        tst x23, x29, ror #1                     // .................................................................................................................................................................................................................................*.............
        csneg x28, x23, x4, pl                   // ...................................................................................................................................................................................................................................*...........
        csel x6, x29, x18, mi                    // ...................................................................................................................................................................................................................................*...........
        csneg x7, x25, x25, pl                   // ...................................................................................................................................................................................................................................*...........
        add x23, x29, x7                         // ....................................................................................................................................................................................................................................*..........
        sub x3, x28, #1                          // ....................................................................................................................................................................................................................................*..........
        asr x20, x23, #1                         // ......................................................................................................................................................................................................................................*........
        tst x20, #1                              // ........................................................................................................................................................................................................................................*......
        csel x17, x6, xzr, ne                    // .........................................................................................................................................................................................................................................*.....
        tst x3, x20, ror #1                      // .........................................................................................................................................................................................................................................*.....
        csneg x3, x3, x28, pl                    // ...........................................................................................................................................................................................................................................*...
        csel x7, x20, x6, mi                     // ...........................................................................................................................................................................................................................................*...
        csneg x16, x17, x17, pl                  // ...........................................................................................................................................................................................................................................*...
        add x25, x20, x16                        // ............................................................................................................................................................................................................................................*..
        asr x8, x25, #1                          // ..............................................................................................................................................................................................................................................*

                                                 // -------------------------------------------------------------------------------------------------------------- cycle (expected) -------------------------------------------------------------------------------------------------------------->
                                                 // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225
                                                 // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|-------------
        // ins v13.s[0], w11                     // *..............................................................................................................................................................................................................................................
        // ins v13.s[1], w13                     // ......*........................................................................................................................................................................................................................................
        // ins v13.s[2], w12                     // ............*..................................................................................................................................................................................................................................
        // ins v13.s[3], w14                     // ..................*............................................................................................................................................................................................................................
        // and v13.16b, v13.16b, v2.16b          // ........................*......................................................................................................................................................................................................................
        // asr x11, x11, #30                     // *..............................................................................................................................................................................................................................................
        // asr x12, x12, #30                     // ............*..................................................................................................................................................................................................................................
        // asr x13, x13, #30                     // ......*........................................................................................................................................................................................................................................
        // asr x14, x14, #30                     // ..................*............................................................................................................................................................................................................................
        // ins v14.s[0], w11                     // ..*............................................................................................................................................................................................................................................
        // ins v14.s[1], w13                     // ........*......................................................................................................................................................................................................................................
        // ins v14.s[2], w12                     // ..............*................................................................................................................................................................................................................................
        // ins v14.s[3], w14                     // ....................*..........................................................................................................................................................................................................................
        // smull  v16.2d, v13.2s, v3.s[0]        // ...........................*...................................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[2]        // ............................*..................................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ................................*..............................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[0]        // ...................................*...........................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[2]        // ....................................*..........................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v3.s[1]        // .....................................*.........................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[3]        // ......................................*........................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..........................................*....................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[1]        // .............................................*.................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[3]        // ..............................................*................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[0]        // ...............................................*...............................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[2]        // ................................................*..............................................................................................................................................................................................
        // and    v3.16b, v16.16b, v1.16b        // ....................................................*..........................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ....................................................*..........................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[0]        // .......................................................*.......................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[2]        // ........................................................*......................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[1]        // .........................................................*.....................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[3]        // ..........................................................*....................................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ..............................................................*................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..............................................................*................................................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // .................................................................*.............................................................................................................................................................................
        // orr    v3.16b, v3.16b, v17.16b        // ....................................................................*..........................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[1]        // .................................................................*.............................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[3]        // ..................................................................*............................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[0]        // ...................................................................*...........................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[2]        // ....................................................................*..........................................................................................................................................................................
        // and    v4.16b, v16.16b, v1.16b        // .........................................................................*.....................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ........................................................................*......................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[0]        // ...........................................................................*...................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[2]        // ............................................................................*..................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[1]        // .............................................................................*.................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[3]        // ..............................................................................*................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ..................................................................................*............................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..................................................................................*............................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // .....................................................................................*.........................................................................................................................................................
        // orr    v4.16b, v4.16b, v17.16b        // ........................................................................................*......................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[1]        // .....................................................................................*.........................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[3]        // ......................................................................................*........................................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[0]        // ...........................................................................................*...................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[2]        // ............................................................................................*..................................................................................................................................................
        // and    v5.16b, v16.16b, v1.16b        // ................................................................................................*..............................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..................................................................................................*............................................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[0]        // .....................................................................................................*.........................................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[2]        // ......................................................................................................*........................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[1]        // .......................................................................................................*.......................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[3]        // ........................................................................................................*......................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ...............................................................................................................*...............................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ............................................................................................................*..................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // ........................................................................................................................*......................................................................................................................
        // orr    v5.16b, v5.16b, v17.16b        // .............................................................................................................................*.................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[1]        // ...............................................................................................................*...............................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[3]        // ................................................................................................................*..............................................................................................................................
        // smlal  v16.2d, v13.2s, v7.s[0]        // .................................................................................................................*.............................................................................................................................
        // smlal2 v16.2d, v13.4s, v7.s[2]        // ..................................................................................................................*............................................................................................................................
        // and    v6.16b, v16.16b, v1.16b        // .......................................................................................................................*.......................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ......................................................................................................................*........................................................................................................................
        // smlal  v16.2d, v14.2s, v7.s[0]        // .........................................................................................................................*.....................................................................................................................
        // smlal2 v16.2d, v14.4s, v7.s[2]        // ..........................................................................................................................*....................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ..............................................................................................................................*................................................................................................................
        // sshr   v7.2d, v16.2d, #30             // ..............................................................................................................................*................................................................................................................
        // shl    v17.2d, v17.2d, #32            // ..................................................................................................................................*............................................................................................................
        // orr    v6.16b, v6.16b, v17.16b        // .....................................................................................................................................*.........................................................................................................
        // mov x9, #19                           // *..............................................................................................................................................................................................................................................
        // dup v16.2d, x9                        // .*.............................................................................................................................................................................................................................................
        // smull  v17.2d, v13.2s, v8.s[0]        // .............................*.................................................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[2]        // ..............................*................................................................................................................................................................................................................
        // mul v19.4s, v17.4s, v15.4s            // .......................................*.......................................................................................................................................................................................................
        // and v19.16b, v19.16b, v1.16b          // ............................................*..................................................................................................................................................................................................
        // uzp1 v19.4s, v19.4s, v19.4s           // ...............................................*...............................................................................................................................................................................................
        // smlsl v17.2d, v19.2s, v16.s[0]        // ..................................................*............................................................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ......................................................*........................................................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[0]        // ...........................................................*...................................................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[2]        // ............................................................*..................................................................................................................................................................................
        // smlal  v17.2d, v13.2s, v8.s[1]        // .............................................................*.................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[3]        // ...............................................................*...............................................................................................................................................................................
        // mul    v20.4s, v17.4s, v15.4s         // .....................................................................*.........................................................................................................................................................................
        // and    v20.16b, v20.16b, v1.16b       // ..........................................................................*....................................................................................................................................................................
        // uzp1   v20.4s, v20.4s, v20.4s         // .............................................................................*.................................................................................................................................................................
        // smlsl  v17.2d, v20.2s, v16.s[0]       // ................................................................................*..............................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ....................................................................................*..........................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[1]        // .......................................................................................*.......................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[3]        // ........................................................................................*......................................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[0]        // .........................................................................................*.....................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[2]        // ..........................................................................................*....................................................................................................................................................
        // and    v8.16b, v17.16b, v1.16b        // ..............................................................................................*................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ..............................................................................................*................................................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[0]        // .................................................................................................*.............................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[2]        // ..................................................................................................*............................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[1]        // ...................................................................................................*...........................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[3]        // ....................................................................................................*..........................................................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // .........................................................................................................*.....................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ........................................................................................................*......................................................................................................................................
        // shl    v18.2d, v18.2d, #32            // ..............................................................................................................*................................................................................................................................
        // orr    v8.16b, v8.16b, v18.16b        // ....................................................................................................................*..........................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[1]        // ...........................................................................................................*...................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[3]        // ............................................................................................................*..................................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[0]       // .............................................................................................................*.................................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[2]       // ..............................................................................................................*................................................................................................................................
        // and    v9.16b, v17.16b, v1.16b        // .....................................................................................................................*.........................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ..................................................................................................................*............................................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[0]       // .....................................................................................................................*.........................................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[2]       // ......................................................................................................................*........................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[1]       // .......................................................................................................................*.......................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[3]       // ........................................................................................................................*......................................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // .............................................................................................................................*.................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ............................................................................................................................*..................................................................................................................
        // shl    v18.2d, v18.2d, #32            // ................................................................................................................................*..............................................................................................................
        // orr    v9.16b, v9.16b, v18.16b        // ....................................................................................................................................*..........................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[1]       // ...............................................................................................................................*...............................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[3]       // ................................................................................................................................*..............................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[0]       // .................................................................................................................................*.............................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[2]       // ..................................................................................................................................*............................................................................................................
        // and    v10.16b, v17.16b, v1.16b       // ......................................................................................................................................*........................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ......................................................................................................................................*........................................................................................................
        // smlal  v17.2d, v14.2s, v11.s[0]       // .........................................................................................................................................*.....................................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[2]       // ..........................................................................................................................................*....................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[1]       // ...........................................................................................................................................*...................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[3]       // ............................................................................................................................................*..................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // ................................................................................................................................................*..............................................................................................
        // sshr   v17.2d, v17.2d, #30            // ................................................................................................................................................*..............................................................................................
        // shl    v18.2d, v18.2d, #32            // .....................................................................................................................................................*.........................................................................................
        // orr    v10.16b, v10.16b, v18.16b      // ........................................................................................................................................................*......................................................................................
        // smlal  v17.2d, v14.2s, v11.s[1]       // ...................................................................................................................................................*...........................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[3]       // ....................................................................................................................................................*..........................................................................................
        // smlal  v17.2d, v13.2s, v12.s[0]       // .....................................................................................................................................................*.........................................................................................
        // smlal2 v17.2d, v13.4s, v12.s[2]       // ......................................................................................................................................................*........................................................................................
        // ushll  v19.2d, v19.2s, #15            // ..................................................*............................................................................................................................................................................................
        // add    v17.2d, v17.2d, v19.2d         // ..........................................................................................................................................................*....................................................................................
        // and    v11.16b, v17.16b, v1.16b       // .............................................................................................................................................................*.................................................................................
        // sshr   v17.2d, v17.2d, #30            // .............................................................................................................................................................*.................................................................................
        // smlal  v17.2d, v14.2s, v12.s[0]       // ................................................................................................................................................................*..............................................................................
        // smlal2 v17.2d, v14.4s, v12.s[2]       // .................................................................................................................................................................*.............................................................................
        // ushll  v20.2d, v20.2s, #15            // .................................................................................*.............................................................................................................................................................
        // add    v17.2d, v17.2d, v20.2d         // .....................................................................................................................................................................*.........................................................................
        // and    v18.16b, v17.16b, v1.16b       // ........................................................................................................................................................................*......................................................................
        // sshr   v12.2d, v17.2d, #30            // ........................................................................................................................................................................*......................................................................
        // shl    v18.2d, v18.2d, #32            // .............................................................................................................................................................................*.................................................................
        // orr    v11.16b, v11.16b, v18.16b      // ................................................................................................................................................................................*..............................................................
        // sshr   v18.2d, v12.2d, #15            // ...........................................................................................................................................................................*...................................................................
        // shl    v17.2d, v18.2d, #15            // ..............................................................................................................................................................................*................................................................
        // sub    v12.2d, v12.2d, v17.2d         // .................................................................................................................................................................................*.............................................................
        // mla    v8.4s, v18.4s, v16.4s          // ..............................................................................................................................................................................*................................................................
        // umov w1, v3.s[1]                      // ........................................................................*......................................................................................................................................................................
        // umov w9, v3.s[0]                      // ........................................................................*......................................................................................................................................................................
        // add x1, x9, x1, lsl #30               // .............................................................................*.................................................................................................................................................................
        // umov w2, v3.s[3]                      // .......................................................................*.......................................................................................................................................................................
        // umov w9, v3.s[2]                      // .......................................................................*.......................................................................................................................................................................
        // add x2, x9, x2, lsl #30               // ............................................................................*..................................................................................................................................................................
        // and x7, x1, #1048575                  // ...............................................................................*...............................................................................................................................................................
        // and x8, x2, #1048575                  // ..............................................................................*................................................................................................................................................................
        // orr x7, x7, #0xFFFFFE0000000000       // ................................................................................*..............................................................................................................................................................
        // orr x8, x8, #0xC000000000000000       // ...............................................................................*...............................................................................................................................................................
        // sub x9, x3, #1                        // .*.............................................................................................................................................................................................................................................
        // tst x8, #1                            // ................................................................................*..............................................................................................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................*.............................................................................................................................................................
        // tst x9, x8, ror #1                    // .................................................................................*.............................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................*...........................................................................................................................................................
        // csel x7, x8, x7, mi                   // ...................................................................................*...........................................................................................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................*...........................................................................................................................................................
        // add x8, x8, x10                       // ....................................................................................*..........................................................................................................................................................
        // asr x8, x8, #1                        // ......................................................................................*........................................................................................................................................................
        // sub x9, x3, #1                        // ....................................................................................*..........................................................................................................................................................
        // tst x8, #1                            // ........................................................................................*......................................................................................................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................*.....................................................................................................................................................
        // tst x9, x8, ror #1                    // .........................................................................................*.....................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................*...................................................................................................................................................
        // csel x7, x8, x7, mi                   // .............................................................................................*.................................................................................................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................*...................................................................................................................................................
        // add x8, x8, x10                       // ............................................................................................*..................................................................................................................................................
        // asr x8, x8, #1                        // ..............................................................................................*................................................................................................................................................
        // sub x9, x3, #1                        // ............................................................................................*..................................................................................................................................................
        // tst x8, #1                            // ................................................................................................*..............................................................................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................*.............................................................................................................................................
        // tst x9, x8, ror #1                    // .................................................................................................*.............................................................................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................*...........................................................................................................................................
        // csel x7, x8, x7, mi                   // .....................................................................................................*.........................................................................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................*...........................................................................................................................................
        // add x8, x8, x10                       // ....................................................................................................*..........................................................................................................................................
        // asr x8, x8, #1                        // ......................................................................................................*........................................................................................................................................
        // sub x9, x3, #1                        // ....................................................................................................*..........................................................................................................................................
        // tst x8, #1                            // ........................................................................................................*......................................................................................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................*.....................................................................................................................................
        // tst x9, x8, ror #1                    // .........................................................................................................*.....................................................................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................*...................................................................................................................................
        // csel x7, x8, x7, mi                   // .............................................................................................................*.................................................................................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................*...................................................................................................................................
        // add x8, x8, x10                       // ............................................................................................................*..................................................................................................................................
        // asr x8, x8, #1                        // ..............................................................................................................*................................................................................................................................
        // sub x9, x3, #1                        // .............................................................................................................*.................................................................................................................................
        // tst x8, #1                            // ................................................................................................................*..............................................................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................*.............................................................................................................................
        // tst x9, x8, ror #1                    // .................................................................................................................*.............................................................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................*...........................................................................................................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................*...........................................................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................*...........................................................................................................................
        // add x8, x8, x10                       // ....................................................................................................................*..........................................................................................................................
        // asr x8, x8, #1                        // ......................................................................................................................*........................................................................................................................
        // sub x9, x3, #1                        // ....................................................................................................................*..........................................................................................................................
        // tst x8, #1                            // ........................................................................................................................*......................................................................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................*.....................................................................................................................
        // tst x9, x8, ror #1                    // .........................................................................................................................*.....................................................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................*...................................................................................................................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................*...................................................................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................*...................................................................................................................
        // add x8, x8, x10                       // ............................................................................................................................*..................................................................................................................
        // asr x8, x8, #1                        // ..............................................................................................................................*................................................................................................................
        // sub x9, x3, #1                        // ............................................................................................................................*..................................................................................................................
        // tst x8, #1                            // ................................................................................................................................*..............................................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................*.............................................................................................................
        // tst x9, x8, ror #1                    // .................................................................................................................................*.............................................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................*...........................................................................................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................*...........................................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................*...........................................................................................................
        // add x8, x8, x10                       // ....................................................................................................................................*..........................................................................................................
        // asr x8, x8, #1                        // ......................................................................................................................................*........................................................................................................
        // sub x9, x3, #1                        // ....................................................................................................................................*..........................................................................................................
        // tst x8, #1                            // ........................................................................................................................................*......................................................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................*.....................................................................................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................*.....................................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................*...................................................................................................
        // csel x7, x8, x7, mi                   // .............................................................................................................................................*.................................................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................*...................................................................................................
        // add x8, x8, x10                       // ............................................................................................................................................*..................................................................................................
        // asr x8, x8, #1                        // ..............................................................................................................................................*................................................................................................
        // sub x9, x3, #1                        // ............................................................................................................................................*..................................................................................................
        // tst x8, #1                            // ................................................................................................................................................*..............................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................*.............................................................................................
        // tst x9, x8, ror #1                    // .................................................................................................................................................*.............................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................*...........................................................................................
        // csel x7, x8, x7, mi                   // .....................................................................................................................................................*.........................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................*...........................................................................................
        // add x8, x8, x10                       // ....................................................................................................................................................*..........................................................................................
        // asr x8, x8, #1                        // ......................................................................................................................................................*........................................................................................
        // sub x9, x3, #1                        // ....................................................................................................................................................*..........................................................................................
        // tst x8, #1                            // ........................................................................................................................................................*......................................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................*.....................................................................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................*.....................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................*...................................................................................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................*...................................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................*...................................................................................
        // add x8, x8, x10                       // ............................................................................................................................................................*..................................................................................
        // asr x8, x8, #1                        // ..............................................................................................................................................................*................................................................................
        // sub x9, x3, #1                        // ............................................................................................................................................................*..................................................................................
        // tst x8, #1                            // ................................................................................................................................................................*..............................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................................*.............................................................................
        // tst x9, x8, ror #1                    // .................................................................................................................................................................*.............................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................................*...........................................................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................................................*...........................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................................*...........................................................................
        // add x8, x8, x10                       // ....................................................................................................................................................................*..........................................................................
        // asr x8, x8, #1                        // ......................................................................................................................................................................*........................................................................
        // sub x9, x3, #1                        // ....................................................................................................................................................................*..........................................................................
        // tst x8, #1                            // ........................................................................................................................................................................*......................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................................*.....................................................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................................*.....................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................................*...................................................................
        // csel x7, x8, x7, mi                   // ............................................................................................................................................................................*..................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................................*...................................................................
        // add x8, x8, x10                       // ............................................................................................................................................................................*..................................................................
        // asr x8, x8, #1                        // ..............................................................................................................................................................................*................................................................
        // sub x9, x3, #1                        // ............................................................................................................................................................................*..................................................................
        // tst x8, #1                            // ................................................................................................................................................................................*..............................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................................................*.............................................................
        // tst x9, x8, ror #1                    // .................................................................................................................................................................................*.............................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................................................*...........................................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................................................................*...........................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................................................*...........................................................
        // add x8, x8, x10                       // ....................................................................................................................................................................................*..........................................................
        // asr x8, x8, #1                        // ......................................................................................................................................................................................*........................................................
        // sub x9, x3, #1                        // ....................................................................................................................................................................................*..........................................................
        // tst x8, #1                            // ........................................................................................................................................................................................*......................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................................................*.....................................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................................................*.....................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................................................*...................................................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................................................*...................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................................................*...................................................
        // add x8, x8, x10                       // ............................................................................................................................................................................................*..................................................
        // asr x8, x8, #1                        // ..............................................................................................................................................................................................*................................................
        // sub x9, x3, #1                        // ............................................................................................................................................................................................*..................................................
        // tst x8, #1                            // ................................................................................................................................................................................................*..............................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................................................................*.............................................
        // tst x9, x8, ror #1                    // .................................................................................................................................................................................................*.............................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................................................................*...........................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................................................................................*...........................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................................................................*...........................................
        // add x8, x8, x10                       // ....................................................................................................................................................................................................*..........................................
        // asr x8, x8, #1                        // ......................................................................................................................................................................................................*........................................
        // sub x9, x3, #1                        // ....................................................................................................................................................................................................*..........................................
        // tst x8, #1                            // ........................................................................................................................................................................................................*......................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................................................................*.....................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................................................................*.....................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................................................................*...................................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................................................................*...................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................................................................*...................................
        // add x8, x8, x10                       // ............................................................................................................................................................................................................*..................................
        // asr x8, x8, #1                        // ..............................................................................................................................................................................................................*................................
        // sub x9, x3, #1                        // ............................................................................................................................................................................................................*..................................
        // tst x8, #1                            // ................................................................................................................................................................................................................*..............................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................................................................................*.............................
        // tst x9, x8, ror #1                    // .................................................................................................................................................................................................................*.............................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................................................................................*...........................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................................................................................................*...........................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................................................................................*...........................
        // add x8, x8, x10                       // ....................................................................................................................................................................................................................*..........................
        // asr x8, x8, #1                        // ......................................................................................................................................................................................................................*........................
        // sub x9, x3, #1                        // ....................................................................................................................................................................................................................*..........................
        // tst x8, #1                            // ........................................................................................................................................................................................................................*......................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................................................................................*.....................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................................................................................*.....................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................................................................................*...................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................................................................................*...................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................................................................................*...................
        // add x8, x8, x10                       // ............................................................................................................................................................................................................................*..................
        // asr x8, x8, #1                        // ..............................................................................................................................................................................................................................*................
        // sub x9, x3, #1                        // ............................................................................................................................................................................................................................*..................
        // tst x8, #1                            // ................................................................................................................................................................................................................................*..............
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................................................................................................*.............
        // tst x9, x8, ror #1                    // .................................................................................................................................................................................................................................*.............
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................................................................................................*...........
        // csel x7, x8, x7, mi                   // ...................................................................................................................................................................................................................................*...........
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................................................................................................*...........
        // add x8, x8, x10                       // ....................................................................................................................................................................................................................................*..........
        // asr x8, x8, #1                        // ......................................................................................................................................................................................................................................*........
        // sub x9, x3, #1                        // ....................................................................................................................................................................................................................................*..........
        // tst x8, #1                            // ........................................................................................................................................................................................................................................*......
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................................................................................................*.....
        // tst x9, x8, ror #1                    // .........................................................................................................................................................................................................................................*.....
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................................................................................................*...
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................................................................................................*...
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................................................................................................*...
        // add x8, x8, x10                       // ............................................................................................................................................................................................................................................*..
        // asr x8, x8, #1                        // ..............................................................................................................................................................................................................................................*

        Lend:

add x12, x7, x6
asr x12, x12, #42
add x11, x7, #1048576
lsl x11, x11, #22
asr x11, x11, #43
add x14, x8, x6
asr x14, x14, #42
add x13, x8, #1048576
lsl x13, x13, #22
asr x13, x13, #43
mul x9, x11, x1
madd x9, x12, x2, x9
asr x9, x9, #20
mul x10, x13, x1
madd x10, x14, x2, x10
asr x2, x10, #20
mov x1, x9
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
        L_begin_opt1:
                                       // Instructions:    27
                                       // Expected cycles: 15
                                       // Expected IPC:    1.80
                                       //
                                       // Cycle bound:     15.0
                                       // IPC bound:       1.80
                                       //
                                       // Wall time:     0.08s
                                       // User time:     0.08s
                                       //
                                       // ----- cycle (expected) ------>
                                       // 0                        25
                                       // |------------------------|----
        add x28, x8, #1048576          // *.............................
        add x20, x8, x6                // *.............................
        add x21, x7, #1048576          // *.............................
        lsl x16, x28, #22              // ..*...........................
        asr x28, x20, #42              // ..*...........................
        lsl x21, x21, #22              // ..*...........................
        add x20, x7, x6                // ...*..........................
        asr x4, x16, #43               // ....*.........................
        asr x21, x21, #43              // ....*.........................
        asr x20, x20, #42              // .....*........................
        mul x5, x21, x1                // ......*.......................
        mul x27, x4, x1                // ......*.......................
        mul x30, x21, x11              // ......*.......................
        mul x18, x4, x11               // .......*......................
        mul x1, x4, x12                // .......*......................
        mul x15, x21, x12              // .......*......................
        madd x21, x20, x2, x5          // .........*....................
        madd x17, x28, x2, x27         // .........*....................
        madd x25, x20, x13, x30        // .........*....................
        madd x13, x28, x13, x18        // ..........*...................
        madd x22, x20, x14, x15        // ..........*...................
        madd x14, x28, x14, x1         // ..........*...................
        asr x27, x21, #20              // ............*.................
        asr x2, x17, #20               // ............*.................
        mov x11, x25                   // ............*.................
        mov x12, x22                   // .............*................
        mov x1, x27                    // ..............*...............

                                        // ------ cycle (expected) ------>
                                        // 0                        25
                                        // |------------------------|-----
        // add x16, x7, x6              // ...*...........................
        // asr x16, x16, #42            // .....*.........................
        // add x15, x7, #1048576        // *..............................
        // lsl x15, x15, #22            // ..*............................
        // asr x15, x15, #43            // ....*..........................
        // add x18, x8, x6              // *..............................
        // asr x18, x18, #42            // ..*............................
        // add x17, x8, #1048576        // *..............................
        // lsl x17, x17, #22            // ..*............................
        // asr x17, x17, #43            // ....*..........................
        // mul x9, x15, x1              // ......*........................
        // madd x9, x16, x2, x9         // .........*.....................
        // asr x9, x9, #20              // ............*..................
        // mul x10, x17, x1             // ......*........................
        // madd x10, x18, x2, x10       // .........*.....................
        // asr x2, x10, #20             // ............*..................
        // mov x1, x9                   // ..............*................
        // mul x9, x15, x11             // ......*........................
        // madd x10,  x16, x13, x9      // .........*.....................
        // mul x9, x17, x11             // .......*.......................
        // madd x13, x18, x13, x9       // ..........*....................
        // mov x11, x10                 // ............*..................
        // mul x9, x15, x12             // .......*.......................
        // madd x10,  x16, x14, x9      // ..........*....................
        // mul x9, x17, x12             // .......*.......................
        // madd x14, x18, x14, x9       // ..........*....................
        // mov x12, x10                 // .............*.................

        L_end_opt1:

and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
        L_begin_opt2:
                                       // Instructions:    20
                                       // Expected cycles: 13
                                       // Expected IPC:    1.54
                                       //
                                       // Cycle bound:     13.0
                                       // IPC bound:       1.54
                                       //
                                       // Wall time:     0.04s
                                       // User time:     0.04s
                                       //
                                       // ----- cycle (expected) ------>
                                       // 0                        25
                                       // |------------------------|----
        add x20, x7, #1048576          // *.............................
        add x28, x8, #1048576          // *.............................
        add x18, x8, x6                // *.............................
        lsl x4, x20, #22               // ..*...........................
        lsl x16, x28, #22              // ..*...........................
        asr x18, x18, #42              // ..*...........................
        asr x4, x4, #43                // ....*.........................
        asr x21, x16, #43              // ....*.........................
        add x20, x7, x6                // ....*.........................
        mul x25, x4, x11               // ......*.......................
        mul x23, x21, x11              // ......*.......................
        mul x11, x4, x12               // ......*.......................
        mul x17, x21, x12              // .......*......................
        asr x20, x20, #42              // .......*......................
        madd x9, x20, x13, x25         // .........*....................
        madd x13, x18, x13, x23        // .........*....................
        madd x21, x20, x14, x11        // .........*....................
        madd x14, x18, x14, x17        // ..........*...................
        mov x11, x9                    // ............*.................
        mov x12, x21                   // ............*.................

                                        // ------ cycle (expected) ------>
                                        // 0                        25
                                        // |------------------------|-----
        // add x16, x7, x6              // ....*..........................
        // asr x16, x16, #42            // .......*.......................
        // add x15, x7, #1048576        // *..............................
        // lsl x15, x15, #22            // ..*............................
        // asr x15, x15, #43            // ....*..........................
        // add x18, x8, x6              // *..............................
        // asr x18, x18, #42            // ..*............................
        // add x17, x8, #1048576        // *..............................
        // lsl x17, x17, #22            // ..*............................
        // asr x17, x17, #43            // ....*..........................
        // mul x9, x15, x11             // ......*........................
        // madd x10,  x16, x13, x9      // .........*.....................
        // mul x9, x17, x11             // ......*........................
        // madd x13, x18, x13, x9       // .........*.....................
        // mov x11, x10                 // ............*..................
        // mul x9, x15, x12             // ......*........................
        // madd x10,  x16, x14, x9      // .........*.....................
        // mul x9, x17, x12             // .......*.......................
        // madd x14, x18, x14, x9       // ..........*....................
        // mov x12, x10                 // ............*..................

        L_end_opt2:

subs x19, x19, #1
cbnz x19, Lbig_loop
ins v13.s[0], w11
ins v13.s[1], w13
ins v13.s[2], w12
ins v13.s[3], w14
and v13.16b, v13.16b, v2.16b
asr x11, x11, #30
asr x12, x12, #30
asr x13, x13, #30
asr x14, x14, #30
ins v14.s[0], w11
ins v14.s[1], w13
ins v14.s[2], w12
ins v14.s[3], w14
// limb 0
smull  v16.2d, v13.2s, v3.s[0]
smlal2 v16.2d, v13.4s, v3.s[2]
sshr   v16.2d, v16.2d, #30
// limb 1
smlal  v16.2d, v14.2s, v3.s[0]
smlal2 v16.2d, v14.4s, v3.s[2]
smlal  v16.2d, v13.2s, v3.s[1]
smlal2 v16.2d, v13.4s, v3.s[3]
sshr   v16.2d, v16.2d, #30
// limb 2
smlal  v16.2d, v14.2s, v3.s[1]
smlal2 v16.2d, v14.4s, v3.s[3]
smlal  v16.2d, v13.2s, v4.s[0]
smlal2 v16.2d, v13.4s, v4.s[2]
and    v3.16b, v16.16b, v1.16b
mov x9, #19
dup v16.2d, x9
// limb 0
smull  v17.2d, v13.2s, v8.s[0]
smlal2 v17.2d, v13.4s, v8.s[2]
mul v19.4s, v17.4s, v15.4s
and v19.16b, v19.16b, v1.16b
uzp1 v19.4s, v19.4s, v19.4s
smlsl v17.2d, v19.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 1
smlal  v17.2d, v14.2s, v8.s[0]
smlal2 v17.2d, v14.4s, v8.s[2]
smlal  v17.2d, v13.2s, v8.s[1]
smlal2 v17.2d, v13.4s, v8.s[3]
mul    v20.4s, v17.4s, v15.4s
and    v20.16b, v20.16b, v1.16b
uzp1   v20.4s, v20.4s, v20.4s
smlsl  v17.2d, v20.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 2
smlal  v17.2d, v14.2s, v8.s[1]
smlal2 v17.2d, v14.4s, v8.s[3]
smlal  v17.2d, v13.2s, v9.s[0]
smlal2 v17.2d, v13.4s, v9.s[2]
and    v8.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 3
smlal  v17.2d, v14.2s, v9.s[0]
smlal2 v17.2d, v14.4s, v9.s[2]
smlal  v17.2d, v13.2s, v9.s[1]
smlal2 v17.2d, v13.4s, v9.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v8.16b, v8.16b, v18.16b
// limb 4
smlal  v17.2d, v14.2s, v9.s[1]
smlal2 v17.2d, v14.4s, v9.s[3]
smlal  v17.2d, v13.2s, v10.s[0]
smlal2 v17.2d, v13.4s, v10.s[2]
and    v9.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 5
smlal  v17.2d, v14.2s, v10.s[0]
smlal2 v17.2d, v14.4s, v10.s[2]
smlal  v17.2d, v13.2s, v10.s[1]
smlal2 v17.2d, v13.4s, v10.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v9.16b, v9.16b, v18.16b
// limb 6
smlal  v17.2d, v14.2s, v10.s[1]
smlal2 v17.2d, v14.4s, v10.s[3]
smlal  v17.2d, v13.2s, v11.s[0]
smlal2 v17.2d, v13.4s, v11.s[2]
and    v10.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 7
smlal  v17.2d, v14.2s, v11.s[0]
smlal2 v17.2d, v14.4s, v11.s[2]
smlal  v17.2d, v13.2s, v11.s[1]
smlal2 v17.2d, v13.4s, v11.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v10.16b, v10.16b, v18.16b
// limb 8
smlal  v17.2d, v14.2s, v11.s[1]
smlal2 v17.2d, v14.4s, v11.s[3]
smlal  v17.2d, v13.2s, v12.s[0]
smlal2 v17.2d, v13.4s, v12.s[2]
ushll  v19.2d, v19.2s, #15
add    v17.2d, v17.2d, v19.2d
and    v11.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 9
smlal  v17.2d, v14.2s, v12.s[0]
smlal2 v17.2d, v14.4s, v12.s[2]
ushll  v20.2d, v20.2s, #15
add    v17.2d, v17.2d, v20.2d
and    v18.16b, v17.16b, v1.16b
sshr   v12.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v11.16b, v11.16b, v18.16b
sshr   v18.2d, v12.2d, #15
shl    v17.2d, v18.2d, #15
sub    v12.2d, v12.2d, v17.2d
mla    v8.4s, v18.4s, v16.4s
smov x9, v8.s[0]
smov x10, v8.s[1]
smov x11, v9.s[0]
smov x12, v9.s[1]
smov x13, v10.s[0]
smov x14, v10.s[1]
smov x15, v11.s[0]
smov x16, v11.s[1]
smov x17, v12.s[0]
add  x9, x9, x10, LSL #30
add  x9, x9, x11, LSL #60
lsr  x10, x11, #4
add  x10, x10, x12, LSL #26
add  x10, x10, x13, LSL #56
lsr  x11, x13, #8
add  x11, x11, x14, LSL #22
add  x11, x11, x15, LSL #52
lsr  x12, x15, #12
add  x12, x12, x16, LSL #18
add  x12, x12, x17, LSL #48
smov x19, v3.s[0]
lsl x19, x19, #34
asr x19, x19, #35
eor x9, x9, x19
eor x10, x10, x19
eor x11, x11, x19
eor x12, x12, x19
subs x9, x9, x19
adds xzr, x12, #0
mov x13, #-19
csel x13, x13, xzr, mi
adds x9, x9, x13
asr x13, x13, #5
adcs x10, x10, x13
adcs x11, x11, x13
lsr x13, x13, #1
adcs x12, x12, x13
stp x9, x10, [x0]
stp x11, x12, [x0, #16]
ldp q14, q15, [sp], #32
ldp q12, q13, [sp], #32
ldp q10, q11, [sp], #32
ldp q8, q9, [sp], #32
ldp x27, x28, [sp], #16
ldp x25, x26, [sp], #16
ldp x23, x24, [sp], #16
ldp x21, x22, [sp], #16
ldp x19, x20, [sp], #16
ldp x29, x30, [sp], #16
ret
