0.6
2018.2
Jun 14 2018
20:41:02
D:/Documents/UET Courses/4th semester/Digital Design/Lab/Lab 3/lab3/lab3.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Documents/UET Courses/4th semester/Digital Design/Lab/Lab 3/lab3/lab3.srcs/sources_1/new/lab3.sv,1708294443,systemVerilog,,D:/Documents/UET Courses/4th semester/Digital Design/Lab/Lab 3/lab3/lab3.srcs/sources_1/new/lab3_tb.sv,,lab3,,,,,,,,
D:/Documents/UET Courses/4th semester/Digital Design/Lab/Lab 3/lab3/lab3.srcs/sources_1/new/lab3_tb.sv,1708338044,systemVerilog,,,,lab3_tb,,,,,,,,
