INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.sim/sim_1/synth/timing/xsim/butterfly_test_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.srcs/sim_1/new/butterfly_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_test_tb
