\sectionTitle{Experiences}{\faBriefcase}

\begin{experiences}

  \experience
  {Present} {FPGA Design Engineer}{Samim group}{Tehran,Iran}
  {Aug 2018} {
    As product owner (PO), led digital systems team in research and development of an 
    SD/HD/3G/6G/12G serial digital interface (SDI) processor
  }
  {Broadcasting, DSP, MATLAB, C/C++, Vitis, model composer, petalinux, HLS, GitLab}
  {\includegraphics[scale=0.2]{graphics/samim_logo}}

  \emptySeparator

  \experience
  {Jun 2018} {Research And Development Specialist}{IUST}{Tehran,Iran}
  {Mar 2015} {
    Iran University of Science and Technology
  }
  {DSP, MATLAB, ZynqMPSoC, VIVADO, petalinux, GitLab}
  {\includegraphics[scale=0.12]{graphics/IUST_logo_color}}

  \emptySeparator

  \experience
  {Feb 2015} {Research And Development Specialist}{IPM}{Tehran,Iran}
  {Aug 2012} {
    Institute for Research in Fundamental Sciences, Brain Engineering Research Center\\
    \emph{Design and implement digital signal processing algorithms for neuroscience signal detection}
  }
  {DSP, MATLAB, FPGA, System Generator, VIVADO, GitLab}
  {\includegraphics[scale=0.025]{graphics/IPM_logo}}

  \emptySeparator

  \experience
  {Oct 2013} {Engineering Apprentice}{SBU}{Tehran,Iran}
  {May 2013} {
    Shahid Beheshti University
    \begin{itemize}
      \item MATLAB simulation of Adaptive filter for I/Q imbalances compensation
      \item Polyphase 1:8 filter on Spartan-6 FPGA SP605 Evaluation Kit
    \end{itemize}
  }
  {DSP, MATLAB, FPGA}
  {\includegraphics[scale=0.05]{graphics/SBU_logo}}

  \emptySeparator

  \experience
  {Aug 2012} {Research And Development Assistant}{LPRI}{Tehran,Iran}
  {Jan 2010} {
    Shahid beheshti university Laser and Plasma Research Institute
    \begin{itemize}
      \item Design  monitoring and controlling system with AVR
    \end{itemize}
  }
  {C, MATLAB, CodeVisionAVR}
  {}

  \emptySeparator

\end{experiences}
