
Electrobass_Daisy_Pluck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ec0  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000077c  08009158  08009158  00019158  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080098d4  080098d4  000198d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080098d8  080098d8  000198d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a8  20000000  080098dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00018cf0  200000a8  08009984  000200a8  2**3
                  ALLOC
  7 ._user_heap_stack 00006000  20018d98  08009984  00028d98  2**0
                  ALLOC
  8 .RAM_D1       000493e0  24000000  24000000  00030000  2**5
                  ALLOC
  9 .RAM_D2       00000050  30000000  30000000  00030000  2**5
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 11 .debug_info   00041416  00000000  00000000  000200d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00006d00  00000000  00000000  000614ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loc    00030e2e  00000000  00000000  000681ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002008  00000000  00000000  00099020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00006540  00000000  00000000  0009b028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003f57e  00000000  00000000  000a1568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004334b  00000000  00000000  000e0ae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00182be6  00000000  00000000  00123e31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  002a6a17  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007264  00000000  00000000  002a6a68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	200000a8 	.word	0x200000a8
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08009140 	.word	0x08009140

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	200000ac 	.word	0x200000ac
 80002d4:	08009140 	.word	0x08009140

080002d8 <MX_ADC1_Init>:

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80002d8:	2300      	movs	r3, #0
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80002da:	4833      	ldr	r0, [pc, #204]	; (80003a8 <MX_ADC1_Init+0xd0>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80002dc:	2201      	movs	r2, #1
  hadc1.Instance = ADC1;
 80002de:	4933      	ldr	r1, [pc, #204]	; (80003ac <MX_ADC1_Init+0xd4>)
{
 80002e0:	b510      	push	{r4, lr}
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80002e2:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80002e6:	f44f 7280 	mov.w	r2, #256	; 0x100
{
 80002ea:	b08c      	sub	sp, #48	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80002ec:	2408      	movs	r4, #8
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.NbrOfConversion = 2;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002ee:	7703      	strb	r3, [r0, #28]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80002f0:	8282      	strh	r2, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80002f2:	2203      	movs	r2, #3
  ADC_MultiModeTypeDef multimode = {0};
 80002f4:	9300      	str	r3, [sp, #0]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002f6:	9304      	str	r3, [sp, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80002f8:	6104      	str	r4, [r0, #16]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80002fa:	6343      	str	r3, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80002fc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000300:	e9c0 1300 	strd	r1, r3, [r0]
  hadc1.Init.NbrOfConversion = 2;
 8000304:	2102      	movs	r1, #2
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000306:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hadc1.Init.NbrOfConversion = 2;
 800030a:	6181      	str	r1, [r0, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800030c:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  ADC_MultiModeTypeDef multimode = {0};
 8000310:	e9cd 3301 	strd	r3, r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000314:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8000318:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800031c:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000320:	f002 fa28 	bl	8002774 <HAL_ADC_Init>
 8000324:	bb58      	cbnz	r0, 800037e <MX_ADC1_Init+0xa6>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_4CYCLES;
 8000326:	f44f 7340 	mov.w	r3, #768	; 0x300
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800032a:	4669      	mov	r1, sp
 800032c:	481e      	ldr	r0, [pc, #120]	; (80003a8 <MX_ADC1_Init+0xd0>)
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_4CYCLES;
 800032e:	9302      	str	r3, [sp, #8]
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 8000330:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8000398 <MX_ADC1_Init+0xc0>
 8000334:	ed8d 7b00 	vstr	d7, [sp]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000338:	f002 fba6 	bl	8002a88 <HAL_ADCEx_MultiModeConfigChannel>
 800033c:	bb48      	cbnz	r0, 8000392 <MX_ADC1_Init+0xba>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800033e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000342:	2205      	movs	r2, #5
 8000344:	481a      	ldr	r0, [pc, #104]	; (80003b0 <MX_ADC1_Init+0xd8>)
 8000346:	2106      	movs	r1, #6
 8000348:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80003a0 <MX_ADC1_Init+0xc8>
 800034c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  sConfig.OffsetSignedSaturation = DISABLE;
 8000350:	2300      	movs	r3, #0
  sConfig.Channel = ADC_CHANNEL_10;
 8000352:	e9cd 0104 	strd	r0, r1, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000356:	a904      	add	r1, sp, #16
 8000358:	4813      	ldr	r0, [pc, #76]	; (80003a8 <MX_ADC1_Init+0xd0>)
  sConfig.OffsetSignedSaturation = DISABLE;
 800035a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  sConfig.Channel = ADC_CHANNEL_10;
 800035e:	ed8d 7b08 	vstr	d7, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000362:	f001 fe45 	bl	8001ff0 <HAL_ADC_ConfigChannel>
 8000366:	b988      	cbnz	r0, 800038c <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000368:	4a12      	ldr	r2, [pc, #72]	; (80003b4 <MX_ADC1_Init+0xdc>)
 800036a:	230c      	movs	r3, #12
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800036c:	a904      	add	r1, sp, #16
 800036e:	480e      	ldr	r0, [pc, #56]	; (80003a8 <MX_ADC1_Init+0xd0>)
  sConfig.Channel = ADC_CHANNEL_15;
 8000370:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000374:	f001 fe3c 	bl	8001ff0 <HAL_ADC_ConfigChannel>
 8000378:	b920      	cbnz	r0, 8000384 <MX_ADC1_Init+0xac>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800037a:	b00c      	add	sp, #48	; 0x30
 800037c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800037e:	f001 fa53 	bl	8001828 <Error_Handler>
 8000382:	e7d0      	b.n	8000326 <MX_ADC1_Init+0x4e>
    Error_Handler();
 8000384:	f001 fa50 	bl	8001828 <Error_Handler>
}
 8000388:	b00c      	add	sp, #48	; 0x30
 800038a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800038c:	f001 fa4c 	bl	8001828 <Error_Handler>
 8000390:	e7ea      	b.n	8000368 <MX_ADC1_Init+0x90>
    Error_Handler();
 8000392:	f001 fa49 	bl	8001828 <Error_Handler>
 8000396:	e7d2      	b.n	800033e <MX_ADC1_Init+0x66>
 8000398:	00000006 	.word	0x00000006
 800039c:	00008000 	.word	0x00008000
 80003a0:	00000004 	.word	0x00000004
 80003a4:	00000000 	.word	0x00000000
 80003a8:	200000c8 	.word	0x200000c8
 80003ac:	40022000 	.word	0x40022000
 80003b0:	2a000400 	.word	0x2a000400
 80003b4:	3ef08000 	.word	0x3ef08000

080003b8 <MX_ADC2_Init>:

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003b8:	2300      	movs	r3, #0
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 80003ba:	482d      	ldr	r0, [pc, #180]	; (8000470 <MX_ADC2_Init+0xb8>)
 80003bc:	492d      	ldr	r1, [pc, #180]	; (8000474 <MX_ADC2_Init+0xbc>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80003be:	2201      	movs	r2, #1
{
 80003c0:	b510      	push	{r4, lr}
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003c2:	e9c0 1300 	strd	r1, r3, [r0]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80003c6:	f44f 7180 	mov.w	r1, #256	; 0x100
{
 80003ca:	b088      	sub	sp, #32
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80003cc:	2408      	movs	r4, #8
  hadc2.Init.ContinuousConvMode = ENABLE;
  hadc2.Init.NbrOfConversion = 2;
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80003ce:	7703      	strb	r3, [r0, #28]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80003d0:	8281      	strh	r1, [r0, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80003d2:	9300      	str	r3, [sp, #0]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80003d4:	6104      	str	r4, [r0, #16]
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80003d6:	6343      	str	r3, [r0, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80003d8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80003dc:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hadc2.Init.NbrOfConversion = 2;
 80003e0:	2202      	movs	r2, #2
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003e2:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hadc2.Init.NbrOfConversion = 2;
 80003e6:	6182      	str	r2, [r0, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 80003e8:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80003ec:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80003f0:	e9cd 3305 	strd	r3, r3, [sp, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80003f4:	f002 f9be 	bl	8002774 <HAL_ADC_Init>
 80003f8:	bb08      	cbnz	r0, 800043e <MX_ADC2_Init+0x86>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80003fa:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80003fe:	2205      	movs	r2, #5
 8000400:	a115      	add	r1, pc, #84	; (adr r1, 8000458 <MX_ADC2_Init+0xa0>)
 8000402:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000406:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8000460 <MX_ADC2_Init+0xa8>
 800040a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  sConfig.OffsetSignedSaturation = DISABLE;
 800040e:	2300      	movs	r3, #0
  sConfig.Channel = ADC_CHANNEL_7;
 8000410:	e9cd 0100 	strd	r0, r1, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000414:	4669      	mov	r1, sp
 8000416:	4816      	ldr	r0, [pc, #88]	; (8000470 <MX_ADC2_Init+0xb8>)
  sConfig.OffsetSignedSaturation = DISABLE;
 8000418:	f88d 3019 	strb.w	r3, [sp, #25]
  sConfig.Channel = ADC_CHANNEL_7;
 800041c:	ed8d 7b04 	vstr	d7, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000420:	f001 fde6 	bl	8001ff0 <HAL_ADC_ConfigChannel>
 8000424:	b990      	cbnz	r0, 800044c <MX_ADC2_Init+0x94>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000426:	4669      	mov	r1, sp
 8000428:	4811      	ldr	r0, [pc, #68]	; (8000470 <MX_ADC2_Init+0xb8>)
  sConfig.Channel = ADC_CHANNEL_5;
 800042a:	a30f      	add	r3, pc, #60	; (adr r3, 8000468 <MX_ADC2_Init+0xb0>)
 800042c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000430:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000434:	f001 fddc 	bl	8001ff0 <HAL_ADC_ConfigChannel>
 8000438:	b920      	cbnz	r0, 8000444 <MX_ADC2_Init+0x8c>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800043a:	b008      	add	sp, #32
 800043c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800043e:	f001 f9f3 	bl	8001828 <Error_Handler>
 8000442:	e7da      	b.n	80003fa <MX_ADC2_Init+0x42>
    Error_Handler();
 8000444:	f001 f9f0 	bl	8001828 <Error_Handler>
}
 8000448:	b008      	add	sp, #32
 800044a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800044c:	f001 f9ec 	bl	8001828 <Error_Handler>
 8000450:	e7e9      	b.n	8000426 <MX_ADC2_Init+0x6e>
 8000452:	bf00      	nop
 8000454:	f3af 8000 	nop.w
 8000458:	1d500080 	.word	0x1d500080
 800045c:	00000006 	.word	0x00000006
 8000460:	00000004 	.word	0x00000004
 8000464:	00000000 	.word	0x00000000
 8000468:	14f00020 	.word	0x14f00020
 800046c:	0000000c 	.word	0x0000000c
 8000470:	2000012c 	.word	0x2000012c
 8000474:	40022100 	.word	0x40022100

08000478 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 8000478:	495c      	ldr	r1, [pc, #368]	; (80005ec <HAL_ADC_MspInit+0x174>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047a:	2300      	movs	r3, #0
  if(adcHandle->Instance==ADC1)
 800047c:	6802      	ldr	r2, [r0, #0]
{
 800047e:	b570      	push	{r4, r5, r6, lr}
  if(adcHandle->Instance==ADC1)
 8000480:	428a      	cmp	r2, r1
{
 8000482:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000484:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8000488:	9308      	str	r3, [sp, #32]
 800048a:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  if(adcHandle->Instance==ADC1)
 800048e:	d038      	beq.n	8000502 <HAL_ADC_MspInit+0x8a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8000490:	4b57      	ldr	r3, [pc, #348]	; (80005f0 <HAL_ADC_MspInit+0x178>)
 8000492:	429a      	cmp	r2, r3
 8000494:	d001      	beq.n	800049a <HAL_ADC_MspInit+0x22>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000496:	b00c      	add	sp, #48	; 0x30
 8000498:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 800049a:	4a56      	ldr	r2, [pc, #344]	; (80005f4 <HAL_ADC_MspInit+0x17c>)
 800049c:	6813      	ldr	r3, [r2, #0]
 800049e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80004a0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80004a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80004a4:	f000 8090 	beq.w	80005c8 <HAL_ADC_MspInit+0x150>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a8:	4b53      	ldr	r3, [pc, #332]	; (80005f8 <HAL_ADC_MspInit+0x180>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80004aa:	2480      	movs	r4, #128	; 0x80
 80004ac:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ae:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b4:	4851      	ldr	r0, [pc, #324]	; (80005fc <HAL_ADC_MspInit+0x184>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b6:	f042 0201 	orr.w	r2, r2, #1
 80004ba:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80004be:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80004c2:	f002 0201 	and.w	r2, r2, #1
 80004c6:	9204      	str	r2, [sp, #16]
 80004c8:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004ca:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80004ce:	f042 0202 	orr.w	r2, r2, #2
 80004d2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80004d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80004da:	f003 0302 	and.w	r3, r3, #2
 80004de:	9305      	str	r3, [sp, #20]
 80004e0:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80004e2:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e6:	f003 ff67 	bl	80043b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80004ea:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ec:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80004ee:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004f0:	a906      	add	r1, sp, #24
 80004f2:	4843      	ldr	r0, [pc, #268]	; (8000600 <HAL_ADC_MspInit+0x188>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f4:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80004f6:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004fa:	f003 ff5d 	bl	80043b8 <HAL_GPIO_Init>
}
 80004fe:	b00c      	add	sp, #48	; 0x30
 8000500:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000502:	4a3c      	ldr	r2, [pc, #240]	; (80005f4 <HAL_ADC_MspInit+0x17c>)
 8000504:	4605      	mov	r5, r0
 8000506:	6813      	ldr	r3, [r2, #0]
 8000508:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800050a:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800050c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800050e:	d04d      	beq.n	80005ac <HAL_ADC_MspInit+0x134>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000510:	4b39      	ldr	r3, [pc, #228]	; (80005f8 <HAL_ADC_MspInit+0x180>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000512:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000514:	2600      	movs	r6, #0
    hdma_adc1.Instance = DMA1_Stream0;
 8000516:	4c3b      	ldr	r4, [pc, #236]	; (8000604 <HAL_ADC_MspInit+0x18c>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000518:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800051c:	f042 0204 	orr.w	r2, r2, #4
 8000520:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000524:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000528:	f002 0204 	and.w	r2, r2, #4
 800052c:	9201      	str	r2, [sp, #4]
 800052e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000530:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000534:	f042 0201 	orr.w	r2, r2, #1
 8000538:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800053c:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800053e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000542:	f003 0301 	and.w	r3, r3, #1
 8000546:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000548:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800054a:	9802      	ldr	r0, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800054c:	482e      	ldr	r0, [pc, #184]	; (8000608 <HAL_ADC_MspInit+0x190>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800054e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000552:	f003 ff31 	bl	80043b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000556:	2208      	movs	r2, #8
 8000558:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055a:	4828      	ldr	r0, [pc, #160]	; (80005fc <HAL_ADC_MspInit+0x184>)
 800055c:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055e:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000560:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000564:	f003 ff28 	bl	80043b8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8000568:	4a28      	ldr	r2, [pc, #160]	; (800060c <HAL_ADC_MspInit+0x194>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800056a:	2309      	movs	r3, #9
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800056c:	4620      	mov	r0, r4
    hdma_adc1.Instance = DMA1_Stream0;
 800056e:	6022      	str	r2, [r4, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000570:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000574:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000576:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800057a:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800057c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000580:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000582:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000586:	60a6      	str	r6, [r4, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000588:	60e6      	str	r6, [r4, #12]
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800058a:	62a6      	str	r6, [r4, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 800058c:	62e6      	str	r6, [r4, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800058e:	6326      	str	r6, [r4, #48]	; 0x30
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000590:	e9c4 2306 	strd	r2, r3, [r4, #24]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000594:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000598:	2304      	movs	r3, #4
 800059a:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800059e:	f002 fd71 	bl	8003084 <HAL_DMA_Init>
 80005a2:	b9f8      	cbnz	r0, 80005e4 <HAL_ADC_MspInit+0x16c>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80005a4:	64ec      	str	r4, [r5, #76]	; 0x4c
 80005a6:	63a5      	str	r5, [r4, #56]	; 0x38
}
 80005a8:	b00c      	add	sp, #48	; 0x30
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 80005ac:	4b12      	ldr	r3, [pc, #72]	; (80005f8 <HAL_ADC_MspInit+0x180>)
 80005ae:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80005b2:	f042 0220 	orr.w	r2, r2, #32
 80005b6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80005ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80005be:	f003 0320 	and.w	r3, r3, #32
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	9b00      	ldr	r3, [sp, #0]
 80005c6:	e7a3      	b.n	8000510 <HAL_ADC_MspInit+0x98>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80005c8:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <HAL_ADC_MspInit+0x180>)
 80005ca:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80005ce:	f042 0220 	orr.w	r2, r2, #32
 80005d2:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80005d6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80005da:	f003 0320 	and.w	r3, r3, #32
 80005de:	9303      	str	r3, [sp, #12]
 80005e0:	9b03      	ldr	r3, [sp, #12]
 80005e2:	e761      	b.n	80004a8 <HAL_ADC_MspInit+0x30>
      Error_Handler();
 80005e4:	f001 f920 	bl	8001828 <Error_Handler>
 80005e8:	e7dc      	b.n	80005a4 <HAL_ADC_MspInit+0x12c>
 80005ea:	bf00      	nop
 80005ec:	40022000 	.word	0x40022000
 80005f0:	40022100 	.word	0x40022100
 80005f4:	200000c4 	.word	0x200000c4
 80005f8:	58024400 	.word	0x58024400
 80005fc:	58020000 	.word	0x58020000
 8000600:	58020400 	.word	0x58020400
 8000604:	20000190 	.word	0x20000190
 8000608:	58020800 	.word	0x58020800
 800060c:	40020010 	.word	0x40020010

08000610 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000610:	b500      	push	{lr}
 8000612:	b08b      	sub	sp, #44	; 0x2c

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000614:	2224      	movs	r2, #36	; 0x24
 8000616:	2100      	movs	r1, #0
 8000618:	4668      	mov	r0, sp
 800061a:	f007 fd5f 	bl	80080dc <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800061e:	4818      	ldr	r0, [pc, #96]	; (8000680 <MX_DAC1_Init+0x70>)
 8000620:	4b18      	ldr	r3, [pc, #96]	; (8000684 <MX_DAC1_Init+0x74>)
 8000622:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000624:	f002 fb5c 	bl	8002ce0 <HAL_DAC_Init>
 8000628:	b9b8      	cbnz	r0, 800065a <MX_DAC1_Init+0x4a>
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800062a:	2200      	movs	r2, #0
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800062c:	4669      	mov	r1, sp
 800062e:	4814      	ldr	r0, [pc, #80]	; (8000680 <MX_DAC1_Init+0x70>)
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000630:	9204      	str	r2, [sp, #16]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000632:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8000670 <MX_DAC1_Init+0x60>
 8000636:	ed8d 7b00 	vstr	d7, [sp]
 800063a:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8000678 <MX_DAC1_Init+0x68>
 800063e:	ed8d 7b02 	vstr	d7, [sp, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000642:	f002 fb97 	bl	8002d74 <HAL_DAC_ConfigChannel>
 8000646:	b980      	cbnz	r0, 800066a <MX_DAC1_Init+0x5a>
  {
    Error_Handler();
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000648:	2210      	movs	r2, #16
 800064a:	4669      	mov	r1, sp
 800064c:	480c      	ldr	r0, [pc, #48]	; (8000680 <MX_DAC1_Init+0x70>)
 800064e:	f002 fb91 	bl	8002d74 <HAL_DAC_ConfigChannel>
 8000652:	b928      	cbnz	r0, 8000660 <MX_DAC1_Init+0x50>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000654:	b00b      	add	sp, #44	; 0x2c
 8000656:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800065a:	f001 f8e5 	bl	8001828 <Error_Handler>
 800065e:	e7e4      	b.n	800062a <MX_DAC1_Init+0x1a>
    Error_Handler();
 8000660:	f001 f8e2 	bl	8001828 <Error_Handler>
}
 8000664:	b00b      	add	sp, #44	; 0x2c
 8000666:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800066a:	f001 f8dd 	bl	8001828 <Error_Handler>
 800066e:	e7eb      	b.n	8000648 <MX_DAC1_Init+0x38>
	...
 800067c:	00000001 	.word	0x00000001
 8000680:	20000208 	.word	0x20000208
 8000684:	40007400 	.word	0x40007400

08000688 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(dacHandle->Instance==DAC1)
 8000688:	4a1b      	ldr	r2, [pc, #108]	; (80006f8 <HAL_DAC_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068a:	2300      	movs	r3, #0
  if(dacHandle->Instance==DAC1)
 800068c:	6801      	ldr	r1, [r0, #0]
{
 800068e:	b500      	push	{lr}
  if(dacHandle->Instance==DAC1)
 8000690:	4291      	cmp	r1, r2
{
 8000692:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000694:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000698:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800069c:	9306      	str	r3, [sp, #24]
  if(dacHandle->Instance==DAC1)
 800069e:	d002      	beq.n	80006a6 <HAL_DAC_MspInit+0x1e>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80006a0:	b009      	add	sp, #36	; 0x24
 80006a2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_DAC12_CLK_ENABLE();
 80006a6:	4b15      	ldr	r3, [pc, #84]	; (80006fc <HAL_DAC_MspInit+0x74>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a8:	a902      	add	r1, sp, #8
 80006aa:	4815      	ldr	r0, [pc, #84]	; (8000700 <HAL_DAC_MspInit+0x78>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 80006ac:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80006b0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80006b4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80006b8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80006bc:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 80006c0:	9200      	str	r2, [sp, #0]
 80006c2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80006c8:	f042 0201 	orr.w	r2, r2, #1
 80006cc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80006d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006d4:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80006d8:	ed9f 7b05 	vldr	d7, [pc, #20]	; 80006f0 <HAL_DAC_MspInit+0x68>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006dc:	9301      	str	r3, [sp, #4]
 80006de:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80006e0:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e4:	f003 fe68 	bl	80043b8 <HAL_GPIO_Init>
}
 80006e8:	b009      	add	sp, #36	; 0x24
 80006ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80006ee:	bf00      	nop
 80006f0:	00000030 	.word	0x00000030
 80006f4:	00000003 	.word	0x00000003
 80006f8:	40007400 	.word	0x40007400
 80006fc:	58024400 	.word	0x58024400
 8000700:	58020000 	.word	0x58020000

08000704 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000704:	4b14      	ldr	r3, [pc, #80]	; (8000758 <MX_DMA_Init+0x54>)

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000706:	2200      	movs	r2, #0
 8000708:	200b      	movs	r0, #11
 800070a:	4611      	mov	r1, r2
{
 800070c:	b510      	push	{r4, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 800070e:	f8d3 40d8 	ldr.w	r4, [r3, #216]	; 0xd8
{
 8000712:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000714:	f044 0401 	orr.w	r4, r4, #1
 8000718:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
 800071c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000720:	f003 0301 	and.w	r3, r3, #1
 8000724:	9301      	str	r3, [sp, #4]
 8000726:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000728:	f002 fa28 	bl	8002b7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800072c:	200b      	movs	r0, #11
 800072e:	f002 fa63 	bl	8002bf8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000732:	2200      	movs	r2, #0
 8000734:	200c      	movs	r0, #12
 8000736:	4611      	mov	r1, r2
 8000738:	f002 fa20 	bl	8002b7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800073c:	200c      	movs	r0, #12
 800073e:	f002 fa5b 	bl	8002bf8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000742:	2200      	movs	r2, #0
 8000744:	200d      	movs	r0, #13
 8000746:	4611      	mov	r1, r2
 8000748:	f002 fa18 	bl	8002b7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800074c:	200d      	movs	r0, #13

}
 800074e:	b002      	add	sp, #8
 8000750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000754:	f002 ba50 	b.w	8002bf8 <HAL_NVIC_EnableIRQ>
 8000758:	58024400 	.word	0x58024400
 800075c:	00000000 	.word	0x00000000

08000760 <MX_FMC_Init>:

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000760:	4817      	ldr	r0, [pc, #92]	; (80007c0 <MX_FMC_Init+0x60>)
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000762:	2300      	movs	r3, #0
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000764:	4a17      	ldr	r2, [pc, #92]	; (80007c4 <MX_FMC_Init+0x64>)
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8000766:	2120      	movs	r1, #32
{
 8000768:	b500      	push	{lr}
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800076a:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800076e:	6002      	str	r2, [r0, #0]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000770:	2208      	movs	r2, #8
{
 8000772:	b089      	sub	sp, #36	; 0x24
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8000774:	6101      	str	r1, [r0, #16]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000776:	60c2      	str	r2, [r0, #12]
  SdramTiming.ExitSelfRefreshDelay = 16;
  SdramTiming.SelfRefreshTime = 16;
  SdramTiming.RowCycleDelay = 16;
  SdramTiming.WriteRecoveryTime = 16;
  SdramTiming.RPDelay = 16;
  SdramTiming.RCDDelay = 16;
 8000778:	2210      	movs	r2, #16

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800077a:	4669      	mov	r1, sp
  SdramTiming.RCDDelay = 16;
 800077c:	9206      	str	r2, [sp, #24]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 800077e:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000782:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000786:	2340      	movs	r3, #64	; 0x40
  SdramTiming.LoadToActiveDelay = 16;
 8000788:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 80007b8 <MX_FMC_Init+0x58>
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800078c:	6143      	str	r3, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 800078e:	2380      	movs	r3, #128	; 0x80
  SdramTiming.LoadToActiveDelay = 16;
 8000790:	ed8d 7b00 	vstr	d7, [sp]
 8000794:	ed8d 7b02 	vstr	d7, [sp, #8]
 8000798:	ed8d 7b04 	vstr	d7, [sp, #16]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 800079c:	6183      	str	r3, [r0, #24]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800079e:	f006 f841 	bl	8006824 <HAL_SDRAM_Init>
 80007a2:	b910      	cbnz	r0, 80007aa <MX_FMC_Init+0x4a>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80007a4:	b009      	add	sp, #36	; 0x24
 80007a6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler( );
 80007aa:	f001 f83d 	bl	8001828 <Error_Handler>
}
 80007ae:	b009      	add	sp, #36	; 0x24
 80007b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000010 	.word	0x00000010
 80007bc:	00000010 	.word	0x00000010
 80007c0:	20000220 	.word	0x20000220
 80007c4:	52004140 	.word	0x52004140

080007c8 <HAL_SDRAM_MspInit>:
static void HAL_FMC_MspInit(void){
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if (FMC_Initialized) {
 80007c8:	4842      	ldr	r0, [pc, #264]	; (80008d4 <HAL_SDRAM_MspInit+0x10c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ca:	2300      	movs	r3, #0
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80007cc:	b5d0      	push	{r4, r6, r7, lr}
  if (FMC_Initialized) {
 80007ce:	6801      	ldr	r1, [r0, #0]
void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80007d0:	b0b8      	sub	sp, #224	; 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80007d6:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80007da:	9306      	str	r3, [sp, #24]
  if (FMC_Initialized) {
 80007dc:	b109      	cbz	r1, 80007e2 <HAL_SDRAM_MspInit+0x1a>
  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80007de:	b038      	add	sp, #224	; 0xe0
 80007e0:	bdd0      	pop	{r4, r6, r7, pc}
  FMC_Initialized = 1;
 80007e2:	2301      	movs	r3, #1
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007e4:	22a0      	movs	r2, #160	; 0xa0
  FMC_Initialized = 1;
 80007e6:	6003      	str	r3, [r0, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007e8:	a80f      	add	r0, sp, #60	; 0x3c
 80007ea:	f007 fc77 	bl	80080dc <memset>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 80007ee:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80007f2:	2101      	movs	r1, #1
 80007f4:	220c      	movs	r2, #12
 80007f6:	2308      	movs	r3, #8
 80007f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80007fc:	2002      	movs	r0, #2
 80007fe:	2102      	movs	r1, #2
 8000800:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000804:	22c0      	movs	r2, #192	; 0xc0
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8000806:	2302      	movs	r3, #2
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8000808:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800080c:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800080e:	920e      	str	r2, [sp, #56]	; 0x38
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8000810:	9319      	str	r3, [sp, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000812:	f004 fec9 	bl	80055a8 <HAL_RCCEx_PeriphCLKConfig>
 8000816:	2800      	cmp	r0, #0
 8000818:	d159      	bne.n	80008ce <HAL_SDRAM_MspInit+0x106>
  __HAL_RCC_FMC_CLK_ENABLE();
 800081a:	4b2f      	ldr	r3, [pc, #188]	; (80008d8 <HAL_SDRAM_MspInit+0x110>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_8
 800081c:	f64f 7083 	movw	r0, #65411	; 0xff83
 8000820:	2102      	movs	r1, #2
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000822:	240c      	movs	r4, #12
  __HAL_RCC_FMC_CLK_ENABLE();
 8000824:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_8
 8000828:	2600      	movs	r6, #0
 800082a:	2703      	movs	r7, #3
  __HAL_RCC_FMC_CLK_ENABLE();
 800082c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000830:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8000834:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000838:	9406      	str	r4, [sp, #24]
  __HAL_RCC_FMC_CLK_ENABLE();
 800083a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_8
 800083e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  __HAL_RCC_FMC_CLK_ENABLE();
 8000842:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000844:	a902      	add	r1, sp, #8
 8000846:	4825      	ldr	r0, [pc, #148]	; (80008dc <HAL_SDRAM_MspInit+0x114>)
  __HAL_RCC_FMC_CLK_ENABLE();
 8000848:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_8
 800084a:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800084e:	f003 fdb3 	bl	80043b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4
 8000852:	f248 1237 	movw	r2, #33079	; 0x8137
 8000856:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000858:	a902      	add	r1, sp, #8
 800085a:	4821      	ldr	r0, [pc, #132]	; (80008e0 <HAL_SDRAM_MspInit+0x118>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800085c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4
 800085e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000862:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000866:	f003 fda7 	bl	80043b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_14
 800086a:	f24c 7203 	movw	r2, #50947	; 0xc703
 800086e:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000870:	a902      	add	r1, sp, #8
 8000872:	481c      	ldr	r0, [pc, #112]	; (80008e4 <HAL_SDRAM_MspInit+0x11c>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000874:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_14
 8000876:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800087a:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800087e:	f003 fd9b 	bl	80043b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3
 8000882:	f240 62ff 	movw	r2, #1791	; 0x6ff
 8000886:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000888:	a902      	add	r1, sp, #8
 800088a:	4817      	ldr	r0, [pc, #92]	; (80008e8 <HAL_SDRAM_MspInit+0x120>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800088c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3
 800088e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000892:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000896:	f003 fd8f 	bl	80043b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_2
 800089a:	f64f 722c 	movw	r2, #65324	; 0xff2c
 800089e:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80008a0:	a902      	add	r1, sp, #8
 80008a2:	4812      	ldr	r0, [pc, #72]	; (80008ec <HAL_SDRAM_MspInit+0x124>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80008a4:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_2
 80008a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80008aa:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80008ae:	f003 fd83 	bl	80043b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_3
 80008b2:	f64f 023f 	movw	r2, #63551	; 0xf83f
 80008b6:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008b8:	a902      	add	r1, sp, #8
 80008ba:	480d      	ldr	r0, [pc, #52]	; (80008f0 <HAL_SDRAM_MspInit+0x128>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80008bc:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_3
 80008be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80008c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008c6:	f003 fd77 	bl	80043b8 <HAL_GPIO_Init>
}
 80008ca:	b038      	add	sp, #224	; 0xe0
 80008cc:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 80008ce:	f000 ffab 	bl	8001828 <Error_Handler>
 80008d2:	e7a2      	b.n	800081a <HAL_SDRAM_MspInit+0x52>
 80008d4:	2000021c 	.word	0x2000021c
 80008d8:	58024400 	.word	0x58024400
 80008dc:	58021000 	.word	0x58021000
 80008e0:	58021800 	.word	0x58021800
 80008e4:	58020c00 	.word	0x58020c00
 80008e8:	58022000 	.word	0x58022000
 80008ec:	58021c00 	.word	0x58021c00
 80008f0:	58021400 	.word	0x58021400

080008f4 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80008f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008f8:	4b73      	ldr	r3, [pc, #460]	; (8000ac8 <MX_GPIO_Init+0x1d4>)
{
 80008fa:	b090      	sub	sp, #64	; 0x40
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fc:	2400      	movs	r4, #0
  __HAL_RCC_GPIOI_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOF_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 80008fe:	4e73      	ldr	r6, [pc, #460]	; (8000acc <MX_GPIO_Init+0x1d8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000900:	4d73      	ldr	r5, [pc, #460]	; (8000ad0 <MX_GPIO_Init+0x1dc>)
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8000902:	f44f 7100 	mov.w	r1, #512	; 0x200
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000906:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8000908:	4630      	mov	r0, r6

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800090a:	f8df a1c8 	ldr.w	sl, [pc, #456]	; 8000ad4 <MX_GPIO_Init+0x1e0>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : PG9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800090e:	2700      	movs	r7, #0
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8000910:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8000ad8 <MX_GPIO_Init+0x1e4>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000914:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8000adc <MX_GPIO_Init+0x1e8>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000918:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 800091c:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000920:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000924:	f042 0210 	orr.w	r2, r2, #16
 8000928:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800092c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000930:	f002 0210 	and.w	r2, r2, #16
 8000934:	9201      	str	r2, [sp, #4]
 8000936:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000938:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800093c:	f042 0202 	orr.w	r2, r2, #2
 8000940:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000944:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000948:	f002 0202 	and.w	r2, r2, #2
 800094c:	9202      	str	r2, [sp, #8]
 800094e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000950:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000954:	f042 0204 	orr.w	r2, r2, #4
 8000958:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800095c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000960:	f002 0204 	and.w	r2, r2, #4
 8000964:	9203      	str	r2, [sp, #12]
 8000966:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000968:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800096c:	f042 0201 	orr.w	r2, r2, #1
 8000970:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000974:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000978:	f002 0201 	and.w	r2, r2, #1
 800097c:	9204      	str	r2, [sp, #16]
 800097e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000980:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000984:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000988:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800098c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000990:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8000994:	9205      	str	r2, [sp, #20]
 8000996:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000998:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800099c:	f042 0208 	orr.w	r2, r2, #8
 80009a0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80009a4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009a8:	f002 0208 	and.w	r2, r2, #8
 80009ac:	9206      	str	r2, [sp, #24]
 80009ae:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80009b0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80009b8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80009bc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009c0:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80009c4:	9207      	str	r2, [sp, #28]
 80009c6:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009c8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009cc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80009d0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80009d4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009d8:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80009dc:	9208      	str	r2, [sp, #32]
 80009de:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009e0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80009e4:	f042 0220 	orr.w	r2, r2, #32
 80009e8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 80009ec:	4622      	mov	r2, r4
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009f2:	f003 0320 	and.w	r3, r3, #32
 80009f6:	9309      	str	r3, [sp, #36]	; 0x24
 80009f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 80009fa:	f003 fe1d 	bl	8004638 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80009fe:	4622      	mov	r2, r4
 8000a00:	4628      	mov	r0, r5
 8000a02:	2180      	movs	r1, #128	; 0x80
 8000a04:	f003 fe18 	bl	8004638 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 8000a08:	4622      	mov	r2, r4
 8000a0a:	4650      	mov	r0, sl
 8000a0c:	2107      	movs	r1, #7
 8000a0e:	f003 fe13 	bl	8004638 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8000a12:	4622      	mov	r2, r4
 8000a14:	4648      	mov	r0, r9
 8000a16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a1a:	f003 fe0d 	bl	8004638 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000a1e:	4622      	mov	r2, r4
 8000a20:	4640      	mov	r0, r8
 8000a22:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000a26:	f003 fe07 	bl	8004638 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a2a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a2e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a32:	a90a      	add	r1, sp, #40	; 0x28
 8000a34:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a36:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a38:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a3c:	f003 fcbc 	bl	80043b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a40:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a46:	2600      	movs	r6, #0
 8000a48:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a4a:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a4c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8000a50:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a54:	f003 fcb0 	bl	80043b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a58:	2280      	movs	r2, #128	; 0x80
 8000a5a:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a5c:	4628      	mov	r0, r5
 8000a5e:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a60:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8000a64:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a68:	f003 fca6 	bl	80043b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2;
 8000a6c:	2207      	movs	r2, #7
 8000a6e:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a70:	4650      	mov	r0, sl
 8000a72:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2;
 8000a74:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8000a78:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7c:	f003 fc9c 	bl	80043b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a84:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a86:	4648      	mov	r0, r9
 8000a88:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a8a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8000a8e:	2202      	movs	r2, #2
 8000a90:	2300      	movs	r3, #0
 8000a92:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a96:	f003 fc8f 	bl	80043b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa0:	4640      	mov	r0, r8
 8000aa2:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000aa4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8000aa8:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	f003 fc84 	bl	80043b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ab0:	4622      	mov	r2, r4
 8000ab2:	4621      	mov	r1, r4
 8000ab4:	2028      	movs	r0, #40	; 0x28
 8000ab6:	f002 f861 	bl	8002b7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000aba:	2028      	movs	r0, #40	; 0x28
 8000abc:	f002 f89c 	bl	8002bf8 <HAL_NVIC_EnableIRQ>

}
 8000ac0:	b010      	add	sp, #64	; 0x40
 8000ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ac6:	bf00      	nop
 8000ac8:	58024400 	.word	0x58024400
 8000acc:	58021800 	.word	0x58021800
 8000ad0:	58020800 	.word	0x58020800
 8000ad4:	58020000 	.word	0x58020000
 8000ad8:	58020c00 	.word	0x58020c00
 8000adc:	58020400 	.word	0x58020400

08000ae0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ae0:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ae2:	4817      	ldr	r0, [pc, #92]	; (8000b40 <MX_I2C1_Init+0x60>)
  hi2c1.Init.Timing = 0x30B00F2D;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	4917      	ldr	r1, [pc, #92]	; (8000b44 <MX_I2C1_Init+0x64>)
 8000ae8:	2401      	movs	r4, #1
 8000aea:	4a17      	ldr	r2, [pc, #92]	; (8000b48 <MX_I2C1_Init+0x68>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aec:	6203      	str	r3, [r0, #32]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aee:	e880 001e 	stmia.w	r0, {r1, r2, r3, r4}
  hi2c1.Init.OwnAddress2 = 0;
 8000af2:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000af6:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000afa:	f003 fdaf 	bl	800465c <HAL_I2C_Init>
 8000afe:	b950      	cbnz	r0, 8000b16 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b00:	2100      	movs	r1, #0
 8000b02:	480f      	ldr	r0, [pc, #60]	; (8000b40 <MX_I2C1_Init+0x60>)
 8000b04:	f003 fe00 	bl	8004708 <HAL_I2CEx_ConfigAnalogFilter>
 8000b08:	b968      	cbnz	r0, 8000b26 <MX_I2C1_Init+0x46>
  {
    Error_Handler();
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	480c      	ldr	r0, [pc, #48]	; (8000b40 <MX_I2C1_Init+0x60>)
 8000b0e:	f003 fe25 	bl	800475c <HAL_I2CEx_ConfigDigitalFilter>
 8000b12:	b980      	cbnz	r0, 8000b36 <MX_I2C1_Init+0x56>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b14:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000b16:	f000 fe87 	bl	8001828 <Error_Handler>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	4808      	ldr	r0, [pc, #32]	; (8000b40 <MX_I2C1_Init+0x60>)
 8000b1e:	f003 fdf3 	bl	8004708 <HAL_I2CEx_ConfigAnalogFilter>
 8000b22:	2800      	cmp	r0, #0
 8000b24:	d0f1      	beq.n	8000b0a <MX_I2C1_Init+0x2a>
    Error_Handler();
 8000b26:	f000 fe7f 	bl	8001828 <Error_Handler>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	4804      	ldr	r0, [pc, #16]	; (8000b40 <MX_I2C1_Init+0x60>)
 8000b2e:	f003 fe15 	bl	800475c <HAL_I2CEx_ConfigDigitalFilter>
 8000b32:	2800      	cmp	r0, #0
 8000b34:	d0ee      	beq.n	8000b14 <MX_I2C1_Init+0x34>
}
 8000b36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8000b3a:	f000 be75 	b.w	8001828 <Error_Handler>
 8000b3e:	bf00      	nop
 8000b40:	20000254 	.word	0x20000254
 8000b44:	40005400 	.word	0x40005400
 8000b48:	30b00f2d 	.word	0x30b00f2d
 8000b4c:	00000000 	.word	0x00000000

08000b50 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b50:	b510      	push	{r4, lr}
 8000b52:	b0b6      	sub	sp, #216	; 0xd8

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	2100      	movs	r1, #0
{
 8000b56:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b58:	22bc      	movs	r2, #188	; 0xbc
 8000b5a:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5c:	9106      	str	r1, [sp, #24]
 8000b5e:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8000b62:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b66:	f007 fab9 	bl	80080dc <memset>
  if(i2cHandle->Instance==I2C1)
 8000b6a:	4b1f      	ldr	r3, [pc, #124]	; (8000be8 <HAL_I2C_MspInit+0x98>)
 8000b6c:	6822      	ldr	r2, [r4, #0]
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	d001      	beq.n	8000b76 <HAL_I2C_MspInit+0x26>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000b72:	b036      	add	sp, #216	; 0xd8
 8000b74:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b76:	2308      	movs	r3, #8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b78:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b7a:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b7c:	f004 fd14 	bl	80055a8 <HAL_RCCEx_PeriphCLKConfig>
 8000b80:	bb40      	cbnz	r0, 8000bd4 <HAL_I2C_MspInit+0x84>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b82:	4c1a      	ldr	r4, [pc, #104]	; (8000bec <HAL_I2C_MspInit+0x9c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b84:	2204      	movs	r2, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b86:	a902      	add	r1, sp, #8
 8000b88:	4819      	ldr	r0, [pc, #100]	; (8000bf0 <HAL_I2C_MspInit+0xa0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b8a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000b8e:	f043 0302 	orr.w	r3, r3, #2
 8000b92:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8000b96:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b9a:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b9c:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b9e:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ba2:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8000be0 <HAL_I2C_MspInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba6:	9300      	str	r3, [sp, #0]
 8000ba8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000baa:	2300      	movs	r3, #0
 8000bac:	ed8d 7b02 	vstr	d7, [sp, #8]
 8000bb0:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb4:	f003 fc00 	bl	80043b8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bb8:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8000bbc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000bc0:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
 8000bc4:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8000bc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bcc:	9301      	str	r3, [sp, #4]
 8000bce:	9b01      	ldr	r3, [sp, #4]
}
 8000bd0:	b036      	add	sp, #216	; 0xd8
 8000bd2:	bd10      	pop	{r4, pc}
      Error_Handler();
 8000bd4:	f000 fe28 	bl	8001828 <Error_Handler>
 8000bd8:	e7d3      	b.n	8000b82 <HAL_I2C_MspInit+0x32>
 8000bda:	bf00      	nop
 8000bdc:	f3af 8000 	nop.w
 8000be0:	00000300 	.word	0x00000300
 8000be4:	00000012 	.word	0x00000012
 8000be8:	40005400 	.word	0x40005400
 8000bec:	58024400 	.word	0x58024400
 8000bf0:	58020400 	.word	0x58020400

08000bf4 <randomNumber>:


	  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
}

float randomNumber(void) {
 8000bf4:	b500      	push	{lr}
 8000bf6:	b083      	sub	sp, #12

	uint32_t rand;
	HAL_RNG_GenerateRandomNumber(&hrng, &rand);
 8000bf8:	4807      	ldr	r0, [pc, #28]	; (8000c18 <randomNumber+0x24>)
 8000bfa:	a901      	add	r1, sp, #4
 8000bfc:	f005 fddc 	bl	80067b8 <HAL_RNG_GenerateRandomNumber>
	float num = (float)rand * INV_TWO_TO_32;
 8000c00:	eddd 7a01 	vldr	s15, [sp, #4]
 8000c04:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8000c1c <randomNumber+0x28>
 8000c08:	eef8 7a67 	vcvt.f32.u32	s15, s15
	return num;
}
 8000c0c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8000c10:	b003      	add	sp, #12
 8000c12:	f85d fb04 	ldr.w	pc, [sp], #4
 8000c16:	bf00      	nop
 8000c18:	20018bbc 	.word	0x20018bbc
 8000c1c:	2f80000d 	.word	0x2f80000d

08000c20 <SystemClock_Config>:
{
 8000c20:	b500      	push	{lr}
 8000c22:	b09f      	sub	sp, #124	; 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c24:	224c      	movs	r2, #76	; 0x4c
 8000c26:	2100      	movs	r1, #0
 8000c28:	a80a      	add	r0, sp, #40	; 0x28
 8000c2a:	f007 fa57 	bl	80080dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c2e:	2220      	movs	r2, #32
 8000c30:	2100      	movs	r1, #0
 8000c32:	a802      	add	r0, sp, #8
 8000c34:	f007 fa52 	bl	80080dc <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000c38:	2002      	movs	r0, #2
 8000c3a:	f003 fe3d 	bl	80048b8 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c3e:	4a32      	ldr	r2, [pc, #200]	; (8000d08 <SystemClock_Config+0xe8>)
 8000c40:	2100      	movs	r1, #0
 8000c42:	4b32      	ldr	r3, [pc, #200]	; (8000d0c <SystemClock_Config+0xec>)
 8000c44:	9101      	str	r1, [sp, #4]
 8000c46:	6991      	ldr	r1, [r2, #24]
 8000c48:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8000c4c:	6191      	str	r1, [r2, #24]
 8000c4e:	6991      	ldr	r1, [r2, #24]
 8000c50:	f401 4140 	and.w	r1, r1, #49152	; 0xc000
 8000c54:	9101      	str	r1, [sp, #4]
 8000c56:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000c58:	f041 0101 	orr.w	r1, r1, #1
 8000c5c:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c60:	f003 0301 	and.w	r3, r3, #1
 8000c64:	9301      	str	r3, [sp, #4]
 8000c66:	9b01      	ldr	r3, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c68:	6993      	ldr	r3, [r2, #24]
 8000c6a:	049b      	lsls	r3, r3, #18
 8000c6c:	d5fc      	bpl.n	8000c68 <SystemClock_Config+0x48>
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000c6e:	4a28      	ldr	r2, [pc, #160]	; (8000d10 <SystemClock_Config+0xf0>)
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000c70:	2101      	movs	r1, #1
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c72:	a80a      	add	r0, sp, #40	; 0x28
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000c74:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8000c76:	f023 0303 	bic.w	r3, r3, #3
 8000c7a:	f043 0302 	orr.w	r3, r3, #2
 8000c7e:	6293      	str	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c80:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000c82:	2200      	movs	r2, #0
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000c84:	9110      	str	r1, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000c86:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c88:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000c8a:	213c      	movs	r1, #60	; 0x3c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000c8c:	921b      	str	r2, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000c8e:	9116      	str	r1, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000c90:	921c      	str	r2, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c92:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8000c96:	2306      	movs	r3, #6
 8000c98:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLR = 8;
 8000c9a:	2308      	movs	r3, #8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000c9c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8000cf0 <SystemClock_Config+0xd0>
  RCC_OscInitStruct.PLL.PLLR = 8;
 8000ca0:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000ca2:	230c      	movs	r3, #12
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000ca4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000ca8:	931a      	str	r3, [sp, #104]	; 0x68
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000caa:	f003 fead 	bl	8004a08 <HAL_RCC_OscConfig>
 8000cae:	b108      	cbz	r0, 8000cb4 <SystemClock_Config+0x94>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cb0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cb2:	e7fe      	b.n	8000cb2 <SystemClock_Config+0x92>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cb4:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8000cf8 <SystemClock_Config+0xd8>
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2308      	movs	r3, #8
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cbc:	a802      	add	r0, sp, #8
 8000cbe:	2104      	movs	r1, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8000cc4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8000d00 <SystemClock_Config+0xe0>
 8000cc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8000ccc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cd0:	2340      	movs	r3, #64	; 0x40
 8000cd2:	ed8d 7b06 	vstr	d7, [sp, #24]
 8000cd6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cda:	f004 fa09 	bl	80050f0 <HAL_RCC_ClockConfig>
 8000cde:	b108      	cbz	r0, 8000ce4 <SystemClock_Config+0xc4>
 8000ce0:	b672      	cpsid	i
  while (1)
 8000ce2:	e7fe      	b.n	8000ce2 <SystemClock_Config+0xc2>
}
 8000ce4:	b01f      	add	sp, #124	; 0x7c
 8000ce6:	f85d fb04 	ldr.w	pc, [sp], #4
 8000cea:	bf00      	nop
 8000cec:	f3af 8000 	nop.w
 8000cf0:	00000021 	.word	0x00000021
 8000cf4:	00010000 	.word	0x00010000
 8000cf8:	0000003f 	.word	0x0000003f
 8000cfc:	00000003 	.word	0x00000003
 8000d00:	00000040 	.word	0x00000040
 8000d04:	00000040 	.word	0x00000040
 8000d08:	58024800 	.word	0x58024800
 8000d0c:	58000400 	.word	0x58000400
 8000d10:	58024400 	.word	0x58024400

08000d14 <PeriphCommonClock_Config>:
{
 8000d14:	b510      	push	{r4, lr}
 8000d16:	b0b0      	sub	sp, #192	; 0xc0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d18:	22b8      	movs	r2, #184	; 0xb8
 8000d1a:	2100      	movs	r1, #0
  PeriphClkInitStruct.PLL3.PLL3Q = 8;
 8000d1c:	2408      	movs	r4, #8
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d1e:	a802      	add	r0, sp, #8
 8000d20:	f007 f9dc 	bl	80080dc <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d24:	f44f 2000 	mov.w	r0, #524288	; 0x80000
  PeriphClkInitStruct.PLL3.PLL3M = 1;
 8000d28:	2101      	movs	r1, #1
  PeriphClkInitStruct.PLL3.PLL3N = 12;
 8000d2a:	220c      	movs	r2, #12
  PeriphClkInitStruct.PLL3.PLL3P = 4;
 8000d2c:	2304      	movs	r3, #4
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d2e:	9001      	str	r0, [sp, #4]
  PeriphClkInitStruct.PLL3.PLL3R = 16;
 8000d30:	2010      	movs	r0, #16
  PeriphClkInitStruct.PLL3.PLL3M = 1;
 8000d32:	910a      	str	r1, [sp, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8000d34:	f44f 6140 	mov.w	r1, #3072	; 0xc00
  PeriphClkInitStruct.PLL3.PLL3P = 4;
 8000d38:	e9cd 230b 	strd	r2, r3, [sp, #44]	; 0x2c
  PeriphClkInitStruct.PLL3.PLL3FRACN = 2360;
 8000d3c:	f640 1238 	movw	r2, #2360	; 0x938
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8000d40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8000d44:	910f      	str	r1, [sp, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3FRACN = 2360;
 8000d46:	9211      	str	r2, [sp, #68]	; 0x44
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8000d48:	9329      	str	r3, [sp, #164]	; 0xa4
  PeriphClkInitStruct.PLL3.PLL3R = 16;
 8000d4a:	e9cd 400d 	strd	r4, r0, [sp, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d4e:	a801      	add	r0, sp, #4
 8000d50:	f004 fc2a 	bl	80055a8 <HAL_RCCEx_PeriphCLKConfig>
 8000d54:	b108      	cbz	r0, 8000d5a <PeriphCommonClock_Config+0x46>
 8000d56:	b672      	cpsid	i
  while (1)
 8000d58:	e7fe      	b.n	8000d58 <PeriphCommonClock_Config+0x44>
}
 8000d5a:	b030      	add	sp, #192	; 0xc0
 8000d5c:	bd10      	pop	{r4, pc}
 8000d5e:	bf00      	nop

08000d60 <MPU_Conf>:
 {
 8000d60:	b510      	push	{r4, lr}
 8000d62:	b084      	sub	sp, #16
	  MPU_InitStruct.BaseAddress = 0x38000000;
 8000d64:	f04f 5460 	mov.w	r4, #939524096	; 0x38000000
	  HAL_MPU_Disable();
 8000d68:	f001 ff6a 	bl	8002c40 <HAL_MPU_Disable>
	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d6c:	2301      	movs	r3, #1
	  MPU_InitStruct.BaseAddress = 0x30000000;
 8000d6e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
	  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 8000d72:	4a0d      	ldr	r2, [pc, #52]	; (8000da8 <MPU_Conf+0x48>)
	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d74:	4668      	mov	r0, sp
	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d76:	f8ad 3000 	strh.w	r3, [sp]
	  MPU_InitStruct.BaseAddress = 0x30000000;
 8000d7a:	9101      	str	r1, [sp, #4]
	  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 8000d7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d80:	f001 ff7c 	bl	8002c7c <HAL_MPU_ConfigRegion>
	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d84:	f240 1101 	movw	r1, #257	; 0x101
	  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8000d88:	4a08      	ldr	r2, [pc, #32]	; (8000dac <MPU_Conf+0x4c>)
	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d8a:	4668      	mov	r0, sp
	  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8000d8c:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <MPU_Conf+0x50>)
	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d8e:	f8ad 1000 	strh.w	r1, [sp]
	  MPU_InitStruct.BaseAddress = 0x38000000;
 8000d92:	9401      	str	r4, [sp, #4]
	  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8000d94:	e9cd 2302 	strd	r2, r3, [sp, #8]
	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d98:	f001 ff70 	bl	8002c7c <HAL_MPU_ConfigRegion>
	  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000d9c:	2004      	movs	r0, #4
 8000d9e:	f001 ff5d 	bl	8002c5c <HAL_MPU_Enable>
}
 8000da2:	b004      	add	sp, #16
 8000da4:	bd10      	pop	{r4, pc}
 8000da6:	bf00      	nop
 8000da8:	03010011 	.word	0x03010011
 8000dac:	0301000f 	.word	0x0301000f
 8000db0:	01010100 	.word	0x01010100

08000db4 <main>:
{
 8000db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000db8:	ed2d 8b06 	vpush	{d8-d10}
 8000dbc:	b083      	sub	sp, #12
  MPU_Conf();
 8000dbe:	f7ff ffcf 	bl	8000d60 <MPU_Conf>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000dc2:	4a7e      	ldr	r2, [pc, #504]	; (8000fbc <main+0x208>)
 8000dc4:	6953      	ldr	r3, [r2, #20]
 8000dc6:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8000dca:	d111      	bne.n	8000df0 <main+0x3c>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000dcc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000dd0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000dd4:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000dd8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ddc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000de0:	6953      	ldr	r3, [r2, #20]
 8000de2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000de6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000de8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000dec:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000df0:	4872      	ldr	r0, [pc, #456]	; (8000fbc <main+0x208>)
 8000df2:	6943      	ldr	r3, [r0, #20]
 8000df4:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8000df8:	d124      	bne.n	8000e44 <main+0x90>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000dfa:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000dfe:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000e02:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000e06:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000e0a:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000e0e:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8000e12:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000e14:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000e18:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000e1a:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000e1e:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000e20:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8000e24:	1c5a      	adds	r2, r3, #1
 8000e26:	d1f8      	bne.n	8000e1a <main+0x66>
    } while(sets-- != 0U);
 8000e28:	3c20      	subs	r4, #32
 8000e2a:	f114 0f20 	cmn.w	r4, #32
 8000e2e:	d1f1      	bne.n	8000e14 <main+0x60>
 8000e30:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000e34:	6943      	ldr	r3, [r0, #20]
 8000e36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e3a:	6143      	str	r3, [r0, #20]
 8000e3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e40:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8000e44:	f001 f82e 	bl	8001ea4 <HAL_Init>
  SystemClock_Config();
 8000e48:	f7ff feea 	bl	8000c20 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000e4c:	f7ff ff62 	bl	8000d14 <PeriphCommonClock_Config>
  MX_GPIO_Init();
 8000e50:	f7ff fd50 	bl	80008f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e54:	f7ff fc56 	bl	8000704 <MX_DMA_Init>
  MX_ADC1_Init();
 8000e58:	f7ff fa3e 	bl	80002d8 <MX_ADC1_Init>
  MX_FMC_Init();
 8000e5c:	f7ff fc80 	bl	8000760 <MX_FMC_Init>
  MX_OPAMP1_Init();
 8000e60:	f000 fce4 	bl	800182c <MX_OPAMP1_Init>
  MX_SPI1_Init();
 8000e64:	f000 fd90 	bl	8001988 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000e68:	f000 ff1e 	bl	8001ca8 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000e6c:	f7ff fe38 	bl	8000ae0 <MX_I2C1_Init>
  MX_RNG_Init();
 8000e70:	f000 fd4a 	bl	8001908 <MX_RNG_Init>
  MX_ADC2_Init();
 8000e74:	f7ff faa0 	bl	80003b8 <MX_ADC2_Init>
  MX_DAC1_Init();
 8000e78:	f7ff fbca 	bl	8000610 <MX_DAC1_Init>
  return __builtin_arm_get_fpscr();
 8000e7c:	eef1 3a10 	vmrs	r3, fpscr
  tempFPURegisterVal |= (1<<24); // set the FTZ (flush-to-zero) bit in the FPU control register
 8000e80:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  __builtin_arm_set_fpscr(fpscr);
 8000e84:	eee1 3a10 	vmsr	fpscr, r3
  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) == 0)
 8000e88:	4c4d      	ldr	r4, [pc, #308]	; (8000fc0 <main+0x20c>)
 8000e8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e8e:	4620      	mov	r0, r4
 8000e90:	f003 fbcc 	bl	800462c <HAL_GPIO_ReadPin>
 8000e94:	2800      	cmp	r0, #0
 8000e96:	d0f8      	beq.n	8000e8a <main+0xd6>
 8000e98:	4a4a      	ldr	r2, [pc, #296]	; (8000fc4 <main+0x210>)
  for (int i = 0; i < 32; i++)
 8000e9a:	2300      	movs	r3, #0
	  SPI_TX[i] = i;
 8000e9c:	f802 3f01 	strb.w	r3, [r2, #1]!
  for (int i = 0; i < 32; i++)
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	2b20      	cmp	r3, #32
 8000ea4:	d1fa      	bne.n	8000e9c <main+0xe8>
	  SPI_TX[i] = 0;
 8000ea6:	4948      	ldr	r1, [pc, #288]	; (8000fc8 <main+0x214>)
 8000ea8:	2600      	movs	r6, #0
  HAL_SPI_TransmitReceive_DMA(&hspi1, SPI_TX, SPI_RX, 32);
 8000eaa:	4848      	ldr	r0, [pc, #288]	; (8000fcc <main+0x218>)
 8000eac:	f101 0220 	add.w	r2, r1, #32
	  SPI_TX[i] = 0;
 8000eb0:	614e      	str	r6, [r1, #20]
 8000eb2:	610e      	str	r6, [r1, #16]
  LEAF_init(&leaf, SAMPLE_RATE, mediumMemory, MEDIUM_MEM_SIZE, &randomNumber);
 8000eb4:	9601      	str	r6, [sp, #4]
  	tThreshold_init(&threshold[i],0.01f * (float)storedMaximums[i], 0.05f * (float)storedMaximums[i], &leaf);
 8000eb6:	eddf aa46 	vldr	s21, [pc, #280]	; 8000fd0 <main+0x21c>
 8000eba:	ed9f aa46 	vldr	s20, [pc, #280]	; 8000fd4 <main+0x220>
  	storedMaxFloats[i] = (65535.0f / storedMaximums[i]);
 8000ebe:	eddf 9a46 	vldr	s19, [pc, #280]	; 8000fd8 <main+0x224>
 8000ec2:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8001020 <main+0x26c>
 8000ec6:	f8df 915c 	ldr.w	r9, [pc, #348]	; 8001024 <main+0x270>
 8000eca:	f8df 815c 	ldr.w	r8, [pc, #348]	; 8001028 <main+0x274>
 8000ece:	4f43      	ldr	r7, [pc, #268]	; (8000fdc <main+0x228>)
 8000ed0:	4d43      	ldr	r5, [pc, #268]	; (8000fe0 <main+0x22c>)
 8000ed2:	4c44      	ldr	r4, [pc, #272]	; (8000fe4 <main+0x230>)
  	tThreshold_init(&threshold[i],0.01f * (float)storedMaximums[i], 0.05f * (float)storedMaximums[i], &leaf);
 8000ed4:	f8df b128 	ldr.w	fp, [pc, #296]	; 8001000 <main+0x24c>
  	tSlide_init(&fastSlide[i],1.0f,500.0f, &leaf); //500
 8000ed8:	ed9f 9a43 	vldr	s18, [pc, #268]	; 8000fe8 <main+0x234>
  		tVZFilter_init(&opticalLowpass[i][j], Lowpass, 1000.0f, 0.2f, &leaf); //1000
 8000edc:	eddf 8a43 	vldr	s17, [pc, #268]	; 8000fec <main+0x238>
	  SPI_TX[i] = 0;
 8000ee0:	e9c1 6600 	strd	r6, r6, [r1]
  HAL_SPI_TransmitReceive_DMA(&hspi1, SPI_TX, SPI_RX, 32);
 8000ee4:	f005 fe10 	bl	8006b08 <HAL_SPI_TransmitReceive_DMA>
  LEAF_init(&leaf, SAMPLE_RATE, mediumMemory, MEDIUM_MEM_SIZE, &randomNumber);
 8000ee8:	4b41      	ldr	r3, [pc, #260]	; (8000ff0 <main+0x23c>)
 8000eea:	4a42      	ldr	r2, [pc, #264]	; (8000ff4 <main+0x240>)
 8000eec:	4942      	ldr	r1, [pc, #264]	; (8000ff8 <main+0x244>)
 8000eee:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8000ffc <main+0x248>
 8000ef2:	4843      	ldr	r0, [pc, #268]	; (8001000 <main+0x24c>)
 8000ef4:	f007 f894 	bl	8008020 <LEAF_init>
  for (int i = 0; i < NUM_ADC_CHANNELS; i++)
 8000ef8:	4b42      	ldr	r3, [pc, #264]	; (8001004 <main+0x250>)
 8000efa:	9300      	str	r3, [sp, #0]
  	tThreshold_init(&threshold[i],0.01f * (float)storedMaximums[i], 0.05f * (float)storedMaximums[i], &leaf);
 8000efc:	edda 7a00 	vldr	s15, [sl]
 8000f00:	4648      	mov	r0, r9
 8000f02:	4659      	mov	r1, fp
  	storedMaxFloats[i] = (65535.0f / storedMaximums[i]);
 8000f04:	2600      	movs	r6, #0
  	tThreshold_init(&threshold[i],0.01f * (float)storedMaximums[i], 0.05f * (float)storedMaximums[i], &leaf);
 8000f06:	eef8 0ae7 	vcvt.f32.s32	s1, s15
  		tVZFilter_init(&opticalLowpass[i][j], Lowpass, 1000.0f, 0.2f, &leaf); //1000
 8000f0a:	ed9f 8a3f 	vldr	s16, [pc, #252]	; 8001008 <main+0x254>
  	tThreshold_init(&threshold[i],0.01f * (float)storedMaximums[i], 0.05f * (float)storedMaximums[i], &leaf);
 8000f0e:	ee20 0a8a 	vmul.f32	s0, s1, s20
 8000f12:	ee60 0aaa 	vmul.f32	s1, s1, s21
 8000f16:	f006 fcbd 	bl	8007894 <tThreshold_init>
  	tSlide_init(&fastSlide[i],1.0f,500.0f, &leaf); //500
 8000f1a:	eef0 0a49 	vmov.f32	s1, s18
 8000f1e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000f22:	4659      	mov	r1, fp
 8000f24:	4640      	mov	r0, r8
 8000f26:	f006 fce7 	bl	80078f8 <tSlide_init>
  	tSlide_init(&slowSlide[i],1.0f,500.0f, &leaf); //500 //1000
 8000f2a:	eef0 0a49 	vmov.f32	s1, s18
 8000f2e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000f32:	4659      	mov	r1, fp
 8000f34:	4638      	mov	r0, r7
 8000f36:	f006 fcdf 	bl	80078f8 <tSlide_init>
  	storedMaxFloats[i] = (65535.0f / storedMaximums[i]);
 8000f3a:	ecfa 7a01 	vldmia	sl!, {s15}
 8000f3e:	9b00      	ldr	r3, [sp, #0]
 8000f40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f44:	ee89 7aa7 	vdiv.f32	s14, s19, s15
 8000f48:	eca3 7a01 	vstmia	r3!, {s14}
 8000f4c:	9300      	str	r3, [sp, #0]
  		tVZFilter_init(&opticalLowpass[i][j], Lowpass, 1000.0f, 0.2f, &leaf); //1000
 8000f4e:	1970      	adds	r0, r6, r5
 8000f50:	eef0 0a68 	vmov.f32	s1, s17
 8000f54:	eeb0 0a48 	vmov.f32	s0, s16
 8000f58:	465a      	mov	r2, fp
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	f006 feba 	bl	8007cd4 <tVZFilter_init>
  		tHighpass_init(&opticalHighpass[i][j], 30.0f, &leaf); //100
 8000f60:	1930      	adds	r0, r6, r4
  	for (int j = 0; j < FILTER_ORDER; j++)
 8000f62:	3604      	adds	r6, #4
  		tHighpass_init(&opticalHighpass[i][j], 30.0f, &leaf); //100
 8000f64:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8000f68:	4659      	mov	r1, fp
 8000f6a:	f006 fd1d 	bl	80079a8 <tHighpass_init>
  	for (int j = 0; j < FILTER_ORDER; j++)
 8000f6e:	2e0c      	cmp	r6, #12
 8000f70:	d1ed      	bne.n	8000f4e <main+0x19a>
  for (int i = 0; i < NUM_ADC_CHANNELS; i++)
 8000f72:	9b01      	ldr	r3, [sp, #4]
 8000f74:	f109 0904 	add.w	r9, r9, #4
 8000f78:	f108 0804 	add.w	r8, r8, #4
 8000f7c:	3704      	adds	r7, #4
 8000f7e:	3303      	adds	r3, #3
 8000f80:	350c      	adds	r5, #12
 8000f82:	340c      	adds	r4, #12
 8000f84:	2b0c      	cmp	r3, #12
 8000f86:	9301      	str	r3, [sp, #4]
 8000f88:	d1b8      	bne.n	8000efc <main+0x148>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	481f      	ldr	r0, [pc, #124]	; (800100c <main+0x258>)
 8000f8e:	f001 febd 	bl	8002d0c <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8000f92:	2110      	movs	r1, #16
 8000f94:	481d      	ldr	r0, [pc, #116]	; (800100c <main+0x258>)
 8000f96:	f001 feb9 	bl	8002d0c <HAL_DAC_Start>
  LEAF_generate_atodb(atodbTable, ATODB_TABLE_SIZE);
 8000f9a:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8000f9e:	481c      	ldr	r0, [pc, #112]	; (8001010 <main+0x25c>)
 8000fa0:	f006 ff1c 	bl	8007ddc <LEAF_generate_atodb>
  HAL_ADC_Start(&hadc2);
 8000fa4:	481b      	ldr	r0, [pc, #108]	; (8001014 <main+0x260>)
 8000fa6:	f001 faa9 	bl	80024fc <HAL_ADC_Start>
  HAL_ADCEx_MultiModeStart_DMA(&hadc1,(uint32_t*)&ADC_values,2 * ADC_BUFFER_SIZE);
 8000faa:	2204      	movs	r2, #4
 8000fac:	491a      	ldr	r1, [pc, #104]	; (8001018 <main+0x264>)
 8000fae:	481b      	ldr	r0, [pc, #108]	; (800101c <main+0x268>)
 8000fb0:	f001 fcee 	bl	8002990 <HAL_ADCEx_MultiModeStart_DMA>
	  HAL_Delay(100);
 8000fb4:	2064      	movs	r0, #100	; 0x64
 8000fb6:	f000 ffb7 	bl	8001f28 <HAL_Delay>
  while (1)
 8000fba:	e7fb      	b.n	8000fb4 <main+0x200>
 8000fbc:	e000ed00 	.word	0xe000ed00
 8000fc0:	58020800 	.word	0x58020800
 8000fc4:	2fffffff 	.word	0x2fffffff
 8000fc8:	30000000 	.word	0x30000000
 8000fcc:	20018cc0 	.word	0x20018cc0
 8000fd0:	3d4ccccd 	.word	0x3d4ccccd
 8000fd4:	3c23d70a 	.word	0x3c23d70a
 8000fd8:	477fff00 	.word	0x477fff00
 8000fdc:	20018abc 	.word	0x20018abc
 8000fe0:	20018a5c 	.word	0x20018a5c
 8000fe4:	20018a2c 	.word	0x20018a2c
 8000fe8:	43fa0000 	.word	0x43fa0000
 8000fec:	3e4ccccd 	.word	0x3e4ccccd
 8000ff0:	08000bf5 	.word	0x08000bf5
 8000ff4:	000493e0 	.word	0x000493e0
 8000ff8:	24000000 	.word	0x24000000
 8000ffc:	473b8000 	.word	0x473b8000
 8001000:	200189cc 	.word	0x200189cc
 8001004:	20018af0 	.word	0x20018af0
 8001008:	447a0000 	.word	0x447a0000
 800100c:	20000208 	.word	0x20000208
 8001010:	200002c8 	.word	0x200002c8
 8001014:	2000012c 	.word	0x2000012c
 8001018:	30000040 	.word	0x30000040
 800101c:	200000c8 	.word	0x200000c8
 8001020:	20000014 	.word	0x20000014
 8001024:	20018b64 	.word	0x20018b64
 8001028:	2001899c 	.word	0x2001899c

0800102c <attackDetectPeak2>:
	tempSamp = tempSamp * stringScaling[whichString] * 2.0f;
 800102c:	4abb      	ldr	r2, [pc, #748]	; (800131c <attackDetectPeak2+0x2f0>)
	float tempSamp = (((float)tempInt - TWO_TO_15) * INV_TWO_TO_15);
 800102e:	ee07 1a90 	vmov	s15, r1
 8001032:	eddf 6abb 	vldr	s13, [pc, #748]	; 8001320 <attackDetectPeak2+0x2f4>
 8001036:	eb00 0140 	add.w	r1, r0, r0, lsl #1
	tempSamp = tempSamp * stringScaling[whichString] * 2.0f;
 800103a:	eb02 0280 	add.w	r2, r2, r0, lsl #2
	float tempSamp = (((float)tempInt - TWO_TO_15) * INV_TWO_TO_15);
 800103e:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
	tempSamp = tempSamp * stringScaling[whichString] * 2.0f;
 8001042:	ed9f 7ab8 	vldr	s14, [pc, #736]	; 8001324 <attackDetectPeak2+0x2f8>
 8001046:	edd2 7a00 	vldr	s15, [r2]
	float tempSamp = (((float)tempInt - TWO_TO_15) * INV_TWO_TO_15);
 800104a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800104e:	4bb6      	ldr	r3, [pc, #728]	; (8001328 <attackDetectPeak2+0x2fc>)
	tempSamp = tempSamp * stringScaling[whichString] * 2.0f;
 8001050:	ee67 7a87 	vmul.f32	s15, s15, s14
{
 8001054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001058:	4fb4      	ldr	r7, [pc, #720]	; (800132c <attackDetectPeak2+0x300>)
	tempSamp = tempSamp * stringScaling[whichString] * 2.0f;
 800105a:	ee20 0a27 	vmul.f32	s0, s0, s15
{
 800105e:	4604      	mov	r4, r0
	tempSamp = tempSamp * stringScaling[whichString] * 2.0f;
 8001060:	0086      	lsls	r6, r0, #2
 8001062:	eb03 0881 	add.w	r8, r3, r1, lsl #2
 8001066:	2500      	movs	r5, #0
 8001068:	eb07 0781 	add.w	r7, r7, r1, lsl #2
{
 800106c:	ed2d 8b04 	vpush	{d8-d9}
		tempSamp = tHighpass_tick(&opticalHighpass[whichString][k], tempSamp * 0.999f);
 8001070:	ed9f 8aaf 	vldr	s16, [pc, #700]	; 8001330 <attackDetectPeak2+0x304>
{
 8001074:	b083      	sub	sp, #12
		tempSamp = tHighpass_tick(&opticalHighpass[whichString][k], tempSamp * 0.999f);
 8001076:	eb08 0005 	add.w	r0, r8, r5
 800107a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800107e:	f006 fcb3 	bl	80079e8 <tHighpass_tick>
		tempSamp = tVZFilter_tickEfficient(&opticalLowpass[whichString][k], tempSamp);
 8001082:	1978      	adds	r0, r7, r5
	for (int k = 0; k < FILTER_ORDER; k++)
 8001084:	3504      	adds	r5, #4
		tempSamp = tVZFilter_tickEfficient(&opticalLowpass[whichString][k], tempSamp);
 8001086:	f006 fcbf 	bl	8007a08 <tVZFilter_tickEfficient>
	for (int k = 0; k < FILTER_ORDER; k++)
 800108a:	2d0c      	cmp	r5, #12
 800108c:	d1f3      	bne.n	8001076 <attackDetectPeak2+0x4a>
	float tempAbs = fabsf(tempSamp);
 800108e:	eeb0 0ac0 	vabs.f32	s0, s0
	tempAbsInt[whichString] = (tempAbs * (TWO_TO_16 - 1));
 8001092:	ed9f 8aa8 	vldr	s16, [pc, #672]	; 8001334 <attackDetectPeak2+0x308>
 8001096:	4ba8      	ldr	r3, [pc, #672]	; (8001338 <attackDetectPeak2+0x30c>)
	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 8001098:	48a8      	ldr	r0, [pc, #672]	; (800133c <attackDetectPeak2+0x310>)
	tempAbsInt[whichString] = (tempAbs * (TWO_TO_16 - 1));
 800109a:	ee60 7a08 	vmul.f32	s15, s0, s16
	Dsmoothed2 = LEAF_clip(0.0f, Dsmoothed2, 1.0f);
 800109e:	eddf 8aa8 	vldr	s17, [pc, #672]	; 8001340 <attackDetectPeak2+0x314>
	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 80010a2:	4430      	add	r0, r6
	Dsmoothed2 = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 80010a4:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 800139c <attackDetectPeak2+0x370>
	float slope = (dbSmoothed2 - prevdbSmoothed2[whichString]);
 80010a8:	4da6      	ldr	r5, [pc, #664]	; (8001344 <attackDetectPeak2+0x318>)
	tempAbsInt[whichString] = (tempAbs * (TWO_TO_16 - 1));
 80010aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 80010ae:	4fa6      	ldr	r7, [pc, #664]	; (8001348 <attackDetectPeak2+0x31c>)
	tempAbsInt[whichString] = (tempAbs * (TWO_TO_16 - 1));
 80010b0:	ee17 2a90 	vmov	r2, s15
 80010b4:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 80010b8:	f006 fc44 	bl	8007944 <tSlide_tick>
	smoothedInt[whichString] = (Dsmoothed * (TWO_TO_16 - 1));
 80010bc:	ee20 7a08 	vmul.f32	s14, s0, s16
	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 80010c0:	4aa2      	ldr	r2, [pc, #648]	; (800134c <attackDetectPeak2+0x320>)
	smoothedInt[whichString] = (Dsmoothed * (TWO_TO_16 - 1));
 80010c2:	4ba3      	ldr	r3, [pc, #652]	; (8001350 <attackDetectPeak2+0x324>)
 80010c4:	eebd 7ac7 	vcvt.s32.f32	s14, s14
	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 80010c8:	ed82 0a00 	vstr	s0, [r2]
	Dsmoothed2 = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 80010cc:	48a1      	ldr	r0, [pc, #644]	; (8001354 <attackDetectPeak2+0x328>)
	smoothedInt[whichString] = (Dsmoothed * (TWO_TO_16 - 1));
 80010ce:	ee17 2a10 	vmov	r2, s14
	Dsmoothed2 = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 80010d2:	4430      	add	r0, r6
	smoothedInt[whichString] = (Dsmoothed * (TWO_TO_16 - 1));
 80010d4:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	Dsmoothed2 = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 80010d8:	f006 fc34 	bl	8007944 <tSlide_tick>
 80010dc:	eef0 0a40 	vmov.f32	s1, s0
	Dsmoothed2 = LEAF_clip(0.0f, Dsmoothed2, 1.0f);
 80010e0:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80010e4:	eeb0 0a68 	vmov.f32	s0, s17
	Dsmoothed2 = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 80010e8:	edc8 0a00 	vstr	s1, [r8]
	Dsmoothed2 = LEAF_clip(0.0f, Dsmoothed2, 1.0f);
 80010ec:	f006 fe62 	bl	8007db4 <LEAF_clip>
 80010f0:	eeb0 7a40 	vmov.f32	s14, s0
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 80010f4:	eddf 7a98 	vldr	s15, [pc, #608]	; 8001358 <attackDetectPeak2+0x32c>
 80010f8:	4b98      	ldr	r3, [pc, #608]	; (800135c <attackDetectPeak2+0x330>)
 80010fa:	eeb2 1a08 	vmov.f32	s2, #40	; 0x41400000  12.0
	smoothedInt2[whichString] = (Dsmoothed2 * (TWO_TO_16 - 1));
 80010fe:	4a98      	ldr	r2, [pc, #608]	; (8001360 <attackDetectPeak2+0x334>)
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 8001100:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001104:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8001364 <attackDetectPeak2+0x338>
	smoothedInt2[whichString] = (Dsmoothed2 * (TWO_TO_16 - 1));
 8001108:	ee67 6a08 	vmul.f32	s13, s14, s16
	Dsmoothed2 = LEAF_clip(0.0f, Dsmoothed2, 1.0f);
 800110c:	ed88 7a00 	vstr	s14, [r8]
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 8001110:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	smoothedInt2[whichString] = (Dsmoothed2 * (TWO_TO_16 - 1));
 8001114:	eefd 6ae6 	vcvt.s32.f32	s13, s13
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 8001118:	ee17 1a90 	vmov	r1, s15
 800111c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8001120:	edd3 0a00 	vldr	s1, [r3]
	smoothedInt2[whichString] = (Dsmoothed2 * (TWO_TO_16 - 1));
 8001124:	ee16 3a90 	vmov	r3, s13
 8001128:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 800112c:	f006 fe42 	bl	8007db4 <LEAF_clip>
	dbSmoothedInt[whichString] = dbSmoothed2 * 100.0f;
 8001130:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8001368 <attackDetectPeak2+0x33c>
	float integerVersion = Dsmoothed2 * (TWO_TO_16 - 1);
 8001134:	ed98 9a00 	vldr	s18, [r8]
	float slope = (dbSmoothed2 - prevdbSmoothed2[whichString]);
 8001138:	19ab      	adds	r3, r5, r6
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 800113a:	eef0 7a40 	vmov.f32	s15, s0
	dbSmoothedInt[whichString] = dbSmoothed2 * 100.0f;
 800113e:	4a8b      	ldr	r2, [pc, #556]	; (800136c <attackDetectPeak2+0x340>)
 8001140:	ee20 7a07 	vmul.f32	s14, s0, s14
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
 8001144:	488a      	ldr	r0, [pc, #552]	; (8001370 <attackDetectPeak2+0x344>)
	float integerVersion = Dsmoothed2 * (TWO_TO_16 - 1);
 8001146:	ee29 9a08 	vmul.f32	s18, s18, s16
	float slope = (dbSmoothed2 - prevdbSmoothed2[whichString]);
 800114a:	ed93 8a00 	vldr	s16, [r3]
	slopeStorage[whichString] = slope;
 800114e:	4b89      	ldr	r3, [pc, #548]	; (8001374 <attackDetectPeak2+0x348>)
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
 8001150:	4430      	add	r0, r6
	float slope = (dbSmoothed2 - prevdbSmoothed2[whichString]);
 8001152:	ee37 8ac8 	vsub.f32	s16, s15, s16
	dbSmoothed2 = LEAF_clip(-80.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 8001156:	ed87 0a00 	vstr	s0, [r7]
	dbSmoothedInt[whichString] = dbSmoothed2 * 100.0f;
 800115a:	eebd 7ac7 	vcvt.s32.f32	s14, s14
	slopeStorage[whichString] = slope;
 800115e:	4433      	add	r3, r6
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
 8001160:	eeb0 0a49 	vmov.f32	s0, s18
	slopeStorage[whichString] = slope;
 8001164:	ed83 8a00 	vstr	s16, [r3]
	dbSmoothedInt[whichString] = dbSmoothed2 * 100.0f;
 8001168:	ee17 3a10 	vmov	r3, s14
 800116c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
 8001170:	f006 fba8 	bl	80078c4 <tThreshold_tick>
 8001174:	4b80      	ldr	r3, [pc, #512]	; (8001378 <attackDetectPeak2+0x34c>)
	if ((slope > 0.1f) && (threshOut > 0) && (!armed[whichString]) && (!stringStates[whichString]))
 8001176:	4a81      	ldr	r2, [pc, #516]	; (800137c <attackDetectPeak2+0x350>)
 8001178:	2800      	cmp	r0, #0
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
 800117a:	6018      	str	r0, [r3, #0]
	if ((slope > 0.1f) && (threshOut > 0) && (!armed[whichString]) && (!stringStates[whichString]))
 800117c:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 8001180:	dd06      	ble.n	8001190 <attackDetectPeak2+0x164>
 8001182:	eddf 7a7f 	vldr	s15, [pc, #508]	; 8001380 <attackDetectPeak2+0x354>
 8001186:	eeb4 8a67 	vcmp.f32	s16, s15
 800118a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800118e:	dc0b      	bgt.n	80011a8 <attackDetectPeak2+0x17c>
	if (armed[whichString] == 1)
 8001190:	2b01      	cmp	r3, #1
 8001192:	d01e      	beq.n	80011d2 <attackDetectPeak2+0x1a6>
 8001194:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	prevdbSmoothed2[whichString] = dbSmoothed2;
 8001198:	4435      	add	r5, r6
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	602b      	str	r3, [r5, #0]
}
 800119e:	b003      	add	sp, #12
 80011a0:	ecbd 8b04 	vpop	{d8-d9}
 80011a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((slope > 0.1f) && (threshOut > 0) && (!armed[whichString]) && (!stringStates[whichString]))
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d1f1      	bne.n	8001190 <attackDetectPeak2+0x164>
 80011ac:	4b75      	ldr	r3, [pc, #468]	; (8001384 <attackDetectPeak2+0x358>)
 80011ae:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d1ee      	bne.n	8001194 <attackDetectPeak2+0x168>
		pickupMaximums[whichString] = 0.0f;
 80011b6:	4974      	ldr	r1, [pc, #464]	; (8001388 <attackDetectPeak2+0x35c>)
		stringMaxes[whichString] = 0;
 80011b8:	eef0 7a68 	vmov.f32	s15, s17
 80011bc:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 80013a0 <attackDetectPeak2+0x374>
		pickupMaximums[whichString] = 0.0f;
 80011c0:	4431      	add	r1, r6
		stringMaxes[whichString] = 0;
 80011c2:	f849 3024 	str.w	r3, [r9, r4, lsl #2]
		pickupMaximums[whichString] = 0.0f;
 80011c6:	edc1 8a00 	vstr	s17, [r1]
		armed[whichString] = 1;
 80011ca:	2101      	movs	r1, #1
 80011cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
	if (armed[whichString] == 1)
 80011d0:	e007      	b.n	80011e2 <attackDetectPeak2+0x1b6>
		if (integerVersion > stringMaxes[whichString])
 80011d2:	f8df 91cc 	ldr.w	r9, [pc, #460]	; 80013a0 <attackDetectPeak2+0x374>
 80011d6:	f859 3024 	ldr.w	r3, [r9, r4, lsl #2]
 80011da:	ee07 3a90 	vmov	s15, r3
 80011de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011e2:	eeb4 9ae7 	vcmpe.f32	s18, s15
 80011e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ea:	f300 808a 	bgt.w	8001302 <attackDetectPeak2+0x2d6>
		armedCounter[whichString]++;
 80011ee:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 80013a4 <attackDetectPeak2+0x378>
		if (slope <= 0.0f)
 80011f2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
			downCounter[whichString]++;
 80011f6:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 80013a8 <attackDetectPeak2+0x37c>
		armedCounter[whichString]++;
 80011fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
		if (slope <= 0.0f)
 80011fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		armedCounter[whichString]++;
 8001202:	f103 0301 	add.w	r3, r3, #1
 8001206:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
		if (slope <= 0.0f)
 800120a:	d804      	bhi.n	8001216 <attackDetectPeak2+0x1ea>
			downCounter[whichString]++;
 800120c:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8001210:	3101      	adds	r1, #1
 8001212:	f84a 1024 	str.w	r1, [sl, r4, lsl #2]
		if (slope > 0.001f)
 8001216:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800138c <attackDetectPeak2+0x360>
 800121a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800121e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001222:	dc19      	bgt.n	8001258 <attackDetectPeak2+0x22c>
		if (downCounter[whichString] > 400)
 8001224:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8001228:	f5b1 7fc8 	cmp.w	r1, #400	; 0x190
 800122c:	dd08      	ble.n	8001240 <attackDetectPeak2+0x214>
			armed[whichString] = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			armedCounter[whichString] = 0;
 8001234:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
			downCounter[whichString] = 0;
 8001238:	f84a 3024 	str.w	r3, [sl, r4, lsl #2]
			stringMaxes[whichString] = 0;
 800123c:	f849 3024 	str.w	r3, [r9, r4, lsl #2]
		if (outcountdown[whichString] > 0)
 8001240:	f8df b168 	ldr.w	fp, [pc, #360]	; 80013ac <attackDetectPeak2+0x380>
 8001244:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8001248:	2900      	cmp	r1, #0
 800124a:	dd0e      	ble.n	800126a <attackDetectPeak2+0x23e>
			outcountdown[whichString]--;
 800124c:	f85b 3024 	ldr.w	r3, [fp, r4, lsl #2]
 8001250:	3b01      	subs	r3, #1
 8001252:	f84b 3024 	str.w	r3, [fp, r4, lsl #2]
 8001256:	e79d      	b.n	8001194 <attackDetectPeak2+0x168>
			downCounter[whichString] = 0;
 8001258:	2100      	movs	r1, #0
		if (outcountdown[whichString] > 0)
 800125a:	f8df b150 	ldr.w	fp, [pc, #336]	; 80013ac <attackDetectPeak2+0x380>
			downCounter[whichString] = 0;
 800125e:	f84a 1024 	str.w	r1, [sl, r4, lsl #2]
		if (outcountdown[whichString] > 0)
 8001262:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8001266:	2900      	cmp	r1, #0
 8001268:	dcf0      	bgt.n	800124c <attackDetectPeak2+0x220>
		else if ((!stringTouchRH[whichString]) && stringTouchRHPrev[whichString])
 800126a:	4849      	ldr	r0, [pc, #292]	; (8001390 <attackDetectPeak2+0x364>)
 800126c:	f830 1014 	ldrh.w	r1, [r0, r4, lsl #1]
 8001270:	b289      	uxth	r1, r1
 8001272:	b929      	cbnz	r1, 8001280 <attackDetectPeak2+0x254>
 8001274:	4947      	ldr	r1, [pc, #284]	; (8001394 <attackDetectPeak2+0x368>)
 8001276:	f831 1014 	ldrh.w	r1, [r1, r4, lsl #1]
 800127a:	b289      	uxth	r1, r1
 800127c:	2900      	cmp	r1, #0
 800127e:	d147      	bne.n	8001310 <attackDetectPeak2+0x2e4>
		else if ((outcountdown[whichString] == 0) || ((armedCounter[whichString] == 1) && (!stringTouchRH[whichString])))
 8001280:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8001284:	b139      	cbz	r1, 8001296 <attackDetectPeak2+0x26a>
 8001286:	2b01      	cmp	r3, #1
 8001288:	d184      	bne.n	8001194 <attackDetectPeak2+0x168>
 800128a:	f830 3014 	ldrh.w	r3, [r0, r4, lsl #1]
 800128e:	b29b      	uxth	r3, r3
 8001290:	2b00      	cmp	r3, #0
 8001292:	f47f af7f 	bne.w	8001194 <attackDetectPeak2+0x168>
			output = (float)stringMaxes[whichString];
 8001296:	f859 1024 	ldr.w	r1, [r9, r4, lsl #2]
			if (storedMaximums[whichString] < output)
 800129a:	4b3f      	ldr	r3, [pc, #252]	; (8001398 <attackDetectPeak2+0x36c>)
			output = (float)stringMaxes[whichString];
 800129c:	ee07 1a90 	vmov	s15, r1
			if (storedMaximums[whichString] < output)
 80012a0:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
			output = (float)stringMaxes[whichString];
 80012a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			if (storedMaximums[whichString] < output)
 80012a8:	ee07 1a10 	vmov	s14, r1
 80012ac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80012b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b8:	d505      	bpl.n	80012c6 <attackDetectPeak2+0x29a>
				storedMaximums[whichString] = output; // TODO:new
 80012ba:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80012be:	ee17 1a10 	vmov	r1, s14
 80012c2:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
			output = LEAF_clip(0.0f, output * 4.0f, 65535.0f);
 80012c6:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 80012ca:	ed9f 1a1a 	vldr	s2, [pc, #104]	; 8001334 <attackDetectPeak2+0x308>
 80012ce:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8001340 <attackDetectPeak2+0x314>
 80012d2:	9201      	str	r2, [sp, #4]
 80012d4:	ee67 0aa0 	vmul.f32	s1, s15, s1
 80012d8:	f006 fd6c 	bl	8007db4 <LEAF_clip>
			armed[whichString] = 0;
 80012dc:	2300      	movs	r3, #0
 80012de:	9a01      	ldr	r2, [sp, #4]
	return (int)output;
 80012e0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
			armedCounter[whichString] = 0;
 80012e4:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
			armed[whichString] = 0;
 80012e8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			downCounter[whichString] = 0;
 80012ec:	f84a 3024 	str.w	r3, [sl, r4, lsl #2]
	return (int)output;
 80012f0:	ee17 0a90 	vmov	r0, s15
			stringMaxes[whichString] = 0;
 80012f4:	f849 3024 	str.w	r3, [r9, r4, lsl #2]
			outcountdown[whichString] = -1;
 80012f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012fc:	f84b 3024 	str.w	r3, [fp, r4, lsl #2]
 8001300:	e74a      	b.n	8001198 <attackDetectPeak2+0x16c>
			stringMaxes[whichString] = integerVersion;
 8001302:	eebd 9ac9 	vcvt.s32.f32	s18, s18
 8001306:	ee19 3a10 	vmov	r3, s18
 800130a:	f849 3024 	str.w	r3, [r9, r4, lsl #2]
 800130e:	e76e      	b.n	80011ee <attackDetectPeak2+0x1c2>
			outcountdown[whichString] = 64; //was 64/maybe sometimes gets rh touch release a little early if sensitivity is too low? Saw this on a scope reading and it was 1.4ms early so adding a 1.4ms delay to compensate
 8001310:	2340      	movs	r3, #64	; 0x40
 8001312:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001316:	f84b 3024 	str.w	r3, [fp, r4, lsl #2]
 800131a:	e73d      	b.n	8001198 <attackDetectPeak2+0x16c>
 800131c:	20000024 	.word	0x20000024
 8001320:	47000000 	.word	0x47000000
 8001324:	387ffffc 	.word	0x387ffffc
 8001328:	20018a2c 	.word	0x20018a2c
 800132c:	20018a5c 	.word	0x20018a5c
 8001330:	3f7fbe77 	.word	0x3f7fbe77
 8001334:	477fff00 	.word	0x477fff00
 8001338:	20018b50 	.word	0x20018b50
 800133c:	2001899c 	.word	0x2001899c
 8001340:	00000000 	.word	0x00000000
 8001344:	20018a9c 	.word	0x20018a9c
 8001348:	20018968 	.word	0x20018968
 800134c:	200002a0 	.word	0x200002a0
 8001350:	20018acc 	.word	0x20018acc
 8001354:	20018abc 	.word	0x20018abc
 8001358:	46c34e00 	.word	0x46c34e00
 800135c:	200002c8 	.word	0x200002c8
 8001360:	20018adc 	.word	0x20018adc
 8001364:	c2a00000 	.word	0xc2a00000
 8001368:	42c80000 	.word	0x42c80000
 800136c:	2001896c 	.word	0x2001896c
 8001370:	20018b64 	.word	0x20018b64
 8001374:	20018aac 	.word	0x20018aac
 8001378:	20018b60 	.word	0x20018b60
 800137c:	200002a8 	.word	0x200002a8
 8001380:	3dcccccd 	.word	0x3dcccccd
 8001384:	20018b28 	.word	0x20018b28
 8001388:	20018a8c 	.word	0x20018a8c
 800138c:	3a83126f 	.word	0x3a83126f
 8001390:	20018b40 	.word	0x20018b40
 8001394:	20018b48 	.word	0x20018b48
 8001398:	20000014 	.word	0x20000014
 800139c:	200002a4 	.word	0x200002a4
 80013a0:	20018b00 	.word	0x20018b00
 80013a4:	200002b8 	.word	0x200002b8
 80013a8:	2001898c 	.word	0x2001898c
 80013ac:	20000004 	.word	0x20000004

080013b0 <ADC_Frame>:
	adcBytes[0] = ADC_values[offset*2] & 65535;
 80013b0:	4b62      	ldr	r3, [pc, #392]	; (800153c <ADC_Frame+0x18c>)
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 80013b2:	2201      	movs	r2, #1
	adcBytes[0] = ADC_values[offset*2] & 65535;
 80013b4:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 80013b8:	4861      	ldr	r0, [pc, #388]	; (8001540 <ADC_Frame+0x190>)
{
 80013ba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	adcBytes[1] = ADC_values[offset*2 + 1] & 65535;
 80013be:	e9d1 4310 	ldrd	r4, r3, [r1, #64]	; 0x40
{
 80013c2:	ed2d 8b02 	vpush	{d8}
 80013c6:	b085      	sub	sp, #20
		if (howManyFrames > 0)
 80013c8:	f8df b1a8 	ldr.w	fp, [pc, #424]	; 8001574 <ADC_Frame+0x1c4>
	adcBytes[2] = ADC_values[offset*2] >> 16;
 80013cc:	0c25      	lsrs	r5, r4, #16
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 80013ce:	4611      	mov	r1, r2
	adcBytes[1] = ADC_values[offset*2 + 1] & 65535;
 80013d0:	f8ad 300a 	strh.w	r3, [sp, #10]
	adcBytes[3] = ADC_values[offset*2 + 1] >> 16;
 80013d4:	0c1b      	lsrs	r3, r3, #16
	adcBytes[2] = ADC_values[offset*2] >> 16;
 80013d6:	f8ad 500c 	strh.w	r5, [sp, #12]
	adcBytes[3] = ADC_values[offset*2 + 1] >> 16;
 80013da:	f8ad 300e 	strh.w	r3, [sp, #14]
	adcBytes[0] = ADC_values[offset*2] & 65535;
 80013de:	f8ad 4008 	strh.w	r4, [sp, #8]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 80013e2:	f003 f929 	bl	8004638 <HAL_GPIO_WritePin>
		if (howManyFrames > 0)
 80013e6:	f8db 3000 	ldr.w	r3, [fp]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	dd02      	ble.n	80013f4 <ADC_Frame+0x44>
			howManyFrames--;
 80013ee:	3b01      	subs	r3, #1
 80013f0:	f8cb 3000 	str.w	r3, [fp]
 80013f4:	f10d 0908 	add.w	r9, sp, #8
 80013f8:	4f52      	ldr	r7, [pc, #328]	; (8001544 <ADC_Frame+0x194>)
 80013fa:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8001578 <ADC_Frame+0x1c8>
{
 80013fe:	2400      	movs	r4, #0
 8001400:	4e51      	ldr	r6, [pc, #324]	; (8001548 <ADC_Frame+0x198>)
 8001402:	f8df a178 	ldr.w	sl, [pc, #376]	; 800157c <ADC_Frame+0x1cc>
					pickupMaximums[j] = 0.0f;
 8001406:	ed9f 8a51 	vldr	s16, [pc, #324]	; 800154c <ADC_Frame+0x19c>
			didPlucked[j] = attackDetectPeak2(j, tempInt);
 800140a:	f839 1b02 	ldrh.w	r1, [r9], #2
 800140e:	4620      	mov	r0, r4
 8001410:	f7ff fe0c 	bl	800102c <attackDetectPeak2>
			if (howManyFrames == 0)
 8001414:	f8db 5000 	ldr.w	r5, [fp]
			didPlucked[j] = attackDetectPeak2(j, tempInt);
 8001418:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
			if (howManyFrames == 0)
 800141c:	2d00      	cmp	r5, #0
 800141e:	d167      	bne.n	80014f0 <ADC_Frame+0x140>
				if (stringTouchLH[j] && (stringPressed[j] == 65535))
 8001420:	4b4b      	ldr	r3, [pc, #300]	; (8001550 <ADC_Frame+0x1a0>)
 8001422:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 8001426:	b29b      	uxth	r3, r3
 8001428:	b133      	cbz	r3, 8001438 <ADC_Frame+0x88>
 800142a:	8835      	ldrh	r5, [r6, #0]
 800142c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001430:	1aed      	subs	r5, r5, r3
 8001432:	fab5 f585 	clz	r5, r5
 8001436:	096d      	lsrs	r5, r5, #5
				if (j == 1)
 8001438:	2c01      	cmp	r4, #1
					if (stringTouchRH[j]  > 0)
 800143a:	4b46      	ldr	r3, [pc, #280]	; (8001554 <ADC_Frame+0x1a4>)
				if (j == 1)
 800143c:	d069      	beq.n	8001512 <ADC_Frame+0x162>
				if (((didPlucked[j] > 0)) && (!stringSounding[j]) && (!stringTouchRH[j]))// && (!LHmuted))
 800143e:	f85a 2024 	ldr.w	r2, [sl, r4, lsl #2]
 8001442:	2a00      	cmp	r2, #0
 8001444:	dd35      	ble.n	80014b2 <ADC_Frame+0x102>
 8001446:	4a44      	ldr	r2, [pc, #272]	; (8001558 <ADC_Frame+0x1a8>)
 8001448:	9200      	str	r2, [sp, #0]
 800144a:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800144e:	bb82      	cbnz	r2, 80014b2 <ADC_Frame+0x102>
 8001450:	f833 1014 	ldrh.w	r1, [r3, r4, lsl #1]
 8001454:	b289      	uxth	r1, r1
 8001456:	bb61      	cbnz	r1, 80014b2 <ADC_Frame+0x102>
					if (didPlucked[j] > totalMaximums[j])
 8001458:	4940      	ldr	r1, [pc, #256]	; (800155c <ADC_Frame+0x1ac>)
 800145a:	f85a c024 	ldr.w	ip, [sl, r4, lsl #2]
 800145e:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
 8001462:	4584      	cmp	ip, r0
 8001464:	dd03      	ble.n	800146e <ADC_Frame+0xbe>
						totalMaximums[j] = didPlucked[j];
 8001466:	f85a 0024 	ldr.w	r0, [sl, r4, lsl #2]
 800146a:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
					if (didPlucked[j] > 65535)
 800146e:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8001472:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8001476:	db03      	blt.n	8001480 <ADC_Frame+0xd0>
						didPlucked[j] = 65535;
 8001478:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800147c:	f84a 1024 	str.w	r1, [sl, r4, lsl #2]
					if (stringPressed[j] == 65535)
 8001480:	8830      	ldrh	r0, [r6, #0]
 8001482:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001486:	4288      	cmp	r0, r1
 8001488:	d103      	bne.n	8001492 <ADC_Frame+0xe2>
						hammerOnWait[j] = 400;
 800148a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800148e:	603a      	str	r2, [r7, #0]
						openstrings[j] = 1;
 8001490:	2201      	movs	r2, #1
 8001492:	4933      	ldr	r1, [pc, #204]	; (8001560 <ADC_Frame+0x1b0>)
 8001494:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
					stringStates[j] = didPlucked[j];
 8001498:	f85a 2024 	ldr.w	r2, [sl, r4, lsl #2]
 800149c:	f8c8 2000 	str.w	r2, [r8]
					if (j == 0)
 80014a0:	2c00      	cmp	r4, #0
 80014a2:	d040      	beq.n	8001526 <ADC_Frame+0x176>
					stringSounding[j] = 1;
 80014a4:	2101      	movs	r1, #1
 80014a6:	9800      	ldr	r0, [sp, #0]
 80014a8:	f840 1024 	str.w	r1, [r0, r4, lsl #2]
					lastPlucked[j] = stringStates[j];
 80014ac:	492d      	ldr	r1, [pc, #180]	; (8001564 <ADC_Frame+0x1b4>)
 80014ae:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
				if ((stringTouchRH[j]) && (stringSounding[j]))
 80014b2:	f833 2014 	ldrh.w	r2, [r3, r4, lsl #1]
 80014b6:	b292      	uxth	r2, r2
 80014b8:	b182      	cbz	r2, 80014dc <ADC_Frame+0x12c>
 80014ba:	4a27      	ldr	r2, [pc, #156]	; (8001558 <ADC_Frame+0x1a8>)
 80014bc:	9200      	str	r2, [sp, #0]
 80014be:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80014c2:	b15a      	cbz	r2, 80014dc <ADC_Frame+0x12c>
					if (j == 0)
 80014c4:	b33c      	cbz	r4, 8001516 <ADC_Frame+0x166>
					pickupMaximums[j] = 0.0f;
 80014c6:	4a28      	ldr	r2, [pc, #160]	; (8001568 <ADC_Frame+0x1b8>)
					stringSounding[j] = 0;
 80014c8:	9900      	ldr	r1, [sp, #0]
					pickupMaximums[j] = 0.0f;
 80014ca:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80014ce:	ed82 8a00 	vstr	s16, [r2]
					stringStates[j] = 0;
 80014d2:	2200      	movs	r2, #0
					stringSounding[j] = 0;
 80014d4:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
					stringStates[j] = 0;
 80014d8:	f8c8 2000 	str.w	r2, [r8]
				if (!LHmuted)
 80014dc:	b915      	cbnz	r5, 80014e4 <ADC_Frame+0x134>
					hammerOnWait[j] = 400;
 80014de:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80014e2:	603a      	str	r2, [r7, #0]
				stringTouchRHPrev[j] = stringTouchRH[j];
 80014e4:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 80014e8:	4a20      	ldr	r2, [pc, #128]	; (800156c <ADC_Frame+0x1bc>)
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
		for (int j = 0; j < 4; j++)
 80014f0:	3401      	adds	r4, #1
 80014f2:	3704      	adds	r7, #4
 80014f4:	f108 0804 	add.w	r8, r8, #4
 80014f8:	3602      	adds	r6, #2
 80014fa:	2c04      	cmp	r4, #4
 80014fc:	d185      	bne.n	800140a <ADC_Frame+0x5a>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	2101      	movs	r1, #1
 8001502:	480f      	ldr	r0, [pc, #60]	; (8001540 <ADC_Frame+0x190>)
}
 8001504:	b005      	add	sp, #20
 8001506:	ecbd 8b02 	vpop	{d8}
 800150a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800150e:	f003 b893 	b.w	8004638 <HAL_GPIO_WritePin>
					if (stringTouchRH[j]  > 0)
 8001512:	885a      	ldrh	r2, [r3, #2]
 8001514:	e793      	b.n	800143e <ADC_Frame+0x8e>
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001516:	4622      	mov	r2, r4
 8001518:	2180      	movs	r1, #128	; 0x80
 800151a:	4815      	ldr	r0, [pc, #84]	; (8001570 <ADC_Frame+0x1c0>)
 800151c:	9301      	str	r3, [sp, #4]
 800151e:	f003 f88b 	bl	8004638 <HAL_GPIO_WritePin>
 8001522:	9b01      	ldr	r3, [sp, #4]
 8001524:	e7cf      	b.n	80014c6 <ADC_Frame+0x116>
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001526:	2201      	movs	r2, #1
 8001528:	2180      	movs	r1, #128	; 0x80
 800152a:	4811      	ldr	r0, [pc, #68]	; (8001570 <ADC_Frame+0x1c0>)
 800152c:	9301      	str	r3, [sp, #4]
 800152e:	f003 f883 	bl	8004638 <HAL_GPIO_WritePin>
					lastPlucked[j] = stringStates[j];
 8001532:	f8d8 2000 	ldr.w	r2, [r8]
 8001536:	9b01      	ldr	r3, [sp, #4]
 8001538:	e7b4      	b.n	80014a4 <ADC_Frame+0xf4>
 800153a:	bf00      	nop
 800153c:	30000000 	.word	0x30000000
 8001540:	58020000 	.word	0x58020000
 8001544:	200189ac 	.word	0x200189ac
 8001548:	20018b10 	.word	0x20018b10
 800154c:	00000000 	.word	0x00000000
 8001550:	20018b38 	.word	0x20018b38
 8001554:	20018b40 	.word	0x20018b40
 8001558:	20018b18 	.word	0x20018b18
 800155c:	20018b74 	.word	0x20018b74
 8001560:	20018a1c 	.word	0x20018a1c
 8001564:	200189bc 	.word	0x200189bc
 8001568:	20018a8c 	.word	0x20018a8c
 800156c:	20018b48 	.word	0x20018b48
 8001570:	58020800 	.word	0x58020800
 8001574:	20000000 	.word	0x20000000
 8001578:	20018b28 	.word	0x20018b28
 800157c:	2001897c 	.word	0x2001897c

08001580 <HAL_ADC_ConvCpltCallback>:
	if (hadc == &hadc1)
 8001580:	4b03      	ldr	r3, [pc, #12]	; (8001590 <HAL_ADC_ConvCpltCallback+0x10>)
 8001582:	4283      	cmp	r3, r0
 8001584:	d000      	beq.n	8001588 <HAL_ADC_ConvCpltCallback+0x8>
}
 8001586:	4770      	bx	lr
		ADC_Frame(ADC_FRAME_SIZE);
 8001588:	2001      	movs	r0, #1
 800158a:	f7ff bf11 	b.w	80013b0 <ADC_Frame>
 800158e:	bf00      	nop
 8001590:	200000c8 	.word	0x200000c8

08001594 <HAL_ADC_ConvHalfCpltCallback>:
	if (hadc == &hadc1)
 8001594:	4b03      	ldr	r3, [pc, #12]	; (80015a4 <HAL_ADC_ConvHalfCpltCallback+0x10>)
 8001596:	4283      	cmp	r3, r0
 8001598:	d000      	beq.n	800159c <HAL_ADC_ConvHalfCpltCallback+0x8>
}
 800159a:	4770      	bx	lr
		ADC_Frame(0);
 800159c:	2000      	movs	r0, #0
 800159e:	f7ff bf07 	b.w	80013b0 <ADC_Frame>
 80015a2:	bf00      	nop
 80015a4:	200000c8 	.word	0x200000c8

080015a8 <HAL_SPI_TxRxCpltCallback>:
{
 80015a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	spiBuffer = 1;
 80015ac:	2201      	movs	r2, #1
 80015ae:	4c39      	ldr	r4, [pc, #228]	; (8001694 <HAL_SPI_TxRxCpltCallback+0xec>)
{
 80015b0:	b083      	sub	sp, #12
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80015b2:	4839      	ldr	r0, [pc, #228]	; (8001698 <HAL_SPI_TxRxCpltCallback+0xf0>)
 80015b4:	2102      	movs	r1, #2
	spiBuffer = 1;
 80015b6:	6022      	str	r2, [r4, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80015b8:	f003 f83e 	bl	8004638 <HAL_GPIO_WritePin>
		stringTouchLH[j] = (SPI_RX[24] >> (j+4)) & 1;
 80015bc:	4b37      	ldr	r3, [pc, #220]	; (800169c <HAL_SPI_TxRxCpltCallback+0xf4>)
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 80015be:	6824      	ldr	r4, [r4, #0]
		stringPressed[j] = (SPI_RX[currentnumber] << 8) + SPI_RX[currentnumber+1];
 80015c0:	f893 5030 	ldrb.w	r5, [r3, #48]	; 0x30
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 80015c4:	00e1      	lsls	r1, r4, #3
		stringPressed[j] = (SPI_RX[currentnumber] << 8) + SPI_RX[currentnumber+1];
 80015c6:	f893 7031 	ldrb.w	r7, [r3, #49]	; 0x31
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 80015ca:	ea4f 1c04 	mov.w	ip, r4, lsl #4
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 80015ce:	4c34      	ldr	r4, [pc, #208]	; (80016a0 <HAL_SPI_TxRxCpltCallback+0xf8>)
		stringPressed[j] = (SPI_RX[currentnumber] << 8) + SPI_RX[currentnumber+1];
 80015d0:	eb07 2705 	add.w	r7, r7, r5, lsl #8
 80015d4:	f893 5032 	ldrb.w	r5, [r3, #50]	; 0x32
 80015d8:	4e32      	ldr	r6, [pc, #200]	; (80016a4 <HAL_SPI_TxRxCpltCallback+0xfc>)
		stringTouchLH[j] = (SPI_RX[24] >> (j+4)) & 1;
 80015da:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
		stringPressed[j] = (SPI_RX[currentnumber] << 8) + SPI_RX[currentnumber+1];
 80015de:	8037      	strh	r7, [r6, #0]
 80015e0:	f893 e037 	ldrb.w	lr, [r3, #55]	; 0x37
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80015e4:	482c      	ldr	r0, [pc, #176]	; (8001698 <HAL_SPI_TxRxCpltCallback+0xf0>)
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 80015e6:	e9d4 ba00 	ldrd	fp, sl, [r4]
 80015ea:	e9d4 9802 	ldrd	r9, r8, [r4, #8]
		stringPressed[j] = (SPI_RX[currentnumber] << 8) + SPI_RX[currentnumber+1];
 80015ee:	f893 4033 	ldrb.w	r4, [r3, #51]	; 0x33
 80015f2:	eb04 2405 	add.w	r4, r4, r5, lsl #8
 80015f6:	f893 5034 	ldrb.w	r5, [r3, #52]	; 0x34
 80015fa:	9400      	str	r4, [sp, #0]
 80015fc:	f893 4035 	ldrb.w	r4, [r3, #53]	; 0x35
 8001600:	9f00      	ldr	r7, [sp, #0]
 8001602:	eb04 2505 	add.w	r5, r4, r5, lsl #8
 8001606:	f893 4036 	ldrb.w	r4, [r3, #54]	; 0x36
 800160a:	8077      	strh	r7, [r6, #2]
 800160c:	9501      	str	r5, [sp, #4]
 800160e:	eb0e 2e04 	add.w	lr, lr, r4, lsl #8
 8001612:	9f01      	ldr	r7, [sp, #4]
		stringTouchLH[j] = (SPI_RX[24] >> (j+4)) & 1;
 8001614:	4d24      	ldr	r5, [pc, #144]	; (80016a8 <HAL_SPI_TxRxCpltCallback+0x100>)
		stringPressed[j] = (SPI_RX[currentnumber] << 8) + SPI_RX[currentnumber+1];
 8001616:	80b7      	strh	r7, [r6, #4]
		stringTouchLH[j] = (SPI_RX[24] >> (j+4)) & 1;
 8001618:	f3c2 1700 	ubfx	r7, r2, #4, #1
		stringTouchRH[j] = (SPI_RX[24] >> j) & 1;
 800161c:	4c23      	ldr	r4, [pc, #140]	; (80016ac <HAL_SPI_TxRxCpltCallback+0x104>)
		stringTouchLH[j] = (SPI_RX[24] >> (j+4)) & 1;
 800161e:	802f      	strh	r7, [r5, #0]
		stringTouchRH[j] = (SPI_RX[24] >> j) & 1;
 8001620:	f002 0701 	and.w	r7, r2, #1
		stringPressed[j] = (SPI_RX[currentnumber] << 8) + SPI_RX[currentnumber+1];
 8001624:	f8a6 e006 	strh.w	lr, [r6, #6]
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 8001628:	eb03 060c 	add.w	r6, r3, ip
		stringTouchRH[j] = (SPI_RX[24] >> j) & 1;
 800162c:	8027      	strh	r7, [r4, #0]
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 800162e:	ea4f 272b 	mov.w	r7, fp, asr #8
 8001632:	f803 700c 	strb.w	r7, [r3, ip]
		stringTouchLH[j] = (SPI_RX[24] >> (j+4)) & 1;
 8001636:	f3c2 1740 	ubfx	r7, r2, #5, #1
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 800163a:	ea4f 2c2a 	mov.w	ip, sl, asr #8
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 800163e:	f886 b001 	strb.w	fp, [r6, #1]
		stringTouchLH[j] = (SPI_RX[24] >> (j+4)) & 1;
 8001642:	806f      	strh	r7, [r5, #2]
		stringTouchRH[j] = (SPI_RX[24] >> j) & 1;
 8001644:	f3c2 0740 	ubfx	r7, r2, #1, #1
 8001648:	8067      	strh	r7, [r4, #2]
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 800164a:	1c4f      	adds	r7, r1, #1
 800164c:	f803 c017 	strb.w	ip, [r3, r7, lsl #1]
		stringTouchLH[j] = (SPI_RX[24] >> (j+4)) & 1;
 8001650:	f3c2 1780 	ubfx	r7, r2, #6, #1
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 8001654:	ea4f 2c29 	mov.w	ip, r9, asr #8
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 8001658:	f886 a003 	strb.w	sl, [r6, #3]
		stringTouchLH[j] = (SPI_RX[24] >> (j+4)) & 1;
 800165c:	80af      	strh	r7, [r5, #4]
		stringTouchRH[j] = (SPI_RX[24] >> j) & 1;
 800165e:	f3c2 0780 	ubfx	r7, r2, #2, #1
 8001662:	80a7      	strh	r7, [r4, #4]
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 8001664:	1c8f      	adds	r7, r1, #2
 8001666:	3103      	adds	r1, #3
 8001668:	f803 c017 	strb.w	ip, [r3, r7, lsl #1]
		stringTouchLH[j] = (SPI_RX[24] >> (j+4)) & 1;
 800166c:	09d7      	lsrs	r7, r2, #7
		stringTouchRH[j] = (SPI_RX[24] >> j) & 1;
 800166e:	f3c2 02c0 	ubfx	r2, r2, #3, #1
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 8001672:	f886 9005 	strb.w	r9, [r6, #5]
		stringTouchLH[j] = (SPI_RX[24] >> (j+4)) & 1;
 8001676:	80ef      	strh	r7, [r5, #6]
		stringTouchRH[j] = (SPI_RX[24] >> j) & 1;
 8001678:	80e2      	strh	r2, [r4, #6]
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 800167a:	ea4f 2228 	mov.w	r2, r8, asr #8
 800167e:	f803 2011 	strb.w	r2, [r3, r1, lsl #1]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001682:	2200      	movs	r2, #0
 8001684:	2102      	movs	r1, #2
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 8001686:	f886 8007 	strb.w	r8, [r6, #7]
}
 800168a:	b003      	add	sp, #12
 800168c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001690:	f002 bfd2 	b.w	8004638 <HAL_GPIO_WritePin>
 8001694:	20018aec 	.word	0x20018aec
 8001698:	58020000 	.word	0x58020000
 800169c:	30000000 	.word	0x30000000
 80016a0:	20018b28 	.word	0x20018b28
 80016a4:	20018b10 	.word	0x20018b10
 80016a8:	20018b38 	.word	0x20018b38
 80016ac:	20018b40 	.word	0x20018b40

080016b0 <HAL_SPI_TxRxHalfCpltCallback>:
{
 80016b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	spiBuffer = 0;
 80016b4:	2400      	movs	r4, #0
 80016b6:	4d3d      	ldr	r5, [pc, #244]	; (80017ac <HAL_SPI_TxRxHalfCpltCallback+0xfc>)
{
 80016b8:	b085      	sub	sp, #20
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80016ba:	483d      	ldr	r0, [pc, #244]	; (80017b0 <HAL_SPI_TxRxHalfCpltCallback+0x100>)
 80016bc:	2201      	movs	r2, #1
 80016be:	2102      	movs	r1, #2
	spiBuffer = 0;
 80016c0:	602c      	str	r4, [r5, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80016c2:	f002 ffb9 	bl	8004638 <HAL_GPIO_WritePin>
		stringTouchLH[j] = (SPI_RX[8] >> (j+4)) & 1;
 80016c6:	4b3b      	ldr	r3, [pc, #236]	; (80017b4 <HAL_SPI_TxRxHalfCpltCallback+0x104>)
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80016c8:	4622      	mov	r2, r4
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 80016ca:	682d      	ldr	r5, [r5, #0]
 80016cc:	4c3a      	ldr	r4, [pc, #232]	; (80017b8 <HAL_SPI_TxRxHalfCpltCallback+0x108>)
 80016ce:	ea4f 0cc5 	mov.w	ip, r5, lsl #3
		stringPressed[j] = (SPI_RX[j*2] << 8) + SPI_RX[(j*2)+1];
 80016d2:	f893 7027 	ldrb.w	r7, [r3, #39]	; 0x27
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 80016d6:	ea4f 1e05 	mov.w	lr, r5, lsl #4
		stringPressed[j] = (SPI_RX[j*2] << 8) + SPI_RX[(j*2)+1];
 80016da:	f893 5020 	ldrb.w	r5, [r3, #32]
		stringTouchLH[j] = (SPI_RX[8] >> (j+4)) & 1;
 80016de:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80016e2:	4833      	ldr	r0, [pc, #204]	; (80017b0 <HAL_SPI_TxRxHalfCpltCallback+0x100>)
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 80016e4:	e9d4 ba00 	ldrd	fp, sl, [r4]
 80016e8:	e9d4 9802 	ldrd	r9, r8, [r4, #8]
		stringPressed[j] = (SPI_RX[j*2] << 8) + SPI_RX[(j*2)+1];
 80016ec:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
 80016f0:	eb04 2405 	add.w	r4, r4, r5, lsl #8
 80016f4:	f893 5022 	ldrb.w	r5, [r3, #34]	; 0x22
 80016f8:	9400      	str	r4, [sp, #0]
 80016fa:	f893 4023 	ldrb.w	r4, [r3, #35]	; 0x23
 80016fe:	eb04 2505 	add.w	r5, r4, r5, lsl #8
 8001702:	f893 4025 	ldrb.w	r4, [r3, #37]	; 0x25
 8001706:	9501      	str	r5, [sp, #4]
 8001708:	f893 5024 	ldrb.w	r5, [r3, #36]	; 0x24
 800170c:	eb04 2605 	add.w	r6, r4, r5, lsl #8
 8001710:	f893 4026 	ldrb.w	r4, [r3, #38]	; 0x26
		stringTouchLH[j] = (SPI_RX[8] >> (j+4)) & 1;
 8001714:	4d29      	ldr	r5, [pc, #164]	; (80017bc <HAL_SPI_TxRxHalfCpltCallback+0x10c>)
		stringPressed[j] = (SPI_RX[j*2] << 8) + SPI_RX[(j*2)+1];
 8001716:	eb07 2704 	add.w	r7, r7, r4, lsl #8
 800171a:	9602      	str	r6, [sp, #8]
 800171c:	4e28      	ldr	r6, [pc, #160]	; (80017c0 <HAL_SPI_TxRxHalfCpltCallback+0x110>)
 800171e:	9703      	str	r7, [sp, #12]
 8001720:	9f00      	ldr	r7, [sp, #0]
		stringTouchRH[j] = (SPI_RX[8] >> j) & 1;
 8001722:	4c28      	ldr	r4, [pc, #160]	; (80017c4 <HAL_SPI_TxRxHalfCpltCallback+0x114>)
		stringPressed[j] = (SPI_RX[j*2] << 8) + SPI_RX[(j*2)+1];
 8001724:	8037      	strh	r7, [r6, #0]
 8001726:	9f01      	ldr	r7, [sp, #4]
 8001728:	8077      	strh	r7, [r6, #2]
 800172a:	9f02      	ldr	r7, [sp, #8]
 800172c:	80b7      	strh	r7, [r6, #4]
 800172e:	9f03      	ldr	r7, [sp, #12]
 8001730:	80f7      	strh	r7, [r6, #6]
		stringTouchLH[j] = (SPI_RX[8] >> (j+4)) & 1;
 8001732:	f3c1 1700 	ubfx	r7, r1, #4, #1
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 8001736:	eb03 060e 	add.w	r6, r3, lr
		stringTouchLH[j] = (SPI_RX[8] >> (j+4)) & 1;
 800173a:	802f      	strh	r7, [r5, #0]
		stringTouchRH[j] = (SPI_RX[8] >> j) & 1;
 800173c:	f001 0701 	and.w	r7, r1, #1
 8001740:	8027      	strh	r7, [r4, #0]
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 8001742:	ea4f 272b 	mov.w	r7, fp, asr #8
 8001746:	f803 700e 	strb.w	r7, [r3, lr]
		stringTouchLH[j] = (SPI_RX[8] >> (j+4)) & 1;
 800174a:	f3c1 1740 	ubfx	r7, r1, #5, #1
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 800174e:	ea4f 2e2a 	mov.w	lr, sl, asr #8
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 8001752:	f886 b001 	strb.w	fp, [r6, #1]
		stringTouchLH[j] = (SPI_RX[8] >> (j+4)) & 1;
 8001756:	806f      	strh	r7, [r5, #2]
		stringTouchRH[j] = (SPI_RX[8] >> j) & 1;
 8001758:	f3c1 0740 	ubfx	r7, r1, #1, #1
 800175c:	8067      	strh	r7, [r4, #2]
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 800175e:	f10c 0701 	add.w	r7, ip, #1
 8001762:	f803 e017 	strb.w	lr, [r3, r7, lsl #1]
		stringTouchLH[j] = (SPI_RX[8] >> (j+4)) & 1;
 8001766:	f3c1 1780 	ubfx	r7, r1, #6, #1
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 800176a:	ea4f 2e29 	mov.w	lr, r9, asr #8
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 800176e:	f886 a003 	strb.w	sl, [r6, #3]
		stringTouchLH[j] = (SPI_RX[8] >> (j+4)) & 1;
 8001772:	80af      	strh	r7, [r5, #4]
		stringTouchRH[j] = (SPI_RX[8] >> j) & 1;
 8001774:	f3c1 0780 	ubfx	r7, r1, #2, #1
 8001778:	80a7      	strh	r7, [r4, #4]
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 800177a:	f10c 0702 	add.w	r7, ip, #2
 800177e:	f10c 0c03 	add.w	ip, ip, #3
 8001782:	f803 e017 	strb.w	lr, [r3, r7, lsl #1]
		stringTouchLH[j] = (SPI_RX[8] >> (j+4)) & 1;
 8001786:	09cf      	lsrs	r7, r1, #7
		stringTouchRH[j] = (SPI_RX[8] >> j) & 1;
 8001788:	f3c1 01c0 	ubfx	r1, r1, #3, #1
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 800178c:	f886 9005 	strb.w	r9, [r6, #5]
		stringTouchLH[j] = (SPI_RX[8] >> (j+4)) & 1;
 8001790:	80ef      	strh	r7, [r5, #6]
		stringTouchRH[j] = (SPI_RX[8] >> j) & 1;
 8001792:	80e1      	strh	r1, [r4, #6]
		SPI_TX[j*2+(16*spiBuffer)] = (uint8_t) (stringStates[j] >> 8); //high byte
 8001794:	ea4f 2128 	mov.w	r1, r8, asr #8
 8001798:	f803 101c 	strb.w	r1, [r3, ip, lsl #1]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800179c:	2102      	movs	r1, #2
		SPI_TX[j*2+1+(16*spiBuffer)] = (uint8_t) (stringStates[j] & 0xff); //low byte
 800179e:	f886 8007 	strb.w	r8, [r6, #7]
}
 80017a2:	b005      	add	sp, #20
 80017a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80017a8:	f002 bf46 	b.w	8004638 <HAL_GPIO_WritePin>
 80017ac:	20018aec 	.word	0x20018aec
 80017b0:	58020000 	.word	0x58020000
 80017b4:	30000000 	.word	0x30000000
 80017b8:	20018b28 	.word	0x20018b28
 80017bc:	20018b38 	.word	0x20018b38
 80017c0:	20018b10 	.word	0x20018b10
 80017c4:	20018b40 	.word	0x20018b40

080017c8 <HAL_GPIO_EXTI_Callback>:
    if(GPIO_Pin == GPIO_PIN_12) // If The INT Source Is EXTI Line12
 80017c8:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 80017cc:	d000      	beq.n	80017d0 <HAL_GPIO_EXTI_Callback+0x8>
 80017ce:	4770      	bx	lr
    	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) == 0)
 80017d0:	4601      	mov	r1, r0
 80017d2:	4811      	ldr	r0, [pc, #68]	; (8001818 <HAL_GPIO_EXTI_Callback+0x50>)
{
 80017d4:	b510      	push	{r4, lr}
    	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) == 0)
 80017d6:	f002 ff29 	bl	800462c <HAL_GPIO_ReadPin>
 80017da:	b198      	cbz	r0, 8001804 <HAL_GPIO_EXTI_Callback+0x3c>
 80017dc:	4a0f      	ldr	r2, [pc, #60]	; (800181c <HAL_GPIO_EXTI_Callback+0x54>)
    		  for (int i = 0; i < 32; i++)
 80017de:	2300      	movs	r3, #0
				  SPI_TX[i] = i;
 80017e0:	f802 3f01 	strb.w	r3, [r2, #1]!
    		  for (int i = 0; i < 32; i++)
 80017e4:	3301      	adds	r3, #1
 80017e6:	2b20      	cmp	r3, #32
 80017e8:	d1fa      	bne.n	80017e0 <HAL_GPIO_EXTI_Callback+0x18>
    			  SPI_TX[i] = 0;
 80017ea:	490d      	ldr	r1, [pc, #52]	; (8001820 <HAL_GPIO_EXTI_Callback+0x58>)
 80017ec:	2000      	movs	r0, #0
			  HAL_SPI_TransmitReceive_DMA(&hspi1, SPI_TX, SPI_RX, 32);
 80017ee:	f101 0220 	add.w	r2, r1, #32
    			  SPI_TX[i] = 0;
 80017f2:	e9c1 0000 	strd	r0, r0, [r1]
    			  SPI_TX[i] = 0;
 80017f6:	e9c1 0004 	strd	r0, r0, [r1, #16]
			  HAL_SPI_TransmitReceive_DMA(&hspi1, SPI_TX, SPI_RX, 32);
 80017fa:	480a      	ldr	r0, [pc, #40]	; (8001824 <HAL_GPIO_EXTI_Callback+0x5c>)
}
 80017fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			  HAL_SPI_TransmitReceive_DMA(&hspi1, SPI_TX, SPI_RX, 32);
 8001800:	f005 b982 	b.w	8006b08 <HAL_SPI_TransmitReceive_DMA>
    		  HAL_SPI_Abort(&hspi1);
 8001804:	4c07      	ldr	r4, [pc, #28]	; (8001824 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001806:	4620      	mov	r0, r4
 8001808:	f005 fa92 	bl	8006d30 <HAL_SPI_Abort>
    		  __HAL_SPI_CLEAR_OVRFLAG(&hspi1);
 800180c:	6822      	ldr	r2, [r4, #0]
 800180e:	6993      	ldr	r3, [r2, #24]
 8001810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001814:	6193      	str	r3, [r2, #24]
}
 8001816:	bd10      	pop	{r4, pc}
 8001818:	58020800 	.word	0x58020800
 800181c:	2fffffff 	.word	0x2fffffff
 8001820:	30000000 	.word	0x30000000
 8001824:	20018cc0 	.word	0x20018cc0

08001828 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001828:	b672      	cpsid	i
  while (1)
 800182a:	e7fe      	b.n	800182a <Error_Handler+0x2>

0800182c <MX_OPAMP1_Init>:

OPAMP_HandleTypeDef hopamp1;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 800182c:	b508      	push	{r3, lr}
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 800182e:	480c      	ldr	r0, [pc, #48]	; (8001860 <MX_OPAMP1_Init+0x34>)
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8001830:	2340      	movs	r3, #64	; 0x40
  hopamp1.Instance = OPAMP1;
 8001832:	4a0c      	ldr	r2, [pc, #48]	; (8001864 <MX_OPAMP1_Init+0x38>)
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 8001834:	2100      	movs	r1, #0
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8001836:	6083      	str	r3, [r0, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001838:	2300      	movs	r3, #0
  hopamp1.Instance = OPAMP1;
 800183a:	6002      	str	r2, [r0, #0]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800183c:	2200      	movs	r2, #0
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 800183e:	6041      	str	r1, [r0, #4]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001840:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8001844:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001848:	2300      	movs	r3, #0
 800184a:	e9c0 2306 	strd	r2, r3, [r0, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0;
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_2_OR_MINUS_1;
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 800184e:	f002 ffb1 	bl	80047b4 <HAL_OPAMP_Init>
 8001852:	b900      	cbnz	r0, 8001856 <MX_OPAMP1_Init+0x2a>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8001854:	bd08      	pop	{r3, pc}
 8001856:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800185a:	f7ff bfe5 	b.w	8001828 <Error_Handler>
 800185e:	bf00      	nop
 8001860:	20018b88 	.word	0x20018b88
 8001864:	40009000 	.word	0x40009000

08001868 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(opampHandle->Instance==OPAMP1)
 8001868:	4b23      	ldr	r3, [pc, #140]	; (80018f8 <HAL_OPAMP_MspInit+0x90>)
 800186a:	6802      	ldr	r2, [r0, #0]
{
 800186c:	b510      	push	{r4, lr}
  if(opampHandle->Instance==OPAMP1)
 800186e:	429a      	cmp	r2, r3
{
 8001870:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001872:	f04f 0400 	mov.w	r4, #0
 8001876:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800187a:	e9cd 4406 	strd	r4, r4, [sp, #24]
 800187e:	9408      	str	r4, [sp, #32]
  if(opampHandle->Instance==OPAMP1)
 8001880:	d001      	beq.n	8001886 <HAL_OPAMP_MspInit+0x1e>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
}
 8001882:	b00a      	add	sp, #40	; 0x28
 8001884:	bd10      	pop	{r4, pc}
    __HAL_RCC_OPAMP_CLK_ENABLE();
 8001886:	4b1d      	ldr	r3, [pc, #116]	; (80018fc <HAL_OPAMP_MspInit+0x94>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001888:	a904      	add	r1, sp, #16
    __HAL_RCC_OPAMP_CLK_ENABLE();
 800188a:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 800188e:	f042 0210 	orr.w	r2, r2, #16
 8001892:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 8001896:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 800189a:	f002 0210 	and.w	r2, r2, #16
 800189e:	9201      	str	r2, [sp, #4]
 80018a0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80018a6:	f042 0204 	orr.w	r2, r2, #4
 80018aa:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80018ae:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80018b2:	f002 0204 	and.w	r2, r2, #4
 80018b6:	9202      	str	r2, [sp, #8]
 80018b8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ba:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80018be:	f042 0202 	orr.w	r2, r2, #2
 80018c2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80018c6:	2230      	movs	r2, #48	; 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80018d2:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d4:	9803      	ldr	r0, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d6:	480a      	ldr	r0, [pc, #40]	; (8001900 <HAL_OPAMP_MspInit+0x98>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80018d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018dc:	f002 fd6c 	bl	80043b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018e0:	2201      	movs	r2, #1
 80018e2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e4:	a904      	add	r1, sp, #16
 80018e6:	4807      	ldr	r0, [pc, #28]	; (8001904 <HAL_OPAMP_MspInit+0x9c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ee:	f002 fd63 	bl	80043b8 <HAL_GPIO_Init>
}
 80018f2:	b00a      	add	sp, #40	; 0x28
 80018f4:	bd10      	pop	{r4, pc}
 80018f6:	bf00      	nop
 80018f8:	40009000 	.word	0x40009000
 80018fc:	58024400 	.word	0x58024400
 8001900:	58020800 	.word	0x58020800
 8001904:	58020400 	.word	0x58020400

08001908 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8001908:	b508      	push	{r3, lr}
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800190a:	4806      	ldr	r0, [pc, #24]	; (8001924 <MX_RNG_Init+0x1c>)
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800190c:	2300      	movs	r3, #0
 800190e:	4a06      	ldr	r2, [pc, #24]	; (8001928 <MX_RNG_Init+0x20>)
 8001910:	e9c0 2300 	strd	r2, r3, [r0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001914:	f004 ff12 	bl	800673c <HAL_RNG_Init>
 8001918:	b900      	cbnz	r0, 800191c <MX_RNG_Init+0x14>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800191a:	bd08      	pop	{r3, pc}
 800191c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001920:	f7ff bf82 	b.w	8001828 <Error_Handler>
 8001924:	20018bbc 	.word	0x20018bbc
 8001928:	48021800 	.word	0x48021800

0800192c <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 800192c:	b510      	push	{r4, lr}
 800192e:	b0b0      	sub	sp, #192	; 0xc0
 8001930:	4604      	mov	r4, r0

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001932:	22bc      	movs	r2, #188	; 0xbc
 8001934:	2100      	movs	r1, #0
 8001936:	a801      	add	r0, sp, #4
 8001938:	f006 fbd0 	bl	80080dc <memset>
  if(rngHandle->Instance==RNG)
 800193c:	4b0f      	ldr	r3, [pc, #60]	; (800197c <HAL_RNG_MspInit+0x50>)
 800193e:	6822      	ldr	r2, [r4, #0]
 8001940:	429a      	cmp	r2, r3
 8001942:	d001      	beq.n	8001948 <HAL_RNG_MspInit+0x1c>
    __HAL_RCC_RNG_CLK_ENABLE();
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8001944:	b030      	add	sp, #192	; 0xc0
 8001946:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8001948:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800194c:	a801      	add	r0, sp, #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 800194e:	9301      	str	r3, [sp, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001950:	f003 fe2a 	bl	80055a8 <HAL_RCCEx_PeriphCLKConfig>
 8001954:	b970      	cbnz	r0, 8001974 <HAL_RNG_MspInit+0x48>
    __HAL_RCC_RNG_CLK_ENABLE();
 8001956:	4b0a      	ldr	r3, [pc, #40]	; (8001980 <HAL_RNG_MspInit+0x54>)
 8001958:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 800195c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001960:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8001964:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8001968:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	9b00      	ldr	r3, [sp, #0]
}
 8001970:	b030      	add	sp, #192	; 0xc0
 8001972:	bd10      	pop	{r4, pc}
      Error_Handler();
 8001974:	f7ff ff58 	bl	8001828 <Error_Handler>
 8001978:	e7ed      	b.n	8001956 <HAL_RNG_MspInit+0x2a>
 800197a:	bf00      	nop
 800197c:	48021800 	.word	0x48021800
 8001980:	58024400 	.word	0x58024400
 8001984:	00000000 	.word	0x00000000

08001988 <MX_SPI1_Init>:
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001988:	4813      	ldr	r0, [pc, #76]	; (80019d8 <MX_SPI1_Init+0x50>)
 800198a:	4a14      	ldr	r2, [pc, #80]	; (80019dc <MX_SPI1_Init+0x54>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800198c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80019d0 <MX_SPI1_Init+0x48>
{
 8001990:	b508      	push	{r3, lr}
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8001992:	2300      	movs	r3, #0
  hspi1.Instance = SPI1;
 8001994:	6002      	str	r2, [r0, #0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001996:	2207      	movs	r2, #7
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8001998:	6183      	str	r3, [r0, #24]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800199a:	60c2      	str	r2, [r0, #12]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800199c:	ed80 7b08 	vstr	d7, [r0, #32]
 80019a0:	ed80 7b0a 	vstr	d7, [r0, #40]	; 0x28
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019a4:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019a8:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 0x0;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80019ac:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80019b0:	e9c0 330f 	strd	r3, r3, [r0, #60]	; 0x3c
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80019b4:	e9c0 3311 	strd	r3, r3, [r0, #68]	; 0x44
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80019b8:	e9c0 3313 	strd	r3, r3, [r0, #76]	; 0x4c
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80019bc:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019c0:	f004 ffea 	bl	8006998 <HAL_SPI_Init>
 80019c4:	b900      	cbnz	r0, 80019c8 <MX_SPI1_Init+0x40>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019c6:	bd08      	pop	{r3, pc}
 80019c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80019cc:	f7ff bf2c 	b.w	8001828 <Error_Handler>
	...
 80019d8:	20018cc0 	.word	0x20018cc0
 80019dc:	40013000 	.word	0x40013000

080019e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019e2:	b0b9      	sub	sp, #228	; 0xe4

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e4:	2100      	movs	r1, #0
{
 80019e6:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019e8:	22bc      	movs	r2, #188	; 0xbc
 80019ea:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ec:	9108      	str	r1, [sp, #32]
 80019ee:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80019f2:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019f6:	f006 fb71 	bl	80080dc <memset>
  if(spiHandle->Instance==SPI1)
 80019fa:	4b4f      	ldr	r3, [pc, #316]	; (8001b38 <HAL_SPI_MspInit+0x158>)
 80019fc:	6822      	ldr	r2, [r4, #0]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d001      	beq.n	8001a06 <HAL_SPI_MspInit+0x26>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a02:	b039      	add	sp, #228	; 0xe4
 8001a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001a06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a0a:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001a0c:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a0e:	f003 fdcb 	bl	80055a8 <HAL_RCCEx_PeriphCLKConfig>
 8001a12:	2800      	cmp	r0, #0
 8001a14:	f040 8086 	bne.w	8001b24 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a18:	4b48      	ldr	r3, [pc, #288]	; (8001b3c <HAL_SPI_MspInit+0x15c>)
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 8001a1a:	2600      	movs	r6, #0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a1c:	2505      	movs	r5, #5
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 8001a1e:	2703      	movs	r7, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a20:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a24:	4846      	ldr	r0, [pc, #280]	; (8001b40 <HAL_SPI_MspInit+0x160>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a26:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001a2a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8001a2e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8001a32:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001a36:	9201      	str	r2, [sp, #4]
 8001a38:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001a3e:	f042 0202 	orr.w	r2, r2, #2
 8001a42:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001a46:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001a4a:	f002 0202 	and.w	r2, r2, #2
 8001a4e:	9202      	str	r2, [sp, #8]
 8001a50:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a52:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001a56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a5a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 8001a5e:	2230      	movs	r2, #48	; 0x30
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a64:	9508      	str	r5, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a6a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 8001a6c:	2302      	movs	r3, #2
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a6e:	9903      	ldr	r1, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a70:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 8001a72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001a76:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7a:	f002 fc9d 	bl	80043b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 8001a7e:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8001a82:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a84:	a904      	add	r1, sp, #16
 8001a86:	482f      	ldr	r0, [pc, #188]	; (8001b44 <HAL_SPI_MspInit+0x164>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a88:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 8001a8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001a8e:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a92:	f002 fc91 	bl	80043b8 <HAL_GPIO_Init>
    hdma_spi1_rx.Instance = DMA1_Stream1;
 8001a96:	4e2c      	ldr	r6, [pc, #176]	; (8001b48 <HAL_SPI_MspInit+0x168>)
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a98:	2300      	movs	r3, #0
    hdma_spi1_rx.Instance = DMA1_Stream1;
 8001a9a:	492c      	ldr	r1, [pc, #176]	; (8001b4c <HAL_SPI_MspInit+0x16c>)
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8001a9c:	2225      	movs	r2, #37	; 0x25
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001a9e:	4630      	mov	r0, r6
    hdma_spi1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001aa0:	6333      	str	r3, [r6, #48]	; 0x30
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8001aa2:	e886 000e 	stmia.w	r6, {r1, r2, r3}
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001aa6:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8001aaa:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001aae:	e9c6 3103 	strd	r3, r1, [r6, #12]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8001ab2:	61f2      	str	r2, [r6, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001ab4:	f44f 3140 	mov.w	r1, #196608	; 0x30000
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001ab8:	2204      	movs	r2, #4
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001aba:	e9c6 3305 	strd	r3, r3, [r6, #20]
    hdma_spi1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001abe:	e9c6 330a 	strd	r3, r3, [r6, #40]	; 0x28
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001ac2:	e9c6 1208 	strd	r1, r2, [r6, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001ac6:	f001 fadd 	bl	8003084 <HAL_DMA_Init>
 8001aca:	2800      	cmp	r0, #0
 8001acc:	d130      	bne.n	8001b30 <HAL_SPI_MspInit+0x150>
    hdma_spi1_tx.Instance = DMA1_Stream2;
 8001ace:	4d20      	ldr	r5, [pc, #128]	; (8001b50 <HAL_SPI_MspInit+0x170>)
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001ad0:	2226      	movs	r2, #38	; 0x26
    hdma_spi1_tx.Instance = DMA1_Stream2;
 8001ad2:	4920      	ldr	r1, [pc, #128]	; (8001b54 <HAL_SPI_MspInit+0x174>)
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ad4:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001ad6:	606a      	str	r2, [r5, #4]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ad8:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_spi1_tx.Instance = DMA1_Stream2;
 8001adc:	6029      	str	r1, [r5, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ade:	2140      	movs	r1, #64	; 0x40
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ae0:	612a      	str	r2, [r5, #16]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001ae2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ae6:	60a9      	str	r1, [r5, #8]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8001ae8:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001aec:	622a      	str	r2, [r5, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001aee:	2204      	movs	r2, #4
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001af0:	4628      	mov	r0, r5
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001af2:	67e6      	str	r6, [r4, #124]	; 0x7c
 8001af4:	63b4      	str	r4, [r6, #56]	; 0x38
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001af6:	60eb      	str	r3, [r5, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001af8:	616b      	str	r3, [r5, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001afa:	61ab      	str	r3, [r5, #24]
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8001afc:	62ab      	str	r3, [r5, #40]	; 0x28
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8001afe:	61e9      	str	r1, [r5, #28]
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001b00:	62eb      	str	r3, [r5, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001b02:	632b      	str	r3, [r5, #48]	; 0x30
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001b04:	626a      	str	r2, [r5, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001b06:	f001 fabd 	bl	8003084 <HAL_DMA_Init>
 8001b0a:	b970      	cbnz	r0, 8001b2a <HAL_SPI_MspInit+0x14a>
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001b10:	67a5      	str	r5, [r4, #120]	; 0x78
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001b12:	4611      	mov	r1, r2
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001b14:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001b16:	f001 f831 	bl	8002b7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001b1a:	2023      	movs	r0, #35	; 0x23
 8001b1c:	f001 f86c 	bl	8002bf8 <HAL_NVIC_EnableIRQ>
}
 8001b20:	b039      	add	sp, #228	; 0xe4
 8001b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8001b24:	f7ff fe80 	bl	8001828 <Error_Handler>
 8001b28:	e776      	b.n	8001a18 <HAL_SPI_MspInit+0x38>
      Error_Handler();
 8001b2a:	f7ff fe7d 	bl	8001828 <Error_Handler>
 8001b2e:	e7ed      	b.n	8001b0c <HAL_SPI_MspInit+0x12c>
      Error_Handler();
 8001b30:	f7ff fe7a 	bl	8001828 <Error_Handler>
 8001b34:	e7cb      	b.n	8001ace <HAL_SPI_MspInit+0xee>
 8001b36:	bf00      	nop
 8001b38:	40013000 	.word	0x40013000
 8001b3c:	58024400 	.word	0x58024400
 8001b40:	58020400 	.word	0x58020400
 8001b44:	58021800 	.word	0x58021800
 8001b48:	20018bd0 	.word	0x20018bd0
 8001b4c:	40020028 	.word	0x40020028
 8001b50:	20018c48 	.word	0x20018c48
 8001b54:	40020040 	.word	0x40020040

08001b58 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b58:	4b07      	ldr	r3, [pc, #28]	; (8001b78 <HAL_MspInit+0x20>)
{
 8001b5a:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b5c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8001b60:	f042 0202 	orr.w	r2, r2, #2
 8001b64:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8001b68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001b6c:	f003 0302 	and.w	r3, r3, #2
 8001b70:	9301      	str	r3, [sp, #4]
 8001b72:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b74:	b002      	add	sp, #8
 8001b76:	4770      	bx	lr
 8001b78:	58024400 	.word	0x58024400

08001b7c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b7c:	e7fe      	b.n	8001b7c <NMI_Handler>
 8001b7e:	bf00      	nop

08001b80 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b80:	e7fe      	b.n	8001b80 <HardFault_Handler>
 8001b82:	bf00      	nop

08001b84 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b84:	e7fe      	b.n	8001b84 <MemManage_Handler>
 8001b86:	bf00      	nop

08001b88 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b88:	e7fe      	b.n	8001b88 <BusFault_Handler>
 8001b8a:	bf00      	nop

08001b8c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b8c:	e7fe      	b.n	8001b8c <UsageFault_Handler>
 8001b8e:	bf00      	nop

08001b90 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop

08001b94 <DebugMon_Handler>:
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop

08001b98 <PendSV_Handler>:
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop

08001b9c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b9c:	f000 b9b2 	b.w	8001f04 <HAL_IncTick>

08001ba0 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ba0:	4801      	ldr	r0, [pc, #4]	; (8001ba8 <DMA1_Stream0_IRQHandler+0x8>)
 8001ba2:	f002 b8b7 	b.w	8003d14 <HAL_DMA_IRQHandler>
 8001ba6:	bf00      	nop
 8001ba8:	20000190 	.word	0x20000190

08001bac <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001bac:	4801      	ldr	r0, [pc, #4]	; (8001bb4 <DMA1_Stream1_IRQHandler+0x8>)
 8001bae:	f002 b8b1 	b.w	8003d14 <HAL_DMA_IRQHandler>
 8001bb2:	bf00      	nop
 8001bb4:	20018bd0 	.word	0x20018bd0

08001bb8 <DMA1_Stream2_IRQHandler>:
void DMA1_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001bb8:	4801      	ldr	r0, [pc, #4]	; (8001bc0 <DMA1_Stream2_IRQHandler+0x8>)
 8001bba:	f002 b8ab 	b.w	8003d14 <HAL_DMA_IRQHandler>
 8001bbe:	bf00      	nop
 8001bc0:	20018c48 	.word	0x20018c48

08001bc4 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001bc4:	4801      	ldr	r0, [pc, #4]	; (8001bcc <SPI1_IRQHandler+0x8>)
 8001bc6:	f005 b9cf 	b.w	8006f68 <HAL_SPI_IRQHandler>
 8001bca:	bf00      	nop
 8001bcc:	20018cc0 	.word	0x20018cc0

08001bd0 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001bd0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001bd4:	f002 bd34 	b.w	8004640 <HAL_GPIO_EXTI_IRQHandler>

08001bd8 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001bd8:	4927      	ldr	r1, [pc, #156]	; (8001c78 <SystemInit+0xa0>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001bda:	4a28      	ldr	r2, [pc, #160]	; (8001c7c <SystemInit+0xa4>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001bdc:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001be0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8001be4:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001bea:	6813      	ldr	r3, [r2, #0]
 8001bec:	f003 030f 	and.w	r3, r3, #15
 8001bf0:	2b06      	cmp	r3, #6
 8001bf2:	d805      	bhi.n	8001c00 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001bf4:	6813      	ldr	r3, [r2, #0]
 8001bf6:	f023 030f 	bic.w	r3, r3, #15
 8001bfa:	f043 0307 	orr.w	r3, r3, #7
 8001bfe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001c00:	4b1f      	ldr	r3, [pc, #124]	; (8001c80 <SystemInit+0xa8>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001c02:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001c04:	4a1f      	ldr	r2, [pc, #124]	; (8001c84 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8001c06:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c08:	481c      	ldr	r0, [pc, #112]	; (8001c7c <SystemInit+0xa4>)
  RCC->CR |= RCC_CR_HSION;
 8001c0a:	f041 0101 	orr.w	r1, r1, #1
 8001c0e:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001c10:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8001c12:	6819      	ldr	r1, [r3, #0]
 8001c14:	400a      	ands	r2, r1
 8001c16:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c18:	6803      	ldr	r3, [r0, #0]
 8001c1a:	071b      	lsls	r3, r3, #28
 8001c1c:	d505      	bpl.n	8001c2a <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001c1e:	6803      	ldr	r3, [r0, #0]
 8001c20:	f023 030f 	bic.w	r3, r3, #15
 8001c24:	f043 0307 	orr.w	r3, r3, #7
 8001c28:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001c2a:	4b15      	ldr	r3, [pc, #84]	; (8001c80 <SystemInit+0xa8>)
 8001c2c:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001c2e:	4916      	ldr	r1, [pc, #88]	; (8001c88 <SystemInit+0xb0>)
  RCC->PLLCKSELR = 0x02020200;
 8001c30:	4c16      	ldr	r4, [pc, #88]	; (8001c8c <SystemInit+0xb4>)
  RCC->PLLCFGR = 0x01FF0000;
 8001c32:	4817      	ldr	r0, [pc, #92]	; (8001c90 <SystemInit+0xb8>)
  RCC->D1CFGR = 0x00000000;
 8001c34:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8001c36:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8001c38:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8001c3a:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8001c3c:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8001c3e:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001c40:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001c42:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001c44:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001c46:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001c48:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c4a:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001c4c:	4c11      	ldr	r4, [pc, #68]	; (8001c94 <SystemInit+0xbc>)
  RCC->CR &= 0xFFFBFFFFU;
 8001c4e:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001c52:	4911      	ldr	r1, [pc, #68]	; (8001c98 <SystemInit+0xc0>)
  RCC->CR &= 0xFFFBFFFFU;
 8001c54:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8001c56:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001c58:	6823      	ldr	r3, [r4, #0]
 8001c5a:	4019      	ands	r1, r3
 8001c5c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8001c60:	d203      	bcs.n	8001c6a <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001c62:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <SystemInit+0xc4>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001c6a:	4b0d      	ldr	r3, [pc, #52]	; (8001ca0 <SystemInit+0xc8>)
 8001c6c:	f243 02d2 	movw	r2, #12498	; 0x30d2
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001c70:	f85d 4b04 	ldr.w	r4, [sp], #4
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001c74:	601a      	str	r2, [r3, #0]
}
 8001c76:	4770      	bx	lr
 8001c78:	e000ed00 	.word	0xe000ed00
 8001c7c:	52002000 	.word	0x52002000
 8001c80:	58024400 	.word	0x58024400
 8001c84:	eaf6ed7f 	.word	0xeaf6ed7f
 8001c88:	01010280 	.word	0x01010280
 8001c8c:	02020200 	.word	0x02020200
 8001c90:	01ff0000 	.word	0x01ff0000
 8001c94:	5c001000 	.word	0x5c001000
 8001c98:	ffff0000 	.word	0xffff0000
 8001c9c:	51008000 	.word	0x51008000
 8001ca0:	52004000 	.word	0x52004000
 8001ca4:	00000000 	.word	0x00000000

08001ca8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ca8:	b530      	push	{r4, r5, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001caa:	2400      	movs	r4, #0
{
 8001cac:	b0a1      	sub	sp, #132	; 0x84
  TIM_OC_InitTypeDef sConfigOC = {0};
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001cae:	222c      	movs	r2, #44	; 0x2c

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cb0:	4d43      	ldr	r5, [pc, #268]	; (8001dc0 <MX_TIM1_Init+0x118>)
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001cb2:	4621      	mov	r1, r4
 8001cb4:	a814      	add	r0, sp, #80	; 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cb6:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cb8:	940c      	str	r4, [sp, #48]	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cba:	e9cd 4403 	strd	r4, r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cbe:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 8001cc2:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
 8001cc6:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001cca:	f006 fa07 	bl	80080dc <memset>
  htim1.Instance = TIM1;
 8001cce:	4b3d      	ldr	r3, [pc, #244]	; (8001dc4 <MX_TIM1_Init+0x11c>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 65535;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001cd0:	4628      	mov	r0, r5
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd2:	61ac      	str	r4, [r5, #24]
  htim1.Instance = TIM1;
 8001cd4:	602b      	str	r3, [r5, #0]
  htim1.Init.Period = 65535;
 8001cd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cda:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim1.Init.RepetitionCounter = 0;
 8001cde:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Init.Period = 65535;
 8001ce2:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001ce4:	f005 faec 	bl	80072c0 <HAL_TIM_OC_Init>
 8001ce8:	2800      	cmp	r0, #0
 8001cea:	d13d      	bne.n	8001d68 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cec:	2300      	movs	r3, #0
 8001cee:	2200      	movs	r2, #0
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cf0:	a902      	add	r1, sp, #8
 8001cf2:	4833      	ldr	r0, [pc, #204]	; (8001dc0 <MX_TIM1_Init+0x118>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	9304      	str	r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cfc:	f005 fca0 	bl	8007640 <HAL_TIMEx_MasterConfigSynchronization>
 8001d00:	2800      	cmp	r0, #0
 8001d02:	d13a      	bne.n	8001d7a <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001d04:	2200      	movs	r2, #0
 8001d06:	2300      	movs	r3, #0
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d08:	a90c      	add	r1, sp, #48	; 0x30
 8001d0a:	482d      	ldr	r0, [pc, #180]	; (8001dc0 <MX_TIM1_Init+0x118>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d0c:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001d0e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8001d12:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8001d16:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d1a:	f005 fbc9 	bl	80074b0 <HAL_TIM_OC_ConfigChannel>
 8001d1e:	bb48      	cbnz	r0, 8001d74 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d20:	2200      	movs	r2, #0
 8001d22:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakFilter = 0;
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  sBreakDeadTimeConfig.Break2Filter = 0;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d24:	a914      	add	r1, sp, #80	; 0x50
 8001d26:	4826      	ldr	r0, [pc, #152]	; (8001dc0 <MX_TIM1_Init+0x118>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d28:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8001d2c:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8001d30:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d34:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d36:	2200      	movs	r2, #0
 8001d38:	ed9f 7b1d 	vldr	d7, [pc, #116]	; 8001db0 <MX_TIM1_Init+0x108>
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d3c:	931e      	str	r3, [sp, #120]	; 0x78
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d42:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 8001d46:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d4a:	f005 fcd3 	bl	80076f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d4e:	b970      	cbnz	r0, 8001d6e <MX_TIM1_Init+0xc6>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8001d50:	4a1c      	ldr	r2, [pc, #112]	; (8001dc4 <MX_TIM1_Init+0x11c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d52:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 8001d54:	6829      	ldr	r1, [r5, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d56:	930a      	str	r3, [sp, #40]	; 0x28
  if(timHandle->Instance==TIM1)
 8001d58:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5a:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8001d5e:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if(timHandle->Instance==TIM1)
 8001d62:	d00d      	beq.n	8001d80 <MX_TIM1_Init+0xd8>
}
 8001d64:	b021      	add	sp, #132	; 0x84
 8001d66:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8001d68:	f7ff fd5e 	bl	8001828 <Error_Handler>
 8001d6c:	e7be      	b.n	8001cec <MX_TIM1_Init+0x44>
    Error_Handler();
 8001d6e:	f7ff fd5b 	bl	8001828 <Error_Handler>
 8001d72:	e7ed      	b.n	8001d50 <MX_TIM1_Init+0xa8>
    Error_Handler();
 8001d74:	f7ff fd58 	bl	8001828 <Error_Handler>
 8001d78:	e7d2      	b.n	8001d20 <MX_TIM1_Init+0x78>
    Error_Handler();
 8001d7a:	f7ff fd55 	bl	8001828 <Error_Handler>
 8001d7e:	e7c1      	b.n	8001d04 <MX_TIM1_Init+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d80:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <MX_TIM1_Init+0x120>)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d82:	2401      	movs	r4, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d84:	a906      	add	r1, sp, #24
 8001d86:	4811      	ldr	r0, [pc, #68]	; (8001dcc <MX_TIM1_Init+0x124>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d88:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001d8c:	4322      	orrs	r2, r4
 8001d8e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d96:	940a      	str	r4, [sp, #40]	; 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d98:	4023      	ands	r3, r4
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d9a:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8001db8 <MX_TIM1_Init+0x110>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9e:	9301      	str	r3, [sp, #4]
 8001da0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001da2:	ed8d 7b06 	vstr	d7, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da6:	f002 fb07 	bl	80043b8 <HAL_GPIO_Init>
}
 8001daa:	b021      	add	sp, #132	; 0x84
 8001dac:	bd30      	pop	{r4, r5, pc}
 8001dae:	bf00      	nop
 8001db0:	02000000 	.word	0x02000000
 8001db4:	00000000 	.word	0x00000000
 8001db8:	00000100 	.word	0x00000100
 8001dbc:	00000002 	.word	0x00000002
 8001dc0:	20018d48 	.word	0x20018d48
 8001dc4:	40010000 	.word	0x40010000
 8001dc8:	58024400 	.word	0x58024400
 8001dcc:	58020000 	.word	0x58020000

08001dd0 <HAL_TIM_OC_MspInit>:
  if(tim_ocHandle->Instance==TIM1)
 8001dd0:	4b0a      	ldr	r3, [pc, #40]	; (8001dfc <HAL_TIM_OC_MspInit+0x2c>)
 8001dd2:	6802      	ldr	r2, [r0, #0]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d000      	beq.n	8001dda <HAL_TIM_OC_MspInit+0xa>
 8001dd8:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dda:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <HAL_TIM_OC_MspInit+0x30>)
{
 8001ddc:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dde:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8001de2:	f042 0201 	orr.w	r2, r2, #1
 8001de6:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8001dea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	9301      	str	r3, [sp, #4]
 8001df4:	9b01      	ldr	r3, [sp, #4]
}
 8001df6:	b002      	add	sp, #8
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	40010000 	.word	0x40010000
 8001e00:	58024400 	.word	0x58024400

08001e04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001e04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e3c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e08:	f7ff fee6 	bl	8001bd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e0c:	480c      	ldr	r0, [pc, #48]	; (8001e40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e0e:	490d      	ldr	r1, [pc, #52]	; (8001e44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e10:	4a0d      	ldr	r2, [pc, #52]	; (8001e48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e14:	e002      	b.n	8001e1c <LoopCopyDataInit>

08001e16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e1a:	3304      	adds	r3, #4

08001e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e20:	d3f9      	bcc.n	8001e16 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e22:	4a0a      	ldr	r2, [pc, #40]	; (8001e4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e24:	4c0a      	ldr	r4, [pc, #40]	; (8001e50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e28:	e001      	b.n	8001e2e <LoopFillZerobss>

08001e2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e2c:	3204      	adds	r2, #4

08001e2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e30:	d3fb      	bcc.n	8001e2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e32:	f006 f92f 	bl	8008094 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e36:	f7fe ffbd 	bl	8000db4 <main>
  bx  lr
 8001e3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e44:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8001e48:	080098dc 	.word	0x080098dc
  ldr r2, =_sbss
 8001e4c:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8001e50:	20018d98 	.word	0x20018d98

08001e54 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e54:	e7fe      	b.n	8001e54 <ADC3_IRQHandler>
	...

08001e58 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001e58:	4b0f      	ldr	r3, [pc, #60]	; (8001e98 <HAL_InitTick+0x40>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	b90b      	cbnz	r3, 8001e62 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8001e5e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001e60:	4770      	bx	lr
{
 8001e62:	b510      	push	{r4, lr}
 8001e64:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001e66:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e6a:	4a0c      	ldr	r2, [pc, #48]	; (8001e9c <HAL_InitTick+0x44>)
 8001e6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e70:	6810      	ldr	r0, [r2, #0]
 8001e72:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e76:	f000 fecd 	bl	8002c14 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e7a:	2c0f      	cmp	r4, #15
 8001e7c:	d800      	bhi.n	8001e80 <HAL_InitTick+0x28>
 8001e7e:	b108      	cbz	r0, 8001e84 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8001e80:	2001      	movs	r0, #1
}
 8001e82:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e84:	2200      	movs	r2, #0
 8001e86:	4621      	mov	r1, r4
 8001e88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e8c:	f000 fe76 	bl	8002b7c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e90:	4b03      	ldr	r3, [pc, #12]	; (8001ea0 <HAL_InitTick+0x48>)
 8001e92:	2000      	movs	r0, #0
 8001e94:	601c      	str	r4, [r3, #0]
}
 8001e96:	bd10      	pop	{r4, pc}
 8001e98:	2000003c 	.word	0x2000003c
 8001e9c:	20000034 	.word	0x20000034
 8001ea0:	20000040 	.word	0x20000040

08001ea4 <HAL_Init>:
{
 8001ea4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ea6:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ea8:	4c12      	ldr	r4, [pc, #72]	; (8001ef4 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eaa:	f000 fe55 	bl	8002b58 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001eae:	f003 f87f 	bl	8004fb0 <HAL_RCC_GetSysClockFreq>
 8001eb2:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <HAL_Init+0x54>)
 8001eb4:	4911      	ldr	r1, [pc, #68]	; (8001efc <HAL_Init+0x58>)
 8001eb6:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001eb8:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001eba:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ebe:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ec2:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ec4:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ec6:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8001eca:	490d      	ldr	r1, [pc, #52]	; (8001f00 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ecc:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ed0:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ed2:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8001ed6:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ed8:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001eda:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001edc:	f7ff ffbc 	bl	8001e58 <HAL_InitTick>
 8001ee0:	b110      	cbz	r0, 8001ee8 <HAL_Init+0x44>
    return HAL_ERROR;
 8001ee2:	2401      	movs	r4, #1
}
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	bd10      	pop	{r4, pc}
 8001ee8:	4604      	mov	r4, r0
  HAL_MspInit();
 8001eea:	f7ff fe35 	bl	8001b58 <HAL_MspInit>
}
 8001eee:	4620      	mov	r0, r4
 8001ef0:	bd10      	pop	{r4, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20000038 	.word	0x20000038
 8001ef8:	58024400 	.word	0x58024400
 8001efc:	08009158 	.word	0x08009158
 8001f00:	20000034 	.word	0x20000034

08001f04 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001f04:	4a03      	ldr	r2, [pc, #12]	; (8001f14 <HAL_IncTick+0x10>)
 8001f06:	4b04      	ldr	r3, [pc, #16]	; (8001f18 <HAL_IncTick+0x14>)
 8001f08:	6811      	ldr	r1, [r2, #0]
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	440b      	add	r3, r1
 8001f0e:	6013      	str	r3, [r2, #0]
}
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	20018d94 	.word	0x20018d94
 8001f18:	2000003c 	.word	0x2000003c

08001f1c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001f1c:	4b01      	ldr	r3, [pc, #4]	; (8001f24 <HAL_GetTick+0x8>)
 8001f1e:	6818      	ldr	r0, [r3, #0]
}
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	20018d94 	.word	0x20018d94

08001f28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f28:	b538      	push	{r3, r4, r5, lr}
 8001f2a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001f2c:	f7ff fff6 	bl	8001f1c <HAL_GetTick>
 8001f30:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f32:	1c63      	adds	r3, r4, #1
 8001f34:	d002      	beq.n	8001f3c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f36:	4b04      	ldr	r3, [pc, #16]	; (8001f48 <HAL_Delay+0x20>)
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f3c:	f7ff ffee 	bl	8001f1c <HAL_GetTick>
 8001f40:	1b43      	subs	r3, r0, r5
 8001f42:	42a3      	cmp	r3, r4
 8001f44:	d3fa      	bcc.n	8001f3c <HAL_Delay+0x14>
  {
  }
}
 8001f46:	bd38      	pop	{r3, r4, r5, pc}
 8001f48:	2000003c 	.word	0x2000003c

08001f4c <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8001f4c:	4b01      	ldr	r3, [pc, #4]	; (8001f54 <HAL_GetREVID+0x8>)
 8001f4e:	6818      	ldr	r0, [r3, #0]
}
 8001f50:	0c00      	lsrs	r0, r0, #16
 8001f52:	4770      	bx	lr
 8001f54:	5c001000 	.word	0x5c001000

08001f58 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001f58:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001f5a:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001f5c:	f7ff fb1a 	bl	8001594 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f60:	bd08      	pop	{r3, pc}
 8001f62:	bf00      	nop

08001f64 <HAL_ADC_ErrorCallback>:
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop

08001f68 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f68:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001f6a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f6c:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 8001f72:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001f74:	d11d      	bne.n	8001fb2 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001f76:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f7c:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001f7e:	680a      	ldr	r2, [r1, #0]
 8001f80:	f012 0f08 	tst.w	r2, #8
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f84:	68ca      	ldr	r2, [r1, #12]
 8001f86:	d01b      	beq.n	8001fc0 <ADC_DMAConvCplt+0x58>
 8001f88:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8001f8c:	d10d      	bne.n	8001faa <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001f8e:	68ca      	ldr	r2, [r1, #12]
 8001f90:	0494      	lsls	r4, r2, #18
 8001f92:	d40a      	bmi.n	8001faa <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f9a:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f9e:	04d1      	lsls	r1, r2, #19
 8001fa0:	d403      	bmi.n	8001faa <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fa2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001fa4:	f042 0201 	orr.w	r2, r2, #1
 8001fa8:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff fae8 	bl	8001580 <HAL_ADC_ConvCpltCallback>
}
 8001fb0:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001fb2:	06d2      	lsls	r2, r2, #27
 8001fb4:	d40a      	bmi.n	8001fcc <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fbe:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8001fc0:	0790      	lsls	r0, r2, #30
 8001fc2:	d0e7      	beq.n	8001f94 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff fadb 	bl	8001580 <HAL_ADC_ConvCpltCallback>
 8001fca:	e7f1      	b.n	8001fb0 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ffc9 	bl	8001f64 <HAL_ADC_ErrorCallback>
}
 8001fd2:	bd10      	pop	{r4, pc}

08001fd4 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fd4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001fd6:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001fd8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001fda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fde:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001fe0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8001fe2:	f043 0304 	orr.w	r3, r3, #4
 8001fe6:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001fe8:	f7ff ffbc 	bl	8001f64 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fec:	bd08      	pop	{r3, pc}
 8001fee:	bf00      	nop

08001ff0 <HAL_ADC_ConfigChannel>:
{
 8001ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8001ff2:	2200      	movs	r2, #0
{
 8001ff4:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8001ff6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001ff8:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8001ffc:	2a01      	cmp	r2, #1
 8001ffe:	f000 813b 	beq.w	8002278 <HAL_ADC_ConfigChannel+0x288>
 8002002:	4603      	mov	r3, r0
 8002004:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002006:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8002008:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800200c:	6894      	ldr	r4, [r2, #8]
 800200e:	0764      	lsls	r4, r4, #29
 8002010:	f100 8099 	bmi.w	8002146 <HAL_ADC_ConfigChannel+0x156>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002014:	680c      	ldr	r4, [r1, #0]
 8002016:	f3c4 0513 	ubfx	r5, r4, #0, #20
 800201a:	2d00      	cmp	r5, #0
 800201c:	f040 809e 	bne.w	800215c <HAL_ADC_ConfigChannel+0x16c>
 8002020:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8002024:	40a0      	lsls	r0, r4
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002026:	684d      	ldr	r5, [r1, #4]
  MODIFY_REG(*preg,
 8002028:	f04f 0e1f 	mov.w	lr, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800202c:	69d6      	ldr	r6, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800202e:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 8002032:	4330      	orrs	r0, r6
 8002034:	f00c 0c0c 	and.w	ip, ip, #12
 8002038:	61d0      	str	r0, [r2, #28]
  MODIFY_REG(*preg,
 800203a:	f005 001f 	and.w	r0, r5, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800203e:	f102 0530 	add.w	r5, r2, #48	; 0x30
  MODIFY_REG(*preg,
 8002042:	4084      	lsls	r4, r0
 8002044:	fa0e fe00 	lsl.w	lr, lr, r0
 8002048:	f85c 0005 	ldr.w	r0, [ip, r5]
 800204c:	ea20 000e 	bic.w	r0, r0, lr
 8002050:	4304      	orrs	r4, r0
 8002052:	f84c 4005 	str.w	r4, [ip, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002056:	6890      	ldr	r0, [r2, #8]
 8002058:	0740      	lsls	r0, r0, #29
 800205a:	d47d      	bmi.n	8002158 <HAL_ADC_ConfigChannel+0x168>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800205c:	6895      	ldr	r5, [r2, #8]
 800205e:	f015 0508 	ands.w	r5, r5, #8
 8002062:	d156      	bne.n	8002112 <HAL_ADC_ConfigChannel+0x122>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002064:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(*preg,
 8002066:	2007      	movs	r0, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002068:	f102 0614 	add.w	r6, r2, #20
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800206c:	4fb7      	ldr	r7, [pc, #732]	; (800234c <HAL_ADC_ConfigChannel+0x35c>)
 800206e:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 8002072:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002076:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 800207a:	fa00 fe04 	lsl.w	lr, r0, r4
 800207e:	6888      	ldr	r0, [r1, #8]
 8002080:	fa00 f404 	lsl.w	r4, r0, r4
 8002084:	f85c 0006 	ldr.w	r0, [ip, r6]
 8002088:	ea20 000e 	bic.w	r0, r0, lr
 800208c:	4320      	orrs	r0, r4
 800208e:	f84c 0006 	str.w	r0, [ip, r6]
 8002092:	6838      	ldr	r0, [r7, #0]
 8002094:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8002098:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 800209c:	f000 8095 	beq.w	80021ca <HAL_ADC_ConfigChannel+0x1da>
 80020a0:	68d0      	ldr	r0, [r2, #12]
 80020a2:	68d6      	ldr	r6, [r2, #12]
 80020a4:	06c7      	lsls	r7, r0, #27
 80020a6:	f100 8107 	bmi.w	80022b8 <HAL_ADC_ConfigChannel+0x2c8>
 80020aa:	f3c6 0682 	ubfx	r6, r6, #2, #3
 80020ae:	6948      	ldr	r0, [r1, #20]
 80020b0:	0076      	lsls	r6, r6, #1
 80020b2:	fa00 f606 	lsl.w	r6, r0, r6
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80020b6:	690f      	ldr	r7, [r1, #16]
 80020b8:	2f04      	cmp	r7, #4
 80020ba:	f000 80e0 	beq.w	800227e <HAL_ADC_ConfigChannel+0x28e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020be:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 80020c2:	6808      	ldr	r0, [r1, #0]
 80020c4:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 80020c8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80020cc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80020d0:	ea40 000c 	orr.w	r0, r0, ip
 80020d4:	4330      	orrs	r0, r6
 80020d6:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80020da:	7e48      	ldrb	r0, [r1, #25]
 80020dc:	690e      	ldr	r6, [r1, #16]
 80020de:	2801      	cmp	r0, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80020e0:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80020e4:	bf0c      	ite	eq
 80020e6:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 80020ea:	2700      	movne	r7, #0
 80020ec:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80020f0:	4338      	orrs	r0, r7
 80020f2:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80020f6:	7e0c      	ldrb	r4, [r1, #24]
 80020f8:	6908      	ldr	r0, [r1, #16]
 80020fa:	2c01      	cmp	r4, #1
 80020fc:	d104      	bne.n	8002108 <HAL_ADC_ConfigChannel+0x118>
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80020fe:	f000 001f 	and.w	r0, r0, #31
 8002102:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8002106:	4085      	lsls	r5, r0
 8002108:	6910      	ldr	r0, [r2, #16]
 800210a:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 800210e:	4305      	orrs	r5, r0
 8002110:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002112:	6890      	ldr	r0, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002114:	07c4      	lsls	r4, r0, #31
 8002116:	d414      	bmi.n	8002142 <HAL_ADC_ConfigChannel+0x152>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002118:	68ce      	ldr	r6, [r1, #12]
 800211a:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 800211c:	f006 0718 	and.w	r7, r6, #24
 8002120:	488b      	ldr	r0, [pc, #556]	; (8002350 <HAL_ADC_ConfigChannel+0x360>)
 8002122:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 8002126:	40f8      	lsrs	r0, r7
 8002128:	f3c4 0713 	ubfx	r7, r4, #0, #20
 800212c:	4020      	ands	r0, r4
 800212e:	ea25 0507 	bic.w	r5, r5, r7
 8002132:	4328      	orrs	r0, r5
 8002134:	f8c2 00c0 	str.w	r0, [r2, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002138:	4886      	ldr	r0, [pc, #536]	; (8002354 <HAL_ADC_ConfigChannel+0x364>)
 800213a:	4286      	cmp	r6, r0
 800213c:	d04d      	beq.n	80021da <HAL_ADC_ConfigChannel+0x1ea>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800213e:	2c00      	cmp	r4, #0
 8002140:	db15      	blt.n	800216e <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002142:	2000      	movs	r0, #0
 8002144:	e003      	b.n	800214e <HAL_ADC_ConfigChannel+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002146:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002148:	f042 0220 	orr.w	r2, r2, #32
 800214c:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800214e:	2200      	movs	r2, #0
 8002150:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8002154:	b003      	add	sp, #12
 8002156:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002158:	6890      	ldr	r0, [r2, #8]
 800215a:	e7da      	b.n	8002112 <HAL_ADC_ConfigChannel+0x122>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215c:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002160:	b115      	cbz	r5, 8002168 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002162:	fab5 f585 	clz	r5, r5
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002166:	40a8      	lsls	r0, r5
 8002168:	f3c4 6484 	ubfx	r4, r4, #26, #5
 800216c:	e75b      	b.n	8002026 <HAL_ADC_ConfigChannel+0x36>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800216e:	497a      	ldr	r1, [pc, #488]	; (8002358 <HAL_ADC_ConfigChannel+0x368>)
 8002170:	428a      	cmp	r2, r1
 8002172:	f000 80c7 	beq.w	8002304 <HAL_ADC_ConfigChannel+0x314>
 8002176:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800217a:	428a      	cmp	r2, r1
 800217c:	f000 80c2 	beq.w	8002304 <HAL_ADC_ConfigChannel+0x314>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002180:	4d76      	ldr	r5, [pc, #472]	; (800235c <HAL_ADC_ConfigChannel+0x36c>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002182:	4877      	ldr	r0, [pc, #476]	; (8002360 <HAL_ADC_ConfigChannel+0x370>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002184:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002186:	6880      	ldr	r0, [r0, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002188:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800218c:	43c0      	mvns	r0, r0
 800218e:	f000 0001 	and.w	r0, r0, #1
 8002192:	2800      	cmp	r0, #0
 8002194:	f000 80c5 	beq.w	8002322 <HAL_ADC_ConfigChannel+0x332>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002198:	4872      	ldr	r0, [pc, #456]	; (8002364 <HAL_ADC_ConfigChannel+0x374>)
 800219a:	4284      	cmp	r4, r0
 800219c:	f000 810e 	beq.w	80023bc <HAL_ADC_ConfigChannel+0x3cc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80021a0:	4871      	ldr	r0, [pc, #452]	; (8002368 <HAL_ADC_ConfigChannel+0x378>)
 80021a2:	4284      	cmp	r4, r0
 80021a4:	f000 812d 	beq.w	8002402 <HAL_ADC_ConfigChannel+0x412>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80021a8:	4870      	ldr	r0, [pc, #448]	; (800236c <HAL_ADC_ConfigChannel+0x37c>)
 80021aa:	4284      	cmp	r4, r0
 80021ac:	d1c9      	bne.n	8002142 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 80021ae:	0249      	lsls	r1, r1, #9
 80021b0:	d4c7      	bmi.n	8002142 <HAL_ADC_ConfigChannel+0x152>
 80021b2:	496b      	ldr	r1, [pc, #428]	; (8002360 <HAL_ADC_ConfigChannel+0x370>)
 80021b4:	428a      	cmp	r2, r1
 80021b6:	d1c4      	bne.n	8002142 <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80021b8:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021ba:	2000      	movs	r0, #0
 80021bc:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80021c0:	4332      	orrs	r2, r6
 80021c2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80021c6:	60aa      	str	r2, [r5, #8]
}
 80021c8:	e7c1      	b.n	800214e <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80021ca:	68d6      	ldr	r6, [r2, #12]
 80021cc:	6948      	ldr	r0, [r1, #20]
 80021ce:	f3c6 0682 	ubfx	r6, r6, #2, #3
 80021d2:	0076      	lsls	r6, r6, #1
 80021d4:	fa00 f606 	lsl.w	r6, r0, r6
 80021d8:	e76d      	b.n	80020b6 <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80021da:	2f00      	cmp	r7, #0
 80021dc:	d073      	beq.n	80022c6 <HAL_ADC_ConfigChannel+0x2d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021de:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 80021e2:	2800      	cmp	r0, #0
 80021e4:	f000 80c6 	beq.w	8002374 <HAL_ADC_ConfigChannel+0x384>
  return __builtin_clz(value);
 80021e8:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021ec:	3001      	adds	r0, #1
 80021ee:	f000 001f 	and.w	r0, r0, #31
 80021f2:	2809      	cmp	r0, #9
 80021f4:	f240 80be 	bls.w	8002374 <HAL_ADC_ConfigChannel+0x384>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f8:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 80021fc:	2800      	cmp	r0, #0
 80021fe:	f000 8114 	beq.w	800242a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002202:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002206:	3001      	adds	r0, #1
 8002208:	0680      	lsls	r0, r0, #26
 800220a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220e:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8002212:	2d00      	cmp	r5, #0
 8002214:	f000 8107 	beq.w	8002426 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 8002218:	fab5 f585 	clz	r5, r5
 800221c:	2601      	movs	r6, #1
 800221e:	3501      	adds	r5, #1
 8002220:	f005 051f 	and.w	r5, r5, #31
 8002224:	fa06 f505 	lsl.w	r5, r6, r5
 8002228:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222a:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 800222e:	2c00      	cmp	r4, #0
 8002230:	f000 80f7 	beq.w	8002422 <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 8002234:	fab4 f484 	clz	r4, r4
 8002238:	f06f 061d 	mvn.w	r6, #29
 800223c:	1c60      	adds	r0, r4, #1
 800223e:	f000 041f 	and.w	r4, r0, #31
 8002242:	2003      	movs	r0, #3
 8002244:	fb10 6004 	smlabb	r0, r0, r4, r6
 8002248:	0500      	lsls	r0, r0, #20
 800224a:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800224e:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 8002250:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002252:	f102 0514 	add.w	r5, r2, #20
 8002256:	0dc6      	lsrs	r6, r0, #23
  MODIFY_REG(*preg,
 8002258:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800225c:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8002260:	fa04 f700 	lsl.w	r7, r4, r0
 8002264:	5974      	ldr	r4, [r6, r5]
 8002266:	ea24 0407 	bic.w	r4, r4, r7
 800226a:	688f      	ldr	r7, [r1, #8]
 800226c:	fa07 f000 	lsl.w	r0, r7, r0
 8002270:	4320      	orrs	r0, r4
 8002272:	5170      	str	r0, [r6, r5]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002274:	680c      	ldr	r4, [r1, #0]
}
 8002276:	e762      	b.n	800213e <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 8002278:	2002      	movs	r0, #2
}
 800227a:	b003      	add	sp, #12
 800227c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800227e:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8002280:	680c      	ldr	r4, [r1, #0]
 8002282:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002286:	06a5      	lsls	r5, r4, #26
 8002288:	ebb0 6f84 	cmp.w	r0, r4, lsl #26
 800228c:	d030      	beq.n	80022f0 <HAL_ADC_ConfigChannel+0x300>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800228e:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8002290:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002294:	4285      	cmp	r5, r0
 8002296:	d026      	beq.n	80022e6 <HAL_ADC_ConfigChannel+0x2f6>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002298:	6e90      	ldr	r0, [r2, #104]	; 0x68
 800229a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800229e:	4285      	cmp	r5, r0
 80022a0:	d02b      	beq.n	80022fa <HAL_ADC_ConfigChannel+0x30a>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022a2:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80022a4:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80022a8:	4285      	cmp	r5, r0
 80022aa:	f47f af32 	bne.w	8002112 <HAL_ADC_ConfigChannel+0x122>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80022ae:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80022b0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80022b4:	66d0      	str	r0, [r2, #108]	; 0x6c
 80022b6:	e72c      	b.n	8002112 <HAL_ADC_ConfigChannel+0x122>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80022b8:	0876      	lsrs	r6, r6, #1
 80022ba:	6948      	ldr	r0, [r1, #20]
 80022bc:	f006 0608 	and.w	r6, r6, #8
 80022c0:	fa00 f606 	lsl.w	r6, r0, r6
 80022c4:	e6f7      	b.n	80020b6 <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80022c6:	0ea4      	lsrs	r4, r4, #26
 80022c8:	3401      	adds	r4, #1
 80022ca:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022ce:	2e09      	cmp	r6, #9
 80022d0:	d82d      	bhi.n	800232e <HAL_ADC_ConfigChannel+0x33e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80022d2:	06a5      	lsls	r5, r4, #26
 80022d4:	2001      	movs	r0, #1
 80022d6:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80022da:	40b0      	lsls	r0, r6
 80022dc:	4305      	orrs	r5, r0
 80022de:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80022e2:	0500      	lsls	r0, r0, #20
 80022e4:	e7b3      	b.n	800224e <HAL_ADC_ConfigChannel+0x25e>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80022e6:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80022e8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80022ec:	6650      	str	r0, [r2, #100]	; 0x64
 80022ee:	e7d3      	b.n	8002298 <HAL_ADC_ConfigChannel+0x2a8>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80022f0:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80022f2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80022f6:	6610      	str	r0, [r2, #96]	; 0x60
 80022f8:	e7c9      	b.n	800228e <HAL_ADC_ConfigChannel+0x29e>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80022fa:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80022fc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002300:	6690      	str	r0, [r2, #104]	; 0x68
 8002302:	e7ce      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x2b2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002304:	4814      	ldr	r0, [pc, #80]	; (8002358 <HAL_ADC_ConfigChannel+0x368>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002306:	4d1a      	ldr	r5, [pc, #104]	; (8002370 <HAL_ADC_ConfigChannel+0x380>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002308:	f500 7080 	add.w	r0, r0, #256	; 0x100
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800230c:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800230e:	f850 6cf8 	ldr.w	r6, [r0, #-248]
 8002312:	6880      	ldr	r0, [r0, #8]
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002314:	4330      	orrs	r0, r6
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002316:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
 800231a:	43c0      	mvns	r0, r0
 800231c:	f000 0001 	and.w	r0, r0, #1
 8002320:	e737      	b.n	8002192 <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002322:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8002324:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002326:	f042 0220 	orr.w	r2, r2, #32
 800232a:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 800232c:	e70f      	b.n	800214e <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800232e:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8002332:	06a5      	lsls	r5, r4, #26
 8002334:	2401      	movs	r4, #1
 8002336:	381e      	subs	r0, #30
 8002338:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800233c:	fa04 f606 	lsl.w	r6, r4, r6
 8002340:	0500      	lsls	r0, r0, #20
 8002342:	4335      	orrs	r5, r6
 8002344:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8002348:	e781      	b.n	800224e <HAL_ADC_ConfigChannel+0x25e>
 800234a:	bf00      	nop
 800234c:	5c001000 	.word	0x5c001000
 8002350:	000fffff 	.word	0x000fffff
 8002354:	47ff0000 	.word	0x47ff0000
 8002358:	40022000 	.word	0x40022000
 800235c:	58026300 	.word	0x58026300
 8002360:	58026000 	.word	0x58026000
 8002364:	cb840000 	.word	0xcb840000
 8002368:	c7520000 	.word	0xc7520000
 800236c:	cfb80000 	.word	0xcfb80000
 8002370:	40022300 	.word	0x40022300
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002374:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8002378:	2800      	cmp	r0, #0
 800237a:	d05e      	beq.n	800243a <HAL_ADC_ConfigChannel+0x44a>
  return __builtin_clz(value);
 800237c:	fab0 f080 	clz	r0, r0
 8002380:	3001      	adds	r0, #1
 8002382:	0680      	lsls	r0, r0, #26
 8002384:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002388:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 800238c:	2d00      	cmp	r5, #0
 800238e:	d052      	beq.n	8002436 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8002390:	fab5 f585 	clz	r5, r5
 8002394:	2601      	movs	r6, #1
 8002396:	3501      	adds	r5, #1
 8002398:	f005 051f 	and.w	r5, r5, #31
 800239c:	fa06 f505 	lsl.w	r5, r6, r5
 80023a0:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a2:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80023a6:	2c00      	cmp	r4, #0
 80023a8:	d042      	beq.n	8002430 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 80023aa:	fab4 f484 	clz	r4, r4
 80023ae:	3401      	adds	r4, #1
 80023b0:	f004 041f 	and.w	r4, r4, #31
 80023b4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80023b8:	0520      	lsls	r0, r4, #20
 80023ba:	e748      	b.n	800224e <HAL_ADC_ConfigChannel+0x25e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80023bc:	0208      	lsls	r0, r1, #8
 80023be:	f53f aec0 	bmi.w	8002142 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80023c2:	491f      	ldr	r1, [pc, #124]	; (8002440 <HAL_ADC_ConfigChannel+0x450>)
 80023c4:	428a      	cmp	r2, r1
 80023c6:	f47f aebc 	bne.w	8002142 <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023ca:	4a1e      	ldr	r2, [pc, #120]	; (8002444 <HAL_ADC_ConfigChannel+0x454>)
 80023cc:	481e      	ldr	r0, [pc, #120]	; (8002448 <HAL_ADC_ConfigChannel+0x458>)
 80023ce:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80023d0:	68a9      	ldr	r1, [r5, #8]
 80023d2:	0992      	lsrs	r2, r2, #6
 80023d4:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80023d8:	fba0 0202 	umull	r0, r2, r0, r2
 80023dc:	4331      	orrs	r1, r6
 80023de:	0992      	lsrs	r2, r2, #6
 80023e0:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80023e4:	3201      	adds	r2, #1
 80023e6:	60a9      	str	r1, [r5, #8]
 80023e8:	0052      	lsls	r2, r2, #1
 80023ea:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80023ec:	9a01      	ldr	r2, [sp, #4]
 80023ee:	2a00      	cmp	r2, #0
 80023f0:	f43f aea7 	beq.w	8002142 <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 80023f4:	9a01      	ldr	r2, [sp, #4]
 80023f6:	3a01      	subs	r2, #1
 80023f8:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80023fa:	9a01      	ldr	r2, [sp, #4]
 80023fc:	2a00      	cmp	r2, #0
 80023fe:	d1f9      	bne.n	80023f4 <HAL_ADC_ConfigChannel+0x404>
 8002400:	e69f      	b.n	8002142 <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002402:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 8002406:	f47f ae9c 	bne.w	8002142 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800240a:	490d      	ldr	r1, [pc, #52]	; (8002440 <HAL_ADC_ConfigChannel+0x450>)
 800240c:	428a      	cmp	r2, r1
 800240e:	f47f ae98 	bne.w	8002142 <HAL_ADC_ConfigChannel+0x152>
 8002412:	68aa      	ldr	r2, [r5, #8]
 8002414:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002418:	4332      	orrs	r2, r6
 800241a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800241e:	60aa      	str	r2, [r5, #8]
}
 8002420:	e695      	b.n	800214e <HAL_ADC_ConfigChannel+0x15e>
 8002422:	480a      	ldr	r0, [pc, #40]	; (800244c <HAL_ADC_ConfigChannel+0x45c>)
 8002424:	e713      	b.n	800224e <HAL_ADC_ConfigChannel+0x25e>
 8002426:	2502      	movs	r5, #2
 8002428:	e6fe      	b.n	8002228 <HAL_ADC_ConfigChannel+0x238>
 800242a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800242e:	e6ee      	b.n	800220e <HAL_ADC_ConfigChannel+0x21e>
 8002430:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8002434:	e70b      	b.n	800224e <HAL_ADC_ConfigChannel+0x25e>
 8002436:	2502      	movs	r5, #2
 8002438:	e7b2      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x3b0>
 800243a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800243e:	e7a3      	b.n	8002388 <HAL_ADC_ConfigChannel+0x398>
 8002440:	58026000 	.word	0x58026000
 8002444:	20000034 	.word	0x20000034
 8002448:	053e2d63 	.word	0x053e2d63
 800244c:	fe500000 	.word	0xfe500000

08002450 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002450:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	07d1      	lsls	r1, r2, #31
 8002456:	d501      	bpl.n	800245c <ADC_Enable+0xc>
  return HAL_OK;
 8002458:	2000      	movs	r0, #0
}
 800245a:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800245c:	6899      	ldr	r1, [r3, #8]
 800245e:	4a21      	ldr	r2, [pc, #132]	; (80024e4 <ADC_Enable+0x94>)
 8002460:	4211      	tst	r1, r2
{
 8002462:	b570      	push	{r4, r5, r6, lr}
 8002464:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002466:	d12c      	bne.n	80024c2 <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 8002468:	6899      	ldr	r1, [r3, #8]
 800246a:	4a1f      	ldr	r2, [pc, #124]	; (80024e8 <ADC_Enable+0x98>)
 800246c:	400a      	ands	r2, r1
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002474:	f7ff fd52 	bl	8001f1c <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002478:	6823      	ldr	r3, [r4, #0]
 800247a:	4a1c      	ldr	r2, [pc, #112]	; (80024ec <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 800247c:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800247e:	4293      	cmp	r3, r2
 8002480:	d028      	beq.n	80024d4 <ADC_Enable+0x84>
 8002482:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8002486:	4293      	cmp	r3, r2
 8002488:	d024      	beq.n	80024d4 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800248a:	4a19      	ldr	r2, [pc, #100]	; (80024f0 <ADC_Enable+0xa0>)
 800248c:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	07d6      	lsls	r6, r2, #31
 8002492:	d414      	bmi.n	80024be <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 8002494:	4e14      	ldr	r6, [pc, #80]	; (80024e8 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002496:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002498:	07d0      	lsls	r0, r2, #31
 800249a:	d404      	bmi.n	80024a6 <ADC_Enable+0x56>
  MODIFY_REG(ADCx->CR,
 800249c:	689a      	ldr	r2, [r3, #8]
 800249e:	4032      	ands	r2, r6
 80024a0:	f042 0201 	orr.w	r2, r2, #1
 80024a4:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024a6:	f7ff fd39 	bl	8001f1c <HAL_GetTick>
 80024aa:	1b43      	subs	r3, r0, r5
 80024ac:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024ae:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024b0:	d902      	bls.n	80024b8 <ADC_Enable+0x68>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	07d1      	lsls	r1, r2, #31
 80024b6:	d504      	bpl.n	80024c2 <ADC_Enable+0x72>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	07d2      	lsls	r2, r2, #31
 80024bc:	d5eb      	bpl.n	8002496 <ADC_Enable+0x46>
  return HAL_OK;
 80024be:	2000      	movs	r0, #0
}
 80024c0:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 80024c4:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024c6:	f043 0310 	orr.w	r3, r3, #16
 80024ca:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80024ce:	4303      	orrs	r3, r0
 80024d0:	65a3      	str	r3, [r4, #88]	; 0x58
}
 80024d2:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80024d4:	4a07      	ldr	r2, [pc, #28]	; (80024f4 <ADC_Enable+0xa4>)
 80024d6:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024d8:	06d2      	lsls	r2, r2, #27
 80024da:	d0d8      	beq.n	800248e <ADC_Enable+0x3e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024dc:	4a06      	ldr	r2, [pc, #24]	; (80024f8 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d1d5      	bne.n	800248e <ADC_Enable+0x3e>
 80024e2:	e7ec      	b.n	80024be <ADC_Enable+0x6e>
 80024e4:	8000003f 	.word	0x8000003f
 80024e8:	7fffffc0 	.word	0x7fffffc0
 80024ec:	40022000 	.word	0x40022000
 80024f0:	58026300 	.word	0x58026300
 80024f4:	40022300 	.word	0x40022300
 80024f8:	40022100 	.word	0x40022100

080024fc <HAL_ADC_Start>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024fc:	4a39      	ldr	r2, [pc, #228]	; (80025e4 <HAL_ADC_Start+0xe8>)
 80024fe:	6803      	ldr	r3, [r0, #0]
 8002500:	4293      	cmp	r3, r2
{
 8002502:	b570      	push	{r4, r5, r6, lr}
 8002504:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002506:	d046      	beq.n	8002596 <HAL_ADC_Start+0x9a>
 8002508:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800250c:	4293      	cmp	r3, r2
 800250e:	d042      	beq.n	8002596 <HAL_ADC_Start+0x9a>
 8002510:	4a35      	ldr	r2, [pc, #212]	; (80025e8 <HAL_ADC_Start+0xec>)
 8002512:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002514:	689d      	ldr	r5, [r3, #8]
 8002516:	f015 0504 	ands.w	r5, r5, #4
 800251a:	d142      	bne.n	80025a2 <HAL_ADC_Start+0xa6>
    __HAL_LOCK(hadc);
 800251c:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8002520:	2b01      	cmp	r3, #1
 8002522:	d03e      	beq.n	80025a2 <HAL_ADC_Start+0xa6>
 8002524:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8002526:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8002528:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 800252c:	f7ff ff90 	bl	8002450 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002530:	2800      	cmp	r0, #0
 8002532:	d138      	bne.n	80025a6 <HAL_ADC_Start+0xaa>
      ADC_STATE_CLR_SET(hadc->State,
 8002534:	6d63      	ldr	r3, [r4, #84]	; 0x54
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002536:	f006 061f 	and.w	r6, r6, #31
 800253a:	4a2c      	ldr	r2, [pc, #176]	; (80025ec <HAL_ADC_Start+0xf0>)
 800253c:	401a      	ands	r2, r3
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800253e:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8002540:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002544:	6562      	str	r2, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002546:	4a2a      	ldr	r2, [pc, #168]	; (80025f0 <HAL_ADC_Start+0xf4>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d045      	beq.n	80025d8 <HAL_ADC_Start+0xdc>
 800254c:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800254e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002550:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002554:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002556:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002558:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800255c:	d040      	beq.n	80025e0 <HAL_ADC_Start+0xe4>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800255e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8002560:	f022 0206 	bic.w	r2, r2, #6
 8002564:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002566:	221c      	movs	r2, #28
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002568:	428b      	cmp	r3, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800256a:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 800256c:	f04f 0200 	mov.w	r2, #0
 8002570:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002574:	d020      	beq.n	80025b8 <HAL_ADC_Start+0xbc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002576:	2e09      	cmp	r6, #9
 8002578:	d918      	bls.n	80025ac <HAL_ADC_Start+0xb0>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800257a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800257c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002580:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002582:	68cb      	ldr	r3, [r1, #12]
 8002584:	019b      	lsls	r3, r3, #6
 8002586:	d505      	bpl.n	8002594 <HAL_ADC_Start+0x98>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002588:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800258a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800258e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002592:	6563      	str	r3, [r4, #84]	; 0x54
}
 8002594:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002596:	4a17      	ldr	r2, [pc, #92]	; (80025f4 <HAL_ADC_Start+0xf8>)
 8002598:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800259a:	689d      	ldr	r5, [r3, #8]
 800259c:	f015 0504 	ands.w	r5, r5, #4
 80025a0:	d0bc      	beq.n	800251c <HAL_ADC_Start+0x20>
    tmp_hal_status = HAL_BUSY;
 80025a2:	2002      	movs	r0, #2
}
 80025a4:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 80025a6:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
}
 80025aa:	bd70      	pop	{r4, r5, r6, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025ac:	f240 2221 	movw	r2, #545	; 0x221
 80025b0:	fa22 f606 	lsr.w	r6, r2, r6
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80025b4:	07f5      	lsls	r5, r6, #31
 80025b6:	d5e0      	bpl.n	800257a <HAL_ADC_Start+0x7e>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	0192      	lsls	r2, r2, #6
 80025bc:	d505      	bpl.n	80025ca <HAL_ADC_Start+0xce>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025be:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80025c0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80025c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80025c8:	6562      	str	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 80025ca:	6899      	ldr	r1, [r3, #8]
 80025cc:	4a0a      	ldr	r2, [pc, #40]	; (80025f8 <HAL_ADC_Start+0xfc>)
 80025ce:	400a      	ands	r2, r1
 80025d0:	f042 0204 	orr.w	r2, r2, #4
 80025d4:	609a      	str	r2, [r3, #8]
}
 80025d6:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025d8:	4902      	ldr	r1, [pc, #8]	; (80025e4 <HAL_ADC_Start+0xe8>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025da:	2e00      	cmp	r6, #0
 80025dc:	d0b7      	beq.n	800254e <HAL_ADC_Start+0x52>
 80025de:	e7ba      	b.n	8002556 <HAL_ADC_Start+0x5a>
        ADC_CLEAR_ERRORCODE(hadc);
 80025e0:	65a2      	str	r2, [r4, #88]	; 0x58
 80025e2:	e7c0      	b.n	8002566 <HAL_ADC_Start+0x6a>
 80025e4:	40022000 	.word	0x40022000
 80025e8:	58026300 	.word	0x58026300
 80025ec:	fffff0fe 	.word	0xfffff0fe
 80025f0:	40022100 	.word	0x40022100
 80025f4:	40022300 	.word	0x40022300
 80025f8:	7fffffc0 	.word	0x7fffffc0

080025fc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80025fc:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80025fe:	4a56      	ldr	r2, [pc, #344]	; (8002758 <ADC_ConfigureBoostMode+0x15c>)
{
 8002600:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002602:	6803      	ldr	r3, [r0, #0]
 8002604:	4293      	cmp	r3, r2
 8002606:	d025      	beq.n	8002654 <ADC_ConfigureBoostMode+0x58>
 8002608:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800260c:	4293      	cmp	r3, r2
 800260e:	d021      	beq.n	8002654 <ADC_ConfigureBoostMode+0x58>
 8002610:	4b52      	ldr	r3, [pc, #328]	; (800275c <ADC_ConfigureBoostMode+0x160>)
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8002618:	d021      	beq.n	800265e <ADC_ConfigureBoostMode+0x62>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800261a:	f002 fe91 	bl	8005340 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 800261e:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8002620:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8002622:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002626:	f000 8086 	beq.w	8002736 <ADC_ConfigureBoostMode+0x13a>
 800262a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800262e:	d06a      	beq.n	8002706 <ADC_ConfigureBoostMode+0x10a>
 8002630:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002634:	d07f      	beq.n	8002736 <ADC_ConfigureBoostMode+0x13a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002636:	f7ff fc89 	bl	8001f4c <HAL_GetREVID>
 800263a:	f241 0303 	movw	r3, #4099	; 0x1003
 800263e:	4298      	cmp	r0, r3
 8002640:	d84a      	bhi.n	80026d8 <ADC_ConfigureBoostMode+0xdc>
  {
    if (freq > 20000000UL)
 8002642:	4b47      	ldr	r3, [pc, #284]	; (8002760 <ADC_ConfigureBoostMode+0x164>)
 8002644:	429d      	cmp	r5, r3
 8002646:	d929      	bls.n	800269c <ADC_ConfigureBoostMode+0xa0>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002648:	6822      	ldr	r2, [r4, #0]
 800264a:	6893      	ldr	r3, [r2, #8]
 800264c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002650:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002652:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002654:	4b43      	ldr	r3, [pc, #268]	; (8002764 <ADC_ConfigureBoostMode+0x168>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 800265c:	d1dd      	bne.n	800261a <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800265e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002662:	f003 feed 	bl	8006440 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8002666:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002668:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 800266a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800266e:	d06c      	beq.n	800274a <ADC_ConfigureBoostMode+0x14e>
 8002670:	d808      	bhi.n	8002684 <ADC_ConfigureBoostMode+0x88>
 8002672:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002676:	d050      	beq.n	800271a <ADC_ConfigureBoostMode+0x11e>
 8002678:	d916      	bls.n	80026a8 <ADC_ConfigureBoostMode+0xac>
 800267a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800267e:	d1da      	bne.n	8002636 <ADC_ConfigureBoostMode+0x3a>
        freq /= 32UL;
 8002680:	0945      	lsrs	r5, r0, #5
        break;
 8002682:	e7d8      	b.n	8002636 <ADC_ConfigureBoostMode+0x3a>
    switch (hadc->Init.ClockPrescaler)
 8002684:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002688:	d045      	beq.n	8002716 <ADC_ConfigureBoostMode+0x11a>
 800268a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800268e:	d1d2      	bne.n	8002636 <ADC_ConfigureBoostMode+0x3a>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002690:	f7ff fc5c 	bl	8001f4c <HAL_GetREVID>
 8002694:	f241 0303 	movw	r3, #4099	; 0x1003
 8002698:	4298      	cmp	r0, r3
 800269a:	d840      	bhi.n	800271e <ADC_ConfigureBoostMode+0x122>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800269c:	6822      	ldr	r2, [r4, #0]
 800269e:	6893      	ldr	r3, [r2, #8]
 80026a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026a4:	6093      	str	r3, [r2, #8]
}
 80026a6:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 80026a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80026ac:	d006      	beq.n	80026bc <ADC_ConfigureBoostMode+0xc0>
 80026ae:	d90a      	bls.n	80026c6 <ADC_ConfigureBoostMode+0xca>
 80026b0:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80026b4:	d002      	beq.n	80026bc <ADC_ConfigureBoostMode+0xc0>
 80026b6:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80026ba:	d1bc      	bne.n	8002636 <ADC_ConfigureBoostMode+0x3a>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80026bc:	0c9b      	lsrs	r3, r3, #18
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 80026c4:	e7b7      	b.n	8002636 <ADC_ConfigureBoostMode+0x3a>
    switch (hadc->Init.ClockPrescaler)
 80026c6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80026ca:	d0f7      	beq.n	80026bc <ADC_ConfigureBoostMode+0xc0>
 80026cc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80026d0:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80026d4:	d0f2      	beq.n	80026bc <ADC_ConfigureBoostMode+0xc0>
 80026d6:	e7ae      	b.n	8002636 <ADC_ConfigureBoostMode+0x3a>
    if (freq <= 6250000UL)
 80026d8:	4b23      	ldr	r3, [pc, #140]	; (8002768 <ADC_ConfigureBoostMode+0x16c>)
 80026da:	429d      	cmp	r5, r3
 80026dc:	d805      	bhi.n	80026ea <ADC_ConfigureBoostMode+0xee>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80026de:	6822      	ldr	r2, [r4, #0]
 80026e0:	6893      	ldr	r3, [r2, #8]
 80026e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026e6:	6093      	str	r3, [r2, #8]
}
 80026e8:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 80026ea:	4b20      	ldr	r3, [pc, #128]	; (800276c <ADC_ConfigureBoostMode+0x170>)
 80026ec:	429d      	cmp	r5, r3
 80026ee:	d91a      	bls.n	8002726 <ADC_ConfigureBoostMode+0x12a>
    else if (freq <= 25000000UL)
 80026f0:	4b1f      	ldr	r3, [pc, #124]	; (8002770 <ADC_ConfigureBoostMode+0x174>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80026f2:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 80026f4:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80026f6:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 80026f8:	d829      	bhi.n	800274e <ADC_ConfigureBoostMode+0x152>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80026fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002702:	6093      	str	r3, [r2, #8]
}
 8002704:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 8002706:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002708:	f7ff fc20 	bl	8001f4c <HAL_GetREVID>
 800270c:	f241 0303 	movw	r3, #4099	; 0x1003
 8002710:	4298      	cmp	r0, r3
 8002712:	d8e1      	bhi.n	80026d8 <ADC_ConfigureBoostMode+0xdc>
 8002714:	e795      	b.n	8002642 <ADC_ConfigureBoostMode+0x46>
        freq /= 128UL;
 8002716:	09c5      	lsrs	r5, r0, #7
        break;
 8002718:	e78d      	b.n	8002636 <ADC_ConfigureBoostMode+0x3a>
        freq /= 16UL;
 800271a:	0905      	lsrs	r5, r0, #4
        break;
 800271c:	e78b      	b.n	8002636 <ADC_ConfigureBoostMode+0x3a>
    if (freq <= 6250000UL)
 800271e:	4b12      	ldr	r3, [pc, #72]	; (8002768 <ADC_ConfigureBoostMode+0x16c>)
 8002720:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8002724:	d2db      	bcs.n	80026de <ADC_ConfigureBoostMode+0xe2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002726:	6822      	ldr	r2, [r4, #0]
 8002728:	6893      	ldr	r3, [r2, #8]
 800272a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800272e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002732:	6093      	str	r3, [r2, #8]
}
 8002734:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002736:	0c1b      	lsrs	r3, r3, #16
 8002738:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800273c:	f7ff fc06 	bl	8001f4c <HAL_GetREVID>
 8002740:	f241 0303 	movw	r3, #4099	; 0x1003
 8002744:	4298      	cmp	r0, r3
 8002746:	d8c7      	bhi.n	80026d8 <ADC_ConfigureBoostMode+0xdc>
 8002748:	e77b      	b.n	8002642 <ADC_ConfigureBoostMode+0x46>
        freq /= 64UL;
 800274a:	0985      	lsrs	r5, r0, #6
        break;
 800274c:	e773      	b.n	8002636 <ADC_ConfigureBoostMode+0x3a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800274e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002752:	6093      	str	r3, [r2, #8]
}
 8002754:	bd38      	pop	{r3, r4, r5, pc}
 8002756:	bf00      	nop
 8002758:	40022000 	.word	0x40022000
 800275c:	58026300 	.word	0x58026300
 8002760:	01312d00 	.word	0x01312d00
 8002764:	40022300 	.word	0x40022300
 8002768:	00bebc21 	.word	0x00bebc21
 800276c:	017d7841 	.word	0x017d7841
 8002770:	02faf081 	.word	0x02faf081

08002774 <HAL_ADC_Init>:
{
 8002774:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8002776:	2300      	movs	r3, #0
{
 8002778:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 800277a:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 800277c:	2800      	cmp	r0, #0
 800277e:	f000 80d1 	beq.w	8002924 <HAL_ADC_Init+0x1b0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002782:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8002784:	4604      	mov	r4, r0
 8002786:	2d00      	cmp	r5, #0
 8002788:	f000 80bb 	beq.w	8002902 <HAL_ADC_Init+0x18e>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800278c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800278e:	6893      	ldr	r3, [r2, #8]
 8002790:	009d      	lsls	r5, r3, #2
 8002792:	d503      	bpl.n	800279c <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002794:	6891      	ldr	r1, [r2, #8]
 8002796:	4b72      	ldr	r3, [pc, #456]	; (8002960 <HAL_ADC_Init+0x1ec>)
 8002798:	400b      	ands	r3, r1
 800279a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800279c:	6893      	ldr	r3, [r2, #8]
 800279e:	00d8      	lsls	r0, r3, #3
 80027a0:	d416      	bmi.n	80027d0 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027a2:	4b70      	ldr	r3, [pc, #448]	; (8002964 <HAL_ADC_Init+0x1f0>)
 80027a4:	4970      	ldr	r1, [pc, #448]	; (8002968 <HAL_ADC_Init+0x1f4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80027a8:	6890      	ldr	r0, [r2, #8]
 80027aa:	099b      	lsrs	r3, r3, #6
 80027ac:	fba1 1303 	umull	r1, r3, r1, r3
 80027b0:	496e      	ldr	r1, [pc, #440]	; (800296c <HAL_ADC_Init+0x1f8>)
 80027b2:	099b      	lsrs	r3, r3, #6
 80027b4:	4001      	ands	r1, r0
 80027b6:	3301      	adds	r3, #1
 80027b8:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80027bc:	6091      	str	r1, [r2, #8]
 80027be:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80027c0:	9b01      	ldr	r3, [sp, #4]
 80027c2:	b12b      	cbz	r3, 80027d0 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 80027c4:	9b01      	ldr	r3, [sp, #4]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80027ca:	9b01      	ldr	r3, [sp, #4]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f9      	bne.n	80027c4 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80027d0:	6893      	ldr	r3, [r2, #8]
 80027d2:	00d9      	lsls	r1, r3, #3
 80027d4:	d424      	bmi.n	8002820 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80027d8:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027da:	f043 0310 	orr.w	r3, r3, #16
 80027de:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80027e2:	432b      	orrs	r3, r5
 80027e4:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027e6:	6893      	ldr	r3, [r2, #8]
 80027e8:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80027ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027ee:	d11d      	bne.n	800282c <HAL_ADC_Init+0xb8>
 80027f0:	06db      	lsls	r3, r3, #27
 80027f2:	d41b      	bmi.n	800282c <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 80027f4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027f6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80027fa:	f043 0302 	orr.w	r3, r3, #2
 80027fe:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002800:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002802:	07de      	lsls	r6, r3, #31
 8002804:	d428      	bmi.n	8002858 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002806:	4b5a      	ldr	r3, [pc, #360]	; (8002970 <HAL_ADC_Init+0x1fc>)
 8002808:	429a      	cmp	r2, r3
 800280a:	d017      	beq.n	800283c <HAL_ADC_Init+0xc8>
 800280c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002810:	429a      	cmp	r2, r3
 8002812:	d013      	beq.n	800283c <HAL_ADC_Init+0xc8>
 8002814:	4b57      	ldr	r3, [pc, #348]	; (8002974 <HAL_ADC_Init+0x200>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	07d9      	lsls	r1, r3, #31
 800281a:	d41d      	bmi.n	8002858 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800281c:	4a56      	ldr	r2, [pc, #344]	; (8002978 <HAL_ADC_Init+0x204>)
 800281e:	e015      	b.n	800284c <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002820:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002822:	2500      	movs	r5, #0
 8002824:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002828:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800282a:	d0e1      	beq.n	80027f0 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800282c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 800282e:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002830:	f043 0310 	orr.w	r3, r3, #16
}
 8002834:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002836:	6563      	str	r3, [r4, #84]	; 0x54
}
 8002838:	b002      	add	sp, #8
 800283a:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800283c:	4a4c      	ldr	r2, [pc, #304]	; (8002970 <HAL_ADC_Init+0x1fc>)
 800283e:	4b4f      	ldr	r3, [pc, #316]	; (800297c <HAL_ADC_Init+0x208>)
 8002840:	6892      	ldr	r2, [r2, #8]
 8002842:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002844:	4313      	orrs	r3, r2
 8002846:	07d8      	lsls	r0, r3, #31
 8002848:	d406      	bmi.n	8002858 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800284a:	4a4d      	ldr	r2, [pc, #308]	; (8002980 <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800284c:	6893      	ldr	r3, [r2, #8]
 800284e:	6861      	ldr	r1, [r4, #4]
 8002850:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8002854:	430b      	orrs	r3, r1
 8002856:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002858:	f7ff fb78 	bl	8001f4c <HAL_GetREVID>
 800285c:	f241 0303 	movw	r3, #4099	; 0x1003
 8002860:	68a1      	ldr	r1, [r4, #8]
 8002862:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002864:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002866:	d852      	bhi.n	800290e <HAL_ADC_Init+0x19a>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002868:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800286c:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800286e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002870:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8002874:	4302      	orrs	r2, r0
 8002876:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002878:	2b01      	cmp	r3, #1
 800287a:	d103      	bne.n	8002884 <HAL_ADC_Init+0x110>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800287c:	6a23      	ldr	r3, [r4, #32]
 800287e:	3b01      	subs	r3, #1
 8002880:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002884:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002886:	b123      	cbz	r3, 8002892 <HAL_ADC_Init+0x11e>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002888:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800288c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800288e:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002890:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002892:	6823      	ldr	r3, [r4, #0]
 8002894:	493b      	ldr	r1, [pc, #236]	; (8002984 <HAL_ADC_Init+0x210>)
 8002896:	68d8      	ldr	r0, [r3, #12]
 8002898:	4001      	ands	r1, r0
 800289a:	430a      	orrs	r2, r1
 800289c:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028a4:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028a6:	d11c      	bne.n	80028e2 <HAL_ADC_Init+0x16e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028a8:	0712      	lsls	r2, r2, #28
 80028aa:	d41a      	bmi.n	80028e2 <HAL_ADC_Init+0x16e>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80028ac:	68d8      	ldr	r0, [r3, #12]
 80028ae:	4a36      	ldr	r2, [pc, #216]	; (8002988 <HAL_ADC_Init+0x214>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80028b0:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80028b2:	4002      	ands	r2, r0
 80028b4:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 80028b8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80028ba:	430a      	orrs	r2, r1
 80028bc:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80028be:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80028c2:	2a01      	cmp	r2, #1
 80028c4:	d03a      	beq.n	800293c <HAL_ADC_Init+0x1c8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80028c6:	691a      	ldr	r2, [r3, #16]
 80028c8:	f022 0201 	bic.w	r2, r2, #1
 80028cc:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80028ce:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 80028d0:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80028d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80028d4:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80028d8:	430a      	orrs	r2, r1
 80028da:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 80028dc:	f7ff fe8e 	bl	80025fc <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80028e0:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80028e2:	68e2      	ldr	r2, [r4, #12]
 80028e4:	2a01      	cmp	r2, #1
 80028e6:	d021      	beq.n	800292c <HAL_ADC_Init+0x1b8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028ea:	f022 020f 	bic.w	r2, r2, #15
 80028ee:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028f0:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 80028f2:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028f4:	f023 0303 	bic.w	r3, r3, #3
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	6563      	str	r3, [r4, #84]	; 0x54
}
 80028fe:	b002      	add	sp, #8
 8002900:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8002902:	f7fd fdb9 	bl	8000478 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002906:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8002908:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 800290c:	e73e      	b.n	800278c <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800290e:	2910      	cmp	r1, #16
 8002910:	d1aa      	bne.n	8002868 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002912:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002914:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002916:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800291a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800291c:	430a      	orrs	r2, r1
 800291e:	f042 021c 	orr.w	r2, r2, #28
 8002922:	e7a9      	b.n	8002878 <HAL_ADC_Init+0x104>
    return HAL_ERROR;
 8002924:	2501      	movs	r5, #1
}
 8002926:	4628      	mov	r0, r5
 8002928:	b002      	add	sp, #8
 800292a:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800292c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800292e:	69a2      	ldr	r2, [r4, #24]
 8002930:	f021 010f 	bic.w	r1, r1, #15
 8002934:	3a01      	subs	r2, #1
 8002936:	430a      	orrs	r2, r1
 8002938:	631a      	str	r2, [r3, #48]	; 0x30
 800293a:	e7d9      	b.n	80028f0 <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800293c:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8002940:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8002942:	3901      	subs	r1, #1
 8002944:	6918      	ldr	r0, [r3, #16]
 8002946:	4332      	orrs	r2, r6
 8002948:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800294c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800294e:	430a      	orrs	r2, r1
 8002950:	490e      	ldr	r1, [pc, #56]	; (800298c <HAL_ADC_Init+0x218>)
 8002952:	4001      	ands	r1, r0
 8002954:	430a      	orrs	r2, r1
 8002956:	f042 0201 	orr.w	r2, r2, #1
 800295a:	611a      	str	r2, [r3, #16]
 800295c:	e7b7      	b.n	80028ce <HAL_ADC_Init+0x15a>
 800295e:	bf00      	nop
 8002960:	5fffffc0 	.word	0x5fffffc0
 8002964:	20000034 	.word	0x20000034
 8002968:	053e2d63 	.word	0x053e2d63
 800296c:	6fffffc0 	.word	0x6fffffc0
 8002970:	40022000 	.word	0x40022000
 8002974:	58026000 	.word	0x58026000
 8002978:	58026300 	.word	0x58026300
 800297c:	40022100 	.word	0x40022100
 8002980:	40022300 	.word	0x40022300
 8002984:	fff0c003 	.word	0xfff0c003
 8002988:	ffffbffc 	.word	0xffffbffc
 800298c:	fc00f81e 	.word	0xfc00f81e

08002990 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002994:	f8d0 8000 	ldr.w	r8, [r0]
{
 8002998:	b09a      	sub	sp, #104	; 0x68
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800299a:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800299e:	f015 0504 	ands.w	r5, r5, #4
 80029a2:	d117      	bne.n	80029d4 <HAL_ADCEx_MultiModeStart_DMA+0x44>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80029a4:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80029a8:	4604      	mov	r4, r0
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d012      	beq.n	80029d4 <HAL_ADCEx_MultiModeStart_DMA+0x44>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80029ae:	4b2d      	ldr	r3, [pc, #180]	; (8002a64 <HAL_ADCEx_MultiModeStart_DMA+0xd4>)
    __HAL_LOCK(hadc);
 80029b0:	f04f 0c01 	mov.w	ip, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80029b4:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80029b6:	4598      	cmp	r8, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80029b8:	9517      	str	r5, [sp, #92]	; 0x5c
    __HAL_LOCK(hadc);
 80029ba:	f880 c050 	strb.w	ip, [r0, #80]	; 0x50
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80029be:	d00d      	beq.n	80029dc <HAL_ADCEx_MultiModeStart_DMA+0x4c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029c0:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 80029c2:	4660      	mov	r0, ip
      __HAL_UNLOCK(hadc);
 80029c4:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029c8:	f043 0320 	orr.w	r3, r3, #32
 80029cc:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 80029ce:	b01a      	add	sp, #104	; 0x68
 80029d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80029d4:	2002      	movs	r0, #2
}
 80029d6:	b01a      	add	sp, #104	; 0x68
 80029d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80029dc:	4d22      	ldr	r5, [pc, #136]	; (8002a68 <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
 80029de:	460e      	mov	r6, r1
 80029e0:	4617      	mov	r7, r2
 80029e2:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 80029e4:	f7ff fd34 	bl	8002450 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80029e8:	b128      	cbz	r0, 80029f6 <HAL_ADCEx_MultiModeStart_DMA+0x66>
      __HAL_UNLOCK(hadc);
 80029ea:	2300      	movs	r3, #0
 80029ec:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80029f0:	b01a      	add	sp, #104	; 0x68
 80029f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 80029f6:	a801      	add	r0, sp, #4
 80029f8:	f7ff fd2a 	bl	8002450 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80029fc:	2800      	cmp	r0, #0
 80029fe:	d1f4      	bne.n	80029ea <HAL_ADCEx_MultiModeStart_DMA+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 8002a00:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002a02:	4a1a      	ldr	r2, [pc, #104]	; (8002a6c <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a04:	4b1a      	ldr	r3, [pc, #104]	; (8002a70 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      ADC_STATE_CLR_SET(hadc->State,
 8002a06:	400a      	ands	r2, r1
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002a08:	f8d4 c000 	ldr.w	ip, [r4]
      ADC_STATE_CLR_SET(hadc->State,
 8002a0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002a10:	45c4      	cmp	ip, r8
      ADC_STATE_CLR_SET(hadc->State,
 8002a12:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8002a14:	65a0      	str	r0, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a16:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002a18:	63c3      	str	r3, [r0, #60]	; 0x3c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002a1a:	4b16      	ldr	r3, [pc, #88]	; (8002a74 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
 8002a1c:	6403      	str	r3, [r0, #64]	; 0x40
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8002a1e:	4b16      	ldr	r3, [pc, #88]	; (8002a78 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
 8002a20:	64c3      	str	r3, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002a22:	d01d      	beq.n	8002a60 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8002a24:	45ac      	cmp	ip, r5
 8002a26:	d01b      	beq.n	8002a60 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8002a28:	4914      	ldr	r1, [pc, #80]	; (8002a7c <HAL_ADCEx_MultiModeStart_DMA+0xec>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a2a:	251c      	movs	r5, #28
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8002a2c:	463b      	mov	r3, r7
 8002a2e:	4632      	mov	r2, r6
 8002a30:	310c      	adds	r1, #12
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a32:	f8cc 5000 	str.w	r5, [ip]
      __HAL_UNLOCK(hadc);
 8002a36:	2500      	movs	r5, #0
 8002a38:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002a3c:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8002a40:	f045 0510 	orr.w	r5, r5, #16
 8002a44:	f8cc 5004 	str.w	r5, [ip, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8002a48:	f000 fd8a 	bl	8003560 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002a4c:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002a4e:	4b0c      	ldr	r3, [pc, #48]	; (8002a80 <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 8002a50:	6891      	ldr	r1, [r2, #8]
 8002a52:	400b      	ands	r3, r1
 8002a54:	f043 0304 	orr.w	r3, r3, #4
 8002a58:	6093      	str	r3, [r2, #8]
}
 8002a5a:	b01a      	add	sp, #104	; 0x68
 8002a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002a60:	4908      	ldr	r1, [pc, #32]	; (8002a84 <HAL_ADCEx_MultiModeStart_DMA+0xf4>)
 8002a62:	e7e2      	b.n	8002a2a <HAL_ADCEx_MultiModeStart_DMA+0x9a>
 8002a64:	40022000 	.word	0x40022000
 8002a68:	40022100 	.word	0x40022100
 8002a6c:	fffff0fe 	.word	0xfffff0fe
 8002a70:	08001f69 	.word	0x08001f69
 8002a74:	08001f59 	.word	0x08001f59
 8002a78:	08001fd5 	.word	0x08001fd5
 8002a7c:	58026300 	.word	0x58026300
 8002a80:	7fffffc0 	.word	0x7fffffc0
 8002a84:	40022300 	.word	0x40022300

08002a88 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002a88:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a8a:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8002a8e:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a90:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8002a92:	2a01      	cmp	r2, #1
 8002a94:	d04d      	beq.n	8002b32 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002a96:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002a98:	4c2b      	ldr	r4, [pc, #172]	; (8002b48 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002a9a:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8002a9c:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002a9e:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002aa0:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002aa2:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 8002aa4:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002aa8:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002aaa:	d008      	beq.n	8002abe <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aac:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002aae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ab2:	f041 0120 	orr.w	r1, r1, #32
 8002ab6:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8002ab8:	b01a      	add	sp, #104	; 0x68
 8002aba:	bcf0      	pop	{r4, r5, r6, r7}
 8002abc:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002abe:	4c23      	ldr	r4, [pc, #140]	; (8002b4c <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8002ac0:	68a2      	ldr	r2, [r4, #8]
 8002ac2:	0752      	lsls	r2, r2, #29
 8002ac4:	d50b      	bpl.n	8002ade <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002ac6:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ac8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8002aca:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002acc:	f042 0220 	orr.w	r2, r2, #32
 8002ad0:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8002ad8:	b01a      	add	sp, #104	; 0x68
 8002ada:	bcf0      	pop	{r4, r5, r6, r7}
 8002adc:	4770      	bx	lr
 8002ade:	68a8      	ldr	r0, [r5, #8]
 8002ae0:	f010 0004 	ands.w	r0, r0, #4
 8002ae4:	d1f0      	bne.n	8002ac8 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ae6:	b1c6      	cbz	r6, 8002b1a <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002ae8:	f8df c068 	ldr.w	ip, [pc, #104]	; 8002b54 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002aec:	684f      	ldr	r7, [r1, #4]
 8002aee:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8002af2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002af6:	433a      	orrs	r2, r7
 8002af8:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002afc:	68ad      	ldr	r5, [r5, #8]
 8002afe:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b00:	432a      	orrs	r2, r5
 8002b02:	07d4      	lsls	r4, r2, #31
 8002b04:	d413      	bmi.n	8002b2e <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 8002b06:	688a      	ldr	r2, [r1, #8]
 8002b08:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8002b0c:	4316      	orrs	r6, r2
 8002b0e:	4a10      	ldr	r2, [pc, #64]	; (8002b50 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8002b10:	400a      	ands	r2, r1
 8002b12:	4316      	orrs	r6, r2
 8002b14:	f8cc 6008 	str.w	r6, [ip, #8]
 8002b18:	e7db      	b.n	8002ad2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002b1a:	490e      	ldr	r1, [pc, #56]	; (8002b54 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8002b1c:	688a      	ldr	r2, [r1, #8]
 8002b1e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002b22:	608a      	str	r2, [r1, #8]
 8002b24:	68a8      	ldr	r0, [r5, #8]
 8002b26:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b28:	4302      	orrs	r2, r0
 8002b2a:	07d0      	lsls	r0, r2, #31
 8002b2c:	d505      	bpl.n	8002b3a <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b2e:	2000      	movs	r0, #0
 8002b30:	e7cf      	b.n	8002ad2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8002b32:	2002      	movs	r0, #2
}
 8002b34:	b01a      	add	sp, #104	; 0x68
 8002b36:	bcf0      	pop	{r4, r5, r6, r7}
 8002b38:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002b3a:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b3c:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002b3e:	4a04      	ldr	r2, [pc, #16]	; (8002b50 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8002b40:	4022      	ands	r2, r4
 8002b42:	608a      	str	r2, [r1, #8]
 8002b44:	e7c5      	b.n	8002ad2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8002b46:	bf00      	nop
 8002b48:	40022000 	.word	0x40022000
 8002b4c:	40022100 	.word	0x40022100
 8002b50:	fffff0e0 	.word	0xfffff0e0
 8002b54:	40022300 	.word	0x40022300

08002b58 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b58:	4906      	ldr	r1, [pc, #24]	; (8002b74 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b5a:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b5e:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8002b60:	4b05      	ldr	r3, [pc, #20]	; (8002b78 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b62:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b64:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b68:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b6c:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8002b6e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002b70:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002b72:	4770      	bx	lr
 8002b74:	e000ed00 	.word	0xe000ed00
 8002b78:	05fa0000 	.word	0x05fa0000

08002b7c <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b7c:	4b1b      	ldr	r3, [pc, #108]	; (8002bec <HAL_NVIC_SetPriority+0x70>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b84:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b86:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b8a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b8e:	f1be 0f04 	cmp.w	lr, #4
 8002b92:	bf28      	it	cs
 8002b94:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b98:	f1bc 0f06 	cmp.w	ip, #6
 8002b9c:	d91a      	bls.n	8002bd4 <HAL_NVIC_SetPriority+0x58>
 8002b9e:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ba0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8002ba4:	fa0c fc03 	lsl.w	ip, ip, r3
 8002ba8:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bac:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  if ((int32_t)(IRQn) >= 0)
 8002bb0:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb2:	fa0c fc0e 	lsl.w	ip, ip, lr
 8002bb6:	ea21 010c 	bic.w	r1, r1, ip
 8002bba:	fa01 f103 	lsl.w	r1, r1, r3
 8002bbe:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8002bc2:	db0a      	blt.n	8002bda <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bc4:	0109      	lsls	r1, r1, #4
 8002bc6:	4b0a      	ldr	r3, [pc, #40]	; (8002bf0 <HAL_NVIC_SetPriority+0x74>)
 8002bc8:	b2c9      	uxtb	r1, r1
 8002bca:	4403      	add	r3, r0
 8002bcc:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002bd0:	f85d fb04 	ldr.w	pc, [sp], #4
 8002bd4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	e7e8      	b.n	8002bac <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bda:	f000 000f 	and.w	r0, r0, #15
 8002bde:	0109      	lsls	r1, r1, #4
 8002be0:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <HAL_NVIC_SetPriority+0x78>)
 8002be2:	b2c9      	uxtb	r1, r1
 8002be4:	4403      	add	r3, r0
 8002be6:	7619      	strb	r1, [r3, #24]
 8002be8:	f85d fb04 	ldr.w	pc, [sp], #4
 8002bec:	e000ed00 	.word	0xe000ed00
 8002bf0:	e000e100 	.word	0xe000e100
 8002bf4:	e000ecfc 	.word	0xe000ecfc

08002bf8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002bf8:	2800      	cmp	r0, #0
 8002bfa:	db07      	blt.n	8002c0c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	f000 011f 	and.w	r1, r0, #31
 8002c02:	4a03      	ldr	r2, [pc, #12]	; (8002c10 <HAL_NVIC_EnableIRQ+0x18>)
 8002c04:	0940      	lsrs	r0, r0, #5
 8002c06:	408b      	lsls	r3, r1
 8002c08:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000e100 	.word	0xe000e100

08002c14 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c14:	1e43      	subs	r3, r0, #1
 8002c16:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c1a:	d20c      	bcs.n	8002c36 <HAL_SYSTICK_Config+0x22>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c1c:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c20:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c22:	4906      	ldr	r1, [pc, #24]	; (8002c3c <HAL_SYSTICK_Config+0x28>)
 8002c24:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c28:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c2a:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c2c:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c30:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c32:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c34:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002c36:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	e000ed00 	.word	0xe000ed00

08002c40 <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8002c40:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002c44:	4b04      	ldr	r3, [pc, #16]	; (8002c58 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002c46:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002c48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c4a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002c4e:	625a      	str	r2, [r3, #36]	; 0x24
  MPU->CTRL = 0;
 8002c50:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
}
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002c5c:	4b06      	ldr	r3, [pc, #24]	; (8002c78 <HAL_MPU_Enable+0x1c>)
 8002c5e:	f040 0001 	orr.w	r0, r0, #1
 8002c62:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002c66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c68:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002c6c:	625a      	str	r2, [r3, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002c6e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002c72:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002c76:	4770      	bx	lr
 8002c78:	e000ed00 	.word	0xe000ed00

08002c7c <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002c7c:	4a17      	ldr	r2, [pc, #92]	; (8002cdc <HAL_MPU_ConfigRegion+0x60>)
 8002c7e:	7843      	ldrb	r3, [r0, #1]
 8002c80:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  if ((MPU_Init->Enable) != 0UL)
 8002c84:	7801      	ldrb	r1, [r0, #0]
 8002c86:	b321      	cbz	r1, 8002cd2 <HAL_MPU_ConfigRegion+0x56>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8002c88:	6843      	ldr	r3, [r0, #4]
{
 8002c8a:	b500      	push	{lr}
    MPU->RBAR = MPU_Init->BaseAddress;
 8002c8c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002c90:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c92:	f890 c00c 	ldrb.w	ip, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002c96:	061b      	lsls	r3, r3, #24
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002c98:	f890 e00f 	ldrb.w	lr, [r0, #15]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c9c:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002ca0:	f890 c00a 	ldrb.w	ip, [r0, #10]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002ca4:	430b      	orrs	r3, r1
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002ca6:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002ca8:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002cac:	f890 c00d 	ldrb.w	ip, [r0, #13]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002cb0:	ea43 438c 	orr.w	r3, r3, ip, lsl #18
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002cb4:	f890 c009 	ldrb.w	ip, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002cb8:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8002cbc:	7a01      	ldrb	r1, [r0, #8]
 8002cbe:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8002cc2:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8002cc6:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cca:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8002cce:	f85d fb04 	ldr.w	pc, [sp], #4
    MPU->RBAR = 0x00;
 8002cd2:	f8c2 109c 	str.w	r1, [r2, #156]	; 0x9c
    MPU->RASR = 0x00;
 8002cd6:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
 8002cda:	4770      	bx	lr
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8002ce0:	b188      	cbz	r0, 8002d06 <HAL_DAC_Init+0x26>
{
 8002ce2:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002ce4:	7903      	ldrb	r3, [r0, #4]
 8002ce6:	4604      	mov	r4, r0
 8002ce8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002cec:	b13b      	cbz	r3, 8002cfe <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002cee:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8002cf0:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002cf2:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8002cf4:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8002cf6:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002cf8:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8002cfa:	7122      	strb	r2, [r4, #4]
}
 8002cfc:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8002cfe:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8002d00:	f7fd fcc2 	bl	8000688 <HAL_DAC_MspInit>
 8002d04:	e7f3      	b.n	8002cee <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8002d06:	2001      	movs	r0, #1
}
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop

08002d0c <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d0c:	7942      	ldrb	r2, [r0, #5]
 8002d0e:	2a01      	cmp	r2, #1
 8002d10:	d02e      	beq.n	8002d70 <HAL_DAC_Start+0x64>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d12:	4603      	mov	r3, r0
 8002d14:	f04f 0c02 	mov.w	ip, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002d18:	6800      	ldr	r0, [r0, #0]
 8002d1a:	2201      	movs	r2, #1
{
 8002d1c:	b510      	push	{r4, lr}
  __HAL_DAC_ENABLE(hdac, Channel);
 8002d1e:	f001 0e10 	and.w	lr, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d22:	f883 c004 	strb.w	ip, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8002d26:	6804      	ldr	r4, [r0, #0]
 8002d28:	fa02 f20e 	lsl.w	r2, r2, lr
 8002d2c:	4322      	orrs	r2, r4
 8002d2e:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002d30:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 8002d32:	b969      	cbnz	r1, 8002d50 <HAL_DAC_Start+0x44>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002d34:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 8002d38:	4562      	cmp	r2, ip
 8002d3a:	d103      	bne.n	8002d44 <HAL_DAC_Start+0x38>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002d3c:	6842      	ldr	r2, [r0, #4]
 8002d3e:	f042 0201 	orr.w	r2, r2, #1
 8002d42:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002d44:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8002d46:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 8002d48:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 8002d4a:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 8002d4c:	715a      	strb	r2, [r3, #5]
}
 8002d4e:	bd10      	pop	{r4, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002d50:	fa0c fc0e 	lsl.w	ip, ip, lr
 8002d54:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 8002d58:	4562      	cmp	r2, ip
 8002d5a:	d1f3      	bne.n	8002d44 <HAL_DAC_Start+0x38>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002d5c:	6842      	ldr	r2, [r0, #4]
  hdac->State = HAL_DAC_STATE_READY;
 8002d5e:	2101      	movs	r1, #1
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002d60:	f042 0202 	orr.w	r2, r2, #2
 8002d64:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 8002d66:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8002d68:	7119      	strb	r1, [r3, #4]
  return HAL_OK;
 8002d6a:	4610      	mov	r0, r2
  __HAL_UNLOCK(hdac);
 8002d6c:	715a      	strb	r2, [r3, #5]
}
 8002d6e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdac);
 8002d70:	2002      	movs	r0, #2
}
 8002d72:	4770      	bx	lr

08002d74 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d78:	7943      	ldrb	r3, [r0, #5]
{
 8002d7a:	460d      	mov	r5, r1
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8002d7c:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	f000 808d 	beq.w	8002e9e <HAL_DAC_ConfigChannel+0x12a>
 8002d84:	2301      	movs	r3, #1

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002d86:	2904      	cmp	r1, #4
 8002d88:	4604      	mov	r4, r0
 8002d8a:	4616      	mov	r6, r2
  __HAL_LOCK(hdac);
 8002d8c:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d8e:	f04f 0302 	mov.w	r3, #2
 8002d92:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002d94:	d045      	beq.n	8002e22 <HAL_DAC_ConfigChannel+0xae>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002d96:	f002 0210 	and.w	r2, r2, #16

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002d9a:	6800      	ldr	r0, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002d9c:	692b      	ldr	r3, [r5, #16]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d108      	bne.n	8002db4 <HAL_DAC_ConfigChannel+0x40>
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002da2:	261f      	movs	r6, #31
    tmpreg1 = hdac->Instance->CCR;
 8002da4:	6b83      	ldr	r3, [r0, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002da6:	4096      	lsls	r6, r2
 8002da8:	ea23 0606 	bic.w	r6, r3, r6
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002dac:	696b      	ldr	r3, [r5, #20]
 8002dae:	4093      	lsls	r3, r2
 8002db0:	4333      	orrs	r3, r6
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002db2:	6383      	str	r3, [r0, #56]	; 0x38
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002db4:	2607      	movs	r6, #7
 8002db6:	fa06 f302 	lsl.w	r3, r6, r2
  tmpreg1 = hdac->Instance->MCR;
 8002dba:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002dbc:	ea26 0603 	bic.w	r6, r6, r3
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002dc0:	e9d5 7302 	ldrd	r7, r3, [r5, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d028      	beq.n	8002e1a <HAL_DAC_ConfigChannel+0xa6>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d028      	beq.n	8002e1e <HAL_DAC_ConfigChannel+0xaa>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002dcc:	fab7 f387 	clz	r3, r7
 8002dd0:	095b      	lsrs	r3, r3, #5
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002dd2:	433b      	orrs	r3, r7
 8002dd4:	430b      	orrs	r3, r1
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002dd6:	6869      	ldr	r1, [r5, #4]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002dd8:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002ddc:	4093      	lsls	r3, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002dde:	4091      	lsls	r1, r2
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002de0:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002de2:	4333      	orrs	r3, r6
  hdac->Instance->MCR = tmpreg1;
 8002de4:	63c3      	str	r3, [r0, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002de6:	6803      	ldr	r3, [r0, #0]
 8002de8:	ea23 0305 	bic.w	r3, r3, r5
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002dec:	f640 75fe 	movw	r5, #4094	; 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002df0:	6003      	str	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002df2:	4095      	lsls	r5, r2
  tmpreg1 = hdac->Instance->CR;
 8002df4:	6803      	ldr	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002df6:	ea23 0305 	bic.w	r3, r3, r5
  hdac->Instance->CR = tmpreg1;
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002dfa:	2501      	movs	r5, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002dfc:	430b      	orrs	r3, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002dfe:	21c0      	movs	r1, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 8002e00:	6003      	str	r3, [r0, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002e02:	fa01 f302 	lsl.w	r3, r1, r2
 8002e06:	6802      	ldr	r2, [r0, #0]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002e08:	2100      	movs	r1, #0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002e0a:	ea22 0203 	bic.w	r2, r2, r3
 8002e0e:	6002      	str	r2, [r0, #0]

  /* Return function status */
  return HAL_OK;
 8002e10:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 8002e12:	7125      	strb	r5, [r4, #4]
  __HAL_UNLOCK(hdac);
 8002e14:	7161      	strb	r1, [r4, #5]
}
 8002e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	e7d9      	b.n	8002dd2 <HAL_DAC_ConfigChannel+0x5e>
    connectOnChip = DAC_MCR_MODE1_0;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e7d7      	b.n	8002dd2 <HAL_DAC_ConfigChannel+0x5e>
    tickstart = HAL_GetTick();
 8002e22:	f7ff f87b 	bl	8001f1c <HAL_GetTick>
 8002e26:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8002e28:	b9c6      	cbnz	r6, 8002e5c <HAL_DAC_ConfigChannel+0xe8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002e2a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8002eb4 <HAL_DAC_ConfigChannel+0x140>
 8002e2e:	e004      	b.n	8002e3a <HAL_DAC_ConfigChannel+0xc6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002e30:	f7ff f874 	bl	8001f1c <HAL_GetTick>
 8002e34:	1bc3      	subs	r3, r0, r7
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d834      	bhi.n	8002ea4 <HAL_DAC_ConfigChannel+0x130>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002e3a:	6823      	ldr	r3, [r4, #0]
 8002e3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e3e:	ea13 0f08 	tst.w	r3, r8
 8002e42:	d1f5      	bne.n	8002e30 <HAL_DAC_ConfigChannel+0xbc>
      HAL_Delay(1);
 8002e44:	2001      	movs	r0, #1
 8002e46:	f7ff f86f 	bl	8001f28 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002e4a:	6820      	ldr	r0, [r4, #0]
 8002e4c:	69ab      	ldr	r3, [r5, #24]
 8002e4e:	6403      	str	r3, [r0, #64]	; 0x40
 8002e50:	e00e      	b.n	8002e70 <HAL_DAC_ConfigChannel+0xfc>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002e52:	f7ff f863 	bl	8001f1c <HAL_GetTick>
 8002e56:	1bc3      	subs	r3, r0, r7
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d823      	bhi.n	8002ea4 <HAL_DAC_ConfigChannel+0x130>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002e5c:	6823      	ldr	r3, [r4, #0]
 8002e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	dbf6      	blt.n	8002e52 <HAL_DAC_ConfigChannel+0xde>
      HAL_Delay(1U);
 8002e64:	2001      	movs	r0, #1
 8002e66:	f7ff f85f 	bl	8001f28 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002e6a:	6820      	ldr	r0, [r4, #0]
 8002e6c:	69ab      	ldr	r3, [r5, #24]
 8002e6e:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002e70:	f006 0210 	and.w	r2, r6, #16
 8002e74:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8002e78:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002e7a:	4091      	lsls	r1, r2
 8002e7c:	ea23 0301 	bic.w	r3, r3, r1
 8002e80:	69e9      	ldr	r1, [r5, #28]
 8002e82:	4091      	lsls	r1, r2
 8002e84:	430b      	orrs	r3, r1
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002e86:	21ff      	movs	r1, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002e88:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002e8a:	4091      	lsls	r1, r2
 8002e8c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002e8e:	ea23 0301 	bic.w	r3, r3, r1
 8002e92:	6a29      	ldr	r1, [r5, #32]
 8002e94:	4091      	lsls	r1, r2
 8002e96:	430b      	orrs	r3, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002e98:	6829      	ldr	r1, [r5, #0]
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002e9a:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002e9c:	e77e      	b.n	8002d9c <HAL_DAC_ConfigChannel+0x28>
  __HAL_LOCK(hdac);
 8002e9e:	2002      	movs	r0, #2
}
 8002ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002ea4:	6923      	ldr	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002ea6:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002ea8:	f043 0308 	orr.w	r3, r3, #8
          return HAL_TIMEOUT;
 8002eac:	4610      	mov	r0, r2
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002eae:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002eb0:	7122      	strb	r2, [r4, #4]
          return HAL_TIMEOUT;
 8002eb2:	e7b0      	b.n	8002e16 <HAL_DAC_ConfigChannel+0xa2>
 8002eb4:	20008000 	.word	0x20008000

08002eb8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002eb8:	6802      	ldr	r2, [r0, #0]
 8002eba:	4b34      	ldr	r3, [pc, #208]	; (8002f8c <DMA_CalcBaseAndBitshift+0xd4>)
 8002ebc:	4934      	ldr	r1, [pc, #208]	; (8002f90 <DMA_CalcBaseAndBitshift+0xd8>)
{
 8002ebe:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002ec0:	4d34      	ldr	r5, [pc, #208]	; (8002f94 <DMA_CalcBaseAndBitshift+0xdc>)
 8002ec2:	4c35      	ldr	r4, [pc, #212]	; (8002f98 <DMA_CalcBaseAndBitshift+0xe0>)
 8002ec4:	42aa      	cmp	r2, r5
 8002ec6:	bf18      	it	ne
 8002ec8:	429a      	cmpne	r2, r3
 8002eca:	bf0c      	ite	eq
 8002ecc:	2301      	moveq	r3, #1
 8002ece:	2300      	movne	r3, #0
 8002ed0:	428a      	cmp	r2, r1
 8002ed2:	bf08      	it	eq
 8002ed4:	f043 0301 	orreq.w	r3, r3, #1
 8002ed8:	3130      	adds	r1, #48	; 0x30
 8002eda:	42a2      	cmp	r2, r4
 8002edc:	bf08      	it	eq
 8002ede:	f043 0301 	orreq.w	r3, r3, #1
 8002ee2:	3430      	adds	r4, #48	; 0x30
 8002ee4:	428a      	cmp	r2, r1
 8002ee6:	bf08      	it	eq
 8002ee8:	f043 0301 	orreq.w	r3, r3, #1
 8002eec:	3130      	adds	r1, #48	; 0x30
 8002eee:	42a2      	cmp	r2, r4
 8002ef0:	bf08      	it	eq
 8002ef2:	f043 0301 	orreq.w	r3, r3, #1
 8002ef6:	3430      	adds	r4, #48	; 0x30
 8002ef8:	428a      	cmp	r2, r1
 8002efa:	bf08      	it	eq
 8002efc:	f043 0301 	orreq.w	r3, r3, #1
 8002f00:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8002f04:	42a2      	cmp	r2, r4
 8002f06:	bf08      	it	eq
 8002f08:	f043 0301 	orreq.w	r3, r3, #1
 8002f0c:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8002f10:	428a      	cmp	r2, r1
 8002f12:	bf08      	it	eq
 8002f14:	f043 0301 	orreq.w	r3, r3, #1
 8002f18:	3130      	adds	r1, #48	; 0x30
 8002f1a:	42a2      	cmp	r2, r4
 8002f1c:	bf08      	it	eq
 8002f1e:	f043 0301 	orreq.w	r3, r3, #1
 8002f22:	3430      	adds	r4, #48	; 0x30
 8002f24:	428a      	cmp	r2, r1
 8002f26:	bf08      	it	eq
 8002f28:	f043 0301 	orreq.w	r3, r3, #1
 8002f2c:	3130      	adds	r1, #48	; 0x30
 8002f2e:	42a2      	cmp	r2, r4
 8002f30:	bf08      	it	eq
 8002f32:	f043 0301 	orreq.w	r3, r3, #1
 8002f36:	3430      	adds	r4, #48	; 0x30
 8002f38:	428a      	cmp	r2, r1
 8002f3a:	bf08      	it	eq
 8002f3c:	f043 0301 	orreq.w	r3, r3, #1
 8002f40:	3130      	adds	r1, #48	; 0x30
 8002f42:	42a2      	cmp	r2, r4
 8002f44:	bf08      	it	eq
 8002f46:	f043 0301 	orreq.w	r3, r3, #1
 8002f4a:	428a      	cmp	r2, r1
 8002f4c:	bf08      	it	eq
 8002f4e:	f043 0301 	orreq.w	r3, r3, #1
 8002f52:	b913      	cbnz	r3, 8002f5a <DMA_CalcBaseAndBitshift+0xa2>
 8002f54:	4b11      	ldr	r3, [pc, #68]	; (8002f9c <DMA_CalcBaseAndBitshift+0xe4>)
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d113      	bne.n	8002f82 <DMA_CalcBaseAndBitshift+0xca>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002f5a:	b2d3      	uxtb	r3, r2
 8002f5c:	4910      	ldr	r1, [pc, #64]	; (8002fa0 <DMA_CalcBaseAndBitshift+0xe8>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002f5e:	4c11      	ldr	r4, [pc, #68]	; (8002fa4 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002f60:	3b10      	subs	r3, #16
 8002f62:	fba1 5103 	umull	r5, r1, r1, r3

    if (stream_number > 3U)
 8002f66:	2b5f      	cmp	r3, #95	; 0x5f
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002f68:	4b0f      	ldr	r3, [pc, #60]	; (8002fa8 <DMA_CalcBaseAndBitshift+0xf0>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002f6a:	f3c1 1102 	ubfx	r1, r1, #4, #3
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002f6e:	ea03 0302 	and.w	r3, r3, r2
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002f72:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002f74:	bf88      	it	hi
 8002f76:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002f78:	65c1      	str	r1, [r0, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002f7a:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	bc30      	pop	{r4, r5}
 8002f80:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002f82:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
 8002f86:	6583      	str	r3, [r0, #88]	; 0x58
 8002f88:	e7f8      	b.n	8002f7c <DMA_CalcBaseAndBitshift+0xc4>
 8002f8a:	bf00      	nop
 8002f8c:	40020010 	.word	0x40020010
 8002f90:	40020040 	.word	0x40020040
 8002f94:	40020028 	.word	0x40020028
 8002f98:	40020058 	.word	0x40020058
 8002f9c:	400204b8 	.word	0x400204b8
 8002fa0:	aaaaaaab 	.word	0xaaaaaaab
 8002fa4:	08009168 	.word	0x08009168
 8002fa8:	fffffc00 	.word	0xfffffc00

08002fac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002fac:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002fae:	4a29      	ldr	r2, [pc, #164]	; (8003054 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8002fb0:	4929      	ldr	r1, [pc, #164]	; (8003058 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
{
 8002fb2:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002fb4:	4d29      	ldr	r5, [pc, #164]	; (800305c <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8002fb6:	4c2a      	ldr	r4, [pc, #168]	; (8003060 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8002fb8:	42ab      	cmp	r3, r5
 8002fba:	bf18      	it	ne
 8002fbc:	4293      	cmpne	r3, r2
 8002fbe:	bf0c      	ite	eq
 8002fc0:	2201      	moveq	r2, #1
 8002fc2:	2200      	movne	r2, #0
 8002fc4:	428b      	cmp	r3, r1
 8002fc6:	bf08      	it	eq
 8002fc8:	f042 0201 	orreq.w	r2, r2, #1
 8002fcc:	3128      	adds	r1, #40	; 0x28
 8002fce:	42a3      	cmp	r3, r4
 8002fd0:	bf08      	it	eq
 8002fd2:	f042 0201 	orreq.w	r2, r2, #1
 8002fd6:	3428      	adds	r4, #40	; 0x28
 8002fd8:	428b      	cmp	r3, r1
 8002fda:	bf08      	it	eq
 8002fdc:	f042 0201 	orreq.w	r2, r2, #1
 8002fe0:	3128      	adds	r1, #40	; 0x28
 8002fe2:	42a3      	cmp	r3, r4
 8002fe4:	bf08      	it	eq
 8002fe6:	f042 0201 	orreq.w	r2, r2, #1
 8002fea:	428b      	cmp	r3, r1
 8002fec:	bf08      	it	eq
 8002fee:	f042 0201 	orreq.w	r2, r2, #1
 8002ff2:	b912      	cbnz	r2, 8002ffa <DMA_CalcDMAMUXChannelBaseAndMask+0x4e>
 8002ff4:	4a1b      	ldr	r2, [pc, #108]	; (8003064 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d113      	bne.n	8003022 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	4c1a      	ldr	r4, [pc, #104]	; (8003068 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002ffe:	4a1b      	ldr	r2, [pc, #108]	; (800306c <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003000:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003002:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003004:	4d1a      	ldr	r5, [pc, #104]	; (8003070 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003006:	fba4 4303 	umull	r4, r3, r4, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800300a:	6645      	str	r5, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800300c:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003010:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003014:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003016:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800301a:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800301c:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800301e:	bc30      	pop	{r4, r5}
 8003020:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003022:	b2da      	uxtb	r2, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003024:	4913      	ldr	r1, [pc, #76]	; (8003074 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003026:	4c14      	ldr	r4, [pc, #80]	; (8003078 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003028:	4419      	add	r1, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800302a:	3a10      	subs	r2, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800302c:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800302e:	fba4 2302 	umull	r2, r3, r4, r2
 8003032:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003036:	d800      	bhi.n	800303a <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8003038:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800303a:	4a10      	ldr	r2, [pc, #64]	; (800307c <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800303c:	f003 051f 	and.w	r5, r3, #31
 8003040:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003042:	4c0f      	ldr	r4, [pc, #60]	; (8003080 <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003044:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003046:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003048:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800304a:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800304c:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800304e:	6602      	str	r2, [r0, #96]	; 0x60
}
 8003050:	e7e5      	b.n	800301e <DMA_CalcDMAMUXChannelBaseAndMask+0x72>
 8003052:	bf00      	nop
 8003054:	58025408 	.word	0x58025408
 8003058:	58025430 	.word	0x58025430
 800305c:	5802541c 	.word	0x5802541c
 8003060:	58025444 	.word	0x58025444
 8003064:	58025494 	.word	0x58025494
 8003068:	cccccccd 	.word	0xcccccccd
 800306c:	16009600 	.word	0x16009600
 8003070:	58025880 	.word	0x58025880
 8003074:	bffdfbf0 	.word	0xbffdfbf0
 8003078:	aaaaaaab 	.word	0xaaaaaaab
 800307c:	10008200 	.word	0x10008200
 8003080:	40020880 	.word	0x40020880

08003084 <HAL_DMA_Init>:
{
 8003084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003086:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003088:	f7fe ff48 	bl	8001f1c <HAL_GetTick>
  if(hdma == NULL)
 800308c:	2c00      	cmp	r4, #0
 800308e:	f000 8177 	beq.w	8003380 <HAL_DMA_Init+0x2fc>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003092:	6823      	ldr	r3, [r4, #0]
 8003094:	4605      	mov	r5, r0
 8003096:	4a92      	ldr	r2, [pc, #584]	; (80032e0 <HAL_DMA_Init+0x25c>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d048      	beq.n	800312e <HAL_DMA_Init+0xaa>
 800309c:	3218      	adds	r2, #24
 800309e:	4293      	cmp	r3, r2
 80030a0:	d045      	beq.n	800312e <HAL_DMA_Init+0xaa>
 80030a2:	3230      	adds	r2, #48	; 0x30
 80030a4:	498f      	ldr	r1, [pc, #572]	; (80032e4 <HAL_DMA_Init+0x260>)
 80030a6:	428b      	cmp	r3, r1
 80030a8:	bf18      	it	ne
 80030aa:	4293      	cmpne	r3, r2
 80030ac:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80030b0:	bf0c      	ite	eq
 80030b2:	2201      	moveq	r2, #1
 80030b4:	2200      	movne	r2, #0
 80030b6:	428b      	cmp	r3, r1
 80030b8:	bf08      	it	eq
 80030ba:	f042 0201 	orreq.w	r2, r2, #1
 80030be:	3118      	adds	r1, #24
 80030c0:	428b      	cmp	r3, r1
 80030c2:	bf08      	it	eq
 80030c4:	f042 0201 	orreq.w	r2, r2, #1
 80030c8:	3118      	adds	r1, #24
 80030ca:	428b      	cmp	r3, r1
 80030cc:	bf08      	it	eq
 80030ce:	f042 0201 	orreq.w	r2, r2, #1
 80030d2:	3118      	adds	r1, #24
 80030d4:	428b      	cmp	r3, r1
 80030d6:	bf08      	it	eq
 80030d8:	f042 0201 	orreq.w	r2, r2, #1
 80030dc:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80030e0:	428b      	cmp	r3, r1
 80030e2:	bf08      	it	eq
 80030e4:	f042 0201 	orreq.w	r2, r2, #1
 80030e8:	3118      	adds	r1, #24
 80030ea:	428b      	cmp	r3, r1
 80030ec:	bf08      	it	eq
 80030ee:	f042 0201 	orreq.w	r2, r2, #1
 80030f2:	3118      	adds	r1, #24
 80030f4:	428b      	cmp	r3, r1
 80030f6:	bf08      	it	eq
 80030f8:	f042 0201 	orreq.w	r2, r2, #1
 80030fc:	3118      	adds	r1, #24
 80030fe:	428b      	cmp	r3, r1
 8003100:	bf08      	it	eq
 8003102:	f042 0201 	orreq.w	r2, r2, #1
 8003106:	3118      	adds	r1, #24
 8003108:	428b      	cmp	r3, r1
 800310a:	bf08      	it	eq
 800310c:	f042 0201 	orreq.w	r2, r2, #1
 8003110:	3118      	adds	r1, #24
 8003112:	428b      	cmp	r3, r1
 8003114:	bf08      	it	eq
 8003116:	f042 0201 	orreq.w	r2, r2, #1
 800311a:	3118      	adds	r1, #24
 800311c:	428b      	cmp	r3, r1
 800311e:	bf08      	it	eq
 8003120:	f042 0201 	orreq.w	r2, r2, #1
 8003124:	b91a      	cbnz	r2, 800312e <HAL_DMA_Init+0xaa>
 8003126:	4a70      	ldr	r2, [pc, #448]	; (80032e8 <HAL_DMA_Init+0x264>)
 8003128:	4293      	cmp	r3, r2
 800312a:	f040 8198 	bne.w	800345e <HAL_DMA_Init+0x3da>
    __HAL_UNLOCK(hdma);
 800312e:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8003130:	2102      	movs	r1, #2
    __HAL_UNLOCK(hdma);
 8003132:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8003136:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	f022 0201 	bic.w	r2, r2, #1
 8003140:	601a      	str	r2, [r3, #0]
 8003142:	e006      	b.n	8003152 <HAL_DMA_Init+0xce>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003144:	f7fe feea 	bl	8001f1c <HAL_GetTick>
 8003148:	1b43      	subs	r3, r0, r5
 800314a:	2b05      	cmp	r3, #5
 800314c:	f200 80ff 	bhi.w	800334e <HAL_DMA_Init+0x2ca>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003150:	6823      	ldr	r3, [r4, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	07d6      	lsls	r6, r2, #31
 8003156:	d4f5      	bmi.n	8003144 <HAL_DMA_Init+0xc0>
    registerValue |=  hdma->Init.Direction           |
 8003158:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800315c:	6920      	ldr	r0, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 800315e:	432a      	orrs	r2, r5
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003160:	69a1      	ldr	r1, [r4, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003162:	681d      	ldr	r5, [r3, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003164:	4302      	orrs	r2, r0
 8003166:	6960      	ldr	r0, [r4, #20]
 8003168:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800316a:	69e0      	ldr	r0, [r4, #28]
 800316c:	430a      	orrs	r2, r1
 800316e:	4302      	orrs	r2, r0
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003170:	485e      	ldr	r0, [pc, #376]	; (80032ec <HAL_DMA_Init+0x268>)
 8003172:	4028      	ands	r0, r5
            hdma->Init.Mode                | hdma->Init.Priority;
 8003174:	6a25      	ldr	r5, [r4, #32]
 8003176:	432a      	orrs	r2, r5
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003178:	4d5d      	ldr	r5, [pc, #372]	; (80032f0 <HAL_DMA_Init+0x26c>)
    registerValue |=  hdma->Init.Direction           |
 800317a:	4302      	orrs	r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800317c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800317e:	2804      	cmp	r0, #4
 8003180:	f000 8100 	beq.w	8003384 <HAL_DMA_Init+0x300>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003184:	682e      	ldr	r6, [r5, #0]
 8003186:	4d5b      	ldr	r5, [pc, #364]	; (80032f4 <HAL_DMA_Init+0x270>)
 8003188:	4035      	ands	r5, r6
 800318a:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
 800318e:	f080 80bb 	bcs.w	8003308 <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003192:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003194:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003196:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 800319a:	4302      	orrs	r2, r0
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800319c:	615a      	str	r2, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800319e:	4620      	mov	r0, r4
 80031a0:	f7ff fe8a 	bl	8002eb8 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80031a4:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80031a6:	233f      	movs	r3, #63	; 0x3f
 80031a8:	f002 021f 	and.w	r2, r2, #31
 80031ac:	4093      	lsls	r3, r2
 80031ae:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80031b0:	6822      	ldr	r2, [r4, #0]
 80031b2:	4b4b      	ldr	r3, [pc, #300]	; (80032e0 <HAL_DMA_Init+0x25c>)
 80031b4:	4850      	ldr	r0, [pc, #320]	; (80032f8 <HAL_DMA_Init+0x274>)
 80031b6:	494b      	ldr	r1, [pc, #300]	; (80032e4 <HAL_DMA_Init+0x260>)
 80031b8:	4282      	cmp	r2, r0
 80031ba:	bf18      	it	ne
 80031bc:	429a      	cmpne	r2, r3
 80031be:	f100 0030 	add.w	r0, r0, #48	; 0x30
 80031c2:	bf0c      	ite	eq
 80031c4:	2301      	moveq	r3, #1
 80031c6:	2300      	movne	r3, #0
 80031c8:	428a      	cmp	r2, r1
 80031ca:	bf08      	it	eq
 80031cc:	f043 0301 	orreq.w	r3, r3, #1
 80031d0:	3130      	adds	r1, #48	; 0x30
 80031d2:	4282      	cmp	r2, r0
 80031d4:	bf08      	it	eq
 80031d6:	f043 0301 	orreq.w	r3, r3, #1
 80031da:	3030      	adds	r0, #48	; 0x30
 80031dc:	428a      	cmp	r2, r1
 80031de:	bf08      	it	eq
 80031e0:	f043 0301 	orreq.w	r3, r3, #1
 80031e4:	3130      	adds	r1, #48	; 0x30
 80031e6:	4282      	cmp	r2, r0
 80031e8:	bf08      	it	eq
 80031ea:	f043 0301 	orreq.w	r3, r3, #1
 80031ee:	3030      	adds	r0, #48	; 0x30
 80031f0:	428a      	cmp	r2, r1
 80031f2:	bf08      	it	eq
 80031f4:	f043 0301 	orreq.w	r3, r3, #1
 80031f8:	f501 715c 	add.w	r1, r1, #880	; 0x370
 80031fc:	4282      	cmp	r2, r0
 80031fe:	bf08      	it	eq
 8003200:	f043 0301 	orreq.w	r3, r3, #1
 8003204:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8003208:	428a      	cmp	r2, r1
 800320a:	bf08      	it	eq
 800320c:	f043 0301 	orreq.w	r3, r3, #1
 8003210:	3130      	adds	r1, #48	; 0x30
 8003212:	4282      	cmp	r2, r0
 8003214:	bf08      	it	eq
 8003216:	f043 0301 	orreq.w	r3, r3, #1
 800321a:	3030      	adds	r0, #48	; 0x30
 800321c:	428a      	cmp	r2, r1
 800321e:	bf08      	it	eq
 8003220:	f043 0301 	orreq.w	r3, r3, #1
 8003224:	3130      	adds	r1, #48	; 0x30
 8003226:	4282      	cmp	r2, r0
 8003228:	bf08      	it	eq
 800322a:	f043 0301 	orreq.w	r3, r3, #1
 800322e:	3030      	adds	r0, #48	; 0x30
 8003230:	428a      	cmp	r2, r1
 8003232:	bf08      	it	eq
 8003234:	f043 0301 	orreq.w	r3, r3, #1
 8003238:	3130      	adds	r1, #48	; 0x30
 800323a:	4282      	cmp	r2, r0
 800323c:	bf08      	it	eq
 800323e:	f043 0301 	orreq.w	r3, r3, #1
 8003242:	3030      	adds	r0, #48	; 0x30
 8003244:	428a      	cmp	r2, r1
 8003246:	bf08      	it	eq
 8003248:	f043 0301 	orreq.w	r3, r3, #1
 800324c:	492b      	ldr	r1, [pc, #172]	; (80032fc <HAL_DMA_Init+0x278>)
 800324e:	4282      	cmp	r2, r0
 8003250:	bf08      	it	eq
 8003252:	f043 0301 	orreq.w	r3, r3, #1
 8003256:	482a      	ldr	r0, [pc, #168]	; (8003300 <HAL_DMA_Init+0x27c>)
 8003258:	428a      	cmp	r2, r1
 800325a:	bf08      	it	eq
 800325c:	f043 0301 	orreq.w	r3, r3, #1
 8003260:	3128      	adds	r1, #40	; 0x28
 8003262:	4282      	cmp	r2, r0
 8003264:	bf08      	it	eq
 8003266:	f043 0301 	orreq.w	r3, r3, #1
 800326a:	3028      	adds	r0, #40	; 0x28
 800326c:	428a      	cmp	r2, r1
 800326e:	bf08      	it	eq
 8003270:	f043 0301 	orreq.w	r3, r3, #1
 8003274:	3128      	adds	r1, #40	; 0x28
 8003276:	4282      	cmp	r2, r0
 8003278:	bf08      	it	eq
 800327a:	f043 0301 	orreq.w	r3, r3, #1
 800327e:	3028      	adds	r0, #40	; 0x28
 8003280:	428a      	cmp	r2, r1
 8003282:	bf08      	it	eq
 8003284:	f043 0301 	orreq.w	r3, r3, #1
 8003288:	3128      	adds	r1, #40	; 0x28
 800328a:	4282      	cmp	r2, r0
 800328c:	bf08      	it	eq
 800328e:	f043 0301 	orreq.w	r3, r3, #1
 8003292:	428a      	cmp	r2, r1
 8003294:	bf08      	it	eq
 8003296:	f043 0301 	orreq.w	r3, r3, #1
 800329a:	b913      	cbnz	r3, 80032a2 <HAL_DMA_Init+0x21e>
 800329c:	4b19      	ldr	r3, [pc, #100]	; (8003304 <HAL_DMA_Init+0x280>)
 800329e:	429a      	cmp	r2, r3
 80032a0:	d118      	bne.n	80032d4 <HAL_DMA_Init+0x250>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80032a2:	4620      	mov	r0, r4
 80032a4:	f7ff fe82 	bl	8002fac <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80032a8:	68a3      	ldr	r3, [r4, #8]
 80032aa:	2b80      	cmp	r3, #128	; 0x80
 80032ac:	d05c      	beq.n	8003368 <HAL_DMA_Init+0x2e4>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80032ae:	6863      	ldr	r3, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032b0:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80032b2:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80032b4:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032b6:	e9d4 5118 	ldrd	r5, r1, [r4, #96]	; 0x60
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80032ba:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80032bc:	602a      	str	r2, [r5, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032be:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80032c0:	d859      	bhi.n	8003376 <HAL_DMA_Init+0x2f2>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80032c2:	1e50      	subs	r0, r2, #1
 80032c4:	2807      	cmp	r0, #7
 80032c6:	d96e      	bls.n	80033a6 <HAL_DMA_Init+0x322>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032c8:	6f62      	ldr	r2, [r4, #116]	; 0x74
 80032ca:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80032ce:	2000      	movs	r0, #0
 80032d0:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032d2:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032d4:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80032d6:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032d8:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80032da:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80032de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032e0:	40020010 	.word	0x40020010
 80032e4:	40020040 	.word	0x40020040
 80032e8:	400204b8 	.word	0x400204b8
 80032ec:	fe10803f 	.word	0xfe10803f
 80032f0:	5c001000 	.word	0x5c001000
 80032f4:	ffff0000 	.word	0xffff0000
 80032f8:	40020028 	.word	0x40020028
 80032fc:	58025408 	.word	0x58025408
 8003300:	5802541c 	.word	0x5802541c
 8003304:	58025494 	.word	0x58025494
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003308:	6865      	ldr	r5, [r4, #4]
 800330a:	f1a5 0629 	sub.w	r6, r5, #41	; 0x29
 800330e:	2e1f      	cmp	r6, #31
 8003310:	d924      	bls.n	800335c <HAL_DMA_Init+0x2d8>
 8003312:	3d4f      	subs	r5, #79	; 0x4f
 8003314:	2d03      	cmp	r5, #3
 8003316:	d801      	bhi.n	800331c <HAL_DMA_Init+0x298>
        registerValue |= DMA_SxCR_TRBUFF;
 8003318:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800331c:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800331e:	2804      	cmp	r0, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003320:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003322:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8003326:	ea42 0200 	orr.w	r2, r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800332a:	f47f af37 	bne.w	800319c <HAL_DMA_Init+0x118>
 800332e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8003330:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003332:	4302      	orrs	r2, r0
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003334:	2d00      	cmp	r5, #0
 8003336:	f43f af31 	beq.w	800319c <HAL_DMA_Init+0x118>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800333a:	2900      	cmp	r1, #0
 800333c:	d169      	bne.n	8003412 <HAL_DMA_Init+0x38e>
    switch (hdma->Init.FIFOThreshold)
 800333e:	2801      	cmp	r0, #1
 8003340:	f000 8088 	beq.w	8003454 <HAL_DMA_Init+0x3d0>
 8003344:	f030 0102 	bics.w	r1, r0, #2
 8003348:	f47f af28 	bne.w	800319c <HAL_DMA_Init+0x118>
 800334c:	e069      	b.n	8003422 <HAL_DMA_Init+0x39e>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800334e:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8003350:	2303      	movs	r3, #3
        return HAL_ERROR;
 8003352:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003354:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8003356:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800335a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800335c:	4d73      	ldr	r5, [pc, #460]	; (800352c <HAL_DMA_Init+0x4a8>)
 800335e:	fa25 f606 	lsr.w	r6, r5, r6
 8003362:	07f5      	lsls	r5, r6, #31
 8003364:	d5da      	bpl.n	800331c <HAL_DMA_Init+0x298>
 8003366:	e7d7      	b.n	8003318 <HAL_DMA_Init+0x294>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003368:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800336a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800336c:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003370:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003372:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003374:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8003376:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8003378:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800337c:	6763      	str	r3, [r4, #116]	; 0x74
 800337e:	e7a9      	b.n	80032d4 <HAL_DMA_Init+0x250>
    return HAL_ERROR;
 8003380:	2001      	movs	r0, #1
}
 8003382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003384:	682f      	ldr	r7, [r5, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003386:	e9d4 560b 	ldrd	r5, r6, [r4, #44]	; 0x2c
 800338a:	432e      	orrs	r6, r5
 800338c:	4332      	orrs	r2, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800338e:	4e68      	ldr	r6, [pc, #416]	; (8003530 <HAL_DMA_Init+0x4ac>)
 8003390:	403e      	ands	r6, r7
 8003392:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
 8003396:	d2b7      	bcs.n	8003308 <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003398:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800339a:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800339c:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 80033a0:	f042 0204 	orr.w	r2, r2, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033a4:	e7c4      	b.n	8003330 <HAL_DMA_Init+0x2ac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80033a6:	6821      	ldr	r1, [r4, #0]
 80033a8:	4b62      	ldr	r3, [pc, #392]	; (8003534 <HAL_DMA_Init+0x4b0>)
 80033aa:	4d63      	ldr	r5, [pc, #396]	; (8003538 <HAL_DMA_Init+0x4b4>)
 80033ac:	42a9      	cmp	r1, r5
 80033ae:	bf18      	it	ne
 80033b0:	4299      	cmpne	r1, r3
 80033b2:	f105 0514 	add.w	r5, r5, #20
 80033b6:	bf0c      	ite	eq
 80033b8:	2301      	moveq	r3, #1
 80033ba:	2300      	movne	r3, #0
 80033bc:	42a9      	cmp	r1, r5
 80033be:	bf08      	it	eq
 80033c0:	f043 0301 	orreq.w	r3, r3, #1
 80033c4:	3514      	adds	r5, #20
 80033c6:	42a9      	cmp	r1, r5
 80033c8:	bf08      	it	eq
 80033ca:	f043 0301 	orreq.w	r3, r3, #1
 80033ce:	3514      	adds	r5, #20
 80033d0:	42a9      	cmp	r1, r5
 80033d2:	bf08      	it	eq
 80033d4:	f043 0301 	orreq.w	r3, r3, #1
 80033d8:	3514      	adds	r5, #20
 80033da:	42a9      	cmp	r1, r5
 80033dc:	bf08      	it	eq
 80033de:	f043 0301 	orreq.w	r3, r3, #1
 80033e2:	3514      	adds	r5, #20
 80033e4:	42a9      	cmp	r1, r5
 80033e6:	bf08      	it	eq
 80033e8:	f043 0301 	orreq.w	r3, r3, #1
 80033ec:	b93b      	cbnz	r3, 80033fe <HAL_DMA_Init+0x37a>
 80033ee:	4b53      	ldr	r3, [pc, #332]	; (800353c <HAL_DMA_Init+0x4b8>)
 80033f0:	4299      	cmp	r1, r3
 80033f2:	d004      	beq.n	80033fe <HAL_DMA_Init+0x37a>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80033f4:	4b52      	ldr	r3, [pc, #328]	; (8003540 <HAL_DMA_Init+0x4bc>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80033f6:	4953      	ldr	r1, [pc, #332]	; (8003544 <HAL_DMA_Init+0x4c0>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80033f8:	4413      	add	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80033fc:	e003      	b.n	8003406 <HAL_DMA_Init+0x382>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80033fe:	4b52      	ldr	r3, [pc, #328]	; (8003548 <HAL_DMA_Init+0x4c4>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003400:	4952      	ldr	r1, [pc, #328]	; (800354c <HAL_DMA_Init+0x4c8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003402:	4413      	add	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003406:	2201      	movs	r2, #1
 8003408:	4082      	lsls	r2, r0
 800340a:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 800340e:	6762      	str	r2, [r4, #116]	; 0x74
 8003410:	e75d      	b.n	80032ce <HAL_DMA_Init+0x24a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003412:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8003416:	d00e      	beq.n	8003436 <HAL_DMA_Init+0x3b2>
    switch (hdma->Init.FIFOThreshold)
 8003418:	2802      	cmp	r0, #2
 800341a:	d905      	bls.n	8003428 <HAL_DMA_Init+0x3a4>
 800341c:	2803      	cmp	r0, #3
 800341e:	f47f aebd 	bne.w	800319c <HAL_DMA_Init+0x118>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003422:	01e9      	lsls	r1, r5, #7
 8003424:	f57f aeba 	bpl.w	800319c <HAL_DMA_Init+0x118>
          hdma->State = HAL_DMA_STATE_READY;
 8003428:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800342a:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 800342c:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800342e:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8003430:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8003434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (hdma->Init.FIFOThreshold)
 8003436:	2803      	cmp	r0, #3
 8003438:	f63f aeb0 	bhi.w	800319c <HAL_DMA_Init+0x118>
 800343c:	a101      	add	r1, pc, #4	; (adr r1, 8003444 <HAL_DMA_Init+0x3c0>)
 800343e:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8003442:	bf00      	nop
 8003444:	08003429 	.word	0x08003429
 8003448:	08003423 	.word	0x08003423
 800344c:	08003429 	.word	0x08003429
 8003450:	08003455 	.word	0x08003455
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003454:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8003458:	f47f aea0 	bne.w	800319c <HAL_DMA_Init+0x118>
 800345c:	e7e4      	b.n	8003428 <HAL_DMA_Init+0x3a4>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800345e:	4a35      	ldr	r2, [pc, #212]	; (8003534 <HAL_DMA_Init+0x4b0>)
 8003460:	4835      	ldr	r0, [pc, #212]	; (8003538 <HAL_DMA_Init+0x4b4>)
 8003462:	493b      	ldr	r1, [pc, #236]	; (8003550 <HAL_DMA_Init+0x4cc>)
 8003464:	4283      	cmp	r3, r0
 8003466:	bf18      	it	ne
 8003468:	4293      	cmpne	r3, r2
 800346a:	f100 0028 	add.w	r0, r0, #40	; 0x28
 800346e:	bf0c      	ite	eq
 8003470:	2201      	moveq	r2, #1
 8003472:	2200      	movne	r2, #0
 8003474:	428b      	cmp	r3, r1
 8003476:	bf08      	it	eq
 8003478:	f042 0201 	orreq.w	r2, r2, #1
 800347c:	3128      	adds	r1, #40	; 0x28
 800347e:	4283      	cmp	r3, r0
 8003480:	bf08      	it	eq
 8003482:	f042 0201 	orreq.w	r2, r2, #1
 8003486:	3028      	adds	r0, #40	; 0x28
 8003488:	428b      	cmp	r3, r1
 800348a:	bf08      	it	eq
 800348c:	f042 0201 	orreq.w	r2, r2, #1
 8003490:	3128      	adds	r1, #40	; 0x28
 8003492:	4283      	cmp	r3, r0
 8003494:	bf08      	it	eq
 8003496:	f042 0201 	orreq.w	r2, r2, #1
 800349a:	428b      	cmp	r3, r1
 800349c:	bf08      	it	eq
 800349e:	f042 0201 	orreq.w	r2, r2, #1
 80034a2:	b912      	cbnz	r2, 80034aa <HAL_DMA_Init+0x426>
 80034a4:	4a25      	ldr	r2, [pc, #148]	; (800353c <HAL_DMA_Init+0x4b8>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d138      	bne.n	800351c <HAL_DMA_Init+0x498>
    __HAL_UNLOCK(hdma);
 80034aa:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80034ac:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80034ae:	4d29      	ldr	r5, [pc, #164]	; (8003554 <HAL_DMA_Init+0x4d0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 80034b0:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 80034b4:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80034b8:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80034ba:	4015      	ands	r5, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80034bc:	68a2      	ldr	r2, [r4, #8]
 80034be:	2a40      	cmp	r2, #64	; 0x40
 80034c0:	d02a      	beq.n	8003518 <HAL_DMA_Init+0x494>
 80034c2:	2a80      	cmp	r2, #128	; 0x80
 80034c4:	bf0c      	ite	eq
 80034c6:	f44f 4080 	moveq.w	r0, #16384	; 0x4000
 80034ca:	2000      	movne	r0, #0
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80034cc:	6a26      	ldr	r6, [r4, #32]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80034ce:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 80034d2:	08d2      	lsrs	r2, r2, #3
 80034d4:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80034d8:	6961      	ldr	r1, [r4, #20]
 80034da:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80034de:	69a1      	ldr	r1, [r4, #24]
 80034e0:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80034e4:	69e1      	ldr	r1, [r4, #28]
 80034e6:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80034ea:	491b      	ldr	r1, [pc, #108]	; (8003558 <HAL_DMA_Init+0x4d4>)
 80034ec:	ea42 1216 	orr.w	r2, r2, r6, lsr #4
 80034f0:	4419      	add	r1, r3
 80034f2:	432a      	orrs	r2, r5
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80034f4:	4302      	orrs	r2, r0
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80034f6:	4819      	ldr	r0, [pc, #100]	; (800355c <HAL_DMA_Init+0x4d8>)
 80034f8:	fba0 0101 	umull	r0, r1, r0, r1
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034fc:	4620      	mov	r0, r4
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80034fe:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003500:	090b      	lsrs	r3, r1, #4
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	65e3      	str	r3, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003506:	f7ff fcd7 	bl	8002eb8 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800350a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800350c:	2301      	movs	r3, #1
 800350e:	f002 021f 	and.w	r2, r2, #31
 8003512:	4093      	lsls	r3, r2
 8003514:	6043      	str	r3, [r0, #4]
 8003516:	e64b      	b.n	80031b0 <HAL_DMA_Init+0x12c>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003518:	2010      	movs	r0, #16
 800351a:	e7d7      	b.n	80034cc <HAL_DMA_Init+0x448>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800351c:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 800351e:	2303      	movs	r3, #3
    return HAL_ERROR;
 8003520:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003522:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003524:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8003528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800352a:	bf00      	nop
 800352c:	c3c0003f 	.word	0xc3c0003f
 8003530:	ffff0000 	.word	0xffff0000
 8003534:	58025408 	.word	0x58025408
 8003538:	5802541c 	.word	0x5802541c
 800353c:	58025494 	.word	0x58025494
 8003540:	1000823f 	.word	0x1000823f
 8003544:	40020940 	.word	0x40020940
 8003548:	1600963f 	.word	0x1600963f
 800354c:	58025940 	.word	0x58025940
 8003550:	58025430 	.word	0x58025430
 8003554:	fffe000f 	.word	0xfffe000f
 8003558:	a7fdabf8 	.word	0xa7fdabf8
 800355c:	cccccccd 	.word	0xcccccccd

08003560 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8003560:	2800      	cmp	r0, #0
 8003562:	f000 8177 	beq.w	8003854 <HAL_DMA_Start_IT+0x2f4>
 8003566:	4684      	mov	ip, r0
  __HAL_LOCK(hdma);
 8003568:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800356c:	2801      	cmp	r0, #1
 800356e:	f000 8173 	beq.w	8003858 <HAL_DMA_Start_IT+0x2f8>
 8003572:	2001      	movs	r0, #1
{
 8003574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_READY == hdma->State)
 8003578:	f89c 4035 	ldrb.w	r4, [ip, #53]	; 0x35
  __HAL_LOCK(hdma);
 800357c:	f88c 0034 	strb.w	r0, [ip, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8003580:	4284      	cmp	r4, r0
 8003582:	d008      	beq.n	8003596 <HAL_DMA_Start_IT+0x36>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003584:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8003588:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800358a:	f8cc 2054 	str.w	r2, [ip, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800358e:	f88c 3034 	strb.w	r3, [ip, #52]	; 0x34
}
 8003592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003596:	2002      	movs	r0, #2
    __HAL_DMA_DISABLE(hdma);
 8003598:	f8dc 4000 	ldr.w	r4, [ip]
 800359c:	4d53      	ldr	r5, [pc, #332]	; (80036ec <HAL_DMA_Start_IT+0x18c>)
    hdma->State = HAL_DMA_STATE_BUSY;
 800359e:	f88c 0035 	strb.w	r0, [ip, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a2:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 80035a4:	4e52      	ldr	r6, [pc, #328]	; (80036f0 <HAL_DMA_Start_IT+0x190>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a6:	f8cc 0054 	str.w	r0, [ip, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 80035aa:	4852      	ldr	r0, [pc, #328]	; (80036f4 <HAL_DMA_Start_IT+0x194>)
 80035ac:	42ac      	cmp	r4, r5
 80035ae:	bf18      	it	ne
 80035b0:	4284      	cmpne	r4, r0
 80035b2:	f105 0518 	add.w	r5, r5, #24
 80035b6:	bf0c      	ite	eq
 80035b8:	2001      	moveq	r0, #1
 80035ba:	2000      	movne	r0, #0
 80035bc:	42ac      	cmp	r4, r5
 80035be:	bf08      	it	eq
 80035c0:	f040 0001 	orreq.w	r0, r0, #1
 80035c4:	3518      	adds	r5, #24
 80035c6:	42ac      	cmp	r4, r5
 80035c8:	bf08      	it	eq
 80035ca:	f040 0001 	orreq.w	r0, r0, #1
 80035ce:	3518      	adds	r5, #24
 80035d0:	42ac      	cmp	r4, r5
 80035d2:	bf08      	it	eq
 80035d4:	f040 0001 	orreq.w	r0, r0, #1
 80035d8:	3518      	adds	r5, #24
 80035da:	42ac      	cmp	r4, r5
 80035dc:	bf08      	it	eq
 80035de:	f040 0001 	orreq.w	r0, r0, #1
 80035e2:	f505 7556 	add.w	r5, r5, #856	; 0x358
 80035e6:	42ac      	cmp	r4, r5
 80035e8:	bf08      	it	eq
 80035ea:	f040 0001 	orreq.w	r0, r0, #1
 80035ee:	3518      	adds	r5, #24
 80035f0:	42ac      	cmp	r4, r5
 80035f2:	bf08      	it	eq
 80035f4:	f040 0001 	orreq.w	r0, r0, #1
 80035f8:	3518      	adds	r5, #24
 80035fa:	42ac      	cmp	r4, r5
 80035fc:	bf08      	it	eq
 80035fe:	f040 0001 	orreq.w	r0, r0, #1
 8003602:	3518      	adds	r5, #24
 8003604:	42ac      	cmp	r4, r5
 8003606:	bf08      	it	eq
 8003608:	f040 0001 	orreq.w	r0, r0, #1
 800360c:	3518      	adds	r5, #24
 800360e:	42ac      	cmp	r4, r5
 8003610:	bf08      	it	eq
 8003612:	f040 0001 	orreq.w	r0, r0, #1
 8003616:	3518      	adds	r5, #24
 8003618:	42ac      	cmp	r4, r5
 800361a:	bf08      	it	eq
 800361c:	f040 0001 	orreq.w	r0, r0, #1
 8003620:	3518      	adds	r5, #24
 8003622:	42ac      	cmp	r4, r5
 8003624:	bf08      	it	eq
 8003626:	f040 0001 	orreq.w	r0, r0, #1
 800362a:	3518      	adds	r5, #24
 800362c:	42ac      	cmp	r4, r5
 800362e:	bf14      	ite	ne
 8003630:	4681      	movne	r9, r0
 8003632:	f040 0901 	orreq.w	r9, r0, #1
 8003636:	f5a5 6592 	sub.w	r5, r5, #1168	; 0x490
 800363a:	42ac      	cmp	r4, r5
 800363c:	bf18      	it	ne
 800363e:	42b4      	cmpne	r4, r6
 8003640:	bf0c      	ite	eq
 8003642:	2501      	moveq	r5, #1
 8003644:	2500      	movne	r5, #0
 8003646:	d002      	beq.n	800364e <HAL_DMA_Start_IT+0xee>
 8003648:	f1b9 0f00 	cmp.w	r9, #0
 800364c:	d054      	beq.n	80036f8 <HAL_DMA_Start_IT+0x198>
 800364e:	6826      	ldr	r6, [r4, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003650:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8003654:	f026 0601 	bic.w	r6, r6, #1
 8003658:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800365a:	2d00      	cmp	r5, #0
 800365c:	d078      	beq.n	8003750 <HAL_DMA_Start_IT+0x1f0>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800365e:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8003662:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8003664:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8003668:	b117      	cbz	r7, 8003670 <HAL_DMA_Start_IT+0x110>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800366a:	e9dc 601c 	ldrd	r6, r0, [ip, #112]	; 0x70
 800366e:	6070      	str	r0, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003670:	f8dc 605c 	ldr.w	r6, [ip, #92]	; 0x5c
 8003674:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
 8003678:	f006 081f 	and.w	r8, r6, #31
 800367c:	fa0e fe08 	lsl.w	lr, lr, r8
 8003680:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003684:	6826      	ldr	r6, [r4, #0]
 8003686:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 800368a:	6026      	str	r6, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800368c:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800368e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8003692:	2b40      	cmp	r3, #64	; 0x40
 8003694:	f000 80e2 	beq.w	800385c <HAL_DMA_Start_IT+0x2fc>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003698:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800369a:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800369c:	b91d      	cbnz	r5, 80036a6 <HAL_DMA_Start_IT+0x146>
 800369e:	f1b9 0f00 	cmp.w	r9, #0
 80036a2:	f000 80e1 	beq.w	8003868 <HAL_DMA_Start_IT+0x308>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80036a6:	6823      	ldr	r3, [r4, #0]
 80036a8:	f023 031e 	bic.w	r3, r3, #30
 80036ac:	f043 0316 	orr.w	r3, r3, #22
 80036b0:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80036b2:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 80036b6:	b11b      	cbz	r3, 80036c0 <HAL_DMA_Start_IT+0x160>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80036b8:	6823      	ldr	r3, [r4, #0]
 80036ba:	f043 0308 	orr.w	r3, r3, #8
 80036be:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80036c0:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	03d2      	lsls	r2, r2, #15
 80036c8:	d503      	bpl.n	80036d2 <HAL_DMA_Start_IT+0x172>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036d0:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 80036d2:	b11f      	cbz	r7, 80036dc <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036da:	603b      	str	r3, [r7, #0]
    __HAL_DMA_ENABLE(hdma);
 80036dc:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036de:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80036e0:	f043 0301 	orr.w	r3, r3, #1
 80036e4:	6023      	str	r3, [r4, #0]
}
 80036e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036ea:	bf00      	nop
 80036ec:	40020058 	.word	0x40020058
 80036f0:	40020010 	.word	0x40020010
 80036f4:	40020040 	.word	0x40020040
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80036f8:	4f61      	ldr	r7, [pc, #388]	; (8003880 <HAL_DMA_Start_IT+0x320>)
 80036fa:	4e62      	ldr	r6, [pc, #392]	; (8003884 <HAL_DMA_Start_IT+0x324>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036fc:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003700:	42b4      	cmp	r4, r6
 8003702:	bf18      	it	ne
 8003704:	42bc      	cmpne	r4, r7
 8003706:	f106 0628 	add.w	r6, r6, #40	; 0x28
 800370a:	bf0c      	ite	eq
 800370c:	2701      	moveq	r7, #1
 800370e:	2700      	movne	r7, #0
 8003710:	42b4      	cmp	r4, r6
 8003712:	bf08      	it	eq
 8003714:	f047 0701 	orreq.w	r7, r7, #1
 8003718:	3614      	adds	r6, #20
 800371a:	42b4      	cmp	r4, r6
 800371c:	bf08      	it	eq
 800371e:	f047 0701 	orreq.w	r7, r7, #1
 8003722:	3614      	adds	r6, #20
 8003724:	42b4      	cmp	r4, r6
 8003726:	bf08      	it	eq
 8003728:	f047 0701 	orreq.w	r7, r7, #1
 800372c:	3614      	adds	r6, #20
 800372e:	42b4      	cmp	r4, r6
 8003730:	bf08      	it	eq
 8003732:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 8003736:	6826      	ldr	r6, [r4, #0]
 8003738:	f026 0601 	bic.w	r6, r6, #1
 800373c:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800373e:	4e52      	ldr	r6, [pc, #328]	; (8003888 <HAL_DMA_Start_IT+0x328>)
 8003740:	42b4      	cmp	r4, r6
 8003742:	bf08      	it	eq
 8003744:	f047 0701 	orreq.w	r7, r7, #1
 8003748:	b917      	cbnz	r7, 8003750 <HAL_DMA_Start_IT+0x1f0>
 800374a:	4f50      	ldr	r7, [pc, #320]	; (800388c <HAL_DMA_Start_IT+0x32c>)
 800374c:	42bc      	cmp	r4, r7
 800374e:	d10b      	bne.n	8003768 <HAL_DMA_Start_IT+0x208>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003750:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8003754:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8003756:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 800375a:	b117      	cbz	r7, 8003762 <HAL_DMA_Start_IT+0x202>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800375c:	e9dc 061c 	ldrd	r0, r6, [ip, #112]	; 0x70
 8003760:	6046      	str	r6, [r0, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003762:	f1b9 0f00 	cmp.w	r9, #0
 8003766:	d183      	bne.n	8003670 <HAL_DMA_Start_IT+0x110>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003768:	4f46      	ldr	r7, [pc, #280]	; (8003884 <HAL_DMA_Start_IT+0x324>)
 800376a:	f8df e114 	ldr.w	lr, [pc, #276]	; 8003880 <HAL_DMA_Start_IT+0x320>
 800376e:	4574      	cmp	r4, lr
 8003770:	bf18      	it	ne
 8003772:	42bc      	cmpne	r4, r7
 8003774:	f10e 0e14 	add.w	lr, lr, #20
 8003778:	bf0c      	ite	eq
 800377a:	2701      	moveq	r7, #1
 800377c:	2700      	movne	r7, #0
 800377e:	4574      	cmp	r4, lr
 8003780:	bf08      	it	eq
 8003782:	f047 0701 	orreq.w	r7, r7, #1
 8003786:	f10e 0e14 	add.w	lr, lr, #20
 800378a:	4574      	cmp	r4, lr
 800378c:	bf08      	it	eq
 800378e:	f047 0701 	orreq.w	r7, r7, #1
 8003792:	f10e 0e14 	add.w	lr, lr, #20
 8003796:	4574      	cmp	r4, lr
 8003798:	bf08      	it	eq
 800379a:	f047 0701 	orreq.w	r7, r7, #1
 800379e:	f10e 0e14 	add.w	lr, lr, #20
 80037a2:	4574      	cmp	r4, lr
 80037a4:	bf08      	it	eq
 80037a6:	f047 0701 	orreq.w	r7, r7, #1
 80037aa:	f10e 0e14 	add.w	lr, lr, #20
 80037ae:	4574      	cmp	r4, lr
 80037b0:	bf08      	it	eq
 80037b2:	f047 0701 	orreq.w	r7, r7, #1
 80037b6:	b917      	cbnz	r7, 80037be <HAL_DMA_Start_IT+0x25e>
 80037b8:	4f34      	ldr	r7, [pc, #208]	; (800388c <HAL_DMA_Start_IT+0x32c>)
 80037ba:	42bc      	cmp	r4, r7
 80037bc:	d154      	bne.n	8003868 <HAL_DMA_Start_IT+0x308>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80037be:	f8dc 005c 	ldr.w	r0, [ip, #92]	; 0x5c
 80037c2:	2701      	movs	r7, #1
 80037c4:	f000 0e1f 	and.w	lr, r0, #31
 80037c8:	fa07 f70e 	lsl.w	r7, r7, lr
 80037cc:	f8ca 7004 	str.w	r7, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80037d0:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037d2:	f8dc 3008 	ldr.w	r3, [ip, #8]
 80037d6:	2b40      	cmp	r3, #64	; 0x40
 80037d8:	d043      	beq.n	8003862 <HAL_DMA_Start_IT+0x302>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80037da:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80037dc:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80037de:	6823      	ldr	r3, [r4, #0]
 80037e0:	f023 030e 	bic.w	r3, r3, #14
 80037e4:	f043 030a 	orr.w	r3, r3, #10
 80037e8:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80037ea:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d02d      	beq.n	800384e <HAL_DMA_Start_IT+0x2ee>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80037f2:	6823      	ldr	r3, [r4, #0]
 80037f4:	f043 0304 	orr.w	r3, r3, #4
 80037f8:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037fa:	4b21      	ldr	r3, [pc, #132]	; (8003880 <HAL_DMA_Start_IT+0x320>)
 80037fc:	4a21      	ldr	r2, [pc, #132]	; (8003884 <HAL_DMA_Start_IT+0x324>)
 80037fe:	4294      	cmp	r4, r2
 8003800:	bf18      	it	ne
 8003802:	429c      	cmpne	r4, r3
 8003804:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8003808:	bf0c      	ite	eq
 800380a:	2301      	moveq	r3, #1
 800380c:	2300      	movne	r3, #0
 800380e:	4294      	cmp	r4, r2
 8003810:	bf08      	it	eq
 8003812:	f043 0301 	orreq.w	r3, r3, #1
 8003816:	3214      	adds	r2, #20
 8003818:	4294      	cmp	r4, r2
 800381a:	bf08      	it	eq
 800381c:	f043 0301 	orreq.w	r3, r3, #1
 8003820:	3214      	adds	r2, #20
 8003822:	4294      	cmp	r4, r2
 8003824:	bf08      	it	eq
 8003826:	f043 0301 	orreq.w	r3, r3, #1
 800382a:	3214      	adds	r2, #20
 800382c:	4294      	cmp	r4, r2
 800382e:	bf08      	it	eq
 8003830:	f043 0301 	orreq.w	r3, r3, #1
 8003834:	3214      	adds	r2, #20
 8003836:	4294      	cmp	r4, r2
 8003838:	bf08      	it	eq
 800383a:	f043 0301 	orreq.w	r3, r3, #1
 800383e:	3214      	adds	r2, #20
 8003840:	4294      	cmp	r4, r2
 8003842:	bf08      	it	eq
 8003844:	f043 0301 	orreq.w	r3, r3, #1
 8003848:	2b00      	cmp	r3, #0
 800384a:	f43f af47 	beq.w	80036dc <HAL_DMA_Start_IT+0x17c>
 800384e:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8003852:	e735      	b.n	80036c0 <HAL_DMA_Start_IT+0x160>
    return HAL_ERROR;
 8003854:	2001      	movs	r0, #1
 8003856:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8003858:	2002      	movs	r0, #2
}
 800385a:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800385c:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800385e:	60e1      	str	r1, [r4, #12]
 8003860:	e71c      	b.n	800369c <HAL_DMA_Start_IT+0x13c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003862:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003864:	60e1      	str	r1, [r4, #12]
 8003866:	e7ba      	b.n	80037de <HAL_DMA_Start_IT+0x27e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003868:	6823      	ldr	r3, [r4, #0]
 800386a:	f023 030e 	bic.w	r3, r3, #14
 800386e:	f043 030a 	orr.w	r3, r3, #10
 8003872:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8003874:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1ba      	bne.n	80037f2 <HAL_DMA_Start_IT+0x292>
 800387c:	e7bd      	b.n	80037fa <HAL_DMA_Start_IT+0x29a>
 800387e:	bf00      	nop
 8003880:	5802541c 	.word	0x5802541c
 8003884:	58025408 	.word	0x58025408
 8003888:	58025480 	.word	0x58025480
 800388c:	58025494 	.word	0x58025494

08003890 <HAL_DMA_Abort>:
{
 8003890:	b570      	push	{r4, r5, r6, lr}
 8003892:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8003894:	f7fe fb42 	bl	8001f1c <HAL_GetTick>
  if(hdma == NULL)
 8003898:	2d00      	cmp	r5, #0
 800389a:	f000 8124 	beq.w	8003ae6 <HAL_DMA_Abort+0x256>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800389e:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	f040 80dd 	bne.w	8003a62 <HAL_DMA_Abort+0x1d2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80038a8:	682c      	ldr	r4, [r5, #0]
 80038aa:	4606      	mov	r6, r0
 80038ac:	4b8f      	ldr	r3, [pc, #572]	; (8003aec <HAL_DMA_Abort+0x25c>)
 80038ae:	4890      	ldr	r0, [pc, #576]	; (8003af0 <HAL_DMA_Abort+0x260>)
 80038b0:	4a90      	ldr	r2, [pc, #576]	; (8003af4 <HAL_DMA_Abort+0x264>)
 80038b2:	4284      	cmp	r4, r0
 80038b4:	bf18      	it	ne
 80038b6:	429c      	cmpne	r4, r3
 80038b8:	f100 0030 	add.w	r0, r0, #48	; 0x30
 80038bc:	498e      	ldr	r1, [pc, #568]	; (8003af8 <HAL_DMA_Abort+0x268>)
 80038be:	bf0c      	ite	eq
 80038c0:	2301      	moveq	r3, #1
 80038c2:	2300      	movne	r3, #0
 80038c4:	4284      	cmp	r4, r0
 80038c6:	bf08      	it	eq
 80038c8:	f043 0301 	orreq.w	r3, r3, #1
 80038cc:	3018      	adds	r0, #24
 80038ce:	4284      	cmp	r4, r0
 80038d0:	bf08      	it	eq
 80038d2:	f043 0301 	orreq.w	r3, r3, #1
 80038d6:	3018      	adds	r0, #24
 80038d8:	4284      	cmp	r4, r0
 80038da:	bf08      	it	eq
 80038dc:	f043 0301 	orreq.w	r3, r3, #1
 80038e0:	3018      	adds	r0, #24
 80038e2:	4284      	cmp	r4, r0
 80038e4:	bf08      	it	eq
 80038e6:	f043 0301 	orreq.w	r3, r3, #1
 80038ea:	f500 7056 	add.w	r0, r0, #856	; 0x358
 80038ee:	4284      	cmp	r4, r0
 80038f0:	bf08      	it	eq
 80038f2:	f043 0301 	orreq.w	r3, r3, #1
 80038f6:	3018      	adds	r0, #24
 80038f8:	4284      	cmp	r4, r0
 80038fa:	bf08      	it	eq
 80038fc:	f043 0301 	orreq.w	r3, r3, #1
 8003900:	3018      	adds	r0, #24
 8003902:	4284      	cmp	r4, r0
 8003904:	bf08      	it	eq
 8003906:	f043 0301 	orreq.w	r3, r3, #1
 800390a:	3018      	adds	r0, #24
 800390c:	4284      	cmp	r4, r0
 800390e:	bf08      	it	eq
 8003910:	f043 0301 	orreq.w	r3, r3, #1
 8003914:	3018      	adds	r0, #24
 8003916:	4284      	cmp	r4, r0
 8003918:	bf08      	it	eq
 800391a:	f043 0301 	orreq.w	r3, r3, #1
 800391e:	3018      	adds	r0, #24
 8003920:	4284      	cmp	r4, r0
 8003922:	bf08      	it	eq
 8003924:	f043 0301 	orreq.w	r3, r3, #1
 8003928:	3018      	adds	r0, #24
 800392a:	4284      	cmp	r4, r0
 800392c:	bf08      	it	eq
 800392e:	f043 0301 	orreq.w	r3, r3, #1
 8003932:	3018      	adds	r0, #24
 8003934:	4284      	cmp	r4, r0
 8003936:	bf08      	it	eq
 8003938:	f043 0301 	orreq.w	r3, r3, #1
 800393c:	428c      	cmp	r4, r1
 800393e:	bf18      	it	ne
 8003940:	4294      	cmpne	r4, r2
 8003942:	bf0c      	ite	eq
 8003944:	2201      	moveq	r2, #1
 8003946:	2200      	movne	r2, #0
 8003948:	d002      	beq.n	8003950 <HAL_DMA_Abort+0xc0>
 800394a:	2b00      	cmp	r3, #0
 800394c:	f000 8090 	beq.w	8003a70 <HAL_DMA_Abort+0x1e0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003950:	6821      	ldr	r1, [r4, #0]
 8003952:	f021 011e 	bic.w	r1, r1, #30
 8003956:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003958:	6961      	ldr	r1, [r4, #20]
 800395a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800395e:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003960:	2a00      	cmp	r2, #0
 8003962:	f000 80b0 	beq.w	8003ac6 <HAL_DMA_Abort+0x236>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003966:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8003968:	6813      	ldr	r3, [r2, #0]
 800396a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800396e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003970:	6823      	ldr	r3, [r4, #0]
 8003972:	f023 0301 	bic.w	r3, r3, #1
 8003976:	6023      	str	r3, [r4, #0]
 8003978:	e005      	b.n	8003986 <HAL_DMA_Abort+0xf6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800397a:	f7fe facf 	bl	8001f1c <HAL_GetTick>
 800397e:	1b83      	subs	r3, r0, r6
 8003980:	2b05      	cmp	r3, #5
 8003982:	f200 80a6 	bhi.w	8003ad2 <HAL_DMA_Abort+0x242>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003986:	6823      	ldr	r3, [r4, #0]
 8003988:	07db      	lsls	r3, r3, #31
 800398a:	d4f6      	bmi.n	800397a <HAL_DMA_Abort+0xea>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800398c:	682a      	ldr	r2, [r5, #0]
 800398e:	4b57      	ldr	r3, [pc, #348]	; (8003aec <HAL_DMA_Abort+0x25c>)
 8003990:	4857      	ldr	r0, [pc, #348]	; (8003af0 <HAL_DMA_Abort+0x260>)
 8003992:	495a      	ldr	r1, [pc, #360]	; (8003afc <HAL_DMA_Abort+0x26c>)
 8003994:	4282      	cmp	r2, r0
 8003996:	bf18      	it	ne
 8003998:	429a      	cmpne	r2, r3
 800399a:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800399e:	bf0c      	ite	eq
 80039a0:	2301      	moveq	r3, #1
 80039a2:	2300      	movne	r3, #0
 80039a4:	428a      	cmp	r2, r1
 80039a6:	bf08      	it	eq
 80039a8:	f043 0301 	orreq.w	r3, r3, #1
 80039ac:	3130      	adds	r1, #48	; 0x30
 80039ae:	4282      	cmp	r2, r0
 80039b0:	bf08      	it	eq
 80039b2:	f043 0301 	orreq.w	r3, r3, #1
 80039b6:	3030      	adds	r0, #48	; 0x30
 80039b8:	428a      	cmp	r2, r1
 80039ba:	bf08      	it	eq
 80039bc:	f043 0301 	orreq.w	r3, r3, #1
 80039c0:	f501 715c 	add.w	r1, r1, #880	; 0x370
 80039c4:	4282      	cmp	r2, r0
 80039c6:	bf08      	it	eq
 80039c8:	f043 0301 	orreq.w	r3, r3, #1
 80039cc:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80039d0:	428a      	cmp	r2, r1
 80039d2:	bf08      	it	eq
 80039d4:	f043 0301 	orreq.w	r3, r3, #1
 80039d8:	3130      	adds	r1, #48	; 0x30
 80039da:	4282      	cmp	r2, r0
 80039dc:	bf08      	it	eq
 80039de:	f043 0301 	orreq.w	r3, r3, #1
 80039e2:	3030      	adds	r0, #48	; 0x30
 80039e4:	428a      	cmp	r2, r1
 80039e6:	bf08      	it	eq
 80039e8:	f043 0301 	orreq.w	r3, r3, #1
 80039ec:	3130      	adds	r1, #48	; 0x30
 80039ee:	4282      	cmp	r2, r0
 80039f0:	bf08      	it	eq
 80039f2:	f043 0301 	orreq.w	r3, r3, #1
 80039f6:	3030      	adds	r0, #48	; 0x30
 80039f8:	428a      	cmp	r2, r1
 80039fa:	bf08      	it	eq
 80039fc:	f043 0301 	orreq.w	r3, r3, #1
 8003a00:	3130      	adds	r1, #48	; 0x30
 8003a02:	4282      	cmp	r2, r0
 8003a04:	bf08      	it	eq
 8003a06:	f043 0301 	orreq.w	r3, r3, #1
 8003a0a:	428a      	cmp	r2, r1
 8003a0c:	bf08      	it	eq
 8003a0e:	f043 0301 	orreq.w	r3, r3, #1
 8003a12:	3118      	adds	r1, #24
 8003a14:	428a      	cmp	r2, r1
 8003a16:	bf08      	it	eq
 8003a18:	f043 0301 	orreq.w	r3, r3, #1
 8003a1c:	b933      	cbnz	r3, 8003a2c <HAL_DMA_Abort+0x19c>
 8003a1e:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 8003a22:	4b35      	ldr	r3, [pc, #212]	; (8003af8 <HAL_DMA_Abort+0x268>)
 8003a24:	429a      	cmp	r2, r3
 8003a26:	bf18      	it	ne
 8003a28:	428a      	cmpne	r2, r1
 8003a2a:	d16f      	bne.n	8003b0c <HAL_DMA_Abort+0x27c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003a2c:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8003a2e:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a30:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003a32:	f002 021f 	and.w	r2, r2, #31
 8003a36:	4093      	lsls	r3, r2
 8003a38:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 8003a3a:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a3c:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 8003a40:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8003a42:	b133      	cbz	r3, 8003a52 <HAL_DMA_Abort+0x1c2>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a44:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a46:	e9d5 101c 	ldrd	r1, r0, [r5, #112]	; 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a4e:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a50:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003a52:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8003a54:	2201      	movs	r2, #1
  return HAL_OK;
 8003a56:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8003a58:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8003a5c:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8003a60:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a62:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8003a64:	2300      	movs	r3, #0
    return HAL_ERROR;
 8003a66:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a68:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8003a6a:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8003a6e:	bd70      	pop	{r4, r5, r6, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003a70:	6822      	ldr	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003a72:	4923      	ldr	r1, [pc, #140]	; (8003b00 <HAL_DMA_Abort+0x270>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003a74:	f022 020e 	bic.w	r2, r2, #14
 8003a78:	6022      	str	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003a7a:	4a22      	ldr	r2, [pc, #136]	; (8003b04 <HAL_DMA_Abort+0x274>)
 8003a7c:	428c      	cmp	r4, r1
 8003a7e:	bf18      	it	ne
 8003a80:	4294      	cmpne	r4, r2
 8003a82:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8003a86:	bf0c      	ite	eq
 8003a88:	2201      	moveq	r2, #1
 8003a8a:	2200      	movne	r2, #0
 8003a8c:	428c      	cmp	r4, r1
 8003a8e:	bf08      	it	eq
 8003a90:	f042 0201 	orreq.w	r2, r2, #1
 8003a94:	3114      	adds	r1, #20
 8003a96:	428c      	cmp	r4, r1
 8003a98:	bf08      	it	eq
 8003a9a:	f042 0201 	orreq.w	r2, r2, #1
 8003a9e:	3114      	adds	r1, #20
 8003aa0:	428c      	cmp	r4, r1
 8003aa2:	bf08      	it	eq
 8003aa4:	f042 0201 	orreq.w	r2, r2, #1
 8003aa8:	3114      	adds	r1, #20
 8003aaa:	428c      	cmp	r4, r1
 8003aac:	bf08      	it	eq
 8003aae:	f042 0201 	orreq.w	r2, r2, #1
 8003ab2:	3114      	adds	r1, #20
 8003ab4:	428c      	cmp	r4, r1
 8003ab6:	bf08      	it	eq
 8003ab8:	f042 0201 	orreq.w	r2, r2, #1
 8003abc:	b91a      	cbnz	r2, 8003ac6 <HAL_DMA_Abort+0x236>
 8003abe:	4a12      	ldr	r2, [pc, #72]	; (8003b08 <HAL_DMA_Abort+0x278>)
 8003ac0:	4294      	cmp	r4, r2
 8003ac2:	f47f af55 	bne.w	8003970 <HAL_DMA_Abort+0xe0>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ac6:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8003ac8:	680a      	ldr	r2, [r1, #0]
 8003aca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ace:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8003ad0:	e74e      	b.n	8003970 <HAL_DMA_Abort+0xe0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ad2:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8003ad4:	2203      	movs	r2, #3
        __HAL_UNLOCK(hdma);
 8003ad6:	2300      	movs	r3, #0
        return HAL_ERROR;
 8003ad8:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ada:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8003adc:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8003ae0:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
}
 8003ae4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003ae6:	2001      	movs	r0, #1
}
 8003ae8:	bd70      	pop	{r4, r5, r6, pc}
 8003aea:	bf00      	nop
 8003aec:	40020058 	.word	0x40020058
 8003af0:	40020040 	.word	0x40020040
 8003af4:	40020010 	.word	0x40020010
 8003af8:	40020028 	.word	0x40020028
 8003afc:	40020070 	.word	0x40020070
 8003b00:	58025408 	.word	0x58025408
 8003b04:	5802541c 	.word	0x5802541c
 8003b08:	58025494 	.word	0x58025494
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b0c:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 8003b0e:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b10:	4b16      	ldr	r3, [pc, #88]	; (8003b6c <HAL_DMA_Abort+0x2dc>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b12:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b16:	4c16      	ldr	r4, [pc, #88]	; (8003b70 <HAL_DMA_Abort+0x2e0>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b18:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b1a:	42a2      	cmp	r2, r4
 8003b1c:	bf18      	it	ne
 8003b1e:	429a      	cmpne	r2, r3
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b20:	6da8      	ldr	r0, [r5, #88]	; 0x58
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b22:	bf0c      	ite	eq
 8003b24:	2301      	moveq	r3, #1
 8003b26:	2300      	movne	r3, #0
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b28:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b2a:	4812      	ldr	r0, [pc, #72]	; (8003b74 <HAL_DMA_Abort+0x2e4>)
 8003b2c:	4912      	ldr	r1, [pc, #72]	; (8003b78 <HAL_DMA_Abort+0x2e8>)
 8003b2e:	4282      	cmp	r2, r0
 8003b30:	bf08      	it	eq
 8003b32:	f043 0301 	orreq.w	r3, r3, #1
 8003b36:	3028      	adds	r0, #40	; 0x28
 8003b38:	428a      	cmp	r2, r1
 8003b3a:	bf08      	it	eq
 8003b3c:	f043 0301 	orreq.w	r3, r3, #1
 8003b40:	3128      	adds	r1, #40	; 0x28
 8003b42:	4282      	cmp	r2, r0
 8003b44:	bf08      	it	eq
 8003b46:	f043 0301 	orreq.w	r3, r3, #1
 8003b4a:	428a      	cmp	r2, r1
 8003b4c:	bf08      	it	eq
 8003b4e:	f043 0301 	orreq.w	r3, r3, #1
 8003b52:	3114      	adds	r1, #20
 8003b54:	428a      	cmp	r2, r1
 8003b56:	bf08      	it	eq
 8003b58:	f043 0301 	orreq.w	r3, r3, #1
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f47f af6c 	bne.w	8003a3a <HAL_DMA_Abort+0x1aa>
 8003b62:	4b06      	ldr	r3, [pc, #24]	; (8003b7c <HAL_DMA_Abort+0x2ec>)
 8003b64:	429a      	cmp	r2, r3
 8003b66:	f43f af68 	beq.w	8003a3a <HAL_DMA_Abort+0x1aa>
 8003b6a:	e772      	b.n	8003a52 <HAL_DMA_Abort+0x1c2>
 8003b6c:	5802541c 	.word	0x5802541c
 8003b70:	58025408 	.word	0x58025408
 8003b74:	58025430 	.word	0x58025430
 8003b78:	58025444 	.word	0x58025444
 8003b7c:	58025494 	.word	0x58025494

08003b80 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8003b80:	2800      	cmp	r0, #0
 8003b82:	d05f      	beq.n	8003c44 <HAL_DMA_Abort_IT+0xc4>
{
 8003b84:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b86:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2a02      	cmp	r2, #2
 8003b8e:	d155      	bne.n	8003c3c <HAL_DMA_Abort_IT+0xbc>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003b90:	6801      	ldr	r1, [r0, #0]
 8003b92:	4a57      	ldr	r2, [pc, #348]	; (8003cf0 <HAL_DMA_Abort_IT+0x170>)
 8003b94:	4291      	cmp	r1, r2
 8003b96:	d048      	beq.n	8003c2a <HAL_DMA_Abort_IT+0xaa>
 8003b98:	3218      	adds	r2, #24
 8003b9a:	4291      	cmp	r1, r2
 8003b9c:	d045      	beq.n	8003c2a <HAL_DMA_Abort_IT+0xaa>
 8003b9e:	3230      	adds	r2, #48	; 0x30
 8003ba0:	4c54      	ldr	r4, [pc, #336]	; (8003cf4 <HAL_DMA_Abort_IT+0x174>)
 8003ba2:	4855      	ldr	r0, [pc, #340]	; (8003cf8 <HAL_DMA_Abort_IT+0x178>)
 8003ba4:	42a1      	cmp	r1, r4
 8003ba6:	bf18      	it	ne
 8003ba8:	4291      	cmpne	r1, r2
 8003baa:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8003bae:	bf0c      	ite	eq
 8003bb0:	2201      	moveq	r2, #1
 8003bb2:	2200      	movne	r2, #0
 8003bb4:	4281      	cmp	r1, r0
 8003bb6:	bf08      	it	eq
 8003bb8:	f042 0201 	orreq.w	r2, r2, #1
 8003bbc:	3030      	adds	r0, #48	; 0x30
 8003bbe:	42a1      	cmp	r1, r4
 8003bc0:	bf08      	it	eq
 8003bc2:	f042 0201 	orreq.w	r2, r2, #1
 8003bc6:	3430      	adds	r4, #48	; 0x30
 8003bc8:	4281      	cmp	r1, r0
 8003bca:	bf08      	it	eq
 8003bcc:	f042 0201 	orreq.w	r2, r2, #1
 8003bd0:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8003bd4:	42a1      	cmp	r1, r4
 8003bd6:	bf08      	it	eq
 8003bd8:	f042 0201 	orreq.w	r2, r2, #1
 8003bdc:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8003be0:	4281      	cmp	r1, r0
 8003be2:	bf08      	it	eq
 8003be4:	f042 0201 	orreq.w	r2, r2, #1
 8003be8:	3030      	adds	r0, #48	; 0x30
 8003bea:	42a1      	cmp	r1, r4
 8003bec:	bf08      	it	eq
 8003bee:	f042 0201 	orreq.w	r2, r2, #1
 8003bf2:	3430      	adds	r4, #48	; 0x30
 8003bf4:	4281      	cmp	r1, r0
 8003bf6:	bf08      	it	eq
 8003bf8:	f042 0201 	orreq.w	r2, r2, #1
 8003bfc:	3030      	adds	r0, #48	; 0x30
 8003bfe:	42a1      	cmp	r1, r4
 8003c00:	bf08      	it	eq
 8003c02:	f042 0201 	orreq.w	r2, r2, #1
 8003c06:	3430      	adds	r4, #48	; 0x30
 8003c08:	4281      	cmp	r1, r0
 8003c0a:	bf08      	it	eq
 8003c0c:	f042 0201 	orreq.w	r2, r2, #1
 8003c10:	3030      	adds	r0, #48	; 0x30
 8003c12:	42a1      	cmp	r1, r4
 8003c14:	bf08      	it	eq
 8003c16:	f042 0201 	orreq.w	r2, r2, #1
 8003c1a:	4281      	cmp	r1, r0
 8003c1c:	bf08      	it	eq
 8003c1e:	f042 0201 	orreq.w	r2, r2, #1
 8003c22:	b912      	cbnz	r2, 8003c2a <HAL_DMA_Abort_IT+0xaa>
 8003c24:	4a35      	ldr	r2, [pc, #212]	; (8003cfc <HAL_DMA_Abort_IT+0x17c>)
 8003c26:	4291      	cmp	r1, r2
 8003c28:	d10e      	bne.n	8003c48 <HAL_DMA_Abort_IT+0xc8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c2a:	2204      	movs	r2, #4
  return HAL_OK;
 8003c2c:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8003c32:	680b      	ldr	r3, [r1, #0]
 8003c34:	f023 0301 	bic.w	r3, r3, #1
 8003c38:	600b      	str	r3, [r1, #0]
}
 8003c3a:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c3c:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8003c3e:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c40:	655a      	str	r2, [r3, #84]	; 0x54
}
 8003c42:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003c44:	2001      	movs	r0, #1
}
 8003c46:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c48:	4a2d      	ldr	r2, [pc, #180]	; (8003d00 <HAL_DMA_Abort_IT+0x180>)
 8003c4a:	4d2e      	ldr	r5, [pc, #184]	; (8003d04 <HAL_DMA_Abort_IT+0x184>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003c4c:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c4e:	42a9      	cmp	r1, r5
 8003c50:	bf18      	it	ne
 8003c52:	4291      	cmpne	r1, r2
 8003c54:	4c2c      	ldr	r4, [pc, #176]	; (8003d08 <HAL_DMA_Abort_IT+0x188>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003c56:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c5a:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 8003c5e:	bf0c      	ite	eq
 8003c60:	2201      	moveq	r2, #1
 8003c62:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003c64:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c66:	42a1      	cmp	r1, r4
 8003c68:	bf08      	it	eq
 8003c6a:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8003c6e:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c70:	3428      	adds	r4, #40	; 0x28
 8003c72:	42a9      	cmp	r1, r5
 8003c74:	bf08      	it	eq
 8003c76:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8003c7a:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c7e:	42a1      	cmp	r1, r4
 8003c80:	bf08      	it	eq
 8003c82:	f042 0201 	orreq.w	r2, r2, #1
 8003c86:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 8003c88:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c8a:	42a1      	cmp	r1, r4
 8003c8c:	bf08      	it	eq
 8003c8e:	f042 0201 	orreq.w	r2, r2, #1
 8003c92:	481e      	ldr	r0, [pc, #120]	; (8003d0c <HAL_DMA_Abort_IT+0x18c>)
 8003c94:	4281      	cmp	r1, r0
 8003c96:	bf08      	it	eq
 8003c98:	f042 0201 	orreq.w	r2, r2, #1
 8003c9c:	b912      	cbnz	r2, 8003ca4 <HAL_DMA_Abort_IT+0x124>
 8003c9e:	4a1c      	ldr	r2, [pc, #112]	; (8003d10 <HAL_DMA_Abort_IT+0x190>)
 8003ca0:	4291      	cmp	r1, r2
 8003ca2:	d117      	bne.n	8003cd4 <HAL_DMA_Abort_IT+0x154>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003ca4:	2201      	movs	r2, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ca6:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003ca8:	e9d3 0417 	ldrd	r0, r4, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003cac:	6821      	ldr	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003cae:	f000 001f 	and.w	r0, r0, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003cb2:	f421 7180 	bic.w	r1, r1, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003cb6:	4082      	lsls	r2, r0
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003cb8:	6021      	str	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003cba:	606a      	str	r2, [r5, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8003cbc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cbe:	e9d3 1019 	ldrd	r1, r0, [r3, #100]	; 0x64
 8003cc2:	6048      	str	r0, [r1, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8003cc4:	b132      	cbz	r2, 8003cd4 <HAL_DMA_Abort_IT+0x154>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003cc6:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003cc8:	e9d3 041c 	ldrd	r0, r4, [r3, #112]	; 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003ccc:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8003cd0:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003cd2:	6044      	str	r4, [r0, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8003cd4:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 8003cd6:	2400      	movs	r4, #0
      if(hdma->XferAbortCallback != NULL)
 8003cd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      hdma->State = HAL_DMA_STATE_READY;
 8003cda:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8003cde:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 8003ce2:	b11a      	cbz	r2, 8003cec <HAL_DMA_Abort_IT+0x16c>
        hdma->XferAbortCallback(hdma);
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	4790      	blx	r2
  return HAL_OK;
 8003ce8:	4620      	mov	r0, r4
}
 8003cea:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8003cec:	4610      	mov	r0, r2
}
 8003cee:	bd38      	pop	{r3, r4, r5, pc}
 8003cf0:	40020010 	.word	0x40020010
 8003cf4:	40020040 	.word	0x40020040
 8003cf8:	40020070 	.word	0x40020070
 8003cfc:	400204b8 	.word	0x400204b8
 8003d00:	5802541c 	.word	0x5802541c
 8003d04:	58025408 	.word	0x58025408
 8003d08:	58025430 	.word	0x58025430
 8003d0c:	58025480 	.word	0x58025480
 8003d10:	58025494 	.word	0x58025494

08003d14 <HAL_DMA_IRQHandler>:
{
 8003d14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __IO uint32_t count = 0U;
 8003d18:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d1a:	4b9c      	ldr	r3, [pc, #624]	; (8003f8c <HAL_DMA_IRQHandler+0x278>)
{
 8003d1c:	b083      	sub	sp, #12
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003d1e:	4e9c      	ldr	r6, [pc, #624]	; (8003f90 <HAL_DMA_IRQHandler+0x27c>)
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d20:	681d      	ldr	r5, [r3, #0]
{
 8003d22:	4681      	mov	r9, r0
  __IO uint32_t count = 0U;
 8003d24:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003d26:	6803      	ldr	r3, [r0, #0]
 8003d28:	4a9a      	ldr	r2, [pc, #616]	; (8003f94 <HAL_DMA_IRQHandler+0x280>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d2a:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	bf18      	it	ne
 8003d30:	42b3      	cmpne	r3, r6
  tmpisr_dma  = regs_dma->ISR;
 8003d32:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003d34:	bf08      	it	eq
 8003d36:	2601      	moveq	r6, #1
  tmpisr_bdma = regs_bdma->ISR;
 8003d38:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003d3a:	bf18      	it	ne
 8003d3c:	2600      	movne	r6, #0
 8003d3e:	d045      	beq.n	8003dcc <HAL_DMA_IRQHandler+0xb8>
 8003d40:	3218      	adds	r2, #24
 8003d42:	4895      	ldr	r0, [pc, #596]	; (8003f98 <HAL_DMA_IRQHandler+0x284>)
 8003d44:	4283      	cmp	r3, r0
 8003d46:	bf18      	it	ne
 8003d48:	4293      	cmpne	r3, r2
 8003d4a:	f100 0018 	add.w	r0, r0, #24
 8003d4e:	bf0c      	ite	eq
 8003d50:	2201      	moveq	r2, #1
 8003d52:	2200      	movne	r2, #0
 8003d54:	4283      	cmp	r3, r0
 8003d56:	bf08      	it	eq
 8003d58:	f042 0201 	orreq.w	r2, r2, #1
 8003d5c:	3018      	adds	r0, #24
 8003d5e:	4283      	cmp	r3, r0
 8003d60:	bf08      	it	eq
 8003d62:	f042 0201 	orreq.w	r2, r2, #1
 8003d66:	3018      	adds	r0, #24
 8003d68:	4283      	cmp	r3, r0
 8003d6a:	bf08      	it	eq
 8003d6c:	f042 0201 	orreq.w	r2, r2, #1
 8003d70:	3018      	adds	r0, #24
 8003d72:	4283      	cmp	r3, r0
 8003d74:	bf08      	it	eq
 8003d76:	f042 0201 	orreq.w	r2, r2, #1
 8003d7a:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8003d7e:	4283      	cmp	r3, r0
 8003d80:	bf08      	it	eq
 8003d82:	f042 0201 	orreq.w	r2, r2, #1
 8003d86:	3018      	adds	r0, #24
 8003d88:	4283      	cmp	r3, r0
 8003d8a:	bf08      	it	eq
 8003d8c:	f042 0201 	orreq.w	r2, r2, #1
 8003d90:	3018      	adds	r0, #24
 8003d92:	4283      	cmp	r3, r0
 8003d94:	bf08      	it	eq
 8003d96:	f042 0201 	orreq.w	r2, r2, #1
 8003d9a:	3018      	adds	r0, #24
 8003d9c:	4283      	cmp	r3, r0
 8003d9e:	bf08      	it	eq
 8003da0:	f042 0201 	orreq.w	r2, r2, #1
 8003da4:	3018      	adds	r0, #24
 8003da6:	4283      	cmp	r3, r0
 8003da8:	bf08      	it	eq
 8003daa:	f042 0201 	orreq.w	r2, r2, #1
 8003dae:	3018      	adds	r0, #24
 8003db0:	4283      	cmp	r3, r0
 8003db2:	bf08      	it	eq
 8003db4:	f042 0201 	orreq.w	r2, r2, #1
 8003db8:	3018      	adds	r0, #24
 8003dba:	4283      	cmp	r3, r0
 8003dbc:	bf08      	it	eq
 8003dbe:	f042 0201 	orreq.w	r2, r2, #1
 8003dc2:	b91a      	cbnz	r2, 8003dcc <HAL_DMA_IRQHandler+0xb8>
 8003dc4:	4a75      	ldr	r2, [pc, #468]	; (8003f9c <HAL_DMA_IRQHandler+0x288>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	f040 8250 	bne.w	800426c <HAL_DMA_IRQHandler+0x558>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003dcc:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
 8003dd0:	2208      	movs	r2, #8
 8003dd2:	f001 0c1f 	and.w	ip, r1, #31
 8003dd6:	fa02 f20c 	lsl.w	r2, r2, ip
 8003dda:	4217      	tst	r7, r2
 8003ddc:	f040 8188 	bne.w	80040f0 <HAL_DMA_IRQHandler+0x3dc>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003de0:	fa27 f20c 	lsr.w	r2, r7, ip
 8003de4:	07d2      	lsls	r2, r2, #31
 8003de6:	d50c      	bpl.n	8003e02 <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003de8:	695a      	ldr	r2, [r3, #20]
 8003dea:	0610      	lsls	r0, r2, #24
 8003dec:	d509      	bpl.n	8003e02 <HAL_DMA_IRQHandler+0xee>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003dee:	2201      	movs	r2, #1
 8003df0:	fa02 f20c 	lsl.w	r2, r2, ip
 8003df4:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003df6:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 8003dfa:	f042 0202 	orr.w	r2, r2, #2
 8003dfe:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e02:	f04f 0e04 	mov.w	lr, #4
 8003e06:	fa0e f00c 	lsl.w	r0, lr, ip
 8003e0a:	4238      	tst	r0, r7
 8003e0c:	d05b      	beq.n	8003ec6 <HAL_DMA_IRQHandler+0x1b2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003e0e:	2e00      	cmp	r6, #0
 8003e10:	d14f      	bne.n	8003eb2 <HAL_DMA_IRQHandler+0x19e>
 8003e12:	4a61      	ldr	r2, [pc, #388]	; (8003f98 <HAL_DMA_IRQHandler+0x284>)
 8003e14:	f8df 8188 	ldr.w	r8, [pc, #392]	; 8003fa0 <HAL_DMA_IRQHandler+0x28c>
 8003e18:	4543      	cmp	r3, r8
 8003e1a:	bf18      	it	ne
 8003e1c:	4293      	cmpne	r3, r2
 8003e1e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8003e22:	bf0c      	ite	eq
 8003e24:	2201      	moveq	r2, #1
 8003e26:	2200      	movne	r2, #0
 8003e28:	4543      	cmp	r3, r8
 8003e2a:	bf08      	it	eq
 8003e2c:	f042 0201 	orreq.w	r2, r2, #1
 8003e30:	f108 0818 	add.w	r8, r8, #24
 8003e34:	4543      	cmp	r3, r8
 8003e36:	bf08      	it	eq
 8003e38:	f042 0201 	orreq.w	r2, r2, #1
 8003e3c:	f108 0818 	add.w	r8, r8, #24
 8003e40:	4543      	cmp	r3, r8
 8003e42:	bf08      	it	eq
 8003e44:	f042 0201 	orreq.w	r2, r2, #1
 8003e48:	f108 0818 	add.w	r8, r8, #24
 8003e4c:	4543      	cmp	r3, r8
 8003e4e:	bf08      	it	eq
 8003e50:	f042 0201 	orreq.w	r2, r2, #1
 8003e54:	f508 7856 	add.w	r8, r8, #856	; 0x358
 8003e58:	4543      	cmp	r3, r8
 8003e5a:	bf08      	it	eq
 8003e5c:	f042 0201 	orreq.w	r2, r2, #1
 8003e60:	f108 0818 	add.w	r8, r8, #24
 8003e64:	4543      	cmp	r3, r8
 8003e66:	bf08      	it	eq
 8003e68:	f042 0201 	orreq.w	r2, r2, #1
 8003e6c:	f108 0818 	add.w	r8, r8, #24
 8003e70:	4543      	cmp	r3, r8
 8003e72:	bf08      	it	eq
 8003e74:	f042 0201 	orreq.w	r2, r2, #1
 8003e78:	f108 0818 	add.w	r8, r8, #24
 8003e7c:	4543      	cmp	r3, r8
 8003e7e:	bf08      	it	eq
 8003e80:	f042 0201 	orreq.w	r2, r2, #1
 8003e84:	f108 0818 	add.w	r8, r8, #24
 8003e88:	4543      	cmp	r3, r8
 8003e8a:	bf08      	it	eq
 8003e8c:	f042 0201 	orreq.w	r2, r2, #1
 8003e90:	f108 0818 	add.w	r8, r8, #24
 8003e94:	4543      	cmp	r3, r8
 8003e96:	bf08      	it	eq
 8003e98:	f042 0201 	orreq.w	r2, r2, #1
 8003e9c:	f108 0818 	add.w	r8, r8, #24
 8003ea0:	4543      	cmp	r3, r8
 8003ea2:	bf08      	it	eq
 8003ea4:	f042 0201 	orreq.w	r2, r2, #1
 8003ea8:	b91a      	cbnz	r2, 8003eb2 <HAL_DMA_IRQHandler+0x19e>
 8003eaa:	4a3c      	ldr	r2, [pc, #240]	; (8003f9c <HAL_DMA_IRQHandler+0x288>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	f040 8219 	bne.w	80042e4 <HAL_DMA_IRQHandler+0x5d0>
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	0792      	lsls	r2, r2, #30
 8003eb6:	d506      	bpl.n	8003ec6 <HAL_DMA_IRQHandler+0x1b2>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003eb8:	60a0      	str	r0, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003eba:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 8003ebe:	f042 0204 	orr.w	r2, r2, #4
 8003ec2:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ec6:	2210      	movs	r2, #16
 8003ec8:	fa02 fc0c 	lsl.w	ip, r2, ip
 8003ecc:	ea1c 0f07 	tst.w	ip, r7
 8003ed0:	d06c      	beq.n	8003fac <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003ed2:	2e00      	cmp	r6, #0
 8003ed4:	d145      	bne.n	8003f62 <HAL_DMA_IRQHandler+0x24e>
 8003ed6:	4a30      	ldr	r2, [pc, #192]	; (8003f98 <HAL_DMA_IRQHandler+0x284>)
 8003ed8:	4e31      	ldr	r6, [pc, #196]	; (8003fa0 <HAL_DMA_IRQHandler+0x28c>)
 8003eda:	42b3      	cmp	r3, r6
 8003edc:	bf18      	it	ne
 8003ede:	4293      	cmpne	r3, r2
 8003ee0:	f106 0630 	add.w	r6, r6, #48	; 0x30
 8003ee4:	bf0c      	ite	eq
 8003ee6:	2201      	moveq	r2, #1
 8003ee8:	2200      	movne	r2, #0
 8003eea:	42b3      	cmp	r3, r6
 8003eec:	bf08      	it	eq
 8003eee:	f042 0201 	orreq.w	r2, r2, #1
 8003ef2:	3618      	adds	r6, #24
 8003ef4:	42b3      	cmp	r3, r6
 8003ef6:	bf08      	it	eq
 8003ef8:	f042 0201 	orreq.w	r2, r2, #1
 8003efc:	3618      	adds	r6, #24
 8003efe:	42b3      	cmp	r3, r6
 8003f00:	bf08      	it	eq
 8003f02:	f042 0201 	orreq.w	r2, r2, #1
 8003f06:	3618      	adds	r6, #24
 8003f08:	42b3      	cmp	r3, r6
 8003f0a:	bf08      	it	eq
 8003f0c:	f042 0201 	orreq.w	r2, r2, #1
 8003f10:	f506 7656 	add.w	r6, r6, #856	; 0x358
 8003f14:	42b3      	cmp	r3, r6
 8003f16:	bf08      	it	eq
 8003f18:	f042 0201 	orreq.w	r2, r2, #1
 8003f1c:	3618      	adds	r6, #24
 8003f1e:	42b3      	cmp	r3, r6
 8003f20:	bf08      	it	eq
 8003f22:	f042 0201 	orreq.w	r2, r2, #1
 8003f26:	3618      	adds	r6, #24
 8003f28:	42b3      	cmp	r3, r6
 8003f2a:	bf08      	it	eq
 8003f2c:	f042 0201 	orreq.w	r2, r2, #1
 8003f30:	3618      	adds	r6, #24
 8003f32:	42b3      	cmp	r3, r6
 8003f34:	bf08      	it	eq
 8003f36:	f042 0201 	orreq.w	r2, r2, #1
 8003f3a:	3618      	adds	r6, #24
 8003f3c:	42b3      	cmp	r3, r6
 8003f3e:	bf08      	it	eq
 8003f40:	f042 0201 	orreq.w	r2, r2, #1
 8003f44:	3618      	adds	r6, #24
 8003f46:	42b3      	cmp	r3, r6
 8003f48:	bf08      	it	eq
 8003f4a:	f042 0201 	orreq.w	r2, r2, #1
 8003f4e:	3618      	adds	r6, #24
 8003f50:	42b3      	cmp	r3, r6
 8003f52:	bf08      	it	eq
 8003f54:	f042 0201 	orreq.w	r2, r2, #1
 8003f58:	b91a      	cbnz	r2, 8003f62 <HAL_DMA_IRQHandler+0x24e>
 8003f5a:	4a10      	ldr	r2, [pc, #64]	; (8003f9c <HAL_DMA_IRQHandler+0x288>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	f040 81c9 	bne.w	80042f4 <HAL_DMA_IRQHandler+0x5e0>
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	0710      	lsls	r0, r2, #28
 8003f66:	d521      	bpl.n	8003fac <HAL_DMA_IRQHandler+0x298>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f68:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	0356      	lsls	r6, r2, #13
 8003f70:	f100 814c 	bmi.w	800420c <HAL_DMA_IRQHandler+0x4f8>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	05d2      	lsls	r2, r2, #23
 8003f78:	d403      	bmi.n	8003f82 <HAL_DMA_IRQHandler+0x26e>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	f022 0208 	bic.w	r2, r2, #8
 8003f80:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8003f82:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8003f86:	b18b      	cbz	r3, 8003fac <HAL_DMA_IRQHandler+0x298>
 8003f88:	e00c      	b.n	8003fa4 <HAL_DMA_IRQHandler+0x290>
 8003f8a:	bf00      	nop
 8003f8c:	20000034 	.word	0x20000034
 8003f90:	40020010 	.word	0x40020010
 8003f94:	40020028 	.word	0x40020028
 8003f98:	40020058 	.word	0x40020058
 8003f9c:	400204b8 	.word	0x400204b8
 8003fa0:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 8003fa4:	4648      	mov	r0, r9
 8003fa6:	4798      	blx	r3
 8003fa8:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003fac:	f001 011f 	and.w	r1, r1, #31
 8003fb0:	2620      	movs	r6, #32
 8003fb2:	408e      	lsls	r6, r1
 8003fb4:	423e      	tst	r6, r7
 8003fb6:	d068      	beq.n	800408a <HAL_DMA_IRQHandler+0x376>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003fb8:	f8d9 2000 	ldr.w	r2, [r9]
 8003fbc:	4ba5      	ldr	r3, [pc, #660]	; (8004254 <HAL_DMA_IRQHandler+0x540>)
 8003fbe:	4fa6      	ldr	r7, [pc, #664]	; (8004258 <HAL_DMA_IRQHandler+0x544>)
 8003fc0:	42ba      	cmp	r2, r7
 8003fc2:	bf18      	it	ne
 8003fc4:	429a      	cmpne	r2, r3
 8003fc6:	f107 0718 	add.w	r7, r7, #24
 8003fca:	bf0c      	ite	eq
 8003fcc:	2301      	moveq	r3, #1
 8003fce:	2300      	movne	r3, #0
 8003fd0:	42ba      	cmp	r2, r7
 8003fd2:	bf08      	it	eq
 8003fd4:	f043 0301 	orreq.w	r3, r3, #1
 8003fd8:	3718      	adds	r7, #24
 8003fda:	42ba      	cmp	r2, r7
 8003fdc:	bf08      	it	eq
 8003fde:	f043 0301 	orreq.w	r3, r3, #1
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	42ba      	cmp	r2, r7
 8003fe6:	bf08      	it	eq
 8003fe8:	f043 0301 	orreq.w	r3, r3, #1
 8003fec:	3718      	adds	r7, #24
 8003fee:	42ba      	cmp	r2, r7
 8003ff0:	bf08      	it	eq
 8003ff2:	f043 0301 	orreq.w	r3, r3, #1
 8003ff6:	3718      	adds	r7, #24
 8003ff8:	42ba      	cmp	r2, r7
 8003ffa:	bf08      	it	eq
 8003ffc:	f043 0301 	orreq.w	r3, r3, #1
 8004000:	3718      	adds	r7, #24
 8004002:	42ba      	cmp	r2, r7
 8004004:	bf08      	it	eq
 8004006:	f043 0301 	orreq.w	r3, r3, #1
 800400a:	f507 7756 	add.w	r7, r7, #856	; 0x358
 800400e:	42ba      	cmp	r2, r7
 8004010:	bf08      	it	eq
 8004012:	f043 0301 	orreq.w	r3, r3, #1
 8004016:	3718      	adds	r7, #24
 8004018:	42ba      	cmp	r2, r7
 800401a:	bf08      	it	eq
 800401c:	f043 0301 	orreq.w	r3, r3, #1
 8004020:	3718      	adds	r7, #24
 8004022:	42ba      	cmp	r2, r7
 8004024:	bf08      	it	eq
 8004026:	f043 0301 	orreq.w	r3, r3, #1
 800402a:	3718      	adds	r7, #24
 800402c:	42ba      	cmp	r2, r7
 800402e:	bf08      	it	eq
 8004030:	f043 0301 	orreq.w	r3, r3, #1
 8004034:	3718      	adds	r7, #24
 8004036:	42ba      	cmp	r2, r7
 8004038:	bf08      	it	eq
 800403a:	f043 0301 	orreq.w	r3, r3, #1
 800403e:	3718      	adds	r7, #24
 8004040:	42ba      	cmp	r2, r7
 8004042:	bf08      	it	eq
 8004044:	f043 0301 	orreq.w	r3, r3, #1
 8004048:	3718      	adds	r7, #24
 800404a:	42ba      	cmp	r2, r7
 800404c:	bf08      	it	eq
 800404e:	f043 0301 	orreq.w	r3, r3, #1
 8004052:	b91b      	cbnz	r3, 800405c <HAL_DMA_IRQHandler+0x348>
 8004054:	4b81      	ldr	r3, [pc, #516]	; (800425c <HAL_DMA_IRQHandler+0x548>)
 8004056:	429a      	cmp	r2, r3
 8004058:	f040 8162 	bne.w	8004320 <HAL_DMA_IRQHandler+0x60c>
 800405c:	6813      	ldr	r3, [r2, #0]
 800405e:	06db      	lsls	r3, r3, #27
 8004060:	d513      	bpl.n	800408a <HAL_DMA_IRQHandler+0x376>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004062:	60a6      	str	r6, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004064:	f899 3035 	ldrb.w	r3, [r9, #53]	; 0x35
 8004068:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800406a:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 800406c:	f000 80ae 	beq.w	80041cc <HAL_DMA_IRQHandler+0x4b8>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004070:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004074:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004076:	f000 80d3 	beq.w	8004220 <HAL_DMA_IRQHandler+0x50c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800407a:	031c      	lsls	r4, r3, #12
 800407c:	f140 80de 	bpl.w	800423c <HAL_DMA_IRQHandler+0x528>
          if(hdma->XferCpltCallback != NULL)
 8004080:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 8004084:	b10b      	cbz	r3, 800408a <HAL_DMA_IRQHandler+0x376>
            hdma->XferCpltCallback(hdma);
 8004086:	4648      	mov	r0, r9
 8004088:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800408a:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 800408e:	2b00      	cmp	r3, #0
 8004090:	f000 80b9 	beq.w	8004206 <HAL_DMA_IRQHandler+0x4f2>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004094:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 8004098:	07d8      	lsls	r0, r3, #31
 800409a:	d51f      	bpl.n	80040dc <HAL_DMA_IRQHandler+0x3c8>
        __HAL_DMA_DISABLE(hdma);
 800409c:	f8d9 2000 	ldr.w	r2, [r9]
        hdma->State = HAL_DMA_STATE_ABORT;
 80040a0:	2104      	movs	r1, #4
 80040a2:	f889 1035 	strb.w	r1, [r9, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 80040a6:	6813      	ldr	r3, [r2, #0]
 80040a8:	f023 0301 	bic.w	r3, r3, #1
 80040ac:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80040ae:	4b6c      	ldr	r3, [pc, #432]	; (8004260 <HAL_DMA_IRQHandler+0x54c>)
 80040b0:	fba3 3505 	umull	r3, r5, r3, r5
 80040b4:	0aad      	lsrs	r5, r5, #10
 80040b6:	e002      	b.n	80040be <HAL_DMA_IRQHandler+0x3aa>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80040b8:	6813      	ldr	r3, [r2, #0]
 80040ba:	07d9      	lsls	r1, r3, #31
 80040bc:	d504      	bpl.n	80040c8 <HAL_DMA_IRQHandler+0x3b4>
          if (++count > timeout)
 80040be:	9b01      	ldr	r3, [sp, #4]
 80040c0:	3301      	adds	r3, #1
 80040c2:	42ab      	cmp	r3, r5
 80040c4:	9301      	str	r3, [sp, #4]
 80040c6:	d9f7      	bls.n	80040b8 <HAL_DMA_IRQHandler+0x3a4>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80040c8:	6813      	ldr	r3, [r2, #0]
 80040ca:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 80040cc:	bf4c      	ite	mi
 80040ce:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 80040d0:	2301      	movpl	r3, #1
 80040d2:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 80040d6:	2300      	movs	r3, #0
 80040d8:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 80040dc:	f8d9 304c 	ldr.w	r3, [r9, #76]	; 0x4c
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	f000 8090 	beq.w	8004206 <HAL_DMA_IRQHandler+0x4f2>
          hdma->XferCpltCallback(hdma);
 80040e6:	4648      	mov	r0, r9
}
 80040e8:	b003      	add	sp, #12
 80040ea:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
          hdma->XferCpltCallback(hdma);
 80040ee:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80040f0:	6818      	ldr	r0, [r3, #0]
 80040f2:	0740      	lsls	r0, r0, #29
 80040f4:	d50a      	bpl.n	800410c <HAL_DMA_IRQHandler+0x3f8>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80040f6:	6818      	ldr	r0, [r3, #0]
 80040f8:	f020 0004 	bic.w	r0, r0, #4
 80040fc:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80040fe:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004100:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 8004104:	f042 0201 	orr.w	r2, r2, #1
 8004108:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800410c:	fa27 f20c 	lsr.w	r2, r7, ip
 8004110:	07d2      	lsls	r2, r2, #31
 8004112:	f57f ae76 	bpl.w	8003e02 <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004116:	4a53      	ldr	r2, [pc, #332]	; (8004264 <HAL_DMA_IRQHandler+0x550>)
 8004118:	4853      	ldr	r0, [pc, #332]	; (8004268 <HAL_DMA_IRQHandler+0x554>)
 800411a:	4283      	cmp	r3, r0
 800411c:	bf18      	it	ne
 800411e:	4293      	cmpne	r3, r2
 8004120:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8004124:	bf0c      	ite	eq
 8004126:	2201      	moveq	r2, #1
 8004128:	2200      	movne	r2, #0
 800412a:	4283      	cmp	r3, r0
 800412c:	bf08      	it	eq
 800412e:	f042 0201 	orreq.w	r2, r2, #1
 8004132:	3018      	adds	r0, #24
 8004134:	4283      	cmp	r3, r0
 8004136:	bf08      	it	eq
 8004138:	f042 0201 	orreq.w	r2, r2, #1
 800413c:	3018      	adds	r0, #24
 800413e:	4283      	cmp	r3, r0
 8004140:	bf08      	it	eq
 8004142:	f042 0201 	orreq.w	r2, r2, #1
 8004146:	3018      	adds	r0, #24
 8004148:	4283      	cmp	r3, r0
 800414a:	bf08      	it	eq
 800414c:	f042 0201 	orreq.w	r2, r2, #1
 8004150:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8004154:	4283      	cmp	r3, r0
 8004156:	bf08      	it	eq
 8004158:	f042 0201 	orreq.w	r2, r2, #1
 800415c:	3018      	adds	r0, #24
 800415e:	4283      	cmp	r3, r0
 8004160:	bf08      	it	eq
 8004162:	f042 0201 	orreq.w	r2, r2, #1
 8004166:	3018      	adds	r0, #24
 8004168:	4283      	cmp	r3, r0
 800416a:	bf08      	it	eq
 800416c:	f042 0201 	orreq.w	r2, r2, #1
 8004170:	3018      	adds	r0, #24
 8004172:	4283      	cmp	r3, r0
 8004174:	bf08      	it	eq
 8004176:	f042 0201 	orreq.w	r2, r2, #1
 800417a:	3018      	adds	r0, #24
 800417c:	4283      	cmp	r3, r0
 800417e:	bf08      	it	eq
 8004180:	f042 0201 	orreq.w	r2, r2, #1
 8004184:	3018      	adds	r0, #24
 8004186:	4283      	cmp	r3, r0
 8004188:	bf08      	it	eq
 800418a:	f042 0201 	orreq.w	r2, r2, #1
 800418e:	3018      	adds	r0, #24
 8004190:	4283      	cmp	r3, r0
 8004192:	bf08      	it	eq
 8004194:	f042 0201 	orreq.w	r2, r2, #1
 8004198:	3018      	adds	r0, #24
 800419a:	4283      	cmp	r3, r0
 800419c:	bf08      	it	eq
 800419e:	f042 0201 	orreq.w	r2, r2, #1
 80041a2:	2a00      	cmp	r2, #0
 80041a4:	f47f ae20 	bne.w	8003de8 <HAL_DMA_IRQHandler+0xd4>
 80041a8:	2e00      	cmp	r6, #0
 80041aa:	f47f ae1d 	bne.w	8003de8 <HAL_DMA_IRQHandler+0xd4>
 80041ae:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80041b0:	2204      	movs	r2, #4
 80041b2:	fa02 f20c 	lsl.w	r2, r2, ip
 80041b6:	423a      	tst	r2, r7
 80041b8:	f040 8094 	bne.w	80042e4 <HAL_DMA_IRQHandler+0x5d0>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80041bc:	2210      	movs	r2, #16
 80041be:	fa02 fc0c 	lsl.w	ip, r2, ip
 80041c2:	ea17 0f0c 	tst.w	r7, ip
 80041c6:	f43f aef1 	beq.w	8003fac <HAL_DMA_IRQHandler+0x298>
 80041ca:	e684      	b.n	8003ed6 <HAL_DMA_IRQHandler+0x1c2>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041cc:	f023 0316 	bic.w	r3, r3, #22
 80041d0:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80041d2:	6953      	ldr	r3, [r2, #20]
 80041d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041d8:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041da:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 80041de:	b39b      	cbz	r3, 8004248 <HAL_DMA_IRQHandler+0x534>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80041e0:	6813      	ldr	r3, [r2, #0]
 80041e2:	f023 0308 	bic.w	r3, r3, #8
 80041e6:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80041e8:	233f      	movs	r3, #63	; 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 80041ea:	2501      	movs	r5, #1
          __HAL_UNLOCK(hdma);
 80041ec:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80041ee:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 80041f2:	f8d9 3050 	ldr.w	r3, [r9, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80041f6:	60a1      	str	r1, [r4, #8]
          hdma->State = HAL_DMA_STATE_READY;
 80041f8:	f889 5035 	strb.w	r5, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 80041fc:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 8004200:	2b00      	cmp	r3, #0
 8004202:	f47f af70 	bne.w	80040e6 <HAL_DMA_IRQHandler+0x3d2>
}
 8004206:	b003      	add	sp, #12
 8004208:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	0318      	lsls	r0, r3, #12
 8004210:	f57f aeb7 	bpl.w	8003f82 <HAL_DMA_IRQHandler+0x26e>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004214:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8004218:	2b00      	cmp	r3, #0
 800421a:	f47f aec3 	bne.w	8003fa4 <HAL_DMA_IRQHandler+0x290>
 800421e:	e6c5      	b.n	8003fac <HAL_DMA_IRQHandler+0x298>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004220:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8004224:	f47f af2c 	bne.w	8004080 <HAL_DMA_IRQHandler+0x36c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004228:	6811      	ldr	r1, [r2, #0]
 800422a:	f021 0110 	bic.w	r1, r1, #16
 800422e:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8004230:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8004232:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8004236:	f889 2035 	strb.w	r2, [r9, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 800423a:	e721      	b.n	8004080 <HAL_DMA_IRQHandler+0x36c>
            if(hdma->XferM1CpltCallback != NULL)
 800423c:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 8004240:	2b00      	cmp	r3, #0
 8004242:	f47f af20 	bne.w	8004086 <HAL_DMA_IRQHandler+0x372>
 8004246:	e720      	b.n	800408a <HAL_DMA_IRQHandler+0x376>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004248:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1c7      	bne.n	80041e0 <HAL_DMA_IRQHandler+0x4cc>
 8004250:	e7ca      	b.n	80041e8 <HAL_DMA_IRQHandler+0x4d4>
 8004252:	bf00      	nop
 8004254:	40020010 	.word	0x40020010
 8004258:	40020028 	.word	0x40020028
 800425c:	400204b8 	.word	0x400204b8
 8004260:	1b4e81b5 	.word	0x1b4e81b5
 8004264:	40020058 	.word	0x40020058
 8004268:	40020040 	.word	0x40020040
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800426c:	4a4e      	ldr	r2, [pc, #312]	; (80043a8 <HAL_DMA_IRQHandler+0x694>)
 800426e:	4d4f      	ldr	r5, [pc, #316]	; (80043ac <HAL_DMA_IRQHandler+0x698>)
 8004270:	42ab      	cmp	r3, r5
 8004272:	bf18      	it	ne
 8004274:	4293      	cmpne	r3, r2
 8004276:	f105 0514 	add.w	r5, r5, #20
 800427a:	bf0c      	ite	eq
 800427c:	2201      	moveq	r2, #1
 800427e:	2200      	movne	r2, #0
 8004280:	42ab      	cmp	r3, r5
 8004282:	bf08      	it	eq
 8004284:	f042 0201 	orreq.w	r2, r2, #1
 8004288:	3514      	adds	r5, #20
 800428a:	42ab      	cmp	r3, r5
 800428c:	bf08      	it	eq
 800428e:	f042 0201 	orreq.w	r2, r2, #1
 8004292:	3514      	adds	r5, #20
 8004294:	42ab      	cmp	r3, r5
 8004296:	bf08      	it	eq
 8004298:	f042 0201 	orreq.w	r2, r2, #1
 800429c:	3514      	adds	r5, #20
 800429e:	42ab      	cmp	r3, r5
 80042a0:	bf08      	it	eq
 80042a2:	f042 0201 	orreq.w	r2, r2, #1
 80042a6:	3514      	adds	r5, #20
 80042a8:	42ab      	cmp	r3, r5
 80042aa:	bf08      	it	eq
 80042ac:	f042 0201 	orreq.w	r2, r2, #1
 80042b0:	b912      	cbnz	r2, 80042b8 <HAL_DMA_IRQHandler+0x5a4>
 80042b2:	4a3f      	ldr	r2, [pc, #252]	; (80043b0 <HAL_DMA_IRQHandler+0x69c>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d1a6      	bne.n	8004206 <HAL_DMA_IRQHandler+0x4f2>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80042b8:	f8d9 505c 	ldr.w	r5, [r9, #92]	; 0x5c
 80042bc:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80042be:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80042c0:	f005 051f 	and.w	r5, r5, #31
 80042c4:	40ae      	lsls	r6, r5
 80042c6:	420e      	tst	r6, r1
 80042c8:	d019      	beq.n	80042fe <HAL_DMA_IRQHandler+0x5ea>
 80042ca:	0757      	lsls	r7, r2, #29
 80042cc:	d517      	bpl.n	80042fe <HAL_DMA_IRQHandler+0x5ea>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80042ce:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80042d0:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80042d2:	d54b      	bpl.n	800436c <HAL_DMA_IRQHandler+0x658>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80042d4:	03d1      	lsls	r1, r2, #15
 80042d6:	d44f      	bmi.n	8004378 <HAL_DMA_IRQHandler+0x664>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042d8:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f47f af02 	bne.w	80040e6 <HAL_DMA_IRQHandler+0x3d2>
 80042e2:	e790      	b.n	8004206 <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80042e4:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80042e6:	2210      	movs	r2, #16
 80042e8:	fa02 fc0c 	lsl.w	ip, r2, ip
 80042ec:	ea17 0f0c 	tst.w	r7, ip
 80042f0:	f43f ae5c 	beq.w	8003fac <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	0752      	lsls	r2, r2, #29
 80042f8:	f57f ae58 	bpl.w	8003fac <HAL_DMA_IRQHandler+0x298>
 80042fc:	e634      	b.n	8003f68 <HAL_DMA_IRQHandler+0x254>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80042fe:	2602      	movs	r6, #2
 8004300:	40ae      	lsls	r6, r5
 8004302:	420e      	tst	r6, r1
 8004304:	d011      	beq.n	800432a <HAL_DMA_IRQHandler+0x616>
 8004306:	0797      	lsls	r7, r2, #30
 8004308:	d50f      	bpl.n	800432a <HAL_DMA_IRQHandler+0x616>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800430a:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800430c:	0414      	lsls	r4, r2, #16
 800430e:	d539      	bpl.n	8004384 <HAL_DMA_IRQHandler+0x670>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004310:	03d0      	lsls	r0, r2, #15
 8004312:	d443      	bmi.n	800439c <HAL_DMA_IRQHandler+0x688>
          if(hdma->XferM1CpltCallback != NULL)
 8004314:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 8004318:	2b00      	cmp	r3, #0
 800431a:	f47f aee4 	bne.w	80040e6 <HAL_DMA_IRQHandler+0x3d2>
 800431e:	e772      	b.n	8004206 <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004320:	6813      	ldr	r3, [r2, #0]
 8004322:	079f      	lsls	r7, r3, #30
 8004324:	f57f aeb1 	bpl.w	800408a <HAL_DMA_IRQHandler+0x376>
 8004328:	e69b      	b.n	8004062 <HAL_DMA_IRQHandler+0x34e>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800432a:	2608      	movs	r6, #8
 800432c:	40ae      	lsls	r6, r5
 800432e:	420e      	tst	r6, r1
 8004330:	f43f af69 	beq.w	8004206 <HAL_DMA_IRQHandler+0x4f2>
 8004334:	0711      	lsls	r1, r2, #28
 8004336:	f57f af66 	bpl.w	8004206 <HAL_DMA_IRQHandler+0x4f2>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800433a:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 800433c:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800433e:	f022 020e 	bic.w	r2, r2, #14
 8004342:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004344:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8004346:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800434a:	fa03 f505 	lsl.w	r5, r3, r5
 800434e:	6065      	str	r5, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004350:	f8c9 3054 	str.w	r3, [r9, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8004354:	f889 1034 	strb.w	r1, [r9, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8004358:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 800435c:	2a00      	cmp	r2, #0
 800435e:	f43f af52 	beq.w	8004206 <HAL_DMA_IRQHandler+0x4f2>
        hdma->XferErrorCallback(hdma);
 8004362:	4648      	mov	r0, r9
}
 8004364:	b003      	add	sp, #12
 8004366:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        hdma->XferErrorCallback(hdma);
 800436a:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800436c:	0692      	lsls	r2, r2, #26
 800436e:	d403      	bmi.n	8004378 <HAL_DMA_IRQHandler+0x664>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	f022 0204 	bic.w	r2, r2, #4
 8004376:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8004378:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 800437c:	2b00      	cmp	r3, #0
 800437e:	f47f aeb2 	bne.w	80040e6 <HAL_DMA_IRQHandler+0x3d2>
 8004382:	e740      	b.n	8004206 <HAL_DMA_IRQHandler+0x4f2>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004384:	f012 0220 	ands.w	r2, r2, #32
 8004388:	d108      	bne.n	800439c <HAL_DMA_IRQHandler+0x688>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800438a:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800438c:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800438e:	f021 010a 	bic.w	r1, r1, #10
 8004392:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8004394:	f889 4035 	strb.w	r4, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8004398:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 800439c:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f47f aea0 	bne.w	80040e6 <HAL_DMA_IRQHandler+0x3d2>
 80043a6:	e72e      	b.n	8004206 <HAL_DMA_IRQHandler+0x4f2>
 80043a8:	58025408 	.word	0x58025408
 80043ac:	5802541c 	.word	0x5802541c
 80043b0:	58025494 	.word	0x58025494

080043b4 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 80043b4:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 80043b6:	4770      	bx	lr

080043b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80043bc:	680c      	ldr	r4, [r1, #0]
{
 80043be:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80043c0:	2c00      	cmp	r4, #0
 80043c2:	f000 80a6 	beq.w	8004512 <HAL_GPIO_Init+0x15a>
 80043c6:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043ca:	4f8e      	ldr	r7, [pc, #568]	; (8004604 <HAL_GPIO_Init+0x24c>)
  uint32_t position = 0x00U;
 80043cc:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80043ce:	2201      	movs	r2, #1
 80043d0:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 80043d2:	ea12 0e04 	ands.w	lr, r2, r4
 80043d6:	f000 8095 	beq.w	8004504 <HAL_GPIO_Init+0x14c>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80043da:	684d      	ldr	r5, [r1, #4]
 80043dc:	f005 0903 	and.w	r9, r5, #3
 80043e0:	f109 36ff 	add.w	r6, r9, #4294967295	; 0xffffffff
 80043e4:	2e01      	cmp	r6, #1
 80043e6:	f240 8097 	bls.w	8004518 <HAL_GPIO_Init+0x160>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043ea:	f1b9 0f03 	cmp.w	r9, #3
 80043ee:	f040 80d1 	bne.w	8004594 <HAL_GPIO_Init+0x1dc>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80043f2:	fa09 f20c 	lsl.w	r2, r9, ip
 80043f6:	ea6f 0802 	mvn.w	r8, r2
      temp = GPIOx->MODER;
 80043fa:	6806      	ldr	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80043fc:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004400:	ea06 0808 	and.w	r8, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004404:	ea42 0208 	orr.w	r2, r2, r8
      GPIOx->MODER = temp;
 8004408:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800440a:	d07b      	beq.n	8004504 <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800440c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8004410:	f023 0803 	bic.w	r8, r3, #3

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004414:	f003 0903 	and.w	r9, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004418:	f042 0202 	orr.w	r2, r2, #2
 800441c:	f108 48b0 	add.w	r8, r8, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004420:	ea4f 0989 	mov.w	r9, r9, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004424:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8004428:	f508 6880 	add.w	r8, r8, #1024	; 0x400
 800442c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8004430:	f002 0202 	and.w	r2, r2, #2
 8004434:	9201      	str	r2, [sp, #4]
 8004436:	9a01      	ldr	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004438:	220f      	movs	r2, #15
        temp = SYSCFG->EXTICR[position >> 2U];
 800443a:	f8d8 6008 	ldr.w	r6, [r8, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800443e:	fa02 f209 	lsl.w	r2, r2, r9
 8004442:	ea26 0202 	bic.w	r2, r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004446:	4e70      	ldr	r6, [pc, #448]	; (8004608 <HAL_GPIO_Init+0x250>)
 8004448:	42b0      	cmp	r0, r6
 800444a:	d029      	beq.n	80044a0 <HAL_GPIO_Init+0xe8>
 800444c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004450:	42b0      	cmp	r0, r6
 8004452:	f000 80ac 	beq.w	80045ae <HAL_GPIO_Init+0x1f6>
 8004456:	4e6d      	ldr	r6, [pc, #436]	; (800460c <HAL_GPIO_Init+0x254>)
 8004458:	42b0      	cmp	r0, r6
 800445a:	f000 80ae 	beq.w	80045ba <HAL_GPIO_Init+0x202>
 800445e:	4e6c      	ldr	r6, [pc, #432]	; (8004610 <HAL_GPIO_Init+0x258>)
 8004460:	42b0      	cmp	r0, r6
 8004462:	f000 809e 	beq.w	80045a2 <HAL_GPIO_Init+0x1ea>
 8004466:	4e6b      	ldr	r6, [pc, #428]	; (8004614 <HAL_GPIO_Init+0x25c>)
 8004468:	42b0      	cmp	r0, r6
 800446a:	f000 80b2 	beq.w	80045d2 <HAL_GPIO_Init+0x21a>
 800446e:	4e6a      	ldr	r6, [pc, #424]	; (8004618 <HAL_GPIO_Init+0x260>)
 8004470:	42b0      	cmp	r0, r6
 8004472:	f000 80b4 	beq.w	80045de <HAL_GPIO_Init+0x226>
 8004476:	4e69      	ldr	r6, [pc, #420]	; (800461c <HAL_GPIO_Init+0x264>)
 8004478:	42b0      	cmp	r0, r6
 800447a:	f000 80a4 	beq.w	80045c6 <HAL_GPIO_Init+0x20e>
 800447e:	4e68      	ldr	r6, [pc, #416]	; (8004620 <HAL_GPIO_Init+0x268>)
 8004480:	42b0      	cmp	r0, r6
 8004482:	f000 80b2 	beq.w	80045ea <HAL_GPIO_Init+0x232>
 8004486:	4e67      	ldr	r6, [pc, #412]	; (8004624 <HAL_GPIO_Init+0x26c>)
 8004488:	42b0      	cmp	r0, r6
 800448a:	f000 80b4 	beq.w	80045f6 <HAL_GPIO_Init+0x23e>
 800448e:	4e66      	ldr	r6, [pc, #408]	; (8004628 <HAL_GPIO_Init+0x270>)
 8004490:	42b0      	cmp	r0, r6
 8004492:	bf0c      	ite	eq
 8004494:	2609      	moveq	r6, #9
 8004496:	260a      	movne	r6, #10
 8004498:	fa06 f909 	lsl.w	r9, r6, r9
 800449c:	ea42 0209 	orr.w	r2, r2, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044a0:	f8c8 2008 	str.w	r2, [r8, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044a8:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 80044aa:	ea6f 080e 	mvn.w	r8, lr
        temp = EXTI->RTSR1;
 80044ae:	6812      	ldr	r2, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80044b0:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 80044b4:	bf54      	ite	pl
 80044b6:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 80044ba:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI->RTSR1 = temp;
 80044be:	6032      	str	r2, [r6, #0]

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044c0:	02aa      	lsls	r2, r5, #10
        temp = EXTI->FTSR1;
 80044c2:	6876      	ldr	r6, [r6, #4]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 80044c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 80044c8:	bf54      	ite	pl
 80044ca:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 80044ce:	ea4e 0606 	orrmi.w	r6, lr, r6
        EXTI->FTSR1 = temp;
 80044d2:	6056      	str	r6, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80044d4:	f8d2 6084 	ldr.w	r6, [r2, #132]	; 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044d8:	03aa      	lsls	r2, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80044da:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 80044de:	bf54      	ite	pl
 80044e0:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 80044e4:	ea4e 0606 	orrmi.w	r6, lr, r6

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044e8:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80044ea:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 80044ee:	f8c2 6084 	str.w	r6, [r2, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 80044f2:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
        temp &= ~(iocurrent);
 80044f6:	bf54      	ite	pl
 80044f8:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 80044fc:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8004500:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
      }
    }

    position++;
 8004504:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004506:	f10c 0c02 	add.w	ip, ip, #2
 800450a:	fa34 f203 	lsrs.w	r2, r4, r3
 800450e:	f47f af5e 	bne.w	80043ce <HAL_GPIO_Init+0x16>
  }
}
 8004512:	b003      	add	sp, #12
 8004514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004518:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR;
 800451c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800451e:	fa08 f80c 	lsl.w	r8, r8, ip
 8004522:	ea26 0a08 	bic.w	sl, r6, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004526:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004528:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 800452c:	fa06 f60c 	lsl.w	r6, r6, ip
 8004530:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8004534:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004536:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp = GPIOx->OTYPER;
 800453a:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800453e:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004540:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004544:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8004546:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8004548:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800454a:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800454e:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004550:	ea02 0208 	and.w	r2, r2, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004554:	fa06 f60c 	lsl.w	r6, r6, ip
 8004558:	ea46 0602 	orr.w	r6, r6, r2
      GPIOx->PUPDR = temp;
 800455c:	fa09 f20c 	lsl.w	r2, r9, ip
 8004560:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004562:	f47f af4a 	bne.w	80043fa <HAL_GPIO_Init+0x42>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004566:	f003 0607 	and.w	r6, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800456a:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800456e:	ea4f 0b86 	mov.w	fp, r6, lsl #2
 8004572:	260f      	movs	r6, #15
 8004574:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8004578:	fa06 f60b 	lsl.w	r6, r6, fp
        temp = GPIOx->AFR[position >> 3U];
 800457c:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004580:	ea2a 0a06 	bic.w	sl, sl, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004584:	690e      	ldr	r6, [r1, #16]
 8004586:	fa06 f60b 	lsl.w	r6, r6, fp
 800458a:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = temp;
 800458e:	f8c9 6020 	str.w	r6, [r9, #32]
 8004592:	e732      	b.n	80043fa <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004594:	f04f 0803 	mov.w	r8, #3
 8004598:	fa08 f80c 	lsl.w	r8, r8, ip
 800459c:	ea6f 0808 	mvn.w	r8, r8
 80045a0:	e7d2      	b.n	8004548 <HAL_GPIO_Init+0x190>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80045a2:	2603      	movs	r6, #3
 80045a4:	fa06 f909 	lsl.w	r9, r6, r9
 80045a8:	ea42 0209 	orr.w	r2, r2, r9
 80045ac:	e778      	b.n	80044a0 <HAL_GPIO_Init+0xe8>
 80045ae:	2601      	movs	r6, #1
 80045b0:	fa06 f909 	lsl.w	r9, r6, r9
 80045b4:	ea42 0209 	orr.w	r2, r2, r9
 80045b8:	e772      	b.n	80044a0 <HAL_GPIO_Init+0xe8>
 80045ba:	2602      	movs	r6, #2
 80045bc:	fa06 f909 	lsl.w	r9, r6, r9
 80045c0:	ea42 0209 	orr.w	r2, r2, r9
 80045c4:	e76c      	b.n	80044a0 <HAL_GPIO_Init+0xe8>
 80045c6:	2606      	movs	r6, #6
 80045c8:	fa06 f909 	lsl.w	r9, r6, r9
 80045cc:	ea42 0209 	orr.w	r2, r2, r9
 80045d0:	e766      	b.n	80044a0 <HAL_GPIO_Init+0xe8>
 80045d2:	2604      	movs	r6, #4
 80045d4:	fa06 f909 	lsl.w	r9, r6, r9
 80045d8:	ea42 0209 	orr.w	r2, r2, r9
 80045dc:	e760      	b.n	80044a0 <HAL_GPIO_Init+0xe8>
 80045de:	2605      	movs	r6, #5
 80045e0:	fa06 f909 	lsl.w	r9, r6, r9
 80045e4:	ea42 0209 	orr.w	r2, r2, r9
 80045e8:	e75a      	b.n	80044a0 <HAL_GPIO_Init+0xe8>
 80045ea:	2607      	movs	r6, #7
 80045ec:	fa06 f909 	lsl.w	r9, r6, r9
 80045f0:	ea42 0209 	orr.w	r2, r2, r9
 80045f4:	e754      	b.n	80044a0 <HAL_GPIO_Init+0xe8>
 80045f6:	2608      	movs	r6, #8
 80045f8:	fa06 f909 	lsl.w	r9, r6, r9
 80045fc:	ea42 0209 	orr.w	r2, r2, r9
 8004600:	e74e      	b.n	80044a0 <HAL_GPIO_Init+0xe8>
 8004602:	bf00      	nop
 8004604:	58024400 	.word	0x58024400
 8004608:	58020000 	.word	0x58020000
 800460c:	58020800 	.word	0x58020800
 8004610:	58020c00 	.word	0x58020c00
 8004614:	58021000 	.word	0x58021000
 8004618:	58021400 	.word	0x58021400
 800461c:	58021800 	.word	0x58021800
 8004620:	58021c00 	.word	0x58021c00
 8004624:	58022000 	.word	0x58022000
 8004628:	58022400 	.word	0x58022400

0800462c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800462c:	6903      	ldr	r3, [r0, #16]
 800462e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8004630:	bf14      	ite	ne
 8004632:	2001      	movne	r0, #1
 8004634:	2000      	moveq	r0, #0
 8004636:	4770      	bx	lr

08004638 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004638:	b902      	cbnz	r2, 800463c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800463a:	0409      	lsls	r1, r1, #16
 800463c:	6181      	str	r1, [r0, #24]
  }
}
 800463e:	4770      	bx	lr

08004640 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8004640:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004644:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8004648:	4201      	tst	r1, r0
 800464a:	d100      	bne.n	800464e <HAL_GPIO_EXTI_IRQHandler+0xe>
 800464c:	4770      	bx	lr
{
 800464e:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004650:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004654:	f7fd f8b8 	bl	80017c8 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8004658:	bd08      	pop	{r3, pc}
 800465a:	bf00      	nop

0800465c <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800465c:	2800      	cmp	r0, #0
 800465e:	d04e      	beq.n	80046fe <HAL_I2C_Init+0xa2>
{
 8004660:	b510      	push	{r4, lr}
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004662:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004666:	4604      	mov	r4, r0
 8004668:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800466c:	2b00      	cmp	r3, #0
 800466e:	d041      	beq.n	80046f4 <HAL_I2C_Init+0x98>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004670:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004672:	2124      	movs	r1, #36	; 0x24

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004674:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004676:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800467a:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800467c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004680:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8004682:	f021 0101 	bic.w	r1, r1, #1
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004686:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 8004688:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800468a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800468c:	689a      	ldr	r2, [r3, #8]
 800468e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004692:	609a      	str	r2, [r3, #8]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004694:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004696:	d029      	beq.n	80046ec <HAL_I2C_Init+0x90>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004698:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800469c:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800469e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046a0:	d102      	bne.n	80046a8 <HAL_I2C_Init+0x4c>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80046a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046a6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046a8:	6858      	ldr	r0, [r3, #4]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
 80046aa:	f04f 0c20 	mov.w	ip, #32
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046ae:	4915      	ldr	r1, [pc, #84]	; (8004704 <HAL_I2C_Init+0xa8>)
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80046b0:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046b2:	4301      	orrs	r1, r0
 80046b4:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80046b6:	68d9      	ldr	r1, [r3, #12]
 80046b8:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80046bc:	60d9      	str	r1, [r3, #12]
                          (hi2c->Init.OwnAddress2Masks << 8));
 80046be:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80046c2:	4302      	orrs	r2, r0
 80046c4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80046c8:	e9d4 1007 	ldrd	r1, r0, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80046cc:	60da      	str	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046ce:	2200      	movs	r2, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80046d0:	4301      	orrs	r1, r0
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 80046d2:	4610      	mov	r0, r2
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80046d4:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80046d6:	6819      	ldr	r1, [r3, #0]
 80046d8:	f041 0101 	orr.w	r1, r1, #1
 80046dc:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046de:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80046e0:	f884 c041 	strb.w	ip, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80046e4:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046e6:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 80046ea:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046f0:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046f2:	e7d9      	b.n	80046a8 <HAL_I2C_Init+0x4c>
    hi2c->Lock = HAL_UNLOCKED;
 80046f4:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80046f8:	f7fc fa2a 	bl	8000b50 <HAL_I2C_MspInit>
 80046fc:	e7b8      	b.n	8004670 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 80046fe:	2001      	movs	r0, #1
}
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	02008000 	.word	0x02008000

08004708 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004708:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 800470c:	2a20      	cmp	r2, #32
 800470e:	d123      	bne.n	8004758 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8004710:	fa5f fc82 	uxtb.w	ip, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004714:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8004718:	4603      	mov	r3, r0
 800471a:	2a01      	cmp	r2, #1
 800471c:	d01c      	beq.n	8004758 <HAL_I2CEx_ConfigAnalogFilter+0x50>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800471e:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004720:	2024      	movs	r0, #36	; 0x24
{
 8004722:	b500      	push	{lr}
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004724:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004728:	f04f 0e00 	mov.w	lr, #0
    __HAL_I2C_DISABLE(hi2c);
 800472c:	6810      	ldr	r0, [r2, #0]
 800472e:	f020 0001 	bic.w	r0, r0, #1
 8004732:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004734:	6810      	ldr	r0, [r2, #0]
 8004736:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 800473a:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800473c:	6810      	ldr	r0, [r2, #0]
 800473e:	4301      	orrs	r1, r0

    return HAL_OK;
 8004740:	4670      	mov	r0, lr
    hi2c->Instance->CR1 |= AnalogFilter;
 8004742:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 8004744:	6811      	ldr	r1, [r2, #0]
 8004746:	f041 0101 	orr.w	r1, r1, #1
 800474a:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800474c:	f883 c041 	strb.w	ip, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004750:	f883 e040 	strb.w	lr, [r3, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 8004754:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_BUSY;
 8004758:	2002      	movs	r0, #2
}
 800475a:	4770      	bx	lr

0800475c <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800475c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8004760:	2a20      	cmp	r2, #32
 8004762:	d122      	bne.n	80047aa <HAL_I2CEx_ConfigDigitalFilter+0x4e>
 8004764:	4603      	mov	r3, r0
{
 8004766:	b500      	push	{lr}
 8004768:	fa5f fe82 	uxtb.w	lr, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800476c:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8004770:	2a01      	cmp	r2, #1
 8004772:	d01c      	beq.n	80047ae <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004774:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004776:	2024      	movs	r0, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004778:	f04f 0c00 	mov.w	ip, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 800477c:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8004780:	6810      	ldr	r0, [r2, #0]
 8004782:	f020 0001 	bic.w	r0, r0, #1
 8004786:	6010      	str	r0, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 8004788:	6810      	ldr	r0, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 800478a:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 800478e:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    return HAL_OK;
 8004792:	4660      	mov	r0, ip
    hi2c->Instance->CR1 = tmpreg;
 8004794:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 8004796:	6811      	ldr	r1, [r2, #0]
 8004798:	f041 0101 	orr.w	r1, r1, #1
 800479c:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800479e:	f883 e041 	strb.w	lr, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80047a2:	f883 c040 	strb.w	ip, [r3, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 80047a6:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_BUSY;
 80047aa:	2002      	movs	r0, #2
}
 80047ac:	4770      	bx	lr
    return HAL_BUSY;
 80047ae:	2002      	movs	r0, #2
}
 80047b0:	f85d fb04 	ldr.w	pc, [sp], #4

080047b4 <HAL_OPAMP_Init>:
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 80047b4:	2800      	cmp	r0, #0
 80047b6:	d05a      	beq.n	800486e <HAL_OPAMP_Init+0xba>
{ 
 80047b8:	b538      	push	{r3, r4, r5, lr}
  {
    return HAL_ERROR;
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80047ba:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 80047be:	4604      	mov	r4, r0
 80047c0:	2b05      	cmp	r3, #5
 80047c2:	d036      	beq.n	8004832 <HAL_OPAMP_Init+0x7e>
  {
    return HAL_ERROR;
  }  
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80047c4:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d032      	beq.n	8004832 <HAL_OPAMP_Init+0x7e>
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePHighSpeed));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNHighSpeed));
      }
    }
     
    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 80047cc:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 80047d0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80047d4:	b90b      	cbnz	r3, 80047da <HAL_OPAMP_Init+0x26>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80047d6:	f880 2031 	strb.w	r2, [r0, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);    
#else    
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80047da:	4620      	mov	r0, r4
 80047dc:	f7fd f844 	bl	8001868 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 80047e0:	6823      	ldr	r3, [r4, #0]
    /* In PGA mode InvertingInput is Not Applicable  */                                          
    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 80047e2:	68a1      	ldr	r1, [r4, #8]
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 80047e4:	681a      	ldr	r2, [r3, #0]
    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 80047e6:	2940      	cmp	r1, #64	; 0x40
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 80047e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047ec:	601a      	str	r2, [r3, #0]
    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 80047ee:	d040      	beq.n	8004872 <HAL_OPAMP_Init+0xbe>
                                        hopamp->Init.PgaConnect | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }
    
    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 80047f0:	2960      	cmp	r1, #96	; 0x60
 80047f2:	d120      	bne.n	8004836 <HAL_OPAMP_Init+0x82>
    {
  /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 80047f4:	6920      	ldr	r0, [r4, #16]
 80047f6:	6862      	ldr	r2, [r4, #4]
 80047f8:	681d      	ldr	r5, [r3, #0]
 80047fa:	4302      	orrs	r2, r0
 80047fc:	482b      	ldr	r0, [pc, #172]	; (80048ac <HAL_OPAMP_Init+0xf8>)
 80047fe:	69e1      	ldr	r1, [r4, #28]
 8004800:	4028      	ands	r0, r5
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    } 
    
    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 8004802:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 8004806:	ea42 0200 	orr.w	r2, r2, r0
 800480a:	ea42 0201 	orr.w	r2, r2, r1
 800480e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8004812:	601a      	str	r2, [r3, #0]
    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 8004814:	d120      	bne.n	8004858 <HAL_OPAMP_Init+0xa4>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_HIGHSPEED)
 8004816:	6862      	ldr	r2, [r4, #4]
 8004818:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800481c:	d03a      	beq.n	8004894 <HAL_OPAMP_Init+0xe0>
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
                         | (hopamp->Init.TrimmingValueN)); 
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 800481e:	6858      	ldr	r0, [r3, #4]
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8004820:	e9d4 1208 	ldrd	r1, r2, [r4, #32]
 8004824:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8004828:	4921      	ldr	r1, [pc, #132]	; (80048b0 <HAL_OPAMP_Init+0xfc>)
 800482a:	4001      	ands	r1, r0
 800482c:	430a      	orrs	r2, r1
 800482e:	605a      	str	r2, [r3, #4]
 8004830:	e012      	b.n	8004858 <HAL_OPAMP_Init+0xa4>
    return HAL_ERROR;
 8004832:	2001      	movs	r0, #1
      hopamp->State = HAL_OPAMP_STATE_READY;
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
  }
}
 8004834:	bd38      	pop	{r3, r4, r5, pc}
    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 8004836:	2900      	cmp	r1, #0
 8004838:	d136      	bne.n	80048a8 <HAL_OPAMP_Init+0xf4>
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 800483a:	6862      	ldr	r2, [r4, #4]
 800483c:	68e5      	ldr	r5, [r4, #12]
 800483e:	6920      	ldr	r0, [r4, #16]
 8004840:	432a      	orrs	r2, r5
 8004842:	6819      	ldr	r1, [r3, #0]
 8004844:	4302      	orrs	r2, r0
 8004846:	4819      	ldr	r0, [pc, #100]	; (80048ac <HAL_OPAMP_Init+0xf8>)
 8004848:	4008      	ands	r0, r1
 800484a:	69e1      	ldr	r1, [r4, #28]
 800484c:	430a      	orrs	r2, r1
 800484e:	4302      	orrs	r2, r0
 8004850:	601a      	str	r2, [r3, #0]
    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 8004852:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8004856:	d0de      	beq.n	8004816 <HAL_OPAMP_Init+0x62>
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004858:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 800485c:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8004860:	b91b      	cbnz	r3, 800486a <HAL_OPAMP_Init+0xb6>
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004862:	2301      	movs	r3, #1
 8004864:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
}
 8004868:	bd38      	pop	{r3, r4, r5, pc}
    return status;
 800486a:	2000      	movs	r0, #0
}
 800486c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800486e:	2001      	movs	r0, #1
}
 8004870:	4770      	bx	lr
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 8004872:	6960      	ldr	r0, [r4, #20]
 8004874:	6862      	ldr	r2, [r4, #4]
 8004876:	681d      	ldr	r5, [r3, #0]
 8004878:	4302      	orrs	r2, r0
 800487a:	480e      	ldr	r0, [pc, #56]	; (80048b4 <HAL_OPAMP_Init+0x100>)
 800487c:	69e1      	ldr	r1, [r4, #28]
 800487e:	4028      	ands	r0, r5
 8004880:	4302      	orrs	r2, r0
 8004882:	69a0      	ldr	r0, [r4, #24]
 8004884:	4302      	orrs	r2, r0
 8004886:	6920      	ldr	r0, [r4, #16]
 8004888:	4302      	orrs	r2, r0
 800488a:	430a      	orrs	r2, r1
 800488c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004890:	601a      	str	r2, [r3, #0]
    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 8004892:	e7de      	b.n	8004852 <HAL_OPAMP_Init+0x9e>
        updateotrlpotr = (((hopamp->Init.TrimmingValuePHighSpeed) << (OPAMP_INPUT_NONINVERTING)) \
 8004894:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
        MODIFY_REG(hopamp->Instance->HSOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);     
 8004898:	6898      	ldr	r0, [r3, #8]
        updateotrlpotr = (((hopamp->Init.TrimmingValuePHighSpeed) << (OPAMP_INPUT_NONINVERTING)) \
 800489a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
        MODIFY_REG(hopamp->Instance->HSOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);     
 800489e:	4904      	ldr	r1, [pc, #16]	; (80048b0 <HAL_OPAMP_Init+0xfc>)
 80048a0:	4001      	ands	r1, r0
 80048a2:	430a      	orrs	r2, r1
 80048a4:	609a      	str	r2, [r3, #8]
 80048a6:	e7d7      	b.n	8004858 <HAL_OPAMP_Init+0xa4>
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 80048a8:	69e1      	ldr	r1, [r4, #28]
 80048aa:	e7d2      	b.n	8004852 <HAL_OPAMP_Init+0x9e>
 80048ac:	fffbfe93 	.word	0xfffbfe93
 80048b0:	ffffe0e0 	.word	0xffffe0e0
 80048b4:	fff83e93 	.word	0xfff83e93

080048b8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80048b8:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80048ba:	4c10      	ldr	r4, [pc, #64]	; (80048fc <HAL_PWREx_ConfigSupply+0x44>)
 80048bc:	68e3      	ldr	r3, [r4, #12]
 80048be:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80048c2:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80048c4:	d105      	bne.n	80048d2 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80048c6:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80048ca:	1a18      	subs	r0, r3, r0
 80048cc:	bf18      	it	ne
 80048ce:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 80048d0:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80048d2:	f023 0307 	bic.w	r3, r3, #7
 80048d6:	4318      	orrs	r0, r3
 80048d8:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 80048da:	f7fd fb1f 	bl	8001f1c <HAL_GetTick>
 80048de:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80048e0:	e005      	b.n	80048ee <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80048e2:	f7fd fb1b 	bl	8001f1c <HAL_GetTick>
 80048e6:	1b40      	subs	r0, r0, r5
 80048e8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80048ec:	d804      	bhi.n	80048f8 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80048ee:	6863      	ldr	r3, [r4, #4]
 80048f0:	049b      	lsls	r3, r3, #18
 80048f2:	d5f6      	bpl.n	80048e2 <HAL_PWREx_ConfigSupply+0x2a>
  return HAL_OK;
 80048f4:	2000      	movs	r0, #0
}
 80048f6:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80048f8:	2001      	movs	r0, #1
}
 80048fa:	bd38      	pop	{r3, r4, r5, pc}
 80048fc:	58024800 	.word	0x58024800

08004900 <HAL_RCC_GetSysClockFreq.part.0>:
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004900:	4b3b      	ldr	r3, [pc, #236]	; (80049f0 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8004902:	b430      	push	{r4, r5}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004904:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004906:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004908:	6add      	ldr	r5, [r3, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 800490a:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800490e:	6b59      	ldr	r1, [r3, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004910:	f3c4 1005 	ubfx	r0, r4, #4, #6
    if (pllm != 0U)
 8004914:	d038      	beq.n	8004988 <HAL_RCC_GetSysClockFreq.part.0+0x88>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004916:	f3c1 01cc 	ubfx	r1, r1, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800491a:	f005 0501 	and.w	r5, r5, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800491e:	f002 0203 	and.w	r2, r2, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004922:	fb05 f101 	mul.w	r1, r5, r1
 8004926:	2a01      	cmp	r2, #1
 8004928:	ee07 1a90 	vmov	s15, r1
 800492c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 8004930:	d002      	beq.n	8004938 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 8004932:	2a02      	cmp	r2, #2
 8004934:	d04e      	beq.n	80049d4 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8004936:	b34a      	cbz	r2, 800498c <HAL_RCC_GetSysClockFreq.part.0+0x8c>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004938:	ee07 0a90 	vmov	s15, r0
 800493c:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80049f4 <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 8004940:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004946:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800494a:	eddf 5a2b 	vldr	s11, [pc, #172]	; 80049f8 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 800494e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004952:	ee06 3a90 	vmov	s13, r3
 8004956:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800495a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800495e:	ee76 6a85 	vadd.f32	s13, s13, s10
 8004962:	eee7 6a25 	vfma.f32	s13, s14, s11
 8004966:	ee66 6a26 	vmul.f32	s13, s12, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800496a:	4b21      	ldr	r3, [pc, #132]	; (80049f0 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 800496c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004972:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004974:	ee07 3a90 	vmov	s15, r3
 8004978:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800497c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004980:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004984:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8004988:	bc30      	pop	{r4, r5}
 800498a:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	0692      	lsls	r2, r2, #26
 8004990:	d527      	bpl.n	80049e2 <HAL_RCC_GetSysClockFreq.part.0+0xe2>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004992:	6819      	ldr	r1, [r3, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004994:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004998:	4a18      	ldr	r2, [pc, #96]	; (80049fc <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800499a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800499e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80049a0:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80049a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049a8:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80049f8 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 80049ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80049b0:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80049b2:	ee06 3a90 	vmov	s13, r3
 80049b6:	ee05 2a90 	vmov	s11, r2
 80049ba:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80049be:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80049c2:	ee76 6a86 	vadd.f32	s13, s13, s12
 80049c6:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 80049ca:	eee7 6a05 	vfma.f32	s13, s14, s10
 80049ce:	ee66 6a26 	vmul.f32	s13, s12, s13
 80049d2:	e7ca      	b.n	800496a <HAL_RCC_GetSysClockFreq.part.0+0x6a>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80049d4:	ee07 0a90 	vmov	s15, r0
 80049d8:	eddf 6a09 	vldr	s13, [pc, #36]	; 8004a00 <HAL_RCC_GetSysClockFreq.part.0+0x100>
 80049dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049e0:	e7b0      	b.n	8004944 <HAL_RCC_GetSysClockFreq.part.0+0x44>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80049e2:	ee07 0a90 	vmov	s15, r0
 80049e6:	eddf 6a07 	vldr	s13, [pc, #28]	; 8004a04 <HAL_RCC_GetSysClockFreq.part.0+0x104>
 80049ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049ee:	e7a9      	b.n	8004944 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 80049f0:	58024400 	.word	0x58024400
 80049f4:	4a742400 	.word	0x4a742400
 80049f8:	39000000 	.word	0x39000000
 80049fc:	03d09000 	.word	0x03d09000
 8004a00:	4b742400 	.word	0x4b742400
 8004a04:	4c742400 	.word	0x4c742400

08004a08 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8004a08:	2800      	cmp	r0, #0
 8004a0a:	f000 81e8 	beq.w	8004dde <HAL_RCC_OscConfig+0x3d6>
{
 8004a0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a10:	6803      	ldr	r3, [r0, #0]
 8004a12:	4604      	mov	r4, r0
 8004a14:	07d9      	lsls	r1, r3, #31
 8004a16:	d52e      	bpl.n	8004a76 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a18:	49a4      	ldr	r1, [pc, #656]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
 8004a1a:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004a1c:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a1e:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004a22:	2a10      	cmp	r2, #16
 8004a24:	f000 8107 	beq.w	8004c36 <HAL_RCC_OscConfig+0x22e>
 8004a28:	2a18      	cmp	r2, #24
 8004a2a:	f000 80ff 	beq.w	8004c2c <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a2e:	6863      	ldr	r3, [r4, #4]
 8004a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a34:	f000 812a 	beq.w	8004c8c <HAL_RCC_OscConfig+0x284>
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 8168 	beq.w	8004d0e <HAL_RCC_OscConfig+0x306>
 8004a3e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a42:	4b9a      	ldr	r3, [pc, #616]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	f000 8269 	beq.w	8004f1c <HAL_RCC_OscConfig+0x514>
 8004a4a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004a4e:	601a      	str	r2, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004a56:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004a58:	f7fd fa60 	bl	8001f1c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a5c:	4e93      	ldr	r6, [pc, #588]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 8004a5e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a60:	e005      	b.n	8004a6e <HAL_RCC_OscConfig+0x66>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a62:	f7fd fa5b 	bl	8001f1c <HAL_GetTick>
 8004a66:	1b40      	subs	r0, r0, r5
 8004a68:	2864      	cmp	r0, #100	; 0x64
 8004a6a:	f200 814e 	bhi.w	8004d0a <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a6e:	6833      	ldr	r3, [r6, #0]
 8004a70:	039b      	lsls	r3, r3, #14
 8004a72:	d5f6      	bpl.n	8004a62 <HAL_RCC_OscConfig+0x5a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a74:	6823      	ldr	r3, [r4, #0]
 8004a76:	079d      	lsls	r5, r3, #30
 8004a78:	f100 808a 	bmi.w	8004b90 <HAL_RCC_OscConfig+0x188>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004a7c:	06d9      	lsls	r1, r3, #27
 8004a7e:	d533      	bpl.n	8004ae8 <HAL_RCC_OscConfig+0xe0>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a80:	4a8a      	ldr	r2, [pc, #552]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
 8004a82:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004a84:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a86:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004a8a:	2b08      	cmp	r3, #8
 8004a8c:	f000 80e3 	beq.w	8004c56 <HAL_RCC_OscConfig+0x24e>
 8004a90:	2b18      	cmp	r3, #24
 8004a92:	f000 80db 	beq.w	8004c4c <HAL_RCC_OscConfig+0x244>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8004a96:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8004a98:	4d84      	ldr	r5, [pc, #528]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	f000 816f 	beq.w	8004d7e <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_CSI_ENABLE();
 8004aa0:	682b      	ldr	r3, [r5, #0]
 8004aa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004aa6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004aa8:	f7fd fa38 	bl	8001f1c <HAL_GetTick>
 8004aac:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004aae:	e005      	b.n	8004abc <HAL_RCC_OscConfig+0xb4>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004ab0:	f7fd fa34 	bl	8001f1c <HAL_GetTick>
 8004ab4:	1b80      	subs	r0, r0, r6
 8004ab6:	2802      	cmp	r0, #2
 8004ab8:	f200 8127 	bhi.w	8004d0a <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004abc:	682b      	ldr	r3, [r5, #0]
 8004abe:	05db      	lsls	r3, r3, #23
 8004ac0:	d5f6      	bpl.n	8004ab0 <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004ac2:	f7fd fa43 	bl	8001f4c <HAL_GetREVID>
 8004ac6:	f241 0303 	movw	r3, #4099	; 0x1003
 8004aca:	4298      	cmp	r0, r3
 8004acc:	f200 8247 	bhi.w	8004f5e <HAL_RCC_OscConfig+0x556>
 8004ad0:	6a22      	ldr	r2, [r4, #32]
 8004ad2:	686b      	ldr	r3, [r5, #4]
 8004ad4:	2a20      	cmp	r2, #32
 8004ad6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004ada:	bf0c      	ite	eq
 8004adc:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8004ae0:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8004ae4:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ae6:	6823      	ldr	r3, [r4, #0]
 8004ae8:	071d      	lsls	r5, r3, #28
 8004aea:	d516      	bpl.n	8004b1a <HAL_RCC_OscConfig+0x112>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004aec:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8004aee:	4d6f      	ldr	r5, [pc, #444]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f000 8122 	beq.w	8004d3a <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_LSI_ENABLE();
 8004af6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004af8:	f043 0301 	orr.w	r3, r3, #1
 8004afc:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8004afe:	f7fd fa0d 	bl	8001f1c <HAL_GetTick>
 8004b02:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b04:	e005      	b.n	8004b12 <HAL_RCC_OscConfig+0x10a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b06:	f7fd fa09 	bl	8001f1c <HAL_GetTick>
 8004b0a:	1b80      	subs	r0, r0, r6
 8004b0c:	2802      	cmp	r0, #2
 8004b0e:	f200 80fc 	bhi.w	8004d0a <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b12:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004b14:	0798      	lsls	r0, r3, #30
 8004b16:	d5f6      	bpl.n	8004b06 <HAL_RCC_OscConfig+0xfe>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b18:	6823      	ldr	r3, [r4, #0]
 8004b1a:	069a      	lsls	r2, r3, #26
 8004b1c:	d516      	bpl.n	8004b4c <HAL_RCC_OscConfig+0x144>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8004b1e:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8004b20:	4d62      	ldr	r5, [pc, #392]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	f000 811a 	beq.w	8004d5c <HAL_RCC_OscConfig+0x354>
      __HAL_RCC_HSI48_ENABLE();
 8004b28:	682b      	ldr	r3, [r5, #0]
 8004b2a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b2e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004b30:	f7fd f9f4 	bl	8001f1c <HAL_GetTick>
 8004b34:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004b36:	e005      	b.n	8004b44 <HAL_RCC_OscConfig+0x13c>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004b38:	f7fd f9f0 	bl	8001f1c <HAL_GetTick>
 8004b3c:	1b80      	subs	r0, r0, r6
 8004b3e:	2802      	cmp	r0, #2
 8004b40:	f200 80e3 	bhi.w	8004d0a <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004b44:	682b      	ldr	r3, [r5, #0]
 8004b46:	049f      	lsls	r7, r3, #18
 8004b48:	d5f6      	bpl.n	8004b38 <HAL_RCC_OscConfig+0x130>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b4a:	6823      	ldr	r3, [r4, #0]
 8004b4c:	0759      	lsls	r1, r3, #29
 8004b4e:	f100 80a3 	bmi.w	8004c98 <HAL_RCC_OscConfig+0x290>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b52:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004b54:	b1d0      	cbz	r0, 8004b8c <HAL_RCC_OscConfig+0x184>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004b56:	4d55      	ldr	r5, [pc, #340]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
 8004b58:	692b      	ldr	r3, [r5, #16]
 8004b5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b5e:	2b18      	cmp	r3, #24
 8004b60:	f000 81ae 	beq.w	8004ec0 <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_DISABLE();
 8004b64:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b66:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8004b68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b6c:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b6e:	f000 8142 	beq.w	8004df6 <HAL_RCC_OscConfig+0x3ee>
        tickstart = HAL_GetTick();
 8004b72:	f7fd f9d3 	bl	8001f1c <HAL_GetTick>
 8004b76:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004b78:	e005      	b.n	8004b86 <HAL_RCC_OscConfig+0x17e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b7a:	f7fd f9cf 	bl	8001f1c <HAL_GetTick>
 8004b7e:	1b00      	subs	r0, r0, r4
 8004b80:	2802      	cmp	r0, #2
 8004b82:	f200 80c2 	bhi.w	8004d0a <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004b86:	682b      	ldr	r3, [r5, #0]
 8004b88:	019b      	lsls	r3, r3, #6
 8004b8a:	d4f6      	bmi.n	8004b7a <HAL_RCC_OscConfig+0x172>
  return HAL_OK;
 8004b8c:	2000      	movs	r0, #0
}
 8004b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b90:	4a46      	ldr	r2, [pc, #280]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
 8004b92:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b94:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004b96:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8004b9a:	d12d      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x1f0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b9c:	4b43      	ldr	r3, [pc, #268]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
 8004b9e:	68e2      	ldr	r2, [r4, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	0759      	lsls	r1, r3, #29
 8004ba4:	d501      	bpl.n	8004baa <HAL_RCC_OscConfig+0x1a2>
 8004ba6:	2a00      	cmp	r2, #0
 8004ba8:	d04e      	beq.n	8004c48 <HAL_RCC_OscConfig+0x240>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004baa:	4d40      	ldr	r5, [pc, #256]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
 8004bac:	682b      	ldr	r3, [r5, #0]
 8004bae:	f023 0319 	bic.w	r3, r3, #25
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	602b      	str	r3, [r5, #0]
          tickstart = HAL_GetTick();
 8004bb6:	f7fd f9b1 	bl	8001f1c <HAL_GetTick>
 8004bba:	4606      	mov	r6, r0
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bbc:	e005      	b.n	8004bca <HAL_RCC_OscConfig+0x1c2>
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bbe:	f7fd f9ad 	bl	8001f1c <HAL_GetTick>
 8004bc2:	1b80      	subs	r0, r0, r6
 8004bc4:	2802      	cmp	r0, #2
 8004bc6:	f200 80a0 	bhi.w	8004d0a <HAL_RCC_OscConfig+0x302>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bca:	682b      	ldr	r3, [r5, #0]
 8004bcc:	075b      	lsls	r3, r3, #29
 8004bce:	d5f6      	bpl.n	8004bbe <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bd0:	f7fd f9bc 	bl	8001f4c <HAL_GetREVID>
 8004bd4:	f241 0303 	movw	r3, #4099	; 0x1003
 8004bd8:	4298      	cmp	r0, r3
 8004bda:	f200 80f7 	bhi.w	8004dcc <HAL_RCC_OscConfig+0x3c4>
 8004bde:	6922      	ldr	r2, [r4, #16]
 8004be0:	686b      	ldr	r3, [r5, #4]
 8004be2:	2a40      	cmp	r2, #64	; 0x40
 8004be4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004be8:	bf0c      	ite	eq
 8004bea:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 8004bee:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8004bf2:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004bf4:	6823      	ldr	r3, [r4, #0]
 8004bf6:	e741      	b.n	8004a7c <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004bf8:	2b18      	cmp	r3, #24
 8004bfa:	f000 80e3 	beq.w	8004dc4 <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004bfe:	4d2b      	ldr	r5, [pc, #172]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c00:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004c02:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c04:	2a00      	cmp	r2, #0
 8004c06:	f000 80cc 	beq.w	8004da2 <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004c0a:	f023 0319 	bic.w	r3, r3, #25
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004c12:	f7fd f983 	bl	8001f1c <HAL_GetTick>
 8004c16:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c18:	e004      	b.n	8004c24 <HAL_RCC_OscConfig+0x21c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c1a:	f7fd f97f 	bl	8001f1c <HAL_GetTick>
 8004c1e:	1b80      	subs	r0, r0, r6
 8004c20:	2802      	cmp	r0, #2
 8004c22:	d872      	bhi.n	8004d0a <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c24:	682b      	ldr	r3, [r5, #0]
 8004c26:	075f      	lsls	r7, r3, #29
 8004c28:	d5f7      	bpl.n	8004c1a <HAL_RCC_OscConfig+0x212>
 8004c2a:	e7d1      	b.n	8004bd0 <HAL_RCC_OscConfig+0x1c8>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004c2c:	f001 0103 	and.w	r1, r1, #3
 8004c30:	2902      	cmp	r1, #2
 8004c32:	f47f aefc 	bne.w	8004a2e <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c36:	4a1d      	ldr	r2, [pc, #116]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
 8004c38:	6812      	ldr	r2, [r2, #0]
 8004c3a:	0392      	lsls	r2, r2, #14
 8004c3c:	f57f af1b 	bpl.w	8004a76 <HAL_RCC_OscConfig+0x6e>
 8004c40:	6862      	ldr	r2, [r4, #4]
 8004c42:	2a00      	cmp	r2, #0
 8004c44:	f47f af17 	bne.w	8004a76 <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 8004c48:	2001      	movs	r0, #1
}
 8004c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004c4c:	f002 0203 	and.w	r2, r2, #3
 8004c50:	2a01      	cmp	r2, #1
 8004c52:	f47f af20 	bne.w	8004a96 <HAL_RCC_OscConfig+0x8e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004c56:	4b15      	ldr	r3, [pc, #84]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	05da      	lsls	r2, r3, #23
 8004c5c:	d502      	bpl.n	8004c64 <HAL_RCC_OscConfig+0x25c>
 8004c5e:	69e3      	ldr	r3, [r4, #28]
 8004c60:	2b80      	cmp	r3, #128	; 0x80
 8004c62:	d1f1      	bne.n	8004c48 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004c64:	f7fd f972 	bl	8001f4c <HAL_GetREVID>
 8004c68:	f241 0303 	movw	r3, #4099	; 0x1003
 8004c6c:	4298      	cmp	r0, r3
 8004c6e:	f200 80b8 	bhi.w	8004de2 <HAL_RCC_OscConfig+0x3da>
 8004c72:	6a22      	ldr	r2, [r4, #32]
 8004c74:	2a20      	cmp	r2, #32
 8004c76:	f000 8187 	beq.w	8004f88 <HAL_RCC_OscConfig+0x580>
 8004c7a:	490c      	ldr	r1, [pc, #48]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
 8004c7c:	684b      	ldr	r3, [r1, #4]
 8004c7e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004c82:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8004c86:	604b      	str	r3, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c88:	6823      	ldr	r3, [r4, #0]
 8004c8a:	e72d      	b.n	8004ae8 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c8c:	4a07      	ldr	r2, [pc, #28]	; (8004cac <HAL_RCC_OscConfig+0x2a4>)
 8004c8e:	6813      	ldr	r3, [r2, #0]
 8004c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c94:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c96:	e6df      	b.n	8004a58 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 8004c98:	4d05      	ldr	r5, [pc, #20]	; (8004cb0 <HAL_RCC_OscConfig+0x2a8>)
 8004c9a:	682b      	ldr	r3, [r5, #0]
 8004c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ca0:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8004ca2:	f7fd f93b 	bl	8001f1c <HAL_GetTick>
 8004ca6:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ca8:	e009      	b.n	8004cbe <HAL_RCC_OscConfig+0x2b6>
 8004caa:	bf00      	nop
 8004cac:	58024400 	.word	0x58024400
 8004cb0:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004cb4:	f7fd f932 	bl	8001f1c <HAL_GetTick>
 8004cb8:	1b80      	subs	r0, r0, r6
 8004cba:	2864      	cmp	r0, #100	; 0x64
 8004cbc:	d825      	bhi.n	8004d0a <HAL_RCC_OscConfig+0x302>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004cbe:	682b      	ldr	r3, [r5, #0]
 8004cc0:	05da      	lsls	r2, r3, #23
 8004cc2:	d5f7      	bpl.n	8004cb4 <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cc4:	68a3      	ldr	r3, [r4, #8]
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	f000 8158 	beq.w	8004f7c <HAL_RCC_OscConfig+0x574>
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 812d 	beq.w	8004f2c <HAL_RCC_OscConfig+0x524>
 8004cd2:	2b05      	cmp	r3, #5
 8004cd4:	4ba6      	ldr	r3, [pc, #664]	; (8004f70 <HAL_RCC_OscConfig+0x568>)
 8004cd6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004cd8:	f000 815f 	beq.w	8004f9a <HAL_RCC_OscConfig+0x592>
 8004cdc:	f022 0201 	bic.w	r2, r2, #1
 8004ce0:	671a      	str	r2, [r3, #112]	; 0x70
 8004ce2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004ce4:	f022 0204 	bic.w	r2, r2, #4
 8004ce8:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004cea:	f7fd f917 	bl	8001f1c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004cee:	4ea0      	ldr	r6, [pc, #640]	; (8004f70 <HAL_RCC_OscConfig+0x568>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cf0:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004cf4:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004cf6:	e004      	b.n	8004d02 <HAL_RCC_OscConfig+0x2fa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cf8:	f7fd f910 	bl	8001f1c <HAL_GetTick>
 8004cfc:	1b40      	subs	r0, r0, r5
 8004cfe:	42b8      	cmp	r0, r7
 8004d00:	d803      	bhi.n	8004d0a <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d02:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8004d04:	079b      	lsls	r3, r3, #30
 8004d06:	d5f7      	bpl.n	8004cf8 <HAL_RCC_OscConfig+0x2f0>
 8004d08:	e723      	b.n	8004b52 <HAL_RCC_OscConfig+0x14a>
            return HAL_TIMEOUT;
 8004d0a:	2003      	movs	r0, #3
}
 8004d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d0e:	4d98      	ldr	r5, [pc, #608]	; (8004f70 <HAL_RCC_OscConfig+0x568>)
 8004d10:	682b      	ldr	r3, [r5, #0]
 8004d12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d16:	602b      	str	r3, [r5, #0]
 8004d18:	682b      	ldr	r3, [r5, #0]
 8004d1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d1e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004d20:	f7fd f8fc 	bl	8001f1c <HAL_GetTick>
 8004d24:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d26:	e004      	b.n	8004d32 <HAL_RCC_OscConfig+0x32a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d28:	f7fd f8f8 	bl	8001f1c <HAL_GetTick>
 8004d2c:	1b80      	subs	r0, r0, r6
 8004d2e:	2864      	cmp	r0, #100	; 0x64
 8004d30:	d8eb      	bhi.n	8004d0a <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d32:	682b      	ldr	r3, [r5, #0]
 8004d34:	039f      	lsls	r7, r3, #14
 8004d36:	d4f7      	bmi.n	8004d28 <HAL_RCC_OscConfig+0x320>
 8004d38:	e69c      	b.n	8004a74 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 8004d3a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004d3c:	f023 0301 	bic.w	r3, r3, #1
 8004d40:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8004d42:	f7fd f8eb 	bl	8001f1c <HAL_GetTick>
 8004d46:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d48:	e004      	b.n	8004d54 <HAL_RCC_OscConfig+0x34c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d4a:	f7fd f8e7 	bl	8001f1c <HAL_GetTick>
 8004d4e:	1b80      	subs	r0, r0, r6
 8004d50:	2802      	cmp	r0, #2
 8004d52:	d8da      	bhi.n	8004d0a <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d54:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004d56:	0799      	lsls	r1, r3, #30
 8004d58:	d4f7      	bmi.n	8004d4a <HAL_RCC_OscConfig+0x342>
 8004d5a:	e6dd      	b.n	8004b18 <HAL_RCC_OscConfig+0x110>
      __HAL_RCC_HSI48_DISABLE();
 8004d5c:	682b      	ldr	r3, [r5, #0]
 8004d5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d62:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004d64:	f7fd f8da 	bl	8001f1c <HAL_GetTick>
 8004d68:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004d6a:	e004      	b.n	8004d76 <HAL_RCC_OscConfig+0x36e>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004d6c:	f7fd f8d6 	bl	8001f1c <HAL_GetTick>
 8004d70:	1b80      	subs	r0, r0, r6
 8004d72:	2802      	cmp	r0, #2
 8004d74:	d8c9      	bhi.n	8004d0a <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004d76:	682b      	ldr	r3, [r5, #0]
 8004d78:	0498      	lsls	r0, r3, #18
 8004d7a:	d4f7      	bmi.n	8004d6c <HAL_RCC_OscConfig+0x364>
 8004d7c:	e6e5      	b.n	8004b4a <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_CSI_DISABLE();
 8004d7e:	682b      	ldr	r3, [r5, #0]
 8004d80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d84:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004d86:	f7fd f8c9 	bl	8001f1c <HAL_GetTick>
 8004d8a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004d8c:	e004      	b.n	8004d98 <HAL_RCC_OscConfig+0x390>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004d8e:	f7fd f8c5 	bl	8001f1c <HAL_GetTick>
 8004d92:	1b80      	subs	r0, r0, r6
 8004d94:	2802      	cmp	r0, #2
 8004d96:	d8b8      	bhi.n	8004d0a <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004d98:	682b      	ldr	r3, [r5, #0]
 8004d9a:	05df      	lsls	r7, r3, #23
 8004d9c:	d4f7      	bmi.n	8004d8e <HAL_RCC_OscConfig+0x386>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d9e:	6823      	ldr	r3, [r4, #0]
 8004da0:	e6a2      	b.n	8004ae8 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 8004da2:	f023 0301 	bic.w	r3, r3, #1
 8004da6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004da8:	f7fd f8b8 	bl	8001f1c <HAL_GetTick>
 8004dac:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004dae:	e004      	b.n	8004dba <HAL_RCC_OscConfig+0x3b2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004db0:	f7fd f8b4 	bl	8001f1c <HAL_GetTick>
 8004db4:	1b80      	subs	r0, r0, r6
 8004db6:	2802      	cmp	r0, #2
 8004db8:	d8a7      	bhi.n	8004d0a <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004dba:	682b      	ldr	r3, [r5, #0]
 8004dbc:	0758      	lsls	r0, r3, #29
 8004dbe:	d4f7      	bmi.n	8004db0 <HAL_RCC_OscConfig+0x3a8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004dc0:	6823      	ldr	r3, [r4, #0]
 8004dc2:	e65b      	b.n	8004a7c <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004dc4:	0790      	lsls	r0, r2, #30
 8004dc6:	f47f af1a 	bne.w	8004bfe <HAL_RCC_OscConfig+0x1f6>
 8004dca:	e6e7      	b.n	8004b9c <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dcc:	686b      	ldr	r3, [r5, #4]
 8004dce:	6922      	ldr	r2, [r4, #16]
 8004dd0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004dd4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004dd8:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004dda:	6823      	ldr	r3, [r4, #0]
 8004ddc:	e64e      	b.n	8004a7c <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 8004dde:	2001      	movs	r0, #1
}
 8004de0:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004de2:	4a63      	ldr	r2, [pc, #396]	; (8004f70 <HAL_RCC_OscConfig+0x568>)
 8004de4:	6a21      	ldr	r1, [r4, #32]
 8004de6:	68d3      	ldr	r3, [r2, #12]
 8004de8:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8004dec:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004df0:	60d3      	str	r3, [r2, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004df2:	6823      	ldr	r3, [r4, #0]
 8004df4:	e678      	b.n	8004ae8 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 8004df6:	f7fd f891 	bl	8001f1c <HAL_GetTick>
 8004dfa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004dfc:	e004      	b.n	8004e08 <HAL_RCC_OscConfig+0x400>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dfe:	f7fd f88d 	bl	8001f1c <HAL_GetTick>
 8004e02:	1b80      	subs	r0, r0, r6
 8004e04:	2802      	cmp	r0, #2
 8004e06:	d880      	bhi.n	8004d0a <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e08:	682b      	ldr	r3, [r5, #0]
 8004e0a:	0199      	lsls	r1, r3, #6
 8004e0c:	d4f7      	bmi.n	8004dfe <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e0e:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8004e10:	4b58      	ldr	r3, [pc, #352]	; (8004f74 <HAL_RCC_OscConfig+0x56c>)
 8004e12:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004e14:	400b      	ands	r3, r1
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004e16:	4958      	ldr	r1, [pc, #352]	; (8004f78 <HAL_RCC_OscConfig+0x570>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004e18:	4e55      	ldr	r6, [pc, #340]	; (8004f70 <HAL_RCC_OscConfig+0x568>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004e1e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004e22:	62ab      	str	r3, [r5, #40]	; 0x28
 8004e24:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	3a01      	subs	r2, #1
 8004e2c:	025b      	lsls	r3, r3, #9
 8004e2e:	0412      	lsls	r2, r2, #16
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8004e36:	4313      	orrs	r3, r2
 8004e38:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004e3a:	3a01      	subs	r2, #1
 8004e3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e40:	4313      	orrs	r3, r2
 8004e42:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004e44:	3a01      	subs	r2, #1
 8004e46:	0612      	lsls	r2, r2, #24
 8004e48:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8004e50:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004e52:	f023 0301 	bic.w	r3, r3, #1
 8004e56:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004e58:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8004e5a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004e5c:	4011      	ands	r1, r2
 8004e5e:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8004e62:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004e64:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004e66:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004e68:	f023 030c 	bic.w	r3, r3, #12
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004e70:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004e72:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004e74:	f023 0302 	bic.w	r3, r3, #2
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004e7c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004e7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e82:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e84:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004e86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e8a:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004e8c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004e8e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e92:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8004e94:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004e96:	f043 0301 	orr.w	r3, r3, #1
 8004e9a:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8004e9c:	682b      	ldr	r3, [r5, #0]
 8004e9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ea2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004ea4:	f7fd f83a 	bl	8001f1c <HAL_GetTick>
 8004ea8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004eaa:	e005      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4b0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004eac:	f7fd f836 	bl	8001f1c <HAL_GetTick>
 8004eb0:	1b00      	subs	r0, r0, r4
 8004eb2:	2802      	cmp	r0, #2
 8004eb4:	f63f af29 	bhi.w	8004d0a <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004eb8:	6833      	ldr	r3, [r6, #0]
 8004eba:	019a      	lsls	r2, r3, #6
 8004ebc:	d5f6      	bpl.n	8004eac <HAL_RCC_OscConfig+0x4a4>
 8004ebe:	e665      	b.n	8004b8c <HAL_RCC_OscConfig+0x184>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ec0:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004ec2:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004ec4:	6b2d      	ldr	r5, [r5, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ec6:	f43f ae62 	beq.w	8004b8e <HAL_RCC_OscConfig+0x186>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eca:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ece:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004ed0:	428b      	cmp	r3, r1
 8004ed2:	f47f aeb9 	bne.w	8004c48 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ed6:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eda:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004edc:	429a      	cmp	r2, r3
 8004ede:	f47f aeb3 	bne.w	8004c48 <HAL_RCC_OscConfig+0x240>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004ee2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004ee4:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8004ee8:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004eea:	429a      	cmp	r2, r3
 8004eec:	f47f aeac 	bne.w	8004c48 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004ef0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004ef2:	f3c5 2246 	ubfx	r2, r5, #9, #7
 8004ef6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	f47f aea5 	bne.w	8004c48 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004efe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004f00:	f3c5 4206 	ubfx	r2, r5, #16, #7
 8004f04:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004f06:	429a      	cmp	r2, r3
 8004f08:	f47f ae9e 	bne.w	8004c48 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004f0c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004f0e:	f3c5 6506 	ubfx	r5, r5, #24, #7
 8004f12:	3801      	subs	r0, #1
  return HAL_OK;
 8004f14:	1a28      	subs	r0, r5, r0
 8004f16:	bf18      	it	ne
 8004f18:	2001      	movne	r0, #1
}
 8004f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f1c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004f20:	601a      	str	r2, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	e595      	b.n	8004a58 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f2c:	4d10      	ldr	r5, [pc, #64]	; (8004f70 <HAL_RCC_OscConfig+0x568>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f2e:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f32:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004f34:	f023 0301 	bic.w	r3, r3, #1
 8004f38:	672b      	str	r3, [r5, #112]	; 0x70
 8004f3a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004f3c:	f023 0304 	bic.w	r3, r3, #4
 8004f40:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004f42:	f7fc ffeb 	bl	8001f1c <HAL_GetTick>
 8004f46:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f48:	e005      	b.n	8004f56 <HAL_RCC_OscConfig+0x54e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f4a:	f7fc ffe7 	bl	8001f1c <HAL_GetTick>
 8004f4e:	1b80      	subs	r0, r0, r6
 8004f50:	42b8      	cmp	r0, r7
 8004f52:	f63f aeda 	bhi.w	8004d0a <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f56:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004f58:	0798      	lsls	r0, r3, #30
 8004f5a:	d4f6      	bmi.n	8004f4a <HAL_RCC_OscConfig+0x542>
 8004f5c:	e5f9      	b.n	8004b52 <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004f5e:	68eb      	ldr	r3, [r5, #12]
 8004f60:	6a22      	ldr	r2, [r4, #32]
 8004f62:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8004f66:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004f6a:	60eb      	str	r3, [r5, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f6c:	6823      	ldr	r3, [r4, #0]
 8004f6e:	e5bb      	b.n	8004ae8 <HAL_RCC_OscConfig+0xe0>
 8004f70:	58024400 	.word	0x58024400
 8004f74:	fffffc0c 	.word	0xfffffc0c
 8004f78:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f7c:	4a0b      	ldr	r2, [pc, #44]	; (8004fac <HAL_RCC_OscConfig+0x5a4>)
 8004f7e:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8004f80:	f043 0301 	orr.w	r3, r3, #1
 8004f84:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f86:	e6b0      	b.n	8004cea <HAL_RCC_OscConfig+0x2e2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004f88:	4a08      	ldr	r2, [pc, #32]	; (8004fac <HAL_RCC_OscConfig+0x5a4>)
 8004f8a:	6853      	ldr	r3, [r2, #4]
 8004f8c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004f90:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f94:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f96:	6823      	ldr	r3, [r4, #0]
 8004f98:	e5a6      	b.n	8004ae8 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f9a:	f042 0204 	orr.w	r2, r2, #4
 8004f9e:	671a      	str	r2, [r3, #112]	; 0x70
 8004fa0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004fa2:	f042 0201 	orr.w	r2, r2, #1
 8004fa6:	671a      	str	r2, [r3, #112]	; 0x70
 8004fa8:	e69f      	b.n	8004cea <HAL_RCC_OscConfig+0x2e2>
 8004faa:	bf00      	nop
 8004fac:	58024400 	.word	0x58024400

08004fb0 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fb0:	4a47      	ldr	r2, [pc, #284]	; (80050d0 <HAL_RCC_GetSysClockFreq+0x120>)
 8004fb2:	6913      	ldr	r3, [r2, #16]
 8004fb4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004fb8:	2b10      	cmp	r3, #16
 8004fba:	d004      	beq.n	8004fc6 <HAL_RCC_GetSysClockFreq+0x16>
 8004fbc:	2b18      	cmp	r3, #24
 8004fbe:	d00d      	beq.n	8004fdc <HAL_RCC_GetSysClockFreq+0x2c>
 8004fc0:	b11b      	cbz	r3, 8004fca <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = CSI_VALUE;
 8004fc2:	4844      	ldr	r0, [pc, #272]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x124>)
 8004fc4:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fc6:	4844      	ldr	r0, [pc, #272]	; (80050d8 <HAL_RCC_GetSysClockFreq+0x128>)
 8004fc8:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fca:	6813      	ldr	r3, [r2, #0]
 8004fcc:	0699      	lsls	r1, r3, #26
 8004fce:	d54a      	bpl.n	8005066 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004fd0:	6813      	ldr	r3, [r2, #0]
 8004fd2:	4842      	ldr	r0, [pc, #264]	; (80050dc <HAL_RCC_GetSysClockFreq+0x12c>)
 8004fd4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004fd8:	40d8      	lsrs	r0, r3
 8004fda:	4770      	bx	lr
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004fdc:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 8004fde:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004fe0:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004fe2:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
    if (pllm != 0U)
 8004fe4:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004fe8:	6b51      	ldr	r1, [r2, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004fea:	f3c4 1005 	ubfx	r0, r4, #4, #6
    if (pllm != 0U)
 8004fee:	d038      	beq.n	8005062 <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004ff0:	f3c1 01cc 	ubfx	r1, r1, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004ff4:	f005 0501 	and.w	r5, r5, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004ff8:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004ffc:	fb05 f101 	mul.w	r1, r5, r1
 8005000:	2b01      	cmp	r3, #1
 8005002:	ee07 1a90 	vmov	s15, r1
 8005006:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      switch (pllsource)
 800500a:	d002      	beq.n	8005012 <HAL_RCC_GetSysClockFreq+0x62>
 800500c:	2b02      	cmp	r3, #2
 800500e:	d02c      	beq.n	800506a <HAL_RCC_GetSysClockFreq+0xba>
 8005010:	b393      	cbz	r3, 8005078 <HAL_RCC_GetSysClockFreq+0xc8>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005012:	ee07 0a90 	vmov	s15, r0
 8005016:	eddf 6a32 	vldr	s13, [pc, #200]	; 80050e0 <HAL_RCC_GetSysClockFreq+0x130>
 800501a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800501e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005020:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8005024:	eddf 5a2f 	vldr	s11, [pc, #188]	; 80050e4 <HAL_RCC_GetSysClockFreq+0x134>
 8005028:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800502c:	ee06 3a90 	vmov	s13, r3
 8005030:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8005034:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005038:	ee76 6a85 	vadd.f32	s13, s13, s10
 800503c:	eee7 6a25 	vfma.f32	s13, s14, s11
 8005040:	ee66 6a26 	vmul.f32	s13, s12, s13
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8005044:	4b22      	ldr	r3, [pc, #136]	; (80050d0 <HAL_RCC_GetSysClockFreq+0x120>)
 8005046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005048:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800504c:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800504e:	ee07 3a90 	vmov	s15, r3
 8005052:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005056:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800505a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800505e:	ee17 0a90 	vmov	r0, s15
}
 8005062:	bc30      	pop	{r4, r5}
 8005064:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005066:	481d      	ldr	r0, [pc, #116]	; (80050dc <HAL_RCC_GetSysClockFreq+0x12c>)
}
 8005068:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800506a:	ee07 0a90 	vmov	s15, r0
 800506e:	eddf 6a1e 	vldr	s13, [pc, #120]	; 80050e8 <HAL_RCC_GetSysClockFreq+0x138>
 8005072:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005076:	e7d2      	b.n	800501e <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005078:	6813      	ldr	r3, [r2, #0]
 800507a:	069b      	lsls	r3, r3, #26
 800507c:	d520      	bpl.n	80050c0 <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800507e:	6814      	ldr	r4, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005080:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005084:	4915      	ldr	r1, [pc, #84]	; (80050dc <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005086:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800508a:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800508c:	f3c4 04c1 	ubfx	r4, r4, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005090:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005094:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80050e4 <HAL_RCC_GetSysClockFreq+0x134>
 8005098:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800509c:	40e1      	lsrs	r1, r4
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800509e:	ee06 3a90 	vmov	s13, r3
 80050a2:	ee05 1a90 	vmov	s11, r1
 80050a6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80050aa:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80050ae:	ee76 6a86 	vadd.f32	s13, s13, s12
 80050b2:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 80050b6:	eee7 6a05 	vfma.f32	s13, s14, s10
 80050ba:	ee66 6a26 	vmul.f32	s13, s12, s13
 80050be:	e7c1      	b.n	8005044 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80050c0:	ee07 0a90 	vmov	s15, r0
 80050c4:	eddf 6a09 	vldr	s13, [pc, #36]	; 80050ec <HAL_RCC_GetSysClockFreq+0x13c>
 80050c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80050cc:	e7a7      	b.n	800501e <HAL_RCC_GetSysClockFreq+0x6e>
 80050ce:	bf00      	nop
 80050d0:	58024400 	.word	0x58024400
 80050d4:	003d0900 	.word	0x003d0900
 80050d8:	00f42400 	.word	0x00f42400
 80050dc:	03d09000 	.word	0x03d09000
 80050e0:	4a742400 	.word	0x4a742400
 80050e4:	39000000 	.word	0x39000000
 80050e8:	4b742400 	.word	0x4b742400
 80050ec:	4c742400 	.word	0x4c742400

080050f0 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80050f0:	2800      	cmp	r0, #0
 80050f2:	f000 810c 	beq.w	800530e <HAL_RCC_ClockConfig+0x21e>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050f6:	4a8c      	ldr	r2, [pc, #560]	; (8005328 <HAL_RCC_ClockConfig+0x238>)
 80050f8:	6813      	ldr	r3, [r2, #0]
 80050fa:	f003 030f 	and.w	r3, r3, #15
 80050fe:	428b      	cmp	r3, r1
{
 8005100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005104:	4604      	mov	r4, r0
 8005106:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005108:	d20c      	bcs.n	8005124 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800510a:	6813      	ldr	r3, [r2, #0]
 800510c:	f023 030f 	bic.w	r3, r3, #15
 8005110:	430b      	orrs	r3, r1
 8005112:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005114:	6813      	ldr	r3, [r2, #0]
 8005116:	f003 030f 	and.w	r3, r3, #15
 800511a:	428b      	cmp	r3, r1
 800511c:	d002      	beq.n	8005124 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800511e:	2001      	movs	r0, #1
}
 8005120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	075f      	lsls	r7, r3, #29
 8005128:	d50b      	bpl.n	8005142 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800512a:	4980      	ldr	r1, [pc, #512]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 800512c:	6920      	ldr	r0, [r4, #16]
 800512e:	698a      	ldr	r2, [r1, #24]
 8005130:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8005134:	4290      	cmp	r0, r2
 8005136:	d904      	bls.n	8005142 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005138:	698a      	ldr	r2, [r1, #24]
 800513a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800513e:	4302      	orrs	r2, r0
 8005140:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005142:	071e      	lsls	r6, r3, #28
 8005144:	d50b      	bpl.n	800515e <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005146:	4979      	ldr	r1, [pc, #484]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 8005148:	6960      	ldr	r0, [r4, #20]
 800514a:	69ca      	ldr	r2, [r1, #28]
 800514c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8005150:	4290      	cmp	r0, r2
 8005152:	d904      	bls.n	800515e <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005154:	69ca      	ldr	r2, [r1, #28]
 8005156:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800515a:	4302      	orrs	r2, r0
 800515c:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800515e:	06d8      	lsls	r0, r3, #27
 8005160:	d50b      	bpl.n	800517a <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005162:	4972      	ldr	r1, [pc, #456]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 8005164:	69a0      	ldr	r0, [r4, #24]
 8005166:	69ca      	ldr	r2, [r1, #28]
 8005168:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800516c:	4290      	cmp	r0, r2
 800516e:	d904      	bls.n	800517a <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005170:	69ca      	ldr	r2, [r1, #28]
 8005172:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005176:	4302      	orrs	r2, r0
 8005178:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800517a:	0699      	lsls	r1, r3, #26
 800517c:	d50b      	bpl.n	8005196 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800517e:	496b      	ldr	r1, [pc, #428]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 8005180:	69e0      	ldr	r0, [r4, #28]
 8005182:	6a0a      	ldr	r2, [r1, #32]
 8005184:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8005188:	4290      	cmp	r0, r2
 800518a:	d904      	bls.n	8005196 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800518c:	6a0a      	ldr	r2, [r1, #32]
 800518e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005192:	4302      	orrs	r2, r0
 8005194:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005196:	079a      	lsls	r2, r3, #30
 8005198:	f140 80ab 	bpl.w	80052f2 <HAL_RCC_ClockConfig+0x202>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800519c:	4863      	ldr	r0, [pc, #396]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 800519e:	68e1      	ldr	r1, [r4, #12]
 80051a0:	6982      	ldr	r2, [r0, #24]
 80051a2:	f002 020f 	and.w	r2, r2, #15
 80051a6:	4291      	cmp	r1, r2
 80051a8:	d904      	bls.n	80051b4 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051aa:	6982      	ldr	r2, [r0, #24]
 80051ac:	f022 020f 	bic.w	r2, r2, #15
 80051b0:	430a      	orrs	r2, r1
 80051b2:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051b4:	07d8      	lsls	r0, r3, #31
 80051b6:	d530      	bpl.n	800521a <HAL_RCC_ClockConfig+0x12a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80051b8:	4a5c      	ldr	r2, [pc, #368]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 80051ba:	68a1      	ldr	r1, [r4, #8]
 80051bc:	6993      	ldr	r3, [r2, #24]
 80051be:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80051c2:	430b      	orrs	r3, r1
 80051c4:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051c6:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80051c8:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051ca:	2902      	cmp	r1, #2
 80051cc:	f000 80a1 	beq.w	8005312 <HAL_RCC_ClockConfig+0x222>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051d0:	2903      	cmp	r1, #3
 80051d2:	f000 8098 	beq.w	8005306 <HAL_RCC_ClockConfig+0x216>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80051d6:	2901      	cmp	r1, #1
 80051d8:	f000 80a1 	beq.w	800531e <HAL_RCC_ClockConfig+0x22e>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051dc:	0758      	lsls	r0, r3, #29
 80051de:	d59e      	bpl.n	800511e <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80051e0:	4e52      	ldr	r6, [pc, #328]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051e2:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80051e6:	6933      	ldr	r3, [r6, #16]
 80051e8:	f023 0307 	bic.w	r3, r3, #7
 80051ec:	430b      	orrs	r3, r1
 80051ee:	6133      	str	r3, [r6, #16]
      tickstart = HAL_GetTick();
 80051f0:	f7fc fe94 	bl	8001f1c <HAL_GetTick>
 80051f4:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051f6:	e005      	b.n	8005204 <HAL_RCC_ClockConfig+0x114>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051f8:	f7fc fe90 	bl	8001f1c <HAL_GetTick>
 80051fc:	1bc0      	subs	r0, r0, r7
 80051fe:	4540      	cmp	r0, r8
 8005200:	f200 808b 	bhi.w	800531a <HAL_RCC_ClockConfig+0x22a>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005204:	6933      	ldr	r3, [r6, #16]
 8005206:	6862      	ldr	r2, [r4, #4]
 8005208:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800520c:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8005210:	d1f2      	bne.n	80051f8 <HAL_RCC_ClockConfig+0x108>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005212:	6823      	ldr	r3, [r4, #0]
 8005214:	0799      	lsls	r1, r3, #30
 8005216:	d506      	bpl.n	8005226 <HAL_RCC_ClockConfig+0x136>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005218:	68e1      	ldr	r1, [r4, #12]
 800521a:	4844      	ldr	r0, [pc, #272]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 800521c:	6982      	ldr	r2, [r0, #24]
 800521e:	f002 020f 	and.w	r2, r2, #15
 8005222:	428a      	cmp	r2, r1
 8005224:	d869      	bhi.n	80052fa <HAL_RCC_ClockConfig+0x20a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005226:	4940      	ldr	r1, [pc, #256]	; (8005328 <HAL_RCC_ClockConfig+0x238>)
 8005228:	680a      	ldr	r2, [r1, #0]
 800522a:	f002 020f 	and.w	r2, r2, #15
 800522e:	42aa      	cmp	r2, r5
 8005230:	d90a      	bls.n	8005248 <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005232:	680a      	ldr	r2, [r1, #0]
 8005234:	f022 020f 	bic.w	r2, r2, #15
 8005238:	432a      	orrs	r2, r5
 800523a:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800523c:	680a      	ldr	r2, [r1, #0]
 800523e:	f002 020f 	and.w	r2, r2, #15
 8005242:	42aa      	cmp	r2, r5
 8005244:	f47f af6b 	bne.w	800511e <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005248:	075a      	lsls	r2, r3, #29
 800524a:	d50b      	bpl.n	8005264 <HAL_RCC_ClockConfig+0x174>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800524c:	4937      	ldr	r1, [pc, #220]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 800524e:	6920      	ldr	r0, [r4, #16]
 8005250:	698a      	ldr	r2, [r1, #24]
 8005252:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8005256:	4290      	cmp	r0, r2
 8005258:	d204      	bcs.n	8005264 <HAL_RCC_ClockConfig+0x174>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800525a:	698a      	ldr	r2, [r1, #24]
 800525c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005260:	4302      	orrs	r2, r0
 8005262:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005264:	071f      	lsls	r7, r3, #28
 8005266:	d50b      	bpl.n	8005280 <HAL_RCC_ClockConfig+0x190>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005268:	4930      	ldr	r1, [pc, #192]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 800526a:	6960      	ldr	r0, [r4, #20]
 800526c:	69ca      	ldr	r2, [r1, #28]
 800526e:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8005272:	4290      	cmp	r0, r2
 8005274:	d204      	bcs.n	8005280 <HAL_RCC_ClockConfig+0x190>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005276:	69ca      	ldr	r2, [r1, #28]
 8005278:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800527c:	4302      	orrs	r2, r0
 800527e:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005280:	06de      	lsls	r6, r3, #27
 8005282:	d50b      	bpl.n	800529c <HAL_RCC_ClockConfig+0x1ac>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005284:	4929      	ldr	r1, [pc, #164]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 8005286:	69a0      	ldr	r0, [r4, #24]
 8005288:	69ca      	ldr	r2, [r1, #28]
 800528a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800528e:	4290      	cmp	r0, r2
 8005290:	d204      	bcs.n	800529c <HAL_RCC_ClockConfig+0x1ac>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005292:	69ca      	ldr	r2, [r1, #28]
 8005294:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005298:	4302      	orrs	r2, r0
 800529a:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800529c:	069d      	lsls	r5, r3, #26
 800529e:	d50b      	bpl.n	80052b8 <HAL_RCC_ClockConfig+0x1c8>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80052a0:	4a22      	ldr	r2, [pc, #136]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 80052a2:	69e1      	ldr	r1, [r4, #28]
 80052a4:	6a13      	ldr	r3, [r2, #32]
 80052a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80052aa:	4299      	cmp	r1, r3
 80052ac:	d204      	bcs.n	80052b8 <HAL_RCC_ClockConfig+0x1c8>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80052ae:	6a13      	ldr	r3, [r2, #32]
 80052b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052b4:	430b      	orrs	r3, r1
 80052b6:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80052b8:	f7ff fe7a 	bl	8004fb0 <HAL_RCC_GetSysClockFreq>
 80052bc:	4a1b      	ldr	r2, [pc, #108]	; (800532c <HAL_RCC_ClockConfig+0x23c>)
 80052be:	4603      	mov	r3, r0
 80052c0:	481b      	ldr	r0, [pc, #108]	; (8005330 <HAL_RCC_ClockConfig+0x240>)
 80052c2:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80052c4:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80052c6:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 80052ca:	4d1a      	ldr	r5, [pc, #104]	; (8005334 <HAL_RCC_ClockConfig+0x244>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80052cc:	f002 020f 	and.w	r2, r2, #15
 80052d0:	4c19      	ldr	r4, [pc, #100]	; (8005338 <HAL_RCC_ClockConfig+0x248>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80052d2:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80052d4:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80052d6:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 80052da:	4818      	ldr	r0, [pc, #96]	; (800533c <HAL_RCC_ClockConfig+0x24c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80052dc:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80052e0:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick (uwTickPrio);
 80052e2:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 80052e4:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80052e6:	40d3      	lsrs	r3, r2
 80052e8:	6023      	str	r3, [r4, #0]
}
 80052ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 80052ee:	f7fc bdb3 	b.w	8001e58 <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052f2:	07da      	lsls	r2, r3, #31
 80052f4:	f53f af60 	bmi.w	80051b8 <HAL_RCC_ClockConfig+0xc8>
 80052f8:	e795      	b.n	8005226 <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052fa:	6982      	ldr	r2, [r0, #24]
 80052fc:	f022 020f 	bic.w	r2, r2, #15
 8005300:	4311      	orrs	r1, r2
 8005302:	6181      	str	r1, [r0, #24]
 8005304:	e78f      	b.n	8005226 <HAL_RCC_ClockConfig+0x136>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005306:	019f      	lsls	r7, r3, #6
 8005308:	f53f af6a 	bmi.w	80051e0 <HAL_RCC_ClockConfig+0xf0>
 800530c:	e707      	b.n	800511e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800530e:	2001      	movs	r0, #1
}
 8005310:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005312:	039b      	lsls	r3, r3, #14
 8005314:	f53f af64 	bmi.w	80051e0 <HAL_RCC_ClockConfig+0xf0>
 8005318:	e701      	b.n	800511e <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 800531a:	2003      	movs	r0, #3
 800531c:	e700      	b.n	8005120 <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800531e:	05de      	lsls	r6, r3, #23
 8005320:	f53f af5e 	bmi.w	80051e0 <HAL_RCC_ClockConfig+0xf0>
 8005324:	e6fb      	b.n	800511e <HAL_RCC_ClockConfig+0x2e>
 8005326:	bf00      	nop
 8005328:	52002000 	.word	0x52002000
 800532c:	58024400 	.word	0x58024400
 8005330:	08009158 	.word	0x08009158
 8005334:	20000034 	.word	0x20000034
 8005338:	20000038 	.word	0x20000038
 800533c:	20000040 	.word	0x20000040

08005340 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005340:	4a18      	ldr	r2, [pc, #96]	; (80053a4 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005342:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005344:	6913      	ldr	r3, [r2, #16]
 8005346:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800534a:	2b10      	cmp	r3, #16
 800534c:	d01a      	beq.n	8005384 <HAL_RCC_GetHCLKFreq+0x44>
 800534e:	2b18      	cmp	r3, #24
 8005350:	d023      	beq.n	800539a <HAL_RCC_GetHCLKFreq+0x5a>
 8005352:	b1cb      	cbz	r3, 8005388 <HAL_RCC_GetHCLKFreq+0x48>
    sysclockfreq = CSI_VALUE;
 8005354:	4814      	ldr	r0, [pc, #80]	; (80053a8 <HAL_RCC_GetHCLKFreq+0x68>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005356:	4b13      	ldr	r3, [pc, #76]	; (80053a4 <HAL_RCC_GetHCLKFreq+0x64>)
 8005358:	4914      	ldr	r1, [pc, #80]	; (80053ac <HAL_RCC_GetHCLKFreq+0x6c>)
 800535a:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800535c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800535e:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005362:	4c13      	ldr	r4, [pc, #76]	; (80053b0 <HAL_RCC_GetHCLKFreq+0x70>)
 8005364:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005368:	4d12      	ldr	r5, [pc, #72]	; (80053b4 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800536a:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800536c:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800536e:	f002 021f 	and.w	r2, r2, #31
 8005372:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005376:	f003 001f 	and.w	r0, r3, #31
 800537a:	fa22 f000 	lsr.w	r0, r2, r0
  SystemCoreClock = common_system_clock;
 800537e:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005380:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8005382:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005384:	480c      	ldr	r0, [pc, #48]	; (80053b8 <HAL_RCC_GetHCLKFreq+0x78>)
 8005386:	e7e6      	b.n	8005356 <HAL_RCC_GetHCLKFreq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005388:	6813      	ldr	r3, [r2, #0]
 800538a:	069b      	lsls	r3, r3, #26
 800538c:	d508      	bpl.n	80053a0 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800538e:	6812      	ldr	r2, [r2, #0]
 8005390:	480a      	ldr	r0, [pc, #40]	; (80053bc <HAL_RCC_GetHCLKFreq+0x7c>)
 8005392:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8005396:	40d0      	lsrs	r0, r2
 8005398:	e7dd      	b.n	8005356 <HAL_RCC_GetHCLKFreq+0x16>
 800539a:	f7ff fab1 	bl	8004900 <HAL_RCC_GetSysClockFreq.part.0>
 800539e:	e7da      	b.n	8005356 <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80053a0:	4806      	ldr	r0, [pc, #24]	; (80053bc <HAL_RCC_GetHCLKFreq+0x7c>)
 80053a2:	e7d8      	b.n	8005356 <HAL_RCC_GetHCLKFreq+0x16>
 80053a4:	58024400 	.word	0x58024400
 80053a8:	003d0900 	.word	0x003d0900
 80053ac:	08009158 	.word	0x08009158
 80053b0:	20000038 	.word	0x20000038
 80053b4:	20000034 	.word	0x20000034
 80053b8:	00f42400 	.word	0x00f42400
 80053bc:	03d09000 	.word	0x03d09000

080053c0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80053c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053c2:	4c3a      	ldr	r4, [pc, #232]	; (80054ac <RCCEx_PLL2_Config+0xec>)
 80053c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80053c6:	f003 0303 	and.w	r3, r3, #3
 80053ca:	2b03      	cmp	r3, #3
 80053cc:	d067      	beq.n	800549e <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80053ce:	6823      	ldr	r3, [r4, #0]
 80053d0:	4606      	mov	r6, r0
 80053d2:	460f      	mov	r7, r1
 80053d4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80053d8:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053da:	f7fc fd9f 	bl	8001f1c <HAL_GetTick>
 80053de:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80053e0:	e004      	b.n	80053ec <RCCEx_PLL2_Config+0x2c>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80053e2:	f7fc fd9b 	bl	8001f1c <HAL_GetTick>
 80053e6:	1b43      	subs	r3, r0, r5
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d856      	bhi.n	800549a <RCCEx_PLL2_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80053ec:	6823      	ldr	r3, [r4, #0]
 80053ee:	011a      	lsls	r2, r3, #4
 80053f0:	d4f7      	bmi.n	80053e2 <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80053f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80053f4:	6832      	ldr	r2, [r6, #0]
 80053f6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80053fa:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80053fe:	62a3      	str	r3, [r4, #40]	; 0x28
 8005400:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8005404:	3b01      	subs	r3, #1
 8005406:	3a01      	subs	r2, #1
 8005408:	025b      	lsls	r3, r3, #9
 800540a:	0412      	lsls	r2, r2, #16
 800540c:	b29b      	uxth	r3, r3
 800540e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8005412:	4313      	orrs	r3, r2
 8005414:	6872      	ldr	r2, [r6, #4]
 8005416:	3a01      	subs	r2, #1
 8005418:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800541c:	4313      	orrs	r3, r2
 800541e:	6932      	ldr	r2, [r6, #16]
 8005420:	3a01      	subs	r2, #1
 8005422:	0612      	lsls	r2, r2, #24
 8005424:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8005428:	4313      	orrs	r3, r2
 800542a:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800542c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800542e:	6972      	ldr	r2, [r6, #20]
 8005430:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005434:	4313      	orrs	r3, r2
 8005436:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005438:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800543a:	69b3      	ldr	r3, [r6, #24]
 800543c:	f022 0220 	bic.w	r2, r2, #32
 8005440:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005442:	4b1b      	ldr	r3, [pc, #108]	; (80054b0 <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005444:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005446:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005448:	f022 0210 	bic.w	r2, r2, #16
 800544c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800544e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005450:	69f2      	ldr	r2, [r6, #28]
 8005452:	400b      	ands	r3, r1
 8005454:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005458:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800545a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800545c:	f043 0310 	orr.w	r3, r3, #16
 8005460:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005462:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8005464:	b1ef      	cbz	r7, 80054a2 <RCCEx_PLL2_Config+0xe2>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005466:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005468:	bf0c      	ite	eq
 800546a:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800546e:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8005472:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005474:	4c0d      	ldr	r4, [pc, #52]	; (80054ac <RCCEx_PLL2_Config+0xec>)
 8005476:	6823      	ldr	r3, [r4, #0]
 8005478:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800547c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800547e:	f7fc fd4d 	bl	8001f1c <HAL_GetTick>
 8005482:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005484:	e004      	b.n	8005490 <RCCEx_PLL2_Config+0xd0>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005486:	f7fc fd49 	bl	8001f1c <HAL_GetTick>
 800548a:	1b40      	subs	r0, r0, r5
 800548c:	2802      	cmp	r0, #2
 800548e:	d804      	bhi.n	800549a <RCCEx_PLL2_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005490:	6823      	ldr	r3, [r4, #0]
 8005492:	011b      	lsls	r3, r3, #4
 8005494:	d5f7      	bpl.n	8005486 <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 8005496:	2000      	movs	r0, #0
}
 8005498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800549a:	2003      	movs	r0, #3
}
 800549c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800549e:	2001      	movs	r0, #1
}
 80054a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80054a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80054a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80054a8:	e7e4      	b.n	8005474 <RCCEx_PLL2_Config+0xb4>
 80054aa:	bf00      	nop
 80054ac:	58024400 	.word	0x58024400
 80054b0:	ffff0007 	.word	0xffff0007

080054b4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80054b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80054b6:	4c3a      	ldr	r4, [pc, #232]	; (80055a0 <RCCEx_PLL3_Config+0xec>)
 80054b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80054ba:	f003 0303 	and.w	r3, r3, #3
 80054be:	2b03      	cmp	r3, #3
 80054c0:	d067      	beq.n	8005592 <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	4606      	mov	r6, r0
 80054c6:	460f      	mov	r7, r1
 80054c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054cc:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054ce:	f7fc fd25 	bl	8001f1c <HAL_GetTick>
 80054d2:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80054d4:	e004      	b.n	80054e0 <RCCEx_PLL3_Config+0x2c>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80054d6:	f7fc fd21 	bl	8001f1c <HAL_GetTick>
 80054da:	1b43      	subs	r3, r0, r5
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d856      	bhi.n	800558e <RCCEx_PLL3_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80054e0:	6823      	ldr	r3, [r4, #0]
 80054e2:	009a      	lsls	r2, r3, #2
 80054e4:	d4f7      	bmi.n	80054d6 <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80054e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80054e8:	6832      	ldr	r2, [r6, #0]
 80054ea:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 80054ee:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 80054f2:	62a3      	str	r3, [r4, #40]	; 0x28
 80054f4:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 80054f8:	3b01      	subs	r3, #1
 80054fa:	3a01      	subs	r2, #1
 80054fc:	025b      	lsls	r3, r3, #9
 80054fe:	0412      	lsls	r2, r2, #16
 8005500:	b29b      	uxth	r3, r3
 8005502:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8005506:	4313      	orrs	r3, r2
 8005508:	6872      	ldr	r2, [r6, #4]
 800550a:	3a01      	subs	r2, #1
 800550c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005510:	4313      	orrs	r3, r2
 8005512:	6932      	ldr	r2, [r6, #16]
 8005514:	3a01      	subs	r2, #1
 8005516:	0612      	lsls	r2, r2, #24
 8005518:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800551c:	4313      	orrs	r3, r2
 800551e:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005520:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005522:	6972      	ldr	r2, [r6, #20]
 8005524:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005528:	4313      	orrs	r3, r2
 800552a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800552c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800552e:	69b3      	ldr	r3, [r6, #24]
 8005530:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005534:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005536:	4b1b      	ldr	r3, [pc, #108]	; (80055a4 <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005538:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800553a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800553c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005540:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005542:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005544:	69f2      	ldr	r2, [r6, #28]
 8005546:	400b      	ands	r3, r1
 8005548:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800554c:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800554e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005550:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005554:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005556:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8005558:	b1ef      	cbz	r7, 8005596 <RCCEx_PLL3_Config+0xe2>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800555a:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800555c:	bf0c      	ite	eq
 800555e:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005562:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8005566:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005568:	4c0d      	ldr	r4, [pc, #52]	; (80055a0 <RCCEx_PLL3_Config+0xec>)
 800556a:	6823      	ldr	r3, [r4, #0]
 800556c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005570:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005572:	f7fc fcd3 	bl	8001f1c <HAL_GetTick>
 8005576:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005578:	e004      	b.n	8005584 <RCCEx_PLL3_Config+0xd0>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800557a:	f7fc fccf 	bl	8001f1c <HAL_GetTick>
 800557e:	1b40      	subs	r0, r0, r5
 8005580:	2802      	cmp	r0, #2
 8005582:	d804      	bhi.n	800558e <RCCEx_PLL3_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005584:	6823      	ldr	r3, [r4, #0]
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	d5f7      	bpl.n	800557a <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 800558a:	2000      	movs	r0, #0
}
 800558c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800558e:	2003      	movs	r0, #3
}
 8005590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8005592:	2001      	movs	r0, #1
}
 8005594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005596:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800559a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800559c:	e7e4      	b.n	8005568 <RCCEx_PLL3_Config+0xb4>
 800559e:	bf00      	nop
 80055a0:	58024400 	.word	0x58024400
 80055a4:	ffff0007 	.word	0xffff0007

080055a8 <HAL_RCCEx_PeriphCLKConfig>:
{
 80055a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80055ac:	6803      	ldr	r3, [r0, #0]
{
 80055ae:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80055b0:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 80055b4:	d022      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x54>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80055b6:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80055b8:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80055bc:	f000 8499 	beq.w	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 80055c0:	d811      	bhi.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 80055c2:	2a00      	cmp	r2, #0
 80055c4:	f000 8503 	beq.w	8005fce <HAL_RCCEx_PeriphCLKConfig+0xa26>
 80055c8:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80055cc:	f040 84fc 	bne.w	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80055d0:	2102      	movs	r1, #2
 80055d2:	3004      	adds	r0, #4
 80055d4:	f7ff fef4 	bl	80053c0 <RCCEx_PLL2_Config>
 80055d8:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80055da:	2e00      	cmp	r6, #0
 80055dc:	f040 8491 	bne.w	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x95a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80055e0:	6e62      	ldr	r2, [r4, #100]	; 0x64
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80055e2:	6823      	ldr	r3, [r4, #0]
 80055e4:	e003      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x46>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80055e6:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 80055ea:	f040 84ed 	bne.w	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80055ee:	48a8      	ldr	r0, [pc, #672]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80055f0:	2600      	movs	r6, #0
 80055f2:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80055f4:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 80055f8:	430a      	orrs	r2, r1
 80055fa:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80055fc:	05dd      	lsls	r5, r3, #23
 80055fe:	d50a      	bpl.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8005600:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005602:	2a04      	cmp	r2, #4
 8005604:	d806      	bhi.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8005606:	e8df f012 	tbh	[pc, r2, lsl #1]
 800560a:	04ad      	.short	0x04ad
 800560c:	0493048c 	.word	0x0493048c
 8005610:	02e902e9 	.word	0x02e902e9
 8005614:	2601      	movs	r6, #1
 8005616:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005618:	0598      	lsls	r0, r3, #22
 800561a:	d51b      	bpl.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xac>
    switch(PeriphClkInit->Sai23ClockSelection)
 800561c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800561e:	2a80      	cmp	r2, #128	; 0x80
 8005620:	f000 8497 	beq.w	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 8005624:	f200 80ec 	bhi.w	8005800 <HAL_RCCEx_PeriphCLKConfig+0x258>
 8005628:	2a00      	cmp	r2, #0
 800562a:	f000 8394 	beq.w	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800562e:	2a40      	cmp	r2, #64	; 0x40
 8005630:	f040 80ed 	bne.w	800580e <HAL_RCCEx_PeriphCLKConfig+0x266>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005634:	2100      	movs	r1, #0
 8005636:	1d20      	adds	r0, r4, #4
 8005638:	f7ff fec2 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800563c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800563e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005640:	2d00      	cmp	r5, #0
 8005642:	f040 836e 	bne.w	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x77a>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005646:	4992      	ldr	r1, [pc, #584]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8005648:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800564a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800564c:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 8005650:	4302      	orrs	r2, r0
 8005652:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005654:	0559      	lsls	r1, r3, #21
 8005656:	d51f      	bpl.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0xf0>
    switch(PeriphClkInit->Sai4AClockSelection)
 8005658:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 800565c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8005660:	f000 8456 	beq.w	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x968>
 8005664:	f200 80d6 	bhi.w	8005814 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005668:	2a00      	cmp	r2, #0
 800566a:	f000 837a 	beq.w	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
 800566e:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8005672:	f040 80d7 	bne.w	8005824 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005676:	2100      	movs	r1, #0
 8005678:	1d20      	adds	r0, r4, #4
 800567a:	f7ff fea1 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800567e:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005680:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005682:	2d00      	cmp	r5, #0
 8005684:	f040 8351 	bne.w	8005d2a <HAL_RCCEx_PeriphCLKConfig+0x782>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005688:	4981      	ldr	r1, [pc, #516]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800568a:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 800568e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8005690:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 8005694:	4302      	orrs	r2, r0
 8005696:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005698:	051a      	lsls	r2, r3, #20
 800569a:	d51f      	bpl.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x134>
    switch(PeriphClkInit->Sai4BClockSelection)
 800569c:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 80056a0:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 80056a4:	f000 8465 	beq.w	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x9ca>
 80056a8:	f200 80bf 	bhi.w	800582a <HAL_RCCEx_PeriphCLKConfig+0x282>
 80056ac:	2a00      	cmp	r2, #0
 80056ae:	f000 835e 	beq.w	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x7c6>
 80056b2:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 80056b6:	f040 80c0 	bne.w	800583a <HAL_RCCEx_PeriphCLKConfig+0x292>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80056ba:	2100      	movs	r1, #0
 80056bc:	1d20      	adds	r0, r4, #4
 80056be:	f7ff fe7f 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80056c2:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80056c4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80056c6:	2d00      	cmp	r5, #0
 80056c8:	f040 8333 	bne.w	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80056cc:	4970      	ldr	r1, [pc, #448]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80056ce:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 80056d2:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80056d4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80056d8:	4302      	orrs	r2, r0
 80056da:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80056dc:	019f      	lsls	r7, r3, #6
 80056de:	d518      	bpl.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    switch(PeriphClkInit->QspiClockSelection)
 80056e0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80056e2:	2a20      	cmp	r2, #32
 80056e4:	f000 83ce 	beq.w	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 80056e8:	f200 80aa 	bhi.w	8005840 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80056ec:	b13a      	cbz	r2, 80056fe <HAL_RCCEx_PeriphCLKConfig+0x156>
 80056ee:	2a10      	cmp	r2, #16
 80056f0:	f040 80a9 	bne.w	8005846 <HAL_RCCEx_PeriphCLKConfig+0x29e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056f4:	4966      	ldr	r1, [pc, #408]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80056f6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80056f8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80056fc:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80056fe:	2d00      	cmp	r5, #0
 8005700:	f040 8360 	bne.w	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005704:	4962      	ldr	r1, [pc, #392]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8005706:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005708:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800570a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800570e:	4302      	orrs	r2, r0
 8005710:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005712:	04d8      	lsls	r0, r3, #19
 8005714:	d51d      	bpl.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch(PeriphClkInit->Spi123ClockSelection)
 8005716:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005718:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800571c:	f000 8410 	beq.w	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8005720:	f200 8094 	bhi.w	800584c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 8005724:	2a00      	cmp	r2, #0
 8005726:	f000 8328 	beq.w	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800572a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800572e:	f040 8095 	bne.w	800585c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005732:	2100      	movs	r1, #0
 8005734:	1d20      	adds	r0, r4, #4
 8005736:	f7ff fe43 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800573a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800573c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800573e:	2d00      	cmp	r5, #0
 8005740:	f040 82f1 	bne.w	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x77e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005744:	4952      	ldr	r1, [pc, #328]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8005746:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8005748:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800574a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800574e:	4302      	orrs	r2, r0
 8005750:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005752:	0499      	lsls	r1, r3, #18
 8005754:	d51a      	bpl.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->Spi45ClockSelection)
 8005756:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005758:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 800575c:	f000 8376 	beq.w	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8005760:	d87f      	bhi.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8005762:	b14a      	cbz	r2, 8005778 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8005764:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005768:	f040 8083 	bne.w	8005872 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800576c:	2101      	movs	r1, #1
 800576e:	1d20      	adds	r0, r4, #4
 8005770:	f7ff fe26 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005774:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005776:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005778:	2d00      	cmp	r5, #0
 800577a:	f040 8325 	bne.w	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800577e:	4944      	ldr	r1, [pc, #272]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8005780:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8005782:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005784:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8005788:	4302      	orrs	r2, r0
 800578a:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800578c:	045a      	lsls	r2, r3, #17
 800578e:	d51b      	bpl.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x220>
    switch(PeriphClkInit->Spi6ClockSelection)
 8005790:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 8005794:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8005798:	f000 8362 	beq.w	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800579c:	d86c      	bhi.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800579e:	b142      	cbz	r2, 80057b2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80057a0:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80057a4:	d170      	bne.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80057a6:	2101      	movs	r1, #1
 80057a8:	1d20      	adds	r0, r4, #4
 80057aa:	f7ff fe09 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80057ae:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80057b0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80057b2:	2d00      	cmp	r5, #0
 80057b4:	f040 830a 	bne.w	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x824>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80057b8:	4935      	ldr	r1, [pc, #212]	; (8005890 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80057ba:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 80057be:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80057c0:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 80057c4:	4302      	orrs	r2, r0
 80057c6:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80057c8:	041f      	lsls	r7, r3, #16
 80057ca:	d50d      	bpl.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch(PeriphClkInit->FdcanClockSelection)
 80057cc:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80057ce:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80057d2:	f000 834f 	beq.w	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 80057d6:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80057da:	f000 820b 	beq.w	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80057de:	2a00      	cmp	r2, #0
 80057e0:	f000 820e 	beq.w	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x658>
 80057e4:	2601      	movs	r6, #1
 80057e6:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80057e8:	01d8      	lsls	r0, r3, #7
 80057ea:	d55d      	bpl.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->FmcClockSelection)
 80057ec:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80057ee:	2a03      	cmp	r2, #3
 80057f0:	f200 8418 	bhi.w	8006024 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
 80057f4:	e8df f012 	tbh	[pc, r2, lsl #1]
 80057f8:	035a0054 	.word	0x035a0054
 80057fc:	0054004e 	.word	0x0054004e
    switch(PeriphClkInit->Sai23ClockSelection)
 8005800:	2ac0      	cmp	r2, #192	; 0xc0
 8005802:	f43f af1d 	beq.w	8005640 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005806:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800580a:	f43f af19 	beq.w	8005640 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800580e:	2601      	movs	r6, #1
 8005810:	4635      	mov	r5, r6
 8005812:	e71f      	b.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xac>
    switch(PeriphClkInit->Sai4AClockSelection)
 8005814:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 8005818:	f43f af33 	beq.w	8005682 <HAL_RCCEx_PeriphCLKConfig+0xda>
 800581c:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8005820:	f43f af2f 	beq.w	8005682 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8005824:	2601      	movs	r6, #1
 8005826:	4635      	mov	r5, r6
 8005828:	e736      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0xf0>
    switch(PeriphClkInit->Sai4BClockSelection)
 800582a:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 800582e:	f43f af4a 	beq.w	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8005832:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8005836:	f43f af46 	beq.w	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 800583a:	2601      	movs	r6, #1
 800583c:	4635      	mov	r5, r6
 800583e:	e74d      	b.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x134>
    switch(PeriphClkInit->QspiClockSelection)
 8005840:	2a30      	cmp	r2, #48	; 0x30
 8005842:	f43f af5c 	beq.w	80056fe <HAL_RCCEx_PeriphCLKConfig+0x156>
 8005846:	2601      	movs	r6, #1
 8005848:	4635      	mov	r5, r6
 800584a:	e762      	b.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    switch(PeriphClkInit->Spi123ClockSelection)
 800584c:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8005850:	f43f af75 	beq.w	800573e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005854:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8005858:	f43f af71 	beq.w	800573e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800585c:	2601      	movs	r6, #1
 800585e:	4635      	mov	r5, r6
 8005860:	e777      	b.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch(PeriphClkInit->Spi45ClockSelection)
 8005862:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8005866:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 800586a:	d085      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 800586c:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8005870:	d082      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8005872:	2601      	movs	r6, #1
 8005874:	4635      	mov	r5, r6
 8005876:	e789      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->Spi6ClockSelection)
 8005878:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 800587c:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8005880:	d097      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005882:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8005886:	d094      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005888:	2601      	movs	r6, #1
 800588a:	4635      	mov	r5, r6
 800588c:	e79c      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x220>
 800588e:	bf00      	nop
 8005890:	58024400 	.word	0x58024400
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005894:	2102      	movs	r1, #2
 8005896:	1d20      	adds	r0, r4, #4
 8005898:	f7ff fd92 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800589c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800589e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80058a0:	2d00      	cmp	r5, #0
 80058a2:	f000 8272 	beq.w	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x7e2>
 80058a6:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058a8:	0259      	lsls	r1, r3, #9
 80058aa:	f100 81ee 	bmi.w	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80058ae:	07df      	lsls	r7, r3, #31
 80058b0:	d52f      	bpl.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    switch(PeriphClkInit->Usart16ClockSelection)
 80058b2:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80058b4:	2a28      	cmp	r2, #40	; 0x28
 80058b6:	d82a      	bhi.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x366>
 80058b8:	e8df f012 	tbh	[pc, r2, lsl #1]
 80058bc:	002901dc 	.word	0x002901dc
 80058c0:	00290029 	.word	0x00290029
 80058c4:	00290029 	.word	0x00290029
 80058c8:	00290029 	.word	0x00290029
 80058cc:	00290378 	.word	0x00290378
 80058d0:	00290029 	.word	0x00290029
 80058d4:	00290029 	.word	0x00290029
 80058d8:	00290029 	.word	0x00290029
 80058dc:	002901d5 	.word	0x002901d5
 80058e0:	00290029 	.word	0x00290029
 80058e4:	00290029 	.word	0x00290029
 80058e8:	00290029 	.word	0x00290029
 80058ec:	002901dc 	.word	0x002901dc
 80058f0:	00290029 	.word	0x00290029
 80058f4:	00290029 	.word	0x00290029
 80058f8:	00290029 	.word	0x00290029
 80058fc:	002901dc 	.word	0x002901dc
 8005900:	00290029 	.word	0x00290029
 8005904:	00290029 	.word	0x00290029
 8005908:	00290029 	.word	0x00290029
 800590c:	01dc      	.short	0x01dc
 800590e:	2601      	movs	r6, #1
 8005910:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005912:	0798      	lsls	r0, r3, #30
 8005914:	d516      	bpl.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x39c>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005916:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8005918:	2a05      	cmp	r2, #5
 800591a:	f200 8380 	bhi.w	800601e <HAL_RCCEx_PeriphCLKConfig+0xa76>
 800591e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005922:	000d      	.short	0x000d
 8005924:	00060331 	.word	0x00060331
 8005928:	000d000d 	.word	0x000d000d
 800592c:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800592e:	2101      	movs	r1, #1
 8005930:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005934:	f7ff fdbe 	bl	80054b4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005938:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800593a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800593c:	2d00      	cmp	r5, #0
 800593e:	f000 822e 	beq.w	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8005942:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005944:	0759      	lsls	r1, r3, #29
 8005946:	d517      	bpl.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005948:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800594c:	2a05      	cmp	r2, #5
 800594e:	f200 836c 	bhi.w	800602a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8005952:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005956:	000d      	.short	0x000d
 8005958:	00060321 	.word	0x00060321
 800595c:	000d000d 	.word	0x000d000d
 8005960:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005962:	2101      	movs	r1, #1
 8005964:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005968:	f7ff fda4 	bl	80054b4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800596c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800596e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005970:	2d00      	cmp	r5, #0
 8005972:	f000 821c 	beq.w	8005dae <HAL_RCCEx_PeriphCLKConfig+0x806>
 8005976:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005978:	069a      	lsls	r2, r3, #26
 800597a:	d51d      	bpl.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x410>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800597c:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8005980:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8005984:	f000 8287 	beq.w	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005988:	f200 80e6 	bhi.w	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x5b0>
 800598c:	b14a      	cbz	r2, 80059a2 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800598e:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8005992:	f040 80eb 	bne.w	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005996:	2100      	movs	r1, #0
 8005998:	1d20      	adds	r0, r4, #4
 800599a:	f7ff fd11 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800599e:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80059a0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80059a2:	2d00      	cmp	r5, #0
 80059a4:	f040 81ef 	bne.w	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x7de>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059a8:	49a4      	ldr	r1, [pc, #656]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 80059aa:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80059ae:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80059b0:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 80059b4:	4302      	orrs	r2, r0
 80059b6:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80059b8:	065f      	lsls	r7, r3, #25
 80059ba:	d51d      	bpl.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80059bc:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 80059c0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80059c4:	f000 822e 	beq.w	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x87c>
 80059c8:	f200 80d3 	bhi.w	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 80059cc:	b14a      	cbz	r2, 80059e2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80059ce:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80059d2:	f040 80d8 	bne.w	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x5de>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80059d6:	2100      	movs	r1, #0
 80059d8:	1d20      	adds	r0, r4, #4
 80059da:	f7ff fcf1 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80059de:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80059e0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80059e2:	2d00      	cmp	r5, #0
 80059e4:	f040 81f4 	bne.w	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x828>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80059e8:	4994      	ldr	r1, [pc, #592]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 80059ea:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 80059ee:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80059f0:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80059f4:	4302      	orrs	r2, r0
 80059f6:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80059f8:	0618      	lsls	r0, r3, #24
 80059fa:	d51d      	bpl.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x490>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80059fc:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8005a00:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8005a04:	f000 8218 	beq.w	8005e38 <HAL_RCCEx_PeriphCLKConfig+0x890>
 8005a08:	f200 80c0 	bhi.w	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8005a0c:	b14a      	cbz	r2, 8005a22 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8005a0e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005a12:	f040 80c5 	bne.w	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005a16:	2100      	movs	r1, #0
 8005a18:	1d20      	adds	r0, r4, #4
 8005a1a:	f7ff fcd1 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005a1e:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005a20:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005a22:	2d00      	cmp	r5, #0
 8005a24:	f040 81b9 	bne.w	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x7f2>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005a28:	4984      	ldr	r1, [pc, #528]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005a2a:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8005a2e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8005a30:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005a34:	4302      	orrs	r2, r0
 8005a36:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005a38:	0719      	lsls	r1, r3, #28
 8005a3a:	d50b      	bpl.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005a3c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8005a40:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8005a44:	f000 823b 	beq.w	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x916>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005a48:	487c      	ldr	r0, [pc, #496]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005a4a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8005a4c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005a50:	430a      	orrs	r2, r1
 8005a52:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a54:	06da      	lsls	r2, r3, #27
 8005a56:	d50b      	bpl.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005a58:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8005a5c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8005a60:	f000 823a 	beq.w	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x930>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005a64:	4875      	ldr	r0, [pc, #468]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005a66:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8005a68:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a70:	031f      	lsls	r7, r3, #12
 8005a72:	d50e      	bpl.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
    switch(PeriphClkInit->AdcClockSelection)
 8005a74:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8005a78:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8005a7c:	f000 80e0 	beq.w	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x698>
 8005a80:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8005a84:	f000 80e3 	beq.w	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8005a88:	2900      	cmp	r1, #0
 8005a8a:	f000 81c3 	beq.w	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x86c>
 8005a8e:	2601      	movs	r6, #1
 8005a90:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a92:	0358      	lsls	r0, r3, #13
 8005a94:	d50f      	bpl.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
    switch(PeriphClkInit->UsbClockSelection)
 8005a96:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8005a9a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8005a9e:	f000 80ba 	beq.w	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005aa2:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8005aa6:	f000 80bd 	beq.w	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x67c>
 8005aaa:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8005aae:	f000 81a9 	beq.w	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x85c>
 8005ab2:	2601      	movs	r6, #1
 8005ab4:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005ab6:	03d9      	lsls	r1, r3, #15
 8005ab8:	d509      	bpl.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x526>
    switch(PeriphClkInit->SdmmcClockSelection)
 8005aba:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8005abc:	2a00      	cmp	r2, #0
 8005abe:	f000 818f 	beq.w	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x838>
 8005ac2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005ac6:	f000 8136 	beq.w	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x78e>
 8005aca:	2601      	movs	r6, #1
 8005acc:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005ace:	009a      	lsls	r2, r3, #2
 8005ad0:	f100 811c 	bmi.w	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x764>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005ad4:	039f      	lsls	r7, r3, #14
 8005ad6:	d466      	bmi.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
    return HAL_OK;
 8005ad8:	1e30      	subs	r0, r6, #0
 8005ada:	bf18      	it	ne
 8005adc:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005ade:	02de      	lsls	r6, r3, #11
 8005ae0:	d506      	bpl.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x548>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005ae2:	4956      	ldr	r1, [pc, #344]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005ae4:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8005ae6:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005ae8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005aec:	432a      	orrs	r2, r5
 8005aee:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005af0:	00dd      	lsls	r5, r3, #3
 8005af2:	d507      	bpl.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005af4:	4951      	ldr	r1, [pc, #324]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005af6:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8005afa:	690a      	ldr	r2, [r1, #16]
 8005afc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005b00:	432a      	orrs	r2, r5
 8005b02:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b04:	0299      	lsls	r1, r3, #10
 8005b06:	d506      	bpl.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x56e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b08:	494c      	ldr	r1, [pc, #304]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005b0a:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8005b0c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005b0e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005b12:	432a      	orrs	r2, r5
 8005b14:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005b16:	005a      	lsls	r2, r3, #1
 8005b18:	d509      	bpl.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x586>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b1a:	4a48      	ldr	r2, [pc, #288]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005b1c:	6911      	ldr	r1, [r2, #16]
 8005b1e:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8005b22:	6111      	str	r1, [r2, #16]
 8005b24:	6911      	ldr	r1, [r2, #16]
 8005b26:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 8005b2a:	4329      	orrs	r1, r5
 8005b2c:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	da06      	bge.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x598>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005b32:	4942      	ldr	r1, [pc, #264]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005b34:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8005b36:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8005b38:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005b3c:	432a      	orrs	r2, r5
 8005b3e:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005b40:	021b      	lsls	r3, r3, #8
 8005b42:	d507      	bpl.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005b44:	4a3d      	ldr	r2, [pc, #244]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005b46:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8005b4a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005b4c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005b50:	430b      	orrs	r3, r1
 8005b52:	6553      	str	r3, [r2, #84]	; 0x54
}
 8005b54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005b58:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8005b5c:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8005b60:	f43f af1f 	beq.w	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8005b64:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8005b68:	f43f af1b 	beq.w	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8005b6c:	2601      	movs	r6, #1
 8005b6e:	4635      	mov	r5, r6
 8005b70:	e722      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x410>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005b72:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8005b76:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8005b7a:	f43f af32 	beq.w	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005b7e:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8005b82:	f43f af2e 	beq.w	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005b86:	2601      	movs	r6, #1
 8005b88:	4635      	mov	r5, r6
 8005b8a:	e735      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005b8c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8005b90:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8005b94:	f43f af45 	beq.w	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8005b98:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8005b9c:	f43f af41 	beq.w	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8005ba0:	2601      	movs	r6, #1
 8005ba2:	4635      	mov	r5, r6
 8005ba4:	e748      	b.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x490>
    switch(PeriphClkInit->RngClockSelection)
 8005ba6:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8005ba8:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005bac:	f000 8121 	beq.w	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x84a>
 8005bb0:	d906      	bls.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8005bb2:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 8005bb6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005bba:	d003      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8005bbc:	2001      	movs	r0, #1
 8005bbe:	e78e      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x536>
 8005bc0:	2a00      	cmp	r2, #0
 8005bc2:	d1fb      	bne.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x614>
    if(ret == HAL_OK)
 8005bc4:	2d00      	cmp	r5, #0
 8005bc6:	d1f9      	bne.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x614>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005bc8:	4d1c      	ldr	r5, [pc, #112]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
    return HAL_OK;
 8005bca:	1e30      	subs	r0, r6, #0
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005bcc:	6d69      	ldr	r1, [r5, #84]	; 0x54
    return HAL_OK;
 8005bce:	bf18      	it	ne
 8005bd0:	2001      	movne	r0, #1
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005bd2:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8005bd6:	430a      	orrs	r2, r1
 8005bd8:	656a      	str	r2, [r5, #84]	; 0x54
 8005bda:	e780      	b.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch(PeriphClkInit->Sai1ClockSelection)
 8005bdc:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8005bde:	2d00      	cmp	r5, #0
 8005be0:	f040 80a5 	bne.w	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x786>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005be4:	4915      	ldr	r1, [pc, #84]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005be6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005be8:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005bea:	f022 0207 	bic.w	r2, r2, #7
 8005bee:	4302      	orrs	r2, r0
 8005bf0:	650a      	str	r2, [r1, #80]	; 0x50
 8005bf2:	e511      	b.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x70>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005bf4:	2101      	movs	r1, #1
 8005bf6:	1d20      	adds	r0, r4, #4
 8005bf8:	f7ff fbe2 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005bfc:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005bfe:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005c00:	2d00      	cmp	r5, #0
 8005c02:	f040 80dd 	bne.w	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x818>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c06:	490d      	ldr	r1, [pc, #52]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005c08:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8005c0a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005c0c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005c10:	4302      	orrs	r2, r0
 8005c12:	650a      	str	r2, [r1, #80]	; 0x50
 8005c14:	e5e8      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x240>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005c16:	2101      	movs	r1, #1
 8005c18:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005c1c:	f7ff fc4a 	bl	80054b4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005c20:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005c22:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005c24:	2d00      	cmp	r5, #0
 8005c26:	f040 80d9 	bne.w	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x834>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c2a:	4904      	ldr	r1, [pc, #16]	; (8005c3c <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8005c2c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8005c30:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005c32:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8005c36:	4302      	orrs	r2, r0
 8005c38:	654a      	str	r2, [r1, #84]	; 0x54
 8005c3a:	e73c      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
 8005c3c:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005c40:	2102      	movs	r1, #2
 8005c42:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005c46:	f7ff fc35 	bl	80054b4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005c4a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005c4c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005c4e:	2d00      	cmp	r5, #0
 8005c50:	f040 80c2 	bne.w	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x830>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005c54:	49ac      	ldr	r1, [pc, #688]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005c56:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8005c5a:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8005c5c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8005c60:	4302      	orrs	r2, r0
 8005c62:	658a      	str	r2, [r1, #88]	; 0x58
 8005c64:	e715      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005c66:	2101      	movs	r1, #1
 8005c68:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005c6c:	f7ff fc22 	bl	80054b4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005c70:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005c72:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005c74:	2d00      	cmp	r5, #0
 8005c76:	f040 80ad 	bne.w	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x82c>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005c7a:	49a3      	ldr	r1, [pc, #652]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005c7c:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8005c7e:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005c80:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8005c84:	4302      	orrs	r2, r0
 8005c86:	654a      	str	r2, [r1, #84]	; 0x54
 8005c88:	e643      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c8a:	4fa0      	ldr	r7, [pc, #640]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c92:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8005c94:	f7fc f942 	bl	8001f1c <HAL_GetTick>
 8005c98:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c9a:	e006      	b.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x702>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c9c:	f7fc f93e 	bl	8001f1c <HAL_GetTick>
 8005ca0:	eba0 0008 	sub.w	r0, r0, r8
 8005ca4:	2864      	cmp	r0, #100	; 0x64
 8005ca6:	f200 818b 	bhi.w	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xa18>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	05da      	lsls	r2, r3, #23
 8005cae:	d5f5      	bpl.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x6f4>
    if(ret == HAL_OK)
 8005cb0:	2d00      	cmp	r5, #0
 8005cb2:	f040 81b1 	bne.w	8006018 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005cb6:	4a94      	ldr	r2, [pc, #592]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005cb8:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8005cbc:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8005cbe:	4059      	eors	r1, r3
 8005cc0:	f411 7f40 	tst.w	r1, #768	; 0x300
 8005cc4:	d00b      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x736>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005cc6:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8005cc8:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005cca:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8005cce:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8005cd2:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005cd4:	6f10      	ldr	r0, [r2, #112]	; 0x70
 8005cd6:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8005cda:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8005cdc:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005cde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ce2:	f000 817b 	beq.w	8005fdc <HAL_RCCEx_PeriphCLKConfig+0xa34>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ce6:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005cea:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005cee:	f000 8189 	beq.w	8006004 <HAL_RCCEx_PeriphCLKConfig+0xa5c>
 8005cf2:	4985      	ldr	r1, [pc, #532]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005cf4:	690a      	ldr	r2, [r1, #16]
 8005cf6:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8005cfa:	610a      	str	r2, [r1, #16]
 8005cfc:	4a82      	ldr	r2, [pc, #520]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005cfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d02:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8005d04:	430b      	orrs	r3, r1
 8005d06:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005d08:	6823      	ldr	r3, [r4, #0]
 8005d0a:	e5d0      	b.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x306>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005d0c:	2102      	movs	r1, #2
 8005d0e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005d12:	f7ff fbcf 	bl	80054b4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005d16:	6823      	ldr	r3, [r4, #0]
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005d18:	2800      	cmp	r0, #0
 8005d1a:	f43f aedb 	beq.w	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      status=HAL_ERROR;
 8005d1e:	2601      	movs	r6, #1
 8005d20:	e6d8      	b.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8005d22:	462e      	mov	r6, r5
 8005d24:	e496      	b.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8005d26:	462e      	mov	r6, r5
 8005d28:	e513      	b.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005d2a:	462e      	mov	r6, r5
 8005d2c:	e4b4      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0xf0>
 8005d2e:	462e      	mov	r6, r5
 8005d30:	e472      	b.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8005d32:	462e      	mov	r6, r5
 8005d34:	e4d2      	b.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x134>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005d36:	2102      	movs	r1, #2
 8005d38:	1d20      	adds	r0, r4, #4
 8005d3a:	f7ff fb41 	bl	80053c0 <RCCEx_PLL2_Config>
 8005d3e:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005d40:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005d42:	2d00      	cmp	r5, #0
 8005d44:	d153      	bne.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x846>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005d46:	4970      	ldr	r1, [pc, #448]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005d48:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8005d4a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8005d4c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005d50:	4302      	orrs	r2, r0
 8005d52:	64ca      	str	r2, [r1, #76]	; 0x4c
 8005d54:	e6bb      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d56:	496c      	ldr	r1, [pc, #432]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005d58:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005d5a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005d5e:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005d60:	e46e      	b.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x98>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d62:	4969      	ldr	r1, [pc, #420]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005d64:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005d66:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005d6a:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005d6c:	e489      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0xda>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d6e:	4966      	ldr	r1, [pc, #408]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005d70:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005d72:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005d76:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005d78:	e4a5      	b.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d7a:	4963      	ldr	r1, [pc, #396]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005d7c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005d7e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005d82:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005d84:	e4db      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005d86:	462e      	mov	r6, r5
 8005d88:	e616      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x410>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005d8a:	495f      	ldr	r1, [pc, #380]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005d8c:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8005d8e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8005d90:	f022 0203 	bic.w	r2, r2, #3
 8005d94:	4302      	orrs	r2, r0
 8005d96:	64ca      	str	r2, [r1, #76]	; 0x4c
 8005d98:	e586      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8005d9a:	462e      	mov	r6, r5
 8005d9c:	e64c      	b.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x490>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005d9e:	495a      	ldr	r1, [pc, #360]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005da0:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8005da2:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005da4:	f022 0207 	bic.w	r2, r2, #7
 8005da8:	4302      	orrs	r2, r0
 8005daa:	654a      	str	r2, [r1, #84]	; 0x54
 8005dac:	e5ca      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x39c>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005dae:	4956      	ldr	r1, [pc, #344]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005db0:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8005db4:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8005db6:	f022 0207 	bic.w	r2, r2, #7
 8005dba:	4302      	orrs	r2, r0
 8005dbc:	658a      	str	r2, [r1, #88]	; 0x58
 8005dbe:	e5db      	b.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8005dc0:	462e      	mov	r6, r5
 8005dc2:	e511      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8005dc4:	462e      	mov	r6, r5
 8005dc6:	e4a4      	b.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8005dc8:	462e      	mov	r6, r5
 8005dca:	e4df      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8005dcc:	462e      	mov	r6, r5
 8005dce:	e4fb      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8005dd0:	462e      	mov	r6, r5
 8005dd2:	e611      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x450>
 8005dd4:	462e      	mov	r6, r5
 8005dd6:	e59c      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8005dd8:	462e      	mov	r6, r5
 8005dda:	e65a      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 8005ddc:	462e      	mov	r6, r5
 8005dde:	e66a      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005de0:	4949      	ldr	r1, [pc, #292]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005de2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005de4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005de8:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005dea:	2d00      	cmp	r5, #0
 8005dec:	d0ab      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x79e>
 8005dee:	462e      	mov	r6, r5
 8005df0:	e66d      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005df2:	4845      	ldr	r0, [pc, #276]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005df4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005df6:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8005dfa:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8005dfc:	2d00      	cmp	r5, #0
 8005dfe:	f47f aedd 	bne.w	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x614>
 8005e02:	e6e1      	b.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e04:	4940      	ldr	r1, [pc, #256]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005e06:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005e08:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005e0c:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005e0e:	2d00      	cmp	r5, #0
 8005e10:	d1e4      	bne.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x834>
 8005e12:	e70a      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x682>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005e14:	1d20      	adds	r0, r4, #4
 8005e16:	f7ff fad3 	bl	80053c0 <RCCEx_PLL2_Config>
 8005e1a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e1c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005e1e:	2d00      	cmp	r5, #0
 8005e20:	d1da      	bne.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8005e22:	e717      	b.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005e24:	2102      	movs	r1, #2
 8005e26:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005e2a:	f7ff fb43 	bl	80054b4 <RCCEx_PLL3_Config>
 8005e2e:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005e30:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005e32:	2d00      	cmp	r5, #0
 8005e34:	d1cc      	bne.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x828>
 8005e36:	e5d7      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x440>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005e38:	2102      	movs	r1, #2
 8005e3a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005e3e:	f7ff fb39 	bl	80054b4 <RCCEx_PLL3_Config>
 8005e42:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005e44:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005e46:	2d00      	cmp	r5, #0
 8005e48:	d1a7      	bne.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8005e4a:	e5ed      	b.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x480>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005e4c:	2101      	movs	r1, #1
 8005e4e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005e52:	f7ff fb2f 	bl	80054b4 <RCCEx_PLL3_Config>
 8005e56:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005e58:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005e5a:	2d00      	cmp	r5, #0
 8005e5c:	d1b4      	bne.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x820>
 8005e5e:	e48e      	b.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005e60:	2101      	movs	r1, #1
 8005e62:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005e66:	f7ff fb25 	bl	80054b4 <RCCEx_PLL3_Config>
 8005e6a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005e6c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005e6e:	2d00      	cmp	r5, #0
 8005e70:	d1ac      	bne.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x824>
 8005e72:	e4a1      	b.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e74:	4924      	ldr	r1, [pc, #144]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005e76:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005e78:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005e7c:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005e7e:	2d00      	cmp	r5, #0
 8005e80:	d19e      	bne.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x818>
 8005e82:	e6c0      	b.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x65e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005e84:	2102      	movs	r1, #2
 8005e86:	1d20      	adds	r0, r4, #4
 8005e88:	f7ff fa9a 	bl	80053c0 <RCCEx_PLL2_Config>
 8005e8c:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005e8e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005e90:	2d00      	cmp	r5, #0
 8005e92:	d197      	bne.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x81c>
 8005e94:	e436      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005e96:	2102      	movs	r1, #2
 8005e98:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005e9c:	f7ff fb0a 	bl	80054b4 <RCCEx_PLL3_Config>
 8005ea0:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005ea2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005ea4:	2d00      	cmp	r5, #0
 8005ea6:	f47f af6e 	bne.w	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x7de>
 8005eaa:	e57d      	b.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x400>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005eac:	4916      	ldr	r1, [pc, #88]	; (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8005eae:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005eb0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005eb4:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005eb6:	2d00      	cmp	r5, #0
 8005eb8:	f47f acf5 	bne.w	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8005ebc:	e765      	b.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x7e2>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005ebe:	2102      	movs	r1, #2
 8005ec0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005ec4:	f7ff faf6 	bl	80054b4 <RCCEx_PLL3_Config>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005ec8:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005ecc:	6823      	ldr	r3, [r4, #0]
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	f43f adba 	beq.w	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
          status = HAL_ERROR;
 8005ed4:	2601      	movs	r6, #1
 8005ed6:	e5b7      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005ed8:	2102      	movs	r1, #2
 8005eda:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005ede:	f7ff fae9 	bl	80054b4 <RCCEx_PLL3_Config>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ee2:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005ee6:	6823      	ldr	r3, [r4, #0]
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005ee8:	2800      	cmp	r0, #0
 8005eea:	f43f adbb 	beq.w	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
        status = HAL_ERROR;
 8005eee:	2601      	movs	r6, #1
 8005ef0:	e5b8      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005ef2:	2102      	movs	r1, #2
 8005ef4:	3024      	adds	r0, #36	; 0x24
 8005ef6:	f7ff fadd 	bl	80054b4 <RCCEx_PLL3_Config>
 8005efa:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8005efc:	2e00      	cmp	r6, #0
 8005efe:	f43f ab6f 	beq.w	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x38>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	f7ff bb7a 	b.w	80055fc <HAL_RCCEx_PeriphCLKConfig+0x54>
 8005f08:	58024400 	.word	0x58024400
 8005f0c:	58024800 	.word	0x58024800
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005f10:	2100      	movs	r1, #0
 8005f12:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005f16:	f7ff facd 	bl	80054b4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005f1a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005f1c:	4605      	mov	r5, r0
      break;
 8005f1e:	f7ff bbb0 	b.w	8005682 <HAL_RCCEx_PeriphCLKConfig+0xda>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005f22:	2100      	movs	r1, #0
 8005f24:	1d20      	adds	r0, r4, #4
 8005f26:	f7ff fa4b 	bl	80053c0 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005f2a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005f2c:	4605      	mov	r5, r0
      break;
 8005f2e:	e656      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005f30:	2100      	movs	r1, #0
 8005f32:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005f36:	f7ff fabd 	bl	80054b4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005f3a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005f3c:	4605      	mov	r5, r0
      break;
 8005f3e:	e64e      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005f40:	2100      	movs	r1, #0
 8005f42:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005f46:	f7ff fab5 	bl	80054b4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005f4a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005f4c:	4605      	mov	r5, r0
      break;
 8005f4e:	f7ff bbf6 	b.w	800573e <HAL_RCCEx_PeriphCLKConfig+0x196>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005f52:	2100      	movs	r1, #0
 8005f54:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005f58:	f7ff faac 	bl	80054b4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005f5c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005f5e:	4605      	mov	r5, r0
      break;
 8005f60:	f7ff bb6e 	b.w	8005640 <HAL_RCCEx_PeriphCLKConfig+0x98>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f64:	4932      	ldr	r1, [pc, #200]	; (8006030 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
      break;
 8005f66:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f68:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005f6a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005f6e:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005f70:	e635      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f72:	2100      	movs	r1, #0
 8005f74:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005f78:	f7ff fa9c 	bl	80054b4 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005f7c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f7e:	4605      	mov	r5, r0
      break;
 8005f80:	f7ff bba1 	b.w	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005f84:	2101      	movs	r1, #1
 8005f86:	1d20      	adds	r0, r4, #4
 8005f88:	f7ff fa1a 	bl	80053c0 <RCCEx_PLL2_Config>
 8005f8c:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005f8e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005f90:	2d00      	cmp	r5, #0
 8005f92:	f47f acd6 	bne.w	8005942 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8005f96:	e702      	b.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005f98:	2101      	movs	r1, #1
 8005f9a:	1d20      	adds	r0, r4, #4
 8005f9c:	f7ff fa10 	bl	80053c0 <RCCEx_PLL2_Config>
 8005fa0:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005fa2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005fa4:	2d00      	cmp	r5, #0
 8005fa6:	f47f ace6 	bne.w	8005976 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8005faa:	e700      	b.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x806>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005fac:	2101      	movs	r1, #1
 8005fae:	1d20      	adds	r0, r4, #4
 8005fb0:	f7ff fa06 	bl	80053c0 <RCCEx_PLL2_Config>
 8005fb4:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005fb6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005fb8:	2d00      	cmp	r5, #0
 8005fba:	f47f af0b 	bne.w	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8005fbe:	e65c      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x6d2>
            ret = HAL_TIMEOUT;
 8005fc0:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005fc2:	6823      	ldr	r3, [r4, #0]
            ret = HAL_TIMEOUT;
 8005fc4:	4635      	mov	r5, r6
 8005fc6:	e472      	b.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8005fc8:	2601      	movs	r6, #1
 8005fca:	f7ff bb17 	b.w	80055fc <HAL_RCCEx_PeriphCLKConfig+0x54>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fce:	4818      	ldr	r0, [pc, #96]	; (8006030 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005fd0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005fd2:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8005fd6:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8005fd8:	f7ff bb09 	b.w	80055ee <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8005fdc:	f7fb ff9e 	bl	8001f1c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005fe0:	f8df 804c 	ldr.w	r8, [pc, #76]	; 8006030 <HAL_RCCEx_PeriphCLKConfig+0xa88>
        tickstart = HAL_GetTick();
 8005fe4:	4607      	mov	r7, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fe6:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005fea:	e004      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0xa4e>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fec:	f7fb ff96 	bl	8001f1c <HAL_GetTick>
 8005ff0:	1bc0      	subs	r0, r0, r7
 8005ff2:	4548      	cmp	r0, r9
 8005ff4:	d8e4      	bhi.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xa18>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ff6:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8005ffa:	079b      	lsls	r3, r3, #30
 8005ffc:	d5f6      	bpl.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0xa44>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ffe:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8006002:	e670      	b.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006004:	480a      	ldr	r0, [pc, #40]	; (8006030 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006006:	4a0b      	ldr	r2, [pc, #44]	; (8006034 <HAL_RCCEx_PeriphCLKConfig+0xa8c>)
 8006008:	6901      	ldr	r1, [r0, #16]
 800600a:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800600e:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8006012:	430a      	orrs	r2, r1
 8006014:	6102      	str	r2, [r0, #16]
 8006016:	e671      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x754>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006018:	6823      	ldr	r3, [r4, #0]
 800601a:	462e      	mov	r6, r5
 800601c:	e447      	b.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800601e:	2601      	movs	r6, #1
 8006020:	4635      	mov	r5, r6
 8006022:	e48f      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x39c>
    switch(PeriphClkInit->FmcClockSelection)
 8006024:	2601      	movs	r6, #1
 8006026:	4635      	mov	r5, r6
 8006028:	e43e      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800602a:	2601      	movs	r6, #1
 800602c:	4635      	mov	r5, r6
 800602e:	e4a3      	b.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8006030:	58024400 	.word	0x58024400
 8006034:	00ffffcf 	.word	0x00ffffcf

08006038 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006038:	4b4f      	ldr	r3, [pc, #316]	; (8006178 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 800603a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800603c:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800603e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006040:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 8006042:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8006046:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800604a:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 800604c:	d05c      	beq.n	8006108 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800604e:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006052:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006056:	f001 0103 	and.w	r1, r1, #3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800605a:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800605e:	2901      	cmp	r1, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8006060:	ee07 4a90 	vmov	s15, r4
 8006064:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8006068:	d003      	beq.n	8006072 <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 800606a:	2902      	cmp	r1, #2
 800606c:	d075      	beq.n	800615a <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 800606e:	2900      	cmp	r1, #0
 8006070:	d04f      	beq.n	8006112 <HAL_RCCEx_GetPLL2ClockFreq+0xda>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006072:	ee07 2a90 	vmov	s15, r2
 8006076:	eddf 6a41 	vldr	s13, [pc, #260]	; 800617c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800607a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800607e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006080:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8006084:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8006180 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8006088:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800608c:	ee06 3a90 	vmov	s13, r3
 8006090:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8006094:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006098:	ee76 6a85 	vadd.f32	s13, s13, s10
 800609c:	eee7 6a25 	vfma.f32	s13, s14, s11
 80060a0:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80060a4:	4a34      	ldr	r2, [pc, #208]	; (8006178 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 80060a6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80060aa:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80060ac:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80060b0:	ee07 3a10 	vmov	s14, r3
 80060b4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 80060b8:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80060ba:	ee37 7a06 	vadd.f32	s14, s14, s12
 80060be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060c6:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80060ca:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80060cc:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80060d0:	ee07 3a10 	vmov	s14, r3
 80060d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80060d8:	ee37 7a06 	vadd.f32	s14, s14, s12
 80060dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060e4:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80060e8:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80060ea:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80060ee:	ee07 3a90 	vmov	s15, r3
 80060f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80060f6:	ee77 7a86 	vadd.f32	s15, s15, s12
 80060fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060fe:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8006102:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8006106:	4770      	bx	lr
 8006108:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800610a:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800610e:	6082      	str	r2, [r0, #8]
}
 8006110:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006112:	6819      	ldr	r1, [r3, #0]
 8006114:	0689      	lsls	r1, r1, #26
 8006116:	d527      	bpl.n	8006168 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006118:	681c      	ldr	r4, [r3, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800611a:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800611e:	4919      	ldr	r1, [pc, #100]	; (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006120:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8006124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006126:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800612a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800612e:	ed9f 5a14 	vldr	s10, [pc, #80]	; 8006180 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8006132:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006136:	40d1      	lsrs	r1, r2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006138:	ee06 3a90 	vmov	s13, r3
 800613c:	ee05 1a90 	vmov	s11, r1
 8006140:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006144:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8006148:	ee76 6a86 	vadd.f32	s13, s13, s12
 800614c:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8006150:	eee7 6a05 	vfma.f32	s13, s14, s10
 8006154:	ee66 6a26 	vmul.f32	s13, s12, s13
 8006158:	e7a4      	b.n	80060a4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800615a:	ee07 2a90 	vmov	s15, r2
 800615e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8006188 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 8006162:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006166:	e78a      	b.n	800607e <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006168:	ee07 2a90 	vmov	s15, r2
 800616c:	eddf 6a07 	vldr	s13, [pc, #28]	; 800618c <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 8006170:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006174:	e783      	b.n	800607e <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8006176:	bf00      	nop
 8006178:	58024400 	.word	0x58024400
 800617c:	4a742400 	.word	0x4a742400
 8006180:	39000000 	.word	0x39000000
 8006184:	03d09000 	.word	0x03d09000
 8006188:	4b742400 	.word	0x4b742400
 800618c:	4c742400 	.word	0x4c742400

08006190 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006190:	4b4f      	ldr	r3, [pc, #316]	; (80062d0 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 8006192:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006194:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8006196:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006198:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 800619a:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800619e:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80061a2:	6c5c      	ldr	r4, [r3, #68]	; 0x44
  if (pll3m != 0U)
 80061a4:	d05c      	beq.n	8006260 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80061a6:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80061aa:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061ae:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80061b2:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 80061b6:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80061b8:	ee07 4a90 	vmov	s15, r4
 80061bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 80061c0:	d003      	beq.n	80061ca <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 80061c2:	2902      	cmp	r1, #2
 80061c4:	d075      	beq.n	80062b2 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 80061c6:	2900      	cmp	r1, #0
 80061c8:	d04f      	beq.n	800626a <HAL_RCCEx_GetPLL3ClockFreq+0xda>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80061ca:	ee07 2a90 	vmov	s15, r2
 80061ce:	eddf 6a41 	vldr	s13, [pc, #260]	; 80062d4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80061d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d8:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80061dc:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80062d8 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 80061e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061e4:	ee06 3a90 	vmov	s13, r3
 80061e8:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80061ec:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80061f0:	ee76 6a85 	vadd.f32	s13, s13, s10
 80061f4:	eee7 6a25 	vfma.f32	s13, s14, s11
 80061f8:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80061fc:	4a34      	ldr	r2, [pc, #208]	; (80062d0 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 80061fe:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8006202:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8006204:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006208:	ee07 3a10 	vmov	s14, r3
 800620c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8006210:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8006212:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006216:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800621a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800621e:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8006222:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8006224:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006228:	ee07 3a10 	vmov	s14, r3
 800622c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006230:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006234:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006238:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800623c:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8006240:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8006242:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006246:	ee07 3a90 	vmov	s15, r3
 800624a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800624e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8006252:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006256:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800625a:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800625e:	4770      	bx	lr
 8006260:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006262:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006266:	6082      	str	r2, [r0, #8]
}
 8006268:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800626a:	6819      	ldr	r1, [r3, #0]
 800626c:	0689      	lsls	r1, r1, #26
 800626e:	d527      	bpl.n	80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006270:	681c      	ldr	r4, [r3, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006272:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006276:	4919      	ldr	r1, [pc, #100]	; (80062dc <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006278:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800627c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800627e:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006282:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006286:	ed9f 5a14 	vldr	s10, [pc, #80]	; 80062d8 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800628a:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800628e:	40d1      	lsrs	r1, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006290:	ee06 3a90 	vmov	s13, r3
 8006294:	ee05 1a90 	vmov	s11, r1
 8006298:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800629c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80062a0:	ee76 6a86 	vadd.f32	s13, s13, s12
 80062a4:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 80062a8:	eee7 6a05 	vfma.f32	s13, s14, s10
 80062ac:	ee66 6a26 	vmul.f32	s13, s12, s13
 80062b0:	e7a4      	b.n	80061fc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80062b2:	ee07 2a90 	vmov	s15, r2
 80062b6:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80062e0 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 80062ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80062be:	e78a      	b.n	80061d6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80062c0:	ee07 2a90 	vmov	s15, r2
 80062c4:	eddf 6a07 	vldr	s13, [pc, #28]	; 80062e4 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 80062c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80062cc:	e783      	b.n	80061d6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 80062ce:	bf00      	nop
 80062d0:	58024400 	.word	0x58024400
 80062d4:	4a742400 	.word	0x4a742400
 80062d8:	39000000 	.word	0x39000000
 80062dc:	03d09000 	.word	0x03d09000
 80062e0:	4b742400 	.word	0x4b742400
 80062e4:	4c742400 	.word	0x4c742400

080062e8 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80062e8:	4b4f      	ldr	r3, [pc, #316]	; (8006428 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 80062ea:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80062ec:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80062ee:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80062f0:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 80062f2:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80062f6:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80062fa:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  if (pll1m != 0U)
 80062fc:	d05c      	beq.n	80063b8 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80062fe:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006302:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006306:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800630a:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800630e:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006310:	ee07 4a90 	vmov	s15, r4
 8006314:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8006318:	d07e      	beq.n	8006418 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 800631a:	2902      	cmp	r1, #2
 800631c:	d075      	beq.n	800640a <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 800631e:	2900      	cmp	r1, #0
 8006320:	d04f      	beq.n	80063c2 <HAL_RCCEx_GetPLL1ClockFreq+0xda>
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006322:	ee07 2a90 	vmov	s15, r2
 8006326:	eddf 6a41 	vldr	s13, [pc, #260]	; 800642c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800632a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800632e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006330:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8006334:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8006430 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8006338:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800633c:	ee06 3a90 	vmov	s13, r3
 8006340:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8006344:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006348:	ee76 6a85 	vadd.f32	s13, s13, s10
 800634c:	eee7 6a25 	vfma.f32	s13, s14, s11
 8006350:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8006354:	4a34      	ldr	r2, [pc, #208]	; (8006428 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 8006356:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800635a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800635c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006360:	ee07 3a10 	vmov	s14, r3
 8006364:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8006368:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800636a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800636e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006372:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006376:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800637a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800637c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006380:	ee07 3a10 	vmov	s14, r3
 8006384:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006388:	ee37 7a06 	vadd.f32	s14, s14, s12
 800638c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006390:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006394:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8006398:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800639a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800639e:	ee07 3a90 	vmov	s15, r3
 80063a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063a6:	ee77 7a86 	vadd.f32	s15, s15, s12
 80063aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063ae:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80063b2:	ed80 7a02 	vstr	s14, [r0, #8]
}
 80063b6:	4770      	bx	lr
 80063b8:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80063ba:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80063be:	6082      	str	r2, [r0, #8]
}
 80063c0:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063c2:	6819      	ldr	r1, [r3, #0]
 80063c4:	0689      	lsls	r1, r1, #26
 80063c6:	d5ac      	bpl.n	8006322 <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80063c8:	681c      	ldr	r4, [r3, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80063ca:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80063ce:	4919      	ldr	r1, [pc, #100]	; (8006434 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80063d0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80063d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80063d6:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80063da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063de:	ed9f 5a14 	vldr	s10, [pc, #80]	; 8006430 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 80063e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80063e6:	40d1      	lsrs	r1, r2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80063e8:	ee06 3a90 	vmov	s13, r3
 80063ec:	ee05 1a90 	vmov	s11, r1
 80063f0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80063f4:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80063f8:	ee76 6a86 	vadd.f32	s13, s13, s12
 80063fc:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8006400:	eee7 6a05 	vfma.f32	s13, s14, s10
 8006404:	ee66 6a26 	vmul.f32	s13, s12, s13
 8006408:	e7a4      	b.n	8006354 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800640a:	ee07 2a90 	vmov	s15, r2
 800640e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8006438 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8006412:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006416:	e78a      	b.n	800632e <HAL_RCCEx_GetPLL1ClockFreq+0x46>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006418:	ee07 2a90 	vmov	s15, r2
 800641c:	eddf 6a07 	vldr	s13, [pc, #28]	; 800643c <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 8006420:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006424:	e783      	b.n	800632e <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 8006426:	bf00      	nop
 8006428:	58024400 	.word	0x58024400
 800642c:	4c742400 	.word	0x4c742400
 8006430:	39000000 	.word	0x39000000
 8006434:	03d09000 	.word	0x03d09000
 8006438:	4b742400 	.word	0x4b742400
 800643c:	4a742400 	.word	0x4a742400

08006440 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006440:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 8006444:	b500      	push	{lr}
 8006446:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006448:	d074      	beq.n	8006534 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800644a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800644e:	d02c      	beq.n	80064aa <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006450:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006454:	f000 80cd 	beq.w	80065f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006458:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 800645c:	d07e      	beq.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800645e:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8006462:	d058      	beq.n	8006516 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006464:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8006468:	f000 8102 	beq.w	8006670 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800646c:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8006470:	f000 810d 	beq.w	800668e <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006474:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8006478:	f000 80e1 	beq.w	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800647c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006480:	d138      	bne.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8006482:	4b99      	ldr	r3, [pc, #612]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8006484:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006486:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
      switch (srcclk)
 800648a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800648e:	f000 808d 	beq.w	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8006492:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006496:	f000 813d 	beq.w	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
 800649a:	bb5b      	cbnz	r3, 80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800649c:	4b92      	ldr	r3, [pc, #584]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800649e:	6818      	ldr	r0, [r3, #0]
 80064a0:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 80064a4:	d043      	beq.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
            frequency = HSE_VALUE;
 80064a6:	4891      	ldr	r0, [pc, #580]	; (80066ec <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>)
 80064a8:	e041      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 80064aa:	4a8f      	ldr	r2, [pc, #572]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80064ac:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80064ae:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 80064b2:	2b80      	cmp	r3, #128	; 0x80
 80064b4:	f000 8098 	beq.w	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 80064b8:	d920      	bls.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80064ba:	2bc0      	cmp	r3, #192	; 0xc0
 80064bc:	d036      	beq.n	800652c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80064be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064c2:	d117      	bne.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80064c4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80064c6:	6811      	ldr	r1, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80064c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80064cc:	0749      	lsls	r1, r1, #29
 80064ce:	d502      	bpl.n	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f000 80ae 	beq.w	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80064d6:	4a84      	ldr	r2, [pc, #528]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80064d8:	6812      	ldr	r2, [r2, #0]
 80064da:	05d0      	lsls	r0, r2, #23
 80064dc:	d503      	bpl.n	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80064de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80064e2:	f000 80ff 	beq.w	80066e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80064e6:	4a80      	ldr	r2, [pc, #512]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80064e8:	6812      	ldr	r2, [r2, #0]
 80064ea:	0391      	lsls	r1, r2, #14
 80064ec:	d502      	bpl.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 80064ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80064f2:	d0d8      	beq.n	80064a6 <HAL_RCCEx_GetPeriphCLKFreq+0x66>
      switch (srcclk)
 80064f4:	2000      	movs	r0, #0
}
 80064f6:	b005      	add	sp, #20
 80064f8:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (saiclocksource)
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d04c      	beq.n	800659a <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8006500:	2b40      	cmp	r3, #64	; 0x40
 8006502:	d1f7      	bne.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006504:	6810      	ldr	r0, [r2, #0]
 8006506:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800650a:	d010      	beq.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800650c:	a801      	add	r0, sp, #4
 800650e:	f7ff fd93 	bl	8006038 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006512:	9801      	ldr	r0, [sp, #4]
 8006514:	e00b      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8006516:	4a74      	ldr	r2, [pc, #464]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8006518:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800651a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 800651e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006522:	d061      	beq.n	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8006524:	d937      	bls.n	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
 8006526:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800652a:	d179      	bne.n	8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
          frequency = EXTERNAL_CLOCK_VALUE;
 800652c:	4870      	ldr	r0, [pc, #448]	; (80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
}
 800652e:	b005      	add	sp, #20
 8006530:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8006534:	4b6c      	ldr	r3, [pc, #432]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8006536:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006538:	f003 0307 	and.w	r3, r3, #7
      switch (saiclocksource)
 800653c:	2b04      	cmp	r3, #4
 800653e:	d8d9      	bhi.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8006540:	a201      	add	r2, pc, #4	; (adr r2, 8006548 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 8006542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006546:	bf00      	nop
 8006548:	080065ad 	.word	0x080065ad
 800654c:	080065d1 	.word	0x080065d1
 8006550:	080065bd 	.word	0x080065bd
 8006554:	0800652d 	.word	0x0800652d
 8006558:	080065b9 	.word	0x080065b9
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800655c:	4a62      	ldr	r2, [pc, #392]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800655e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006560:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8006564:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006568:	d03e      	beq.n	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 800656a:	d937      	bls.n	80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 800656c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006570:	d0dc      	beq.n	800652c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006572:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006576:	d1bd      	bne.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006578:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800657a:	6812      	ldr	r2, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800657c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006580:	0752      	lsls	r2, r2, #29
 8006582:	d5a8      	bpl.n	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1a6      	bne.n	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006588:	4b57      	ldr	r3, [pc, #348]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800658a:	485a      	ldr	r0, [pc, #360]	; (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006592:	40d8      	lsrs	r0, r3
 8006594:	e7cb      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      switch (srcclk)
 8006596:	2b00      	cmp	r3, #0
 8006598:	d146      	bne.n	8006628 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800659a:	6810      	ldr	r0, [r2, #0]
 800659c:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80065a0:	d0c5      	beq.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80065a2:	a801      	add	r0, sp, #4
 80065a4:	f7ff fea0 	bl	80062e8 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 80065a8:	9802      	ldr	r0, [sp, #8]
 80065aa:	e7c0      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80065ac:	4b4e      	ldr	r3, [pc, #312]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80065ae:	6818      	ldr	r0, [r3, #0]
 80065b0:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80065b4:	d0bb      	beq.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 80065b6:	e7f4      	b.n	80065a2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80065b8:	4a4b      	ldr	r2, [pc, #300]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80065ba:	e783      	b.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80065bc:	4b4a      	ldr	r3, [pc, #296]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80065be:	6818      	ldr	r0, [r3, #0]
 80065c0:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80065c4:	d0b3      	beq.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065c6:	a801      	add	r0, sp, #4
 80065c8:	f7ff fde2 	bl	8006190 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80065cc:	9801      	ldr	r0, [sp, #4]
 80065ce:	e7ae      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80065d0:	4b45      	ldr	r3, [pc, #276]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80065d2:	6818      	ldr	r0, [r3, #0]
 80065d4:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80065d8:	d0a9      	beq.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 80065da:	e797      	b.n	800650c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
      switch (saiclocksource)
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d0dc      	beq.n	800659a <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 80065e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80065e4:	d08e      	beq.n	8006504 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 80065e6:	e785      	b.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80065e8:	6810      	ldr	r0, [r2, #0]
 80065ea:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80065ee:	d09e      	beq.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 80065f0:	e7e9      	b.n	80065c6 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80065f2:	4a3d      	ldr	r2, [pc, #244]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80065f4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80065f6:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 80065fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80065fe:	d0f3      	beq.n	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8006600:	d806      	bhi.n	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8006602:	2b00      	cmp	r3, #0
 8006604:	d0c9      	beq.n	800659a <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8006606:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800660a:	f43f af7b 	beq.w	8006504 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 800660e:	e771      	b.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8006610:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006614:	d08a      	beq.n	800652c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006616:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800661a:	f43f af53 	beq.w	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
 800661e:	e769      	b.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
      switch (srcclk)
 8006620:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006624:	d0a8      	beq.n	8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006626:	e765      	b.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8006628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800662c:	f43f af6a 	beq.w	8006504 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 8006630:	e760      	b.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006632:	6813      	ldr	r3, [r2, #0]
 8006634:	482f      	ldr	r0, [pc, #188]	; (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006636:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800663a:	40d8      	lsrs	r0, r3
 800663c:	e777      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800663e:	4a2a      	ldr	r2, [pc, #168]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8006640:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006642:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 8006646:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800664a:	d06e      	beq.n	800672a <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 800664c:	d83c      	bhi.n	80066c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>
 800664e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006652:	d05f      	beq.n	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
 8006654:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006658:	d127      	bne.n	80066aa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800665a:	4b23      	ldr	r3, [pc, #140]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800665c:	6818      	ldr	r0, [r3, #0]
 800665e:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8006662:	f43f af64 	beq.w	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006666:	a801      	add	r0, sp, #4
 8006668:	f7ff fd92 	bl	8006190 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800666c:	9802      	ldr	r0, [sp, #8]
 800666e:	e75e      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8006670:	4a1d      	ldr	r2, [pc, #116]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8006672:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006674:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8006678:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800667c:	d040      	beq.n	8006700 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 800667e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006682:	f43f af79 	beq.w	8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006686:	2b00      	cmp	r3, #0
 8006688:	f47f af34 	bne.w	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800668c:	e73a      	b.n	8006504 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800668e:	4b16      	ldr	r3, [pc, #88]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8006690:	6cda      	ldr	r2, [r3, #76]	; 0x4c
      switch (srcclk)
 8006692:	03d2      	lsls	r2, r2, #15
 8006694:	d58b      	bpl.n	80065ae <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006696:	6818      	ldr	r0, [r3, #0]
 8006698:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800669c:	f43f af47 	beq.w	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066a0:	a801      	add	r0, sp, #4
 80066a2:	f7ff fcc9 	bl	8006038 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80066a6:	9803      	ldr	r0, [sp, #12]
 80066a8:	e741      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      switch (srcclk)
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	f47f af22 	bne.w	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80066b0:	f7fe fe46 	bl	8005340 <HAL_RCC_GetHCLKFreq>
 80066b4:	4b0c      	ldr	r3, [pc, #48]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80066b6:	4a10      	ldr	r2, [pc, #64]	; (80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80066b8:	6a1b      	ldr	r3, [r3, #32]
 80066ba:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80066be:	5cd3      	ldrb	r3, [r2, r3]
 80066c0:	f003 031f 	and.w	r3, r3, #31
 80066c4:	40d8      	lsrs	r0, r3
          break;
 80066c6:	e732      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      switch (srcclk)
 80066c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066cc:	d004      	beq.n	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>
 80066ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80066d2:	f43f aee3 	beq.w	800649c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
 80066d6:	e70d      	b.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80066d8:	4b03      	ldr	r3, [pc, #12]	; (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80066da:	6818      	ldr	r0, [r3, #0]
 80066dc:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 80066e0:	f43f af25 	beq.w	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
            frequency = CSI_VALUE;
 80066e4:	4805      	ldr	r0, [pc, #20]	; (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80066e6:	e722      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 80066e8:	58024400 	.word	0x58024400
 80066ec:	00f42400 	.word	0x00f42400
 80066f0:	00bb8000 	.word	0x00bb8000
 80066f4:	03d09000 	.word	0x03d09000
 80066f8:	08009158 	.word	0x08009158
 80066fc:	003d0900 	.word	0x003d0900
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006700:	6810      	ldr	r0, [r2, #0]
 8006702:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8006706:	f43f af12 	beq.w	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800670a:	a801      	add	r0, sp, #4
 800670c:	f7ff fd40 	bl	8006190 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006710:	9803      	ldr	r0, [sp, #12]
 8006712:	e70c      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006714:	4b08      	ldr	r3, [pc, #32]	; (8006738 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006716:	6818      	ldr	r0, [r3, #0]
 8006718:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800671c:	f43f af07 	beq.w	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006720:	a801      	add	r0, sp, #4
 8006722:	f7ff fc89 	bl	8006038 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006726:	9802      	ldr	r0, [sp, #8]
 8006728:	e701      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800672a:	6810      	ldr	r0, [r2, #0]
 800672c:	f010 0004 	ands.w	r0, r0, #4
 8006730:	f43f aefd 	beq.w	800652e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8006734:	e728      	b.n	8006588 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8006736:	bf00      	nop
 8006738:	58024400 	.word	0x58024400

0800673c <HAL_RNG_Init>:
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800673c:	2800      	cmp	r0, #0
 800673e:	d039      	beq.n	80067b4 <HAL_RNG_Init+0x78>
{
 8006740:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8006742:	7a43      	ldrb	r3, [r0, #9]
 8006744:	4604      	mov	r4, r0
 8006746:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800674a:	b37b      	cbz	r3, 80067ac <HAL_RNG_Init+0x70>
      }
    }
  }
#else
  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800674c:	6823      	ldr	r3, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 800674e:	2202      	movs	r2, #2
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 8006750:	6861      	ldr	r1, [r4, #4]
  hrng->State = HAL_RNG_STATE_BUSY;
 8006752:	7262      	strb	r2, [r4, #9]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	f022 0220 	bic.w	r2, r2, #32
 800675a:	430a      	orrs	r2, r1
 800675c:	601a      	str	r2, [r3, #0]
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	f042 0204 	orr.w	r2, r2, #4
 8006764:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	0658      	lsls	r0, r3, #25
 800676a:	d503      	bpl.n	8006774 <HAL_RNG_Init+0x38>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 800676c:	2304      	movs	r3, #4
    return HAL_ERROR;
 800676e:	2001      	movs	r0, #1
    hrng->State = HAL_RNG_STATE_ERROR;
 8006770:	7263      	strb	r3, [r4, #9]
  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;

  /* Return function status */
  return HAL_OK;
}
 8006772:	bd38      	pop	{r3, r4, r5, pc}
  tickstart = HAL_GetTick();
 8006774:	f7fb fbd2 	bl	8001f1c <HAL_GetTick>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8006778:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800677a:	4605      	mov	r5, r0
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	0759      	lsls	r1, r3, #29
 8006780:	d50e      	bpl.n	80067a0 <HAL_RNG_Init+0x64>
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8006782:	f7fb fbcb 	bl	8001f1c <HAL_GetTick>
 8006786:	1b43      	subs	r3, r0, r5
 8006788:	2b02      	cmp	r3, #2
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800678a:	6823      	ldr	r3, [r4, #0]
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800678c:	d9f6      	bls.n	800677c <HAL_RNG_Init+0x40>
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800678e:	685a      	ldr	r2, [r3, #4]
 8006790:	0752      	lsls	r2, r2, #29
 8006792:	d5f3      	bpl.n	800677c <HAL_RNG_Init+0x40>
        hrng->State = HAL_RNG_STATE_ERROR;
 8006794:	2204      	movs	r2, #4
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8006796:	2302      	movs	r3, #2
        return HAL_ERROR;
 8006798:	2001      	movs	r0, #1
        hrng->State = HAL_RNG_STATE_ERROR;
 800679a:	7262      	strb	r2, [r4, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800679c:	60e3      	str	r3, [r4, #12]
}
 800679e:	bd38      	pop	{r3, r4, r5, pc}
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80067a0:	2300      	movs	r3, #0
  hrng->State = HAL_RNG_STATE_READY;
 80067a2:	2201      	movs	r2, #1
  return HAL_OK;
 80067a4:	4618      	mov	r0, r3
  hrng->State = HAL_RNG_STATE_READY;
 80067a6:	7262      	strb	r2, [r4, #9]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80067a8:	60e3      	str	r3, [r4, #12]
}
 80067aa:	bd38      	pop	{r3, r4, r5, pc}
    hrng->Lock = HAL_UNLOCKED;
 80067ac:	7202      	strb	r2, [r0, #8]
    HAL_RNG_MspInit(hrng);
 80067ae:	f7fb f8bd 	bl	800192c <HAL_RNG_MspInit>
 80067b2:	e7cb      	b.n	800674c <HAL_RNG_Init+0x10>
    return HAL_ERROR;
 80067b4:	2001      	movs	r0, #1
}
 80067b6:	4770      	bx	lr

080067b8 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80067b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  /* Process Locked */
  __HAL_LOCK(hrng);
 80067ba:	7a03      	ldrb	r3, [r0, #8]
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d027      	beq.n	8006810 <HAL_RNG_GenerateRandomNumber+0x58>

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80067c0:	7a43      	ldrb	r3, [r0, #9]
  __HAL_LOCK(hrng);
 80067c2:	2201      	movs	r2, #1
 80067c4:	4604      	mov	r4, r0
  if (hrng->State == HAL_RNG_STATE_READY)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	b2de      	uxtb	r6, r3
  __HAL_LOCK(hrng);
 80067ca:	7202      	strb	r2, [r0, #8]
  if (hrng->State == HAL_RNG_STATE_READY)
 80067cc:	d006      	beq.n	80067dc <HAL_RNG_GenerateRandomNumber+0x24>
#endif /* RNG_CR_CONDRST */
    hrng->State = HAL_RNG_STATE_READY;
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80067ce:	2304      	movs	r3, #4
    status = HAL_ERROR;
 80067d0:	4616      	mov	r6, r2
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80067d2:	60c3      	str	r3, [r0, #12]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80067d4:	2300      	movs	r3, #0
 80067d6:	7223      	strb	r3, [r4, #8]

  return status;
}
 80067d8:	4630      	mov	r0, r6
 80067da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrng->State = HAL_RNG_STATE_BUSY;
 80067dc:	2302      	movs	r3, #2
 80067de:	460d      	mov	r5, r1
 80067e0:	7243      	strb	r3, [r0, #9]
    tickstart = HAL_GetTick();
 80067e2:	f7fb fb9b 	bl	8001f1c <HAL_GetTick>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80067e6:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80067e8:	4607      	mov	r7, r0
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	07d2      	lsls	r2, r2, #31
 80067ee:	d412      	bmi.n	8006816 <HAL_RNG_GenerateRandomNumber+0x5e>
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80067f0:	f7fb fb94 	bl	8001f1c <HAL_GetTick>
 80067f4:	1bc0      	subs	r0, r0, r7
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80067f6:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80067f8:	2802      	cmp	r0, #2
 80067fa:	d9f6      	bls.n	80067ea <HAL_RNG_GenerateRandomNumber+0x32>
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80067fc:	685a      	ldr	r2, [r3, #4]
 80067fe:	f012 0201 	ands.w	r2, r2, #1
 8006802:	d1f2      	bne.n	80067ea <HAL_RNG_GenerateRandomNumber+0x32>
          hrng->State = HAL_RNG_STATE_READY;
 8006804:	2101      	movs	r1, #1
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8006806:	2302      	movs	r3, #2
          __HAL_UNLOCK(hrng);
 8006808:	7222      	strb	r2, [r4, #8]
          hrng->State = HAL_RNG_STATE_READY;
 800680a:	7261      	strb	r1, [r4, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800680c:	60e3      	str	r3, [r4, #12]
          return HAL_ERROR;
 800680e:	e7e3      	b.n	80067d8 <HAL_RNG_GenerateRandomNumber+0x20>
  __HAL_LOCK(hrng);
 8006810:	2602      	movs	r6, #2
}
 8006812:	4630      	mov	r0, r6
 8006814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrng->RandomNumber = hrng->Instance->DR;
 8006816:	689b      	ldr	r3, [r3, #8]
    hrng->State = HAL_RNG_STATE_READY;
 8006818:	2201      	movs	r2, #1
  HAL_StatusTypeDef status = HAL_OK;
 800681a:	2600      	movs	r6, #0
    hrng->RandomNumber = hrng->Instance->DR;
 800681c:	6123      	str	r3, [r4, #16]
    *random32bit = hrng->RandomNumber;
 800681e:	602b      	str	r3, [r5, #0]
    hrng->State = HAL_RNG_STATE_READY;
 8006820:	7262      	strb	r2, [r4, #9]
 8006822:	e7d7      	b.n	80067d4 <HAL_RNG_GenerateRandomNumber+0x1c>

08006824 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8006824:	b318      	cbz	r0, 800686e <HAL_SDRAM_Init+0x4a>
{
 8006826:	b538      	push	{r3, r4, r5, lr}
  {
    return HAL_ERROR;
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006828:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800682c:	4604      	mov	r4, r0
 800682e:	460d      	mov	r5, r1
 8006830:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006834:	b1b3      	cbz	r3, 8006864 <HAL_SDRAM_Init+0x40>

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006836:	4621      	mov	r1, r4
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006838:	2302      	movs	r3, #2
 800683a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800683e:	f851 0b04 	ldr.w	r0, [r1], #4
 8006842:	f000 ff9d 	bl	8007780 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006846:	6862      	ldr	r2, [r4, #4]
 8006848:	4629      	mov	r1, r5
 800684a:	6820      	ldr	r0, [r4, #0]
 800684c:	f000 ffd6 	bl	80077fc <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8006850:	4a08      	ldr	r2, [pc, #32]	; (8006874 <HAL_SDRAM_Init+0x50>)
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006852:	2101      	movs	r1, #1

  return HAL_OK;
 8006854:	2000      	movs	r0, #0
  __FMC_ENABLE();
 8006856:	6813      	ldr	r3, [r2, #0]
 8006858:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800685c:	6013      	str	r3, [r2, #0]
  hsdram->State = HAL_SDRAM_STATE_READY;
 800685e:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
}
 8006862:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8006864:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8006868:	f7f9 ffae 	bl	80007c8 <HAL_SDRAM_MspInit>
 800686c:	e7e3      	b.n	8006836 <HAL_SDRAM_Init+0x12>
    return HAL_ERROR;
 800686e:	2001      	movs	r0, #1
}
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	52004000 	.word	0x52004000

08006878 <SPI_AbortTransfer>:
  * @retval None
  */
static void SPI_AbortTransfer(SPI_HandleTypeDef *hspi)
{
  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006878:	6803      	ldr	r3, [r0, #0]

#if (USE_SPI_CRC != 0U)
  __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
#endif /* USE_SPI_CRC */

  hspi->TxXferCount = (uint16_t)0UL;
 800687a:	2100      	movs	r1, #0
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800687c:	4a17      	ldr	r2, [pc, #92]	; (80068dc <SPI_AbortTransfer+0x64>)
{
 800687e:	b410      	push	{r4}
  __HAL_SPI_DISABLE(hspi);
 8006880:	681c      	ldr	r4, [r3, #0]
 8006882:	f024 0401 	bic.w	r4, r4, #1
 8006886:	601c      	str	r4, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006888:	691c      	ldr	r4, [r3, #16]
 800688a:	4022      	ands	r2, r4
  hspi->RxXferCount = (uint16_t)0UL;
}
 800688c:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006890:	611a      	str	r2, [r3, #16]
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006892:	699a      	ldr	r2, [r3, #24]
 8006894:	f042 0208 	orr.w	r2, r2, #8
 8006898:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800689a:	699a      	ldr	r2, [r3, #24]
 800689c:	f042 0210 	orr.w	r2, r2, #16
 80068a0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80068a2:	689a      	ldr	r2, [r3, #8]
 80068a4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80068a8:	609a      	str	r2, [r3, #8]
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068aa:	699a      	ldr	r2, [r3, #24]
 80068ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068b0:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80068b2:	699a      	ldr	r2, [r3, #24]
 80068b4:	f042 0220 	orr.w	r2, r2, #32
 80068b8:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80068ba:	699a      	ldr	r2, [r3, #24]
 80068bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068c0:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80068c2:	699a      	ldr	r2, [r3, #24]
 80068c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068c8:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80068ca:	699a      	ldr	r2, [r3, #24]
 80068cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068d0:	619a      	str	r2, [r3, #24]
  hspi->TxXferCount = (uint16_t)0UL;
 80068d2:	f8a0 1062 	strh.w	r1, [r0, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80068d6:	f8a0 106a 	strh.w	r1, [r0, #106]	; 0x6a
}
 80068da:	4770      	bx	lr
 80068dc:	fffffc90 	.word	0xfffffc90

080068e0 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 80068e0:	6803      	ldr	r3, [r0, #0]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80068e2:	492c      	ldr	r1, [pc, #176]	; (8006994 <SPI_CloseTransfer+0xb4>)
  uint32_t itflag = hspi->Instance->SR;
 80068e4:	695a      	ldr	r2, [r3, #20]
{
 80068e6:	b410      	push	{r4}
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80068e8:	699c      	ldr	r4, [r3, #24]
 80068ea:	f044 0408 	orr.w	r4, r4, #8
 80068ee:	619c      	str	r4, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80068f0:	699c      	ldr	r4, [r3, #24]
 80068f2:	f044 0410 	orr.w	r4, r4, #16
 80068f6:	619c      	str	r4, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 80068f8:	681c      	ldr	r4, [r3, #0]
 80068fa:	f024 0401 	bic.w	r4, r4, #1
 80068fe:	601c      	str	r4, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006900:	691c      	ldr	r4, [r3, #16]
 8006902:	4021      	ands	r1, r4
 8006904:	6119      	str	r1, [r3, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006906:	6899      	ldr	r1, [r3, #8]
 8006908:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 800690c:	6099      	str	r1, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800690e:	f890 1081 	ldrb.w	r1, [r0, #129]	; 0x81
 8006912:	2904      	cmp	r1, #4
 8006914:	d001      	beq.n	800691a <SPI_CloseTransfer+0x3a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006916:	0691      	lsls	r1, r2, #26
 8006918:	d430      	bmi.n	800697c <SPI_CloseTransfer+0x9c>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800691a:	f890 1081 	ldrb.w	r1, [r0, #129]	; 0x81
 800691e:	2903      	cmp	r1, #3
 8006920:	d001      	beq.n	8006926 <SPI_CloseTransfer+0x46>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006922:	0654      	lsls	r4, r2, #25
 8006924:	d41f      	bmi.n	8006966 <SPI_CloseTransfer+0x86>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006926:	0591      	lsls	r1, r2, #22
 8006928:	d509      	bpl.n	800693e <SPI_CloseTransfer+0x5e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800692a:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 800692e:	f041 0101 	orr.w	r1, r1, #1
 8006932:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006936:	6999      	ldr	r1, [r3, #24]
 8006938:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800693c:	6199      	str	r1, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800693e:	05d2      	lsls	r2, r2, #23
 8006940:	d509      	bpl.n	8006956 <SPI_CloseTransfer+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006942:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8006946:	f042 0208 	orr.w	r2, r2, #8
 800694a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800694e:	699a      	ldr	r2, [r3, #24]
 8006950:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006954:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006956:	2300      	movs	r3, #0
  hspi->RxXferCount = (uint16_t)0UL;
}
 8006958:	f85d 4b04 	ldr.w	r4, [sp], #4
  hspi->TxXferCount = (uint16_t)0UL;
 800695c:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006960:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
}
 8006964:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006966:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 800696a:	f041 0104 	orr.w	r1, r1, #4
 800696e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006972:	6999      	ldr	r1, [r3, #24]
 8006974:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8006978:	6199      	str	r1, [r3, #24]
 800697a:	e7d4      	b.n	8006926 <SPI_CloseTransfer+0x46>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800697c:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 8006980:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8006984:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006988:	6999      	ldr	r1, [r3, #24]
 800698a:	f041 0120 	orr.w	r1, r1, #32
 800698e:	6199      	str	r1, [r3, #24]
 8006990:	e7c3      	b.n	800691a <SPI_CloseTransfer+0x3a>
 8006992:	bf00      	nop
 8006994:	fffffc90 	.word	0xfffffc90

08006998 <HAL_SPI_Init>:
  if (hspi == NULL)
 8006998:	2800      	cmp	r0, #0
 800699a:	f000 80ac 	beq.w	8006af6 <HAL_SPI_Init+0x15e>
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800699e:	6802      	ldr	r2, [r0, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069a0:	2100      	movs	r1, #0
{
 80069a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80069a4:	4b56      	ldr	r3, [pc, #344]	; (8006b00 <HAL_SPI_Init+0x168>)
 80069a6:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069a8:	6281      	str	r1, [r0, #40]	; 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d016      	beq.n	80069dc <HAL_SPI_Init+0x44>
 80069ae:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 80069b2:	429a      	cmp	r2, r3
 80069b4:	d012      	beq.n	80069dc <HAL_SPI_Init+0x44>
 80069b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069ba:	68c0      	ldr	r0, [r0, #12]
 80069bc:	429a      	cmp	r2, r3
 80069be:	f000 8092 	beq.w	8006ae6 <HAL_SPI_Init+0x14e>
 80069c2:	280f      	cmp	r0, #15
 80069c4:	d808      	bhi.n	80069d8 <HAL_SPI_Init+0x40>
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80069c6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80069c8:	f100 0308 	add.w	r3, r0, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80069cc:	094d      	lsrs	r5, r1, #5
  data_size = (data_size + 7UL) / 8UL;
 80069ce:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 80069d0:	fb05 3303 	mla	r3, r5, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80069d4:	2b08      	cmp	r3, #8
 80069d6:	d915      	bls.n	8006a04 <HAL_SPI_Init+0x6c>
    return HAL_ERROR;
 80069d8:	2001      	movs	r0, #1
}
 80069da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80069dc:	68e0      	ldr	r0, [r4, #12]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80069de:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 80069e0:	f100 0308 	add.w	r3, r0, #8
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80069e4:	4e46      	ldr	r6, [pc, #280]	; (8006b00 <HAL_SPI_Init+0x168>)
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80069e6:	094d      	lsrs	r5, r1, #5
  data_size = (data_size + 7UL) / 8UL;
 80069e8:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 80069ea:	fb05 3303 	mla	r3, r5, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80069ee:	4d45      	ldr	r5, [pc, #276]	; (8006b04 <HAL_SPI_Init+0x16c>)
 80069f0:	42aa      	cmp	r2, r5
 80069f2:	bf18      	it	ne
 80069f4:	42b2      	cmpne	r2, r6
 80069f6:	d003      	beq.n	8006a00 <HAL_SPI_Init+0x68>
 80069f8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80069fc:	42aa      	cmp	r2, r5
 80069fe:	d101      	bne.n	8006a04 <HAL_SPI_Init+0x6c>
 8006a00:	2b10      	cmp	r3, #16
 8006a02:	d8e9      	bhi.n	80069d8 <HAL_SPI_Init+0x40>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a04:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8006a08:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d060      	beq.n	8006ad2 <HAL_SPI_Init+0x13a>
 8006a10:	2700      	movs	r7, #0
  hspi->State = HAL_SPI_STATE_BUSY;
 8006a12:	2302      	movs	r3, #2
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006a14:	6ba6      	ldr	r6, [r4, #56]	; 0x38
  hspi->State = HAL_SPI_STATE_BUSY;
 8006a16:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  __HAL_SPI_DISABLE(hspi);
 8006a1a:	6813      	ldr	r3, [r2, #0]
 8006a1c:	f023 0301 	bic.w	r3, r3, #1
 8006a20:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006a22:	69a3      	ldr	r3, [r4, #24]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006a24:	6895      	ldr	r5, [r2, #8]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006a26:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006a2a:	f405 1cf8 	and.w	ip, r5, #2031616	; 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006a2e:	6865      	ldr	r5, [r4, #4]
 8006a30:	d040      	beq.n	8006ab4 <HAL_SPI_Init+0x11c>
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006a32:	4339      	orrs	r1, r7
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006a34:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8006a36:	433b      	orrs	r3, r7
 8006a38:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8006a3a:	433b      	orrs	r3, r7
 8006a3c:	6927      	ldr	r7, [r4, #16]
 8006a3e:	433b      	orrs	r3, r7
 8006a40:	6967      	ldr	r7, [r4, #20]
 8006a42:	433b      	orrs	r3, r7
 8006a44:	6a27      	ldr	r7, [r4, #32]
 8006a46:	433b      	orrs	r3, r7
 8006a48:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 8006a4a:	433b      	orrs	r3, r7
 8006a4c:	68a7      	ldr	r7, [r4, #8]
 8006a4e:	433b      	orrs	r3, r7
 8006a50:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 8006a52:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006a54:	69e7      	ldr	r7, [r4, #28]
 8006a56:	4339      	orrs	r1, r7
 8006a58:	4308      	orrs	r0, r1
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006a5a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006a5c:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006a5e:	ea40 000c 	orr.w	r0, r0, ip
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006a62:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006a64:	6090      	str	r0, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006a66:	4333      	orrs	r3, r6
 8006a68:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006a6a:	b9b5      	cbnz	r5, 8006a9a <HAL_SPI_Init+0x102>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006a6c:	6893      	ldr	r3, [r2, #8]
 8006a6e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8006a72:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006a76:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006a78:	6893      	ldr	r3, [r2, #8]
 8006a7a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006a7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006a82:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a84:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8006a86:	f023 0301 	bic.w	r3, r3, #1
 8006a8a:	6513      	str	r3, [r2, #80]	; 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a8c:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8006a8e:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a90:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006a94:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 8006a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a9a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8006a9c:	f023 0301 	bic.w	r3, r3, #1
 8006aa0:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006aa2:	026b      	lsls	r3, r5, #9
 8006aa4:	d5f2      	bpl.n	8006a8c <HAL_SPI_Init+0xf4>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006aa6:	68d3      	ldr	r3, [r2, #12]
 8006aa8:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8006aaa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006aae:	430b      	orrs	r3, r1
 8006ab0:	60d3      	str	r3, [r2, #12]
 8006ab2:	e7eb      	b.n	8006a8c <HAL_SPI_Init+0xf4>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006ab4:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
 8006ab8:	d01f      	beq.n	8006afa <HAL_SPI_Init+0x162>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006aba:	2d00      	cmp	r5, #0
 8006abc:	d1b9      	bne.n	8006a32 <HAL_SPI_Init+0x9a>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006abe:	f1b6 5f80 	cmp.w	r6, #268435456	; 0x10000000
 8006ac2:	d1b6      	bne.n	8006a32 <HAL_SPI_Init+0x9a>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006ac4:	f8d2 e000 	ldr.w	lr, [r2]
 8006ac8:	f44e 5e80 	orr.w	lr, lr, #4096	; 0x1000
 8006acc:	f8c2 e000 	str.w	lr, [r2]
 8006ad0:	e7af      	b.n	8006a32 <HAL_SPI_Init+0x9a>
    HAL_SPI_MspInit(hspi);
 8006ad2:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8006ad4:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 8006ad8:	f7fa ff82 	bl	80019e0 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8006adc:	6822      	ldr	r2, [r4, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006ade:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8006ae0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006ae2:	68e0      	ldr	r0, [r4, #12]
 8006ae4:	e795      	b.n	8006a12 <HAL_SPI_Init+0x7a>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006ae6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 8006ae8:	f100 0308 	add.w	r3, r0, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006aec:	094d      	lsrs	r5, r1, #5
  data_size = (data_size + 7UL) / 8UL;
 8006aee:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 8006af0:	fb05 3303 	mla	r3, r5, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006af4:	e784      	b.n	8006a00 <HAL_SPI_Init+0x68>
    return HAL_ERROR;
 8006af6:	2001      	movs	r0, #1
}
 8006af8:	4770      	bx	lr
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006afa:	2e00      	cmp	r6, #0
 8006afc:	d0e2      	beq.n	8006ac4 <HAL_SPI_Init+0x12c>
 8006afe:	e798      	b.n	8006a32 <HAL_SPI_Init+0x9a>
 8006b00:	40013000 	.word	0x40013000
 8006b04:	40003800 	.word	0x40003800

08006b08 <HAL_SPI_TransmitReceive_DMA>:
{
 8006b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b0a:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8006b0c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	f000 8089 	beq.w	8006c28 <HAL_SPI_TransmitReceive_DMA+0x120>
 8006b16:	2301      	movs	r3, #1
 8006b18:	4604      	mov	r4, r0
 8006b1a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  tmp_state   = hspi->State;
 8006b1e:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006b22:	2b01      	cmp	r3, #1
  tmp_state   = hspi->State;
 8006b24:	b2d8      	uxtb	r0, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006b26:	d008      	beq.n	8006b3a <HAL_SPI_TransmitReceive_DMA+0x32>
 8006b28:	6863      	ldr	r3, [r4, #4]
 8006b2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b2e:	d150      	bne.n	8006bd2 <HAL_SPI_TransmitReceive_DMA+0xca>
        ((tmp_mode == SPI_MODE_MASTER) && \
 8006b30:	68a3      	ldr	r3, [r4, #8]
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d14d      	bne.n	8006bd2 <HAL_SPI_TransmitReceive_DMA+0xca>
 8006b36:	2804      	cmp	r0, #4
 8006b38:	d14b      	bne.n	8006bd2 <HAL_SPI_TransmitReceive_DMA+0xca>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8006b3a:	2d00      	cmp	r5, #0
 8006b3c:	bf18      	it	ne
 8006b3e:	2a00      	cmpne	r2, #0
 8006b40:	d04c      	beq.n	8006bdc <HAL_SPI_TransmitReceive_DMA+0xd4>
 8006b42:	2900      	cmp	r1, #0
 8006b44:	d04a      	beq.n	8006bdc <HAL_SPI_TransmitReceive_DMA+0xd4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b46:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8006b4a:	2b04      	cmp	r3, #4
 8006b4c:	d002      	beq.n	8006b54 <HAL_SPI_TransmitReceive_DMA+0x4c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b4e:	2305      	movs	r3, #5
 8006b50:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b54:	2300      	movs	r3, #0
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006b56:	65e1      	str	r1, [r4, #92]	; 0x5c
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006b58:	6821      	ldr	r1, [r4, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b5a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->TxXferCount = Size;
 8006b5e:	f8a4 5062 	strh.w	r5, [r4, #98]	; 0x62
  hspi->RxXferCount = Size;
 8006b62:	f8a4 506a 	strh.w	r5, [r4, #106]	; 0x6a
  hspi->TxXferSize  = Size;
 8006b66:	f8a4 5060 	strh.w	r5, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b6a:	6662      	str	r2, [r4, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8006b6c:	f8a4 5068 	strh.w	r5, [r4, #104]	; 0x68
  hspi->TxISR       = NULL;
 8006b70:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006b74:	688b      	ldr	r3, [r1, #8]
 8006b76:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8006b7a:	608b      	str	r3, [r1, #8]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8006b7c:	68e3      	ldr	r3, [r4, #12]
 8006b7e:	2b0f      	cmp	r3, #15
 8006b80:	d931      	bls.n	8006be6 <HAL_SPI_TransmitReceive_DMA+0xde>
 8006b82:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8006b84:	6983      	ldr	r3, [r0, #24]
 8006b86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b8a:	d127      	bne.n	8006bdc <HAL_SPI_TransmitReceive_DMA+0xd4>
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006b8c:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8006b90:	2b04      	cmp	r3, #4
 8006b92:	f000 8096 	beq.w	8006cc2 <HAL_SPI_TransmitReceive_DMA+0x1ba>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006b96:	4b60      	ldr	r3, [pc, #384]	; (8006d18 <HAL_SPI_TransmitReceive_DMA+0x210>)
 8006b98:	6403      	str	r3, [r0, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006b9a:	4b60      	ldr	r3, [pc, #384]	; (8006d1c <HAL_SPI_TransmitReceive_DMA+0x214>)
 8006b9c:	63c3      	str	r3, [r0, #60]	; 0x3c
                                 hspi->RxXferCount))
 8006b9e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
  hspi->hdmarx->XferAbortCallback = NULL;
 8006ba2:	2700      	movs	r7, #0
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006ba4:	4e5e      	ldr	r6, [pc, #376]	; (8006d20 <HAL_SPI_TransmitReceive_DMA+0x218>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 8006ba6:	3130      	adds	r1, #48	; 0x30
 8006ba8:	b29b      	uxth	r3, r3
  hspi->hdmarx->XferAbortCallback = NULL;
 8006baa:	6507      	str	r7, [r0, #80]	; 0x50
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006bac:	64c6      	str	r6, [r0, #76]	; 0x4c
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 8006bae:	f7fc fcd7 	bl	8003560 <HAL_DMA_Start_IT>
 8006bb2:	4606      	mov	r6, r0
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	d039      	beq.n	8006c2c <HAL_SPI_TransmitReceive_DMA+0x124>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006bb8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8006bbc:	2201      	movs	r2, #1
    __HAL_UNLOCK(hspi);
 8006bbe:	f884 7080 	strb.w	r7, [r4, #128]	; 0x80
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006bc2:	f043 0310 	orr.w	r3, r3, #16
    return errorcode;
 8006bc6:	4610      	mov	r0, r2
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006bc8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8006bcc:	f884 2081 	strb.w	r2, [r4, #129]	; 0x81
}
 8006bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UNLOCK(hspi);
 8006bd2:	2300      	movs	r3, #0
    return errorcode;
 8006bd4:	2002      	movs	r0, #2
    __HAL_UNLOCK(hspi);
 8006bd6:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 8006bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UNLOCK(hspi);
 8006bdc:	2300      	movs	r3, #0
    return errorcode;
 8006bde:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 8006be0:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 8006be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8006be6:	2b07      	cmp	r3, #7
 8006be8:	d870      	bhi.n	8006ccc <HAL_SPI_TransmitReceive_DMA+0x1c4>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006bea:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8006bec:	699b      	ldr	r3, [r3, #24]
 8006bee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bf2:	d051      	beq.n	8006c98 <HAL_SPI_TransmitReceive_DMA+0x190>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8006bf4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006bf8:	d106      	bne.n	8006c08 <HAL_SPI_TransmitReceive_DMA+0x100>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8006bfa:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	3303      	adds	r3, #3
 8006c02:	089b      	lsrs	r3, r3, #2
 8006c04:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006c08:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8006c0a:	6983      	ldr	r3, [r0, #24]
 8006c0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c10:	d075      	beq.n	8006cfe <HAL_SPI_TransmitReceive_DMA+0x1f6>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8006c12:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c16:	d1b9      	bne.n	8006b8c <HAL_SPI_TransmitReceive_DMA+0x84>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 8006c18:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	3303      	adds	r3, #3
 8006c20:	089b      	lsrs	r3, r3, #2
 8006c22:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 8006c26:	e7b1      	b.n	8006b8c <HAL_SPI_TransmitReceive_DMA+0x84>
  __HAL_LOCK(hspi);
 8006c28:	2002      	movs	r0, #2
}
 8006c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8006c2c:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006c2e:	6fa0      	ldr	r0, [r4, #120]	; 0x78
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8006c30:	6893      	ldr	r3, [r2, #8]
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8006c32:	3220      	adds	r2, #32
 8006c34:	6de1      	ldr	r1, [r4, #92]	; 0x5c
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8006c36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006c3a:	f842 3c18 	str.w	r3, [r2, #-24]
                                 hspi->TxXferCount))
 8006c3e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006c42:	e9c0 660f 	strd	r6, r6, [r0, #60]	; 0x3c
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8006c46:	b29b      	uxth	r3, r3
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006c48:	e9c0 6613 	strd	r6, r6, [r0, #76]	; 0x4c
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8006c4c:	f7fc fc88 	bl	8003560 <HAL_DMA_Start_IT>
 8006c50:	bb50      	cbnz	r0, 8006ca8 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8006c52:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8006c54:	69db      	ldr	r3, [r3, #28]
 8006c56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8006c5a:	6823      	ldr	r3, [r4, #0]
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8006c5c:	d057      	beq.n	8006d0e <HAL_SPI_TransmitReceive_DMA+0x206>
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006c5e:	6859      	ldr	r1, [r3, #4]
 8006c60:	4a30      	ldr	r2, [pc, #192]	; (8006d24 <HAL_SPI_TransmitReceive_DMA+0x21c>)
 8006c62:	400a      	ands	r2, r1
 8006c64:	432a      	orrs	r2, r5
 8006c66:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8006c68:	689a      	ldr	r2, [r3, #8]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c6a:	6861      	ldr	r1, [r4, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8006c6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c70:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8006c74:	609a      	str	r2, [r3, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8006c76:	691a      	ldr	r2, [r3, #16]
 8006c78:	f442 7258 	orr.w	r2, r2, #864	; 0x360
 8006c7c:	611a      	str	r2, [r3, #16]
  __HAL_SPI_ENABLE(hspi);
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	f042 0201 	orr.w	r2, r2, #1
 8006c84:	601a      	str	r2, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c86:	d103      	bne.n	8006c90 <HAL_SPI_TransmitReceive_DMA+0x188>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c8e:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8006c90:	2300      	movs	r3, #0
 8006c92:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 8006c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8006c98:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	085b      	lsrs	r3, r3, #1
 8006ca2:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8006ca6:	e7af      	b.n	8006c08 <HAL_SPI_TransmitReceive_DMA+0x100>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006ca8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8006cac:	2201      	movs	r2, #1
    __HAL_UNLOCK(hspi);
 8006cae:	f884 6080 	strb.w	r6, [r4, #128]	; 0x80
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006cb2:	f043 0310 	orr.w	r3, r3, #16
    return errorcode;
 8006cb6:	4610      	mov	r0, r2
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006cb8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8006cbc:	f884 2081 	strb.w	r2, [r4, #129]	; 0x81
}
 8006cc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006cc2:	4b19      	ldr	r3, [pc, #100]	; (8006d28 <HAL_SPI_TransmitReceive_DMA+0x220>)
 8006cc4:	6403      	str	r3, [r0, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006cc6:	4b19      	ldr	r3, [pc, #100]	; (8006d2c <HAL_SPI_TransmitReceive_DMA+0x224>)
 8006cc8:	63c3      	str	r3, [r0, #60]	; 0x3c
 8006cca:	e768      	b.n	8006b9e <HAL_SPI_TransmitReceive_DMA+0x96>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8006ccc:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8006cce:	6983      	ldr	r3, [r0, #24]
 8006cd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cd4:	d003      	beq.n	8006cde <HAL_SPI_TransmitReceive_DMA+0x1d6>
 8006cd6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006cda:	f47f af7f 	bne.w	8006bdc <HAL_SPI_TransmitReceive_DMA+0xd4>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8006cde:	6fa6      	ldr	r6, [r4, #120]	; 0x78
 8006ce0:	69b6      	ldr	r6, [r6, #24]
 8006ce2:	f5b6 4f80 	cmp.w	r6, #16384	; 0x4000
 8006ce6:	d106      	bne.n	8006cf6 <HAL_SPI_TransmitReceive_DMA+0x1ee>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8006ce8:	f8b4 6062 	ldrh.w	r6, [r4, #98]	; 0x62
 8006cec:	b2b6      	uxth	r6, r6
 8006cee:	3601      	adds	r6, #1
 8006cf0:	0876      	lsrs	r6, r6, #1
 8006cf2:	f8a4 6062 	strh.w	r6, [r4, #98]	; 0x62
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8006cf6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006cfa:	f47f af47 	bne.w	8006b8c <HAL_SPI_TransmitReceive_DMA+0x84>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8006cfe:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	3301      	adds	r3, #1
 8006d06:	085b      	lsrs	r3, r3, #1
 8006d08:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 8006d0c:	e73e      	b.n	8006b8c <HAL_SPI_TransmitReceive_DMA+0x84>
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8006d0e:	6859      	ldr	r1, [r3, #4]
 8006d10:	4a04      	ldr	r2, [pc, #16]	; (8006d24 <HAL_SPI_TransmitReceive_DMA+0x21c>)
 8006d12:	400a      	ands	r2, r1
 8006d14:	605a      	str	r2, [r3, #4]
 8006d16:	e7a7      	b.n	8006c68 <HAL_SPI_TransmitReceive_DMA+0x160>
 8006d18:	08006e81 	.word	0x08006e81
 8006d1c:	08006e49 	.word	0x08006e49
 8006d20:	08006e91 	.word	0x08006e91
 8006d24:	ffff0000 	.word	0xffff0000
 8006d28:	08006e75 	.word	0x08006e75
 8006d2c:	08006e21 	.word	0x08006e21

08006d30 <HAL_SPI_Abort>:
  __HAL_LOCK(hspi);
 8006d30:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d069      	beq.n	8006e0c <HAL_SPI_Abort+0xdc>
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24UL / 1000UL);
 8006d38:	4b35      	ldr	r3, [pc, #212]	; (8006e10 <HAL_SPI_Abort+0xe0>)
 8006d3a:	2164      	movs	r1, #100	; 0x64
 8006d3c:	4a35      	ldr	r2, [pc, #212]	; (8006e14 <HAL_SPI_Abort+0xe4>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	fba2 2303 	umull	r2, r3, r2, r3
{
 8006d44:	b510      	push	{r4, lr}
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24UL / 1000UL);
 8006d46:	0a5b      	lsrs	r3, r3, #9
 8006d48:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8006d4a:	2001      	movs	r0, #1
{
 8006d4c:	b082      	sub	sp, #8
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24UL / 1000UL);
 8006d4e:	fb01 f303 	mul.w	r3, r1, r3
  if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8006d52:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(hspi);
 8006d54:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_ABORT;
 8006d58:	2007      	movs	r0, #7
 8006d5a:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24UL / 1000UL);
 8006d5e:	9301      	str	r3, [sp, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8006d60:	6813      	ldr	r3, [r2, #0]
 8006d62:	059b      	lsls	r3, r3, #22
 8006d64:	d513      	bpl.n	8006d8e <HAL_SPI_Abort+0x5e>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSUSP);
 8006d66:	6813      	ldr	r3, [r2, #0]
 8006d68:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006d6c:	6013      	str	r3, [r2, #0]
 8006d6e:	e002      	b.n	8006d76 <HAL_SPI_Abort+0x46>
    } while (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART));
 8006d70:	6813      	ldr	r3, [r2, #0]
 8006d72:	0598      	lsls	r0, r3, #22
 8006d74:	d50b      	bpl.n	8006d8e <HAL_SPI_Abort+0x5e>
      count--;
 8006d76:	9b01      	ldr	r3, [sp, #4]
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	9301      	str	r3, [sp, #4]
      if (count == 0UL)
 8006d7c:	9b01      	ldr	r3, [sp, #4]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d1f6      	bne.n	8006d70 <HAL_SPI_Abort+0x40>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006d82:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006d86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d8a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  if (HAL_IS_BIT_SET(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN))
 8006d8e:	6893      	ldr	r3, [r2, #8]
 8006d90:	0419      	lsls	r1, r3, #16
 8006d92:	d507      	bpl.n	8006da4 <HAL_SPI_Abort+0x74>
    if (hspi->hdmatx != NULL)
 8006d94:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8006d96:	b128      	cbz	r0, 8006da4 <HAL_SPI_Abort+0x74>
      hspi->hdmatx->XferAbortCallback = NULL;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8006d9c:	f7fc fd78 	bl	8003890 <HAL_DMA_Abort>
 8006da0:	bb50      	cbnz	r0, 8006df8 <HAL_SPI_Abort+0xc8>
  if (HAL_IS_BIT_SET(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8006da2:	6822      	ldr	r2, [r4, #0]
 8006da4:	6893      	ldr	r3, [r2, #8]
 8006da6:	045b      	lsls	r3, r3, #17
 8006da8:	d412      	bmi.n	8006dd0 <HAL_SPI_Abort+0xa0>
  SPI_AbortTransfer(hspi);
 8006daa:	4620      	mov	r0, r4
 8006dac:	f7ff fd64 	bl	8006878 <SPI_AbortTransfer>
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8006db0:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006db4:	2b40      	cmp	r3, #64	; 0x40
 8006db6:	d01d      	beq.n	8006df4 <HAL_SPI_Abort+0xc4>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006db8:	2300      	movs	r3, #0
  errorcode = HAL_OK;
 8006dba:	4618      	mov	r0, r3
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006dbc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(hspi);
 8006dc0:	2200      	movs	r2, #0
  hspi->State = HAL_SPI_STATE_READY;
 8006dc2:	2301      	movs	r3, #1
  __HAL_UNLOCK(hspi);
 8006dc4:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 8006dc8:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 8006dcc:	b002      	add	sp, #8
 8006dce:	bd10      	pop	{r4, pc}
    if (hspi->hdmarx != NULL)
 8006dd0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8006dd2:	2800      	cmp	r0, #0
 8006dd4:	d0e9      	beq.n	8006daa <HAL_SPI_Abort+0x7a>
      hspi->hdmarx->XferAbortCallback = NULL;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8006dda:	f7fc fd59 	bl	8003890 <HAL_DMA_Abort>
 8006dde:	2800      	cmp	r0, #0
 8006de0:	d0e3      	beq.n	8006daa <HAL_SPI_Abort+0x7a>
        if (HAL_DMA_GetError(hspi->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006de2:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8006de4:	f7fd fae6 	bl	80043b4 <HAL_DMA_GetError>
 8006de8:	2820      	cmp	r0, #32
 8006dea:	d1de      	bne.n	8006daa <HAL_SPI_Abort+0x7a>
          hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006dec:	2340      	movs	r3, #64	; 0x40
 8006dee:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 8006df2:	e7da      	b.n	8006daa <HAL_SPI_Abort+0x7a>
    errorcode = HAL_ERROR;
 8006df4:	2001      	movs	r0, #1
 8006df6:	e7e3      	b.n	8006dc0 <HAL_SPI_Abort+0x90>
        if (HAL_DMA_GetError(hspi->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006df8:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8006dfa:	f7fd fadb 	bl	80043b4 <HAL_DMA_GetError>
 8006dfe:	2820      	cmp	r0, #32
 8006e00:	d1cf      	bne.n	8006da2 <HAL_SPI_Abort+0x72>
          hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006e02:	2340      	movs	r3, #64	; 0x40
  if (HAL_IS_BIT_SET(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8006e04:	6822      	ldr	r2, [r4, #0]
          hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006e06:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 8006e0a:	e7cb      	b.n	8006da4 <HAL_SPI_Abort+0x74>
  __HAL_LOCK(hspi);
 8006e0c:	2002      	movs	r0, #2
}
 8006e0e:	4770      	bx	lr
 8006e10:	20000034 	.word	0x20000034
 8006e14:	057619f1 	.word	0x057619f1

08006e18 <HAL_SPI_TxCpltCallback>:
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop

08006e1c <HAL_SPI_RxCpltCallback>:
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop

08006e20 <SPI_DMAReceiveCplt>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e20:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8006e22:	b508      	push	{r3, lr}
  if (hspi->State != HAL_SPI_STATE_ABORT)
 8006e24:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 8006e28:	2b07      	cmp	r3, #7
 8006e2a:	d009      	beq.n	8006e40 <SPI_DMAReceiveCplt+0x20>
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006e2c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8006e2e:	69db      	ldr	r3, [r3, #28]
 8006e30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e34:	d005      	beq.n	8006e42 <SPI_DMAReceiveCplt+0x22>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8006e36:	6802      	ldr	r2, [r0, #0]
 8006e38:	6913      	ldr	r3, [r2, #16]
 8006e3a:	f043 0308 	orr.w	r3, r3, #8
 8006e3e:	6113      	str	r3, [r2, #16]
}
 8006e40:	bd08      	pop	{r3, pc}
      HAL_SPI_RxCpltCallback(hspi);
 8006e42:	f7ff ffeb 	bl	8006e1c <HAL_SPI_RxCpltCallback>
}
 8006e46:	bd08      	pop	{r3, pc}

08006e48 <SPI_DMATransmitReceiveCplt>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e48:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8006e4a:	b508      	push	{r3, lr}
  if (hspi->State != HAL_SPI_STATE_ABORT)
 8006e4c:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 8006e50:	2b07      	cmp	r3, #7
 8006e52:	d009      	beq.n	8006e68 <SPI_DMATransmitReceiveCplt+0x20>
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8006e54:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8006e56:	69db      	ldr	r3, [r3, #28]
 8006e58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e5c:	d005      	beq.n	8006e6a <SPI_DMATransmitReceiveCplt+0x22>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8006e5e:	6802      	ldr	r2, [r0, #0]
 8006e60:	6913      	ldr	r3, [r2, #16]
 8006e62:	f043 0308 	orr.w	r3, r3, #8
 8006e66:	6113      	str	r3, [r2, #16]
}
 8006e68:	bd08      	pop	{r3, pc}
      HAL_SPI_TxRxCpltCallback(hspi);
 8006e6a:	f7fa fb9d 	bl	80015a8 <HAL_SPI_TxRxCpltCallback>
}
 8006e6e:	bd08      	pop	{r3, pc}

08006e70 <HAL_SPI_RxHalfCpltCallback>:
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop

08006e74 <SPI_DMAHalfReceiveCplt>:
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006e74:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8006e76:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006e78:	f7ff fffa 	bl	8006e70 <HAL_SPI_RxHalfCpltCallback>
}
 8006e7c:	bd08      	pop	{r3, pc}
 8006e7e:	bf00      	nop

08006e80 <SPI_DMAHalfTransmitReceiveCplt>:
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006e80:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8006e82:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006e84:	f7fa fc14 	bl	80016b0 <HAL_SPI_TxRxHalfCpltCallback>
}
 8006e88:	bd08      	pop	{r3, pc}
 8006e8a:	bf00      	nop

08006e8c <HAL_SPI_ErrorCallback>:
 8006e8c:	4770      	bx	lr
 8006e8e:	bf00      	nop

08006e90 <SPI_DMAError>:
{
 8006e90:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e92:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8006e94:	f7fd fa8e 	bl	80043b4 <HAL_DMA_GetError>
 8006e98:	2802      	cmp	r0, #2
 8006e9a:	d100      	bne.n	8006e9e <SPI_DMAError+0xe>
}
 8006e9c:	bd10      	pop	{r4, pc}
  uint32_t itflag = hspi->Instance->SR;
 8006e9e:	6823      	ldr	r3, [r4, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006ea0:	4930      	ldr	r1, [pc, #192]	; (8006f64 <SPI_DMAError+0xd4>)
  uint32_t itflag = hspi->Instance->SR;
 8006ea2:	695a      	ldr	r2, [r3, #20]
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006ea4:	6998      	ldr	r0, [r3, #24]
 8006ea6:	f040 0008 	orr.w	r0, r0, #8
 8006eaa:	6198      	str	r0, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006eac:	6998      	ldr	r0, [r3, #24]
 8006eae:	f040 0010 	orr.w	r0, r0, #16
 8006eb2:	6198      	str	r0, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 8006eb4:	6818      	ldr	r0, [r3, #0]
 8006eb6:	f020 0001 	bic.w	r0, r0, #1
 8006eba:	6018      	str	r0, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006ebc:	6918      	ldr	r0, [r3, #16]
 8006ebe:	4001      	ands	r1, r0
 8006ec0:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006ec2:	6899      	ldr	r1, [r3, #8]
 8006ec4:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 8006ec8:	6099      	str	r1, [r3, #8]
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006eca:	f894 1081 	ldrb.w	r1, [r4, #129]	; 0x81
 8006ece:	2904      	cmp	r1, #4
 8006ed0:	d001      	beq.n	8006ed6 <SPI_DMAError+0x46>
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006ed2:	0691      	lsls	r1, r2, #26
 8006ed4:	d43a      	bmi.n	8006f4c <SPI_DMAError+0xbc>
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006ed6:	f894 1081 	ldrb.w	r1, [r4, #129]	; 0x81
 8006eda:	2903      	cmp	r1, #3
 8006edc:	d001      	beq.n	8006ee2 <SPI_DMAError+0x52>
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006ede:	0650      	lsls	r0, r2, #25
 8006ee0:	d429      	bmi.n	8006f36 <SPI_DMAError+0xa6>
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006ee2:	0591      	lsls	r1, r2, #22
 8006ee4:	d509      	bpl.n	8006efa <SPI_DMAError+0x6a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006ee6:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8006eea:	f041 0101 	orr.w	r1, r1, #1
 8006eee:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006ef2:	6999      	ldr	r1, [r3, #24]
 8006ef4:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006ef8:	6199      	str	r1, [r3, #24]
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006efa:	05d2      	lsls	r2, r2, #23
 8006efc:	d509      	bpl.n	8006f12 <SPI_DMAError+0x82>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006efe:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8006f02:	f042 0208 	orr.w	r2, r2, #8
 8006f06:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006f0a:	699a      	ldr	r2, [r3, #24]
 8006f0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f10:	619a      	str	r2, [r3, #24]
  hspi->TxXferCount = (uint16_t)0UL;
 8006f12:	2300      	movs	r3, #0
    hspi->State = HAL_SPI_STATE_READY;
 8006f14:	2201      	movs	r2, #1
    HAL_SPI_ErrorCallback(hspi);
 8006f16:	4620      	mov	r0, r4
  hspi->TxXferCount = (uint16_t)0UL;
 8006f18:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006f1c:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006f20:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006f24:	f043 0310 	orr.w	r3, r3, #16
 8006f28:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8006f2c:	f884 2081 	strb.w	r2, [r4, #129]	; 0x81
    HAL_SPI_ErrorCallback(hspi);
 8006f30:	f7ff ffac 	bl	8006e8c <HAL_SPI_ErrorCallback>
}
 8006f34:	bd10      	pop	{r4, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006f36:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8006f3a:	f041 0104 	orr.w	r1, r1, #4
 8006f3e:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f42:	6999      	ldr	r1, [r3, #24]
 8006f44:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8006f48:	6199      	str	r1, [r3, #24]
 8006f4a:	e7ca      	b.n	8006ee2 <SPI_DMAError+0x52>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006f4c:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8006f50:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8006f54:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006f58:	6999      	ldr	r1, [r3, #24]
 8006f5a:	f041 0120 	orr.w	r1, r1, #32
 8006f5e:	6199      	str	r1, [r3, #24]
 8006f60:	e7b9      	b.n	8006ed6 <SPI_DMAError+0x46>
 8006f62:	bf00      	nop
 8006f64:	fffffc90 	.word	0xfffffc90

08006f68 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->IER;
 8006f68:	6803      	ldr	r3, [r0, #0]
 8006f6a:	6919      	ldr	r1, [r3, #16]
  uint32_t itflag   = hspi->Instance->SR;
 8006f6c:	695a      	ldr	r2, [r3, #20]
{
 8006f6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t trigger  = itsource & itflag;
 8006f72:	ea01 0502 	and.w	r5, r1, r2
  uint32_t cfg1     = hspi->Instance->CFG1;
 8006f76:	689f      	ldr	r7, [r3, #8]
{
 8006f78:	4604      	mov	r4, r0
  HAL_SPI_StateTypeDef State = hspi->State;
 8006f7a:	f890 6081 	ldrb.w	r6, [r0, #129]	; 0x81
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8006f7e:	f005 0c64 	and.w	ip, r5, #100	; 0x64
 8006f82:	f1bc 0f04 	cmp.w	ip, #4
 8006f86:	d02f      	beq.n	8006fe8 <HAL_SPI_IRQHandler+0x80>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8006f88:	f005 0045 	and.w	r0, r5, #69	; 0x45
 8006f8c:	2801      	cmp	r0, #1
 8006f8e:	d034      	beq.n	8006ffa <HAL_SPI_IRQHandler+0x92>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8006f90:	f005 0026 	and.w	r0, r5, #38	; 0x26
 8006f94:	2802      	cmp	r0, #2
 8006f96:	f000 80df 	beq.w	8007158 <HAL_SPI_IRQHandler+0x1f0>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8006f9a:	0728      	lsls	r0, r5, #28
 8006f9c:	d570      	bpl.n	8007080 <HAL_SPI_IRQHandler+0x118>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006f9e:	699a      	ldr	r2, [r3, #24]
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||
 8006fa0:	f417 4f40 	tst.w	r7, #49152	; 0xc000
 8006fa4:	b2f6      	uxtb	r6, r6
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006fa6:	f042 0208 	orr.w	r2, r2, #8
 8006faa:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006fac:	699a      	ldr	r2, [r3, #24]
 8006fae:	f042 0210 	orr.w	r2, r2, #16
 8006fb2:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8006fb4:	699a      	ldr	r2, [r3, #24]
 8006fb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006fba:	619a      	str	r2, [r3, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8006fbc:	691a      	ldr	r2, [r3, #16]
 8006fbe:	f022 0208 	bic.w	r2, r2, #8
 8006fc2:	611a      	str	r2, [r3, #16]
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||
 8006fc4:	d023      	beq.n	800700e <HAL_SPI_IRQHandler+0xa6>
 8006fc6:	2e04      	cmp	r6, #4
 8006fc8:	f000 80df 	beq.w	800718a <HAL_SPI_IRQHandler+0x222>
        ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||
 8006fcc:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8006fce:	69d2      	ldr	r2, [r2, #28]
 8006fd0:	b1ea      	cbz	r2, 800700e <HAL_SPI_IRQHandler+0xa6>
 8006fd2:	2e03      	cmp	r6, #3
 8006fd4:	d050      	beq.n	8007078 <HAL_SPI_IRQHandler+0x110>
        ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))
 8006fd6:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8006fd8:	69d2      	ldr	r2, [r2, #28]
 8006fda:	b1c2      	cbz	r2, 800700e <HAL_SPI_IRQHandler+0xa6>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8006fdc:	2e05      	cmp	r6, #5
 8006fde:	d114      	bne.n	800700a <HAL_SPI_IRQHandler+0xa2>
      HAL_SPI_TxRxCpltCallback(hspi);
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f7fa fae1 	bl	80015a8 <HAL_SPI_TxRxCpltCallback>
 8006fe6:	e010      	b.n	800700a <HAL_SPI_IRQHandler+0xa2>
    hspi->TxISR(hspi);
 8006fe8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8006fea:	4798      	blx	r3
    hspi->RxISR(hspi);
 8006fec:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8006fee:	4620      	mov	r0, r4
 8006ff0:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8006ff2:	f005 0345 	and.w	r3, r5, #69	; 0x45
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d102      	bne.n	8007000 <HAL_SPI_IRQHandler+0x98>
    hspi->RxISR(hspi);
 8006ffa:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8006ffc:	4620      	mov	r0, r4
 8006ffe:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8007000:	f005 0526 	and.w	r5, r5, #38	; 0x26
 8007004:	2d02      	cmp	r5, #2
 8007006:	f000 80a7 	beq.w	8007158 <HAL_SPI_IRQHandler+0x1f0>
}
 800700a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800700e:	689a      	ldr	r2, [r3, #8]
 8007010:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 8007014:	d11f      	bne.n	8007056 <HAL_SPI_IRQHandler+0xee>
        while (hspi->RxXferCount != 0UL)
 8007016:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 800701a:	b292      	uxth	r2, r2
 800701c:	b1da      	cbz	r2, 8007056 <HAL_SPI_IRQHandler+0xee>
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800701e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8007020:	e00e      	b.n	8007040 <HAL_SPI_IRQHandler+0xd8>
 8007022:	6822      	ldr	r2, [r4, #0]
 8007024:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007026:	f841 2b04 	str.w	r2, [r1], #4
            hspi->pRxBuffPtr += sizeof(uint32_t);
 800702a:	6661      	str	r1, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 800702c:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 8007030:	3a01      	subs	r2, #1
 8007032:	b292      	uxth	r2, r2
 8007034:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 8007038:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 800703c:	b292      	uxth	r2, r2
 800703e:	b152      	cbz	r2, 8007056 <HAL_SPI_IRQHandler+0xee>
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007040:	68e2      	ldr	r2, [r4, #12]
 8007042:	2a0f      	cmp	r2, #15
 8007044:	d8ed      	bhi.n	8007022 <HAL_SPI_IRQHandler+0xba>
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007046:	2a07      	cmp	r2, #7
 8007048:	f240 8092 	bls.w	8007170 <HAL_SPI_IRQHandler+0x208>
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800704c:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 800704e:	f821 2b02 	strh.w	r2, [r1], #2
            hspi->pRxBuffPtr += sizeof(uint16_t);
 8007052:	6661      	str	r1, [r4, #100]	; 0x64
 8007054:	e7ea      	b.n	800702c <HAL_SPI_IRQHandler+0xc4>
      SPI_CloseTransfer(hspi);
 8007056:	4620      	mov	r0, r4
 8007058:	f7ff fc42 	bl	80068e0 <SPI_CloseTransfer>
      hspi->State = HAL_SPI_STATE_READY;
 800705c:	2301      	movs	r3, #1
 800705e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007062:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8007066:	2b00      	cmp	r3, #0
 8007068:	d17f      	bne.n	800716a <HAL_SPI_IRQHandler+0x202>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800706a:	2e05      	cmp	r6, #5
 800706c:	d0b8      	beq.n	8006fe0 <HAL_SPI_IRQHandler+0x78>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800706e:	2e04      	cmp	r6, #4
 8007070:	f000 8090 	beq.w	8007194 <HAL_SPI_IRQHandler+0x22c>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8007074:	2e03      	cmp	r6, #3
 8007076:	d1c8      	bne.n	800700a <HAL_SPI_IRQHandler+0xa2>
      HAL_SPI_TxCpltCallback(hspi);
 8007078:	4620      	mov	r0, r4
 800707a:	f7ff fecd 	bl	8006e18 <HAL_SPI_TxCpltCallback>
 800707e:	e7c4      	b.n	800700a <HAL_SPI_IRQHandler+0xa2>
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8007080:	0510      	lsls	r0, r2, #20
 8007082:	d501      	bpl.n	8007088 <HAL_SPI_IRQHandler+0x120>
 8007084:	070a      	lsls	r2, r1, #28
 8007086:	d47b      	bmi.n	8007180 <HAL_SPI_IRQHandler+0x218>
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8007088:	f415 7f58 	tst.w	r5, #864	; 0x360
 800708c:	d0bd      	beq.n	800700a <HAL_SPI_IRQHandler+0xa2>
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800708e:	066e      	lsls	r6, r5, #25
 8007090:	d509      	bpl.n	80070a6 <HAL_SPI_IRQHandler+0x13e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007092:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8007096:	f042 0204 	orr.w	r2, r2, #4
 800709a:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800709e:	699a      	ldr	r2, [r3, #24]
 80070a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070a4:	619a      	str	r2, [r3, #24]
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80070a6:	05a8      	lsls	r0, r5, #22
 80070a8:	d509      	bpl.n	80070be <HAL_SPI_IRQHandler+0x156>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80070aa:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80070ae:	f042 0201 	orr.w	r2, r2, #1
 80070b2:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80070b6:	699a      	ldr	r2, [r3, #24]
 80070b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070bc:	619a      	str	r2, [r3, #24]
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80070be:	05e9      	lsls	r1, r5, #23
 80070c0:	d509      	bpl.n	80070d6 <HAL_SPI_IRQHandler+0x16e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80070c2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80070c6:	f042 0208 	orr.w	r2, r2, #8
 80070ca:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80070ce:	699a      	ldr	r2, [r3, #24]
 80070d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070d4:	619a      	str	r2, [r3, #24]
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 80070d6:	06aa      	lsls	r2, r5, #26
 80070d8:	d509      	bpl.n	80070ee <HAL_SPI_IRQHandler+0x186>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80070da:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80070de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80070e2:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80070e6:	699a      	ldr	r2, [r3, #24]
 80070e8:	f042 0220 	orr.w	r2, r2, #32
 80070ec:	619a      	str	r2, [r3, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070ee:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80070f2:	2a00      	cmp	r2, #0
 80070f4:	d089      	beq.n	800700a <HAL_SPI_IRQHandler+0xa2>
      __HAL_SPI_DISABLE(hspi);
 80070f6:	6819      	ldr	r1, [r3, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80070f8:	f407 4740 	and.w	r7, r7, #49152	; 0xc000
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80070fc:	4a27      	ldr	r2, [pc, #156]	; (800719c <HAL_SPI_IRQHandler+0x234>)
      __HAL_SPI_DISABLE(hspi);
 80070fe:	f021 0101 	bic.w	r1, r1, #1
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8007102:	f5b7 4f40 	cmp.w	r7, #49152	; 0xc000
      __HAL_SPI_DISABLE(hspi);
 8007106:	6019      	str	r1, [r3, #0]
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8007108:	6919      	ldr	r1, [r3, #16]
 800710a:	ea02 0201 	and.w	r2, r2, r1
 800710e:	611a      	str	r2, [r3, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8007110:	d127      	bne.n	8007162 <HAL_SPI_IRQHandler+0x1fa>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007112:	689a      	ldr	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 8007114:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007116:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800711a:	609a      	str	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800711c:	b150      	cbz	r0, 8007134 <HAL_SPI_IRQHandler+0x1cc>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800711e:	4b20      	ldr	r3, [pc, #128]	; (80071a0 <HAL_SPI_IRQHandler+0x238>)
 8007120:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007122:	f7fc fd2d 	bl	8003b80 <HAL_DMA_Abort_IT>
 8007126:	b128      	cbz	r0, 8007134 <HAL_SPI_IRQHandler+0x1cc>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007128:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800712c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007130:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        if (hspi->hdmatx != NULL)
 8007134:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8007136:	2800      	cmp	r0, #0
 8007138:	f43f af67 	beq.w	800700a <HAL_SPI_IRQHandler+0xa2>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800713c:	4b18      	ldr	r3, [pc, #96]	; (80071a0 <HAL_SPI_IRQHandler+0x238>)
 800713e:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007140:	f7fc fd1e 	bl	8003b80 <HAL_DMA_Abort_IT>
 8007144:	2800      	cmp	r0, #0
 8007146:	f43f af60 	beq.w	800700a <HAL_SPI_IRQHandler+0xa2>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800714a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800714e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007152:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 8007156:	e758      	b.n	800700a <HAL_SPI_IRQHandler+0xa2>
    hspi->TxISR(hspi);
 8007158:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800715a:	4620      	mov	r0, r4
}
 800715c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    hspi->TxISR(hspi);
 8007160:	4718      	bx	r3
        hspi->State = HAL_SPI_STATE_READY;
 8007162:	2301      	movs	r3, #1
        HAL_SPI_ErrorCallback(hspi);
 8007164:	4620      	mov	r0, r4
        hspi->State = HAL_SPI_STATE_READY;
 8007166:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 800716a:	f7ff fe8f 	bl	8006e8c <HAL_SPI_ErrorCallback>
 800716e:	e74c      	b.n	800700a <HAL_SPI_IRQHandler+0xa2>
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007170:	6822      	ldr	r2, [r4, #0]
 8007172:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8007176:	700a      	strb	r2, [r1, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8007178:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800717a:	3101      	adds	r1, #1
 800717c:	6661      	str	r1, [r4, #100]	; 0x64
 800717e:	e755      	b.n	800702c <HAL_SPI_IRQHandler+0xc4>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007180:	699a      	ldr	r2, [r3, #24]
 8007182:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007186:	619a      	str	r2, [r3, #24]
    return;
 8007188:	e73f      	b.n	800700a <HAL_SPI_IRQHandler+0xa2>
        ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))
 800718a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800718c:	69d2      	ldr	r2, [r2, #28]
 800718e:	2a00      	cmp	r2, #0
 8007190:	f43f af3d 	beq.w	800700e <HAL_SPI_IRQHandler+0xa6>
      HAL_SPI_RxCpltCallback(hspi);
 8007194:	4620      	mov	r0, r4
 8007196:	f7ff fe41 	bl	8006e1c <HAL_SPI_RxCpltCallback>
 800719a:	e736      	b.n	800700a <HAL_SPI_IRQHandler+0xa2>
 800719c:	fffffc94 	.word	0xfffffc94
 80071a0:	080071a5 	.word	0x080071a5

080071a4 <SPI_DMAAbortOnError>:
{
 80071a4:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071a6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = (uint16_t) 0UL;
 80071a8:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 80071aa:	2201      	movs	r2, #1
  hspi->RxXferCount = (uint16_t) 0UL;
 80071ac:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 80071b0:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->State = HAL_SPI_STATE_READY;
 80071b4:	f880 2081 	strb.w	r2, [r0, #129]	; 0x81
  HAL_SPI_ErrorCallback(hspi);
 80071b8:	f7ff fe68 	bl	8006e8c <HAL_SPI_ErrorCallback>
}
 80071bc:	bd08      	pop	{r3, pc}
 80071be:	bf00      	nop

080071c0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071c0:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80071c2:	4a1b      	ldr	r2, [pc, #108]	; (8007230 <TIM_OC1_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071c4:	f023 0301 	bic.w	r3, r3, #1
{
 80071c8:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071ca:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80071cc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80071ce:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80071d0:	6985      	ldr	r5, [r0, #24]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80071d2:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80071d6:	402a      	ands	r2, r5
  tmpccmrx |= OC_Config->OCMode;
 80071d8:	680d      	ldr	r5, [r1, #0]
 80071da:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80071dc:	688d      	ldr	r5, [r1, #8]
 80071de:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80071e0:	4d14      	ldr	r5, [pc, #80]	; (8007234 <TIM_OC1_SetConfig+0x74>)
 80071e2:	42a8      	cmp	r0, r5
 80071e4:	d00e      	beq.n	8007204 <TIM_OC1_SetConfig+0x44>
 80071e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80071ea:	42a8      	cmp	r0, r5
 80071ec:	d00a      	beq.n	8007204 <TIM_OC1_SetConfig+0x44>
 80071ee:	4e12      	ldr	r6, [pc, #72]	; (8007238 <TIM_OC1_SetConfig+0x78>)
 80071f0:	f505 4580 	add.w	r5, r5, #16384	; 0x4000
 80071f4:	42a8      	cmp	r0, r5
 80071f6:	bf18      	it	ne
 80071f8:	42b0      	cmpne	r0, r6
 80071fa:	d003      	beq.n	8007204 <TIM_OC1_SetConfig+0x44>
 80071fc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007200:	42a8      	cmp	r0, r5
 8007202:	d10d      	bne.n	8007220 <TIM_OC1_SetConfig+0x60>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007204:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8007206:	f023 0308 	bic.w	r3, r3, #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800720a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 800720e:	432b      	orrs	r3, r5
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007210:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpccer &= ~TIM_CCER_CC1NE;
 8007214:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8007218:	ea46 0c05 	orr.w	ip, r6, r5
 800721c:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007220:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007222:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007224:	6182      	str	r2, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8007226:	6341      	str	r1, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007228:	6203      	str	r3, [r0, #32]
}
 800722a:	bc70      	pop	{r4, r5, r6}
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	fffeff8c 	.word	0xfffeff8c
 8007234:	40010000 	.word	0x40010000
 8007238:	40014000 	.word	0x40014000

0800723c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800723c:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800723e:	4a1c      	ldr	r2, [pc, #112]	; (80072b0 <TIM_OC3_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007240:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 8007244:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007246:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8007248:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800724a:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800724c:	69c5      	ldr	r5, [r0, #28]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800724e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007252:	402a      	ands	r2, r5
  tmpccmrx |= OC_Config->OCMode;
 8007254:	680d      	ldr	r5, [r1, #0]
 8007256:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007258:	688d      	ldr	r5, [r1, #8]
 800725a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800725e:	4d15      	ldr	r5, [pc, #84]	; (80072b4 <TIM_OC3_SetConfig+0x78>)
 8007260:	42a8      	cmp	r0, r5
 8007262:	d00e      	beq.n	8007282 <TIM_OC3_SetConfig+0x46>
 8007264:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007268:	42a8      	cmp	r0, r5
 800726a:	d00a      	beq.n	8007282 <TIM_OC3_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800726c:	4e12      	ldr	r6, [pc, #72]	; (80072b8 <TIM_OC3_SetConfig+0x7c>)
 800726e:	4d13      	ldr	r5, [pc, #76]	; (80072bc <TIM_OC3_SetConfig+0x80>)
 8007270:	42a8      	cmp	r0, r5
 8007272:	bf18      	it	ne
 8007274:	42b0      	cmpne	r0, r6
 8007276:	d00b      	beq.n	8007290 <TIM_OC3_SetConfig+0x54>
 8007278:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800727c:	42a8      	cmp	r0, r5
 800727e:	d10f      	bne.n	80072a0 <TIM_OC3_SetConfig+0x64>
 8007280:	e006      	b.n	8007290 <TIM_OC3_SetConfig+0x54>
    tmpccer &= ~TIM_CCER_CC3NP;
 8007282:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007286:	68cd      	ldr	r5, [r1, #12]
 8007288:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800728c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007290:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007294:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
 8007298:	ea46 0c05 	orr.w	ip, r6, r5
 800729c:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80072a0:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80072a2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80072a4:	61c2      	str	r2, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80072a6:	63c1      	str	r1, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072a8:	6203      	str	r3, [r0, #32]
}
 80072aa:	bc70      	pop	{r4, r5, r6}
 80072ac:	4770      	bx	lr
 80072ae:	bf00      	nop
 80072b0:	fffeff8c 	.word	0xfffeff8c
 80072b4:	40010000 	.word	0x40010000
 80072b8:	40014000 	.word	0x40014000
 80072bc:	40014400 	.word	0x40014400

080072c0 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 80072c0:	2800      	cmp	r0, #0
 80072c2:	f000 80a5 	beq.w	8007410 <HAL_TIM_OC_Init+0x150>
{
 80072c6:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80072c8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80072cc:	4604      	mov	r4, r0
 80072ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d076      	beq.n	80073c4 <HAL_TIM_OC_Init+0x104>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80072d6:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80072d8:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072da:	494e      	ldr	r1, [pc, #312]	; (8007414 <HAL_TIM_OC_Init+0x154>)
 80072dc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 80072e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072e4:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 80072e8:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072ea:	fab1 f181 	clz	r1, r1
 80072ee:	ea4f 1151 	mov.w	r1, r1, lsr #5
 80072f2:	d027      	beq.n	8007344 <HAL_TIM_OC_Init+0x84>
 80072f4:	bb31      	cbnz	r1, 8007344 <HAL_TIM_OC_Init+0x84>
 80072f6:	4848      	ldr	r0, [pc, #288]	; (8007418 <HAL_TIM_OC_Init+0x158>)
 80072f8:	4d48      	ldr	r5, [pc, #288]	; (800741c <HAL_TIM_OC_Init+0x15c>)
 80072fa:	4282      	cmp	r2, r0
 80072fc:	d067      	beq.n	80073ce <HAL_TIM_OC_Init+0x10e>
 80072fe:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8007302:	4282      	cmp	r2, r0
 8007304:	d063      	beq.n	80073ce <HAL_TIM_OC_Init+0x10e>
 8007306:	1b55      	subs	r5, r2, r5
 8007308:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800730c:	fab5 f585 	clz	r5, r5
 8007310:	4282      	cmp	r2, r0
 8007312:	ea4f 1555 	mov.w	r5, r5, lsr #5
 8007316:	d063      	beq.n	80073e0 <HAL_TIM_OC_Init+0x120>
 8007318:	2d00      	cmp	r5, #0
 800731a:	d161      	bne.n	80073e0 <HAL_TIM_OC_Init+0x120>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800731c:	4840      	ldr	r0, [pc, #256]	; (8007420 <HAL_TIM_OC_Init+0x160>)
 800731e:	4941      	ldr	r1, [pc, #260]	; (8007424 <HAL_TIM_OC_Init+0x164>)
 8007320:	428a      	cmp	r2, r1
 8007322:	bf18      	it	ne
 8007324:	4282      	cmpne	r2, r0
 8007326:	d065      	beq.n	80073f4 <HAL_TIM_OC_Init+0x134>
 8007328:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800732c:	428a      	cmp	r2, r1
 800732e:	d061      	beq.n	80073f4 <HAL_TIM_OC_Init+0x134>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007330:	69a0      	ldr	r0, [r4, #24]
 8007332:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007336:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007338:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800733a:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 800733c:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800733e:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007340:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007342:	e023      	b.n	800738c <HAL_TIM_OC_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007344:	4d35      	ldr	r5, [pc, #212]	; (800741c <HAL_TIM_OC_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800734a:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800734c:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800734e:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007350:	fab5 f585 	clz	r5, r5
 8007354:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007356:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007358:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800735c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800735e:	69a0      	ldr	r0, [r4, #24]
 8007360:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007364:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8007366:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007368:	68e3      	ldr	r3, [r4, #12]
 800736a:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800736c:	6863      	ldr	r3, [r4, #4]
 800736e:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007370:	b951      	cbnz	r1, 8007388 <HAL_TIM_OC_Init+0xc8>
 8007372:	b94d      	cbnz	r5, 8007388 <HAL_TIM_OC_Init+0xc8>
 8007374:	492a      	ldr	r1, [pc, #168]	; (8007420 <HAL_TIM_OC_Init+0x160>)
 8007376:	4b2b      	ldr	r3, [pc, #172]	; (8007424 <HAL_TIM_OC_Init+0x164>)
 8007378:	429a      	cmp	r2, r3
 800737a:	bf18      	it	ne
 800737c:	428a      	cmpne	r2, r1
 800737e:	d003      	beq.n	8007388 <HAL_TIM_OC_Init+0xc8>
 8007380:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007384:	429a      	cmp	r2, r3
 8007386:	d101      	bne.n	800738c <HAL_TIM_OC_Init+0xcc>
    TIMx->RCR = Structure->RepetitionCounter;
 8007388:	6963      	ldr	r3, [r4, #20]
 800738a:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800738c:	2301      	movs	r3, #1
  return HAL_OK;
 800738e:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8007390:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007392:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007396:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800739a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800739e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80073a2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80073a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073ae:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80073b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073b6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80073ba:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80073be:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80073c2:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 80073c4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 80073c8:	f7fa fd02 	bl	8001dd0 <HAL_TIM_OC_MspInit>
 80073cc:	e783      	b.n	80072d6 <HAL_TIM_OC_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073ce:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80073d4:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073d6:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 80073da:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073dc:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073de:	e7ba      	b.n	8007356 <HAL_TIM_OC_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 80073e0:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80073e6:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073e8:	480f      	ldr	r0, [pc, #60]	; (8007428 <HAL_TIM_OC_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073ea:	4282      	cmp	r2, r0
 80073ec:	d0b3      	beq.n	8007356 <HAL_TIM_OC_Init+0x96>
 80073ee:	2d00      	cmp	r5, #0
 80073f0:	d1b1      	bne.n	8007356 <HAL_TIM_OC_Init+0x96>
 80073f2:	e793      	b.n	800731c <HAL_TIM_OC_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073f4:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80073f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073fa:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073fc:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073fe:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007400:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007404:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8007406:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8007408:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800740a:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800740c:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800740e:	e7b1      	b.n	8007374 <HAL_TIM_OC_Init+0xb4>
    return HAL_ERROR;
 8007410:	2001      	movs	r0, #1
}
 8007412:	4770      	bx	lr
 8007414:	40010000 	.word	0x40010000
 8007418:	40000400 	.word	0x40000400
 800741c:	40010400 	.word	0x40010400
 8007420:	40014000 	.word	0x40014000
 8007424:	40014400 	.word	0x40014400
 8007428:	40000c00 	.word	0x40000c00

0800742c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800742c:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800742e:	4a1c      	ldr	r2, [pc, #112]	; (80074a0 <TIM_OC2_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007430:	f023 0310 	bic.w	r3, r3, #16
{
 8007434:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007436:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8007438:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800743a:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800743c:	6985      	ldr	r5, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800743e:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007442:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007444:	680d      	ldr	r5, [r1, #0]
 8007446:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800744a:	688d      	ldr	r5, [r1, #8]
 800744c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007450:	4d14      	ldr	r5, [pc, #80]	; (80074a4 <TIM_OC2_SetConfig+0x78>)
 8007452:	42a8      	cmp	r0, r5
 8007454:	d00e      	beq.n	8007474 <TIM_OC2_SetConfig+0x48>
 8007456:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800745a:	42a8      	cmp	r0, r5
 800745c:	d00a      	beq.n	8007474 <TIM_OC2_SetConfig+0x48>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800745e:	4e12      	ldr	r6, [pc, #72]	; (80074a8 <TIM_OC2_SetConfig+0x7c>)
 8007460:	4d12      	ldr	r5, [pc, #72]	; (80074ac <TIM_OC2_SetConfig+0x80>)
 8007462:	42a8      	cmp	r0, r5
 8007464:	bf18      	it	ne
 8007466:	42b0      	cmpne	r0, r6
 8007468:	d00b      	beq.n	8007482 <TIM_OC2_SetConfig+0x56>
 800746a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800746e:	42a8      	cmp	r0, r5
 8007470:	d10f      	bne.n	8007492 <TIM_OC2_SetConfig+0x66>
 8007472:	e006      	b.n	8007482 <TIM_OC2_SetConfig+0x56>
    tmpccer &= ~TIM_CCER_CC2NP;
 8007474:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007478:	68cd      	ldr	r5, [r1, #12]
 800747a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800747e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007482:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007486:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
 800748a:	ea46 0c05 	orr.w	ip, r6, r5
 800748e:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8007492:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007494:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007496:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8007498:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800749a:	6203      	str	r3, [r0, #32]
}
 800749c:	bc70      	pop	{r4, r5, r6}
 800749e:	4770      	bx	lr
 80074a0:	feff8cff 	.word	0xfeff8cff
 80074a4:	40010000 	.word	0x40010000
 80074a8:	40014000 	.word	0x40014000
 80074ac:	40014400 	.word	0x40014400

080074b0 <HAL_TIM_OC_ConfigChannel>:
{
 80074b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80074b2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80074b6:	2b01      	cmp	r3, #1
 80074b8:	f000 80b6 	beq.w	8007628 <HAL_TIM_OC_ConfigChannel+0x178>
 80074bc:	2301      	movs	r3, #1
 80074be:	4604      	mov	r4, r0
 80074c0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80074c4:	2a14      	cmp	r2, #20
 80074c6:	d80c      	bhi.n	80074e2 <HAL_TIM_OC_ConfigChannel+0x32>
 80074c8:	e8df f002 	tbb	[pc, r2]
 80074cc:	0b0b0b40 	.word	0x0b0b0b40
 80074d0:	0b0b0b45 	.word	0x0b0b0b45
 80074d4:	0b0b0b4a 	.word	0x0b0b0b4a
 80074d8:	0b0b0b4f 	.word	0x0b0b0b4f
 80074dc:	0b0b0b7f 	.word	0x0b0b0b7f
 80074e0:	10          	.byte	0x10
 80074e1:	00          	.byte	0x00
 80074e2:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80074e4:	2300      	movs	r3, #0
 80074e6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80074ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80074ec:	6803      	ldr	r3, [r0, #0]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80074ee:	484f      	ldr	r0, [pc, #316]	; (800762c <HAL_TIM_OC_ConfigChannel+0x17c>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80074f0:	6a1a      	ldr	r2, [r3, #32]
 80074f2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80074f6:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80074f8:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80074fa:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80074fc:	6d5e      	ldr	r6, [r3, #84]	; 0x54
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80074fe:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007502:	4030      	ands	r0, r6
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007504:	680e      	ldr	r6, [r1, #0]
 8007506:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800750a:	688e      	ldr	r6, [r1, #8]
 800750c:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007510:	4e47      	ldr	r6, [pc, #284]	; (8007630 <HAL_TIM_OC_ConfigChannel+0x180>)
 8007512:	42b3      	cmp	r3, r6
 8007514:	d00e      	beq.n	8007534 <HAL_TIM_OC_ConfigChannel+0x84>
 8007516:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800751a:	42b3      	cmp	r3, r6
 800751c:	d00a      	beq.n	8007534 <HAL_TIM_OC_ConfigChannel+0x84>
 800751e:	4f45      	ldr	r7, [pc, #276]	; (8007634 <HAL_TIM_OC_ConfigChannel+0x184>)
 8007520:	f506 4680 	add.w	r6, r6, #16384	; 0x4000
 8007524:	42b3      	cmp	r3, r6
 8007526:	bf18      	it	ne
 8007528:	42bb      	cmpne	r3, r7
 800752a:	d003      	beq.n	8007534 <HAL_TIM_OC_ConfigChannel+0x84>
 800752c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007530:	42b3      	cmp	r3, r6
 8007532:	d104      	bne.n	800753e <HAL_TIM_OC_ConfigChannel+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007534:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007538:	694e      	ldr	r6, [r1, #20]
 800753a:	ea45 2586 	orr.w	r5, r5, r6, lsl #10

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800753e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007540:	605d      	str	r5, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8007542:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8007544:	2000      	movs	r0, #0
  TIMx->CCR6 = OC_Config->Pulse;
 8007546:	65d9      	str	r1, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007548:	621a      	str	r2, [r3, #32]
}
 800754a:	e7cb      	b.n	80074e4 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800754c:	6800      	ldr	r0, [r0, #0]
 800754e:	f7ff fe37 	bl	80071c0 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8007552:	2000      	movs	r0, #0
      break;
 8007554:	e7c6      	b.n	80074e4 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007556:	6800      	ldr	r0, [r0, #0]
 8007558:	f7ff ff68 	bl	800742c <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800755c:	2000      	movs	r0, #0
      break;
 800755e:	e7c1      	b.n	80074e4 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007560:	6800      	ldr	r0, [r0, #0]
 8007562:	f7ff fe6b 	bl	800723c <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8007566:	2000      	movs	r0, #0
      break;
 8007568:	e7bc      	b.n	80074e4 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800756a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800756c:	4832      	ldr	r0, [pc, #200]	; (8007638 <HAL_TIM_OC_ConfigChannel+0x188>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800756e:	6a1a      	ldr	r2, [r3, #32]
 8007570:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007574:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8007576:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8007578:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800757a:	69de      	ldr	r6, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 800757c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007580:	4030      	ands	r0, r6
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007582:	680e      	ldr	r6, [r1, #0]
 8007584:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007588:	688e      	ldr	r6, [r1, #8]
 800758a:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800758e:	4e28      	ldr	r6, [pc, #160]	; (8007630 <HAL_TIM_OC_ConfigChannel+0x180>)
 8007590:	42b3      	cmp	r3, r6
 8007592:	d00e      	beq.n	80075b2 <HAL_TIM_OC_ConfigChannel+0x102>
 8007594:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007598:	42b3      	cmp	r3, r6
 800759a:	d00a      	beq.n	80075b2 <HAL_TIM_OC_ConfigChannel+0x102>
 800759c:	4f25      	ldr	r7, [pc, #148]	; (8007634 <HAL_TIM_OC_ConfigChannel+0x184>)
 800759e:	f506 4680 	add.w	r6, r6, #16384	; 0x4000
 80075a2:	42b3      	cmp	r3, r6
 80075a4:	bf18      	it	ne
 80075a6:	42bb      	cmpne	r3, r7
 80075a8:	d003      	beq.n	80075b2 <HAL_TIM_OC_ConfigChannel+0x102>
 80075aa:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80075ae:	42b3      	cmp	r3, r6
 80075b0:	d104      	bne.n	80075bc <HAL_TIM_OC_ConfigChannel+0x10c>
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075b2:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075b6:	694e      	ldr	r6, [r1, #20]
 80075b8:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
  TIMx->CCR4 = OC_Config->Pulse;
 80075bc:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80075be:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80075c0:	61d8      	str	r0, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80075c2:	2000      	movs	r0, #0
  TIMx->CCR4 = OC_Config->Pulse;
 80075c4:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 80075c6:	621a      	str	r2, [r3, #32]
}
 80075c8:	e78c      	b.n	80074e4 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80075ca:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80075cc:	481b      	ldr	r0, [pc, #108]	; (800763c <HAL_TIM_OC_ConfigChannel+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80075ce:	6a1a      	ldr	r2, [r3, #32]
 80075d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80075d4:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80075d6:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80075d8:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80075da:	6d5e      	ldr	r6, [r3, #84]	; 0x54
  tmpccer &= ~TIM_CCER_CC5P;
 80075dc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80075e0:	4030      	ands	r0, r6
  tmpccmrx |= OC_Config->OCMode;
 80075e2:	680e      	ldr	r6, [r1, #0]
 80075e4:	4330      	orrs	r0, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80075e6:	688e      	ldr	r6, [r1, #8]
 80075e8:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075ec:	4e10      	ldr	r6, [pc, #64]	; (8007630 <HAL_TIM_OC_ConfigChannel+0x180>)
 80075ee:	42b3      	cmp	r3, r6
 80075f0:	d00e      	beq.n	8007610 <HAL_TIM_OC_ConfigChannel+0x160>
 80075f2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80075f6:	42b3      	cmp	r3, r6
 80075f8:	d00a      	beq.n	8007610 <HAL_TIM_OC_ConfigChannel+0x160>
 80075fa:	4f0e      	ldr	r7, [pc, #56]	; (8007634 <HAL_TIM_OC_ConfigChannel+0x184>)
 80075fc:	f506 4680 	add.w	r6, r6, #16384	; 0x4000
 8007600:	42b3      	cmp	r3, r6
 8007602:	bf18      	it	ne
 8007604:	42bb      	cmpne	r3, r7
 8007606:	d003      	beq.n	8007610 <HAL_TIM_OC_ConfigChannel+0x160>
 8007608:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800760c:	42b3      	cmp	r3, r6
 800760e:	d104      	bne.n	800761a <HAL_TIM_OC_ConfigChannel+0x16a>
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007610:	f425 3580 	bic.w	r5, r5, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007614:	694e      	ldr	r6, [r1, #20]
 8007616:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 800761a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800761c:	605d      	str	r5, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800761e:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8007620:	2000      	movs	r0, #0
  TIMx->CCR5 = OC_Config->Pulse;
 8007622:	6599      	str	r1, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;
 8007624:	621a      	str	r2, [r3, #32]
}
 8007626:	e75d      	b.n	80074e4 <HAL_TIM_OC_ConfigChannel+0x34>
  __HAL_LOCK(htim);
 8007628:	2002      	movs	r0, #2
}
 800762a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800762c:	feff8fff 	.word	0xfeff8fff
 8007630:	40010000 	.word	0x40010000
 8007634:	40014000 	.word	0x40014000
 8007638:	feff8cff 	.word	0xfeff8cff
 800763c:	fffeff8f 	.word	0xfffeff8f

08007640 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007640:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007644:	2b01      	cmp	r3, #1
 8007646:	d04b      	beq.n	80076e0 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007648:	6803      	ldr	r3, [r0, #0]
 800764a:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800764c:	2002      	movs	r0, #2
{
 800764e:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007650:	4d24      	ldr	r5, [pc, #144]	; (80076e4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007652:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007656:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8007658:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800765a:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800765c:	d029      	beq.n	80076b2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800765e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007662:	42ab      	cmp	r3, r5
 8007664:	d025      	beq.n	80076b2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007666:	4d20      	ldr	r5, [pc, #128]	; (80076e8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8007668:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800766c:	42ab      	cmp	r3, r5
 800766e:	bf18      	it	ne
 8007670:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8007674:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007678:	bf0c      	ite	eq
 800767a:	f04f 0c01 	moveq.w	ip, #1
 800767e:	f04f 0c00 	movne.w	ip, #0
 8007682:	42ab      	cmp	r3, r5
 8007684:	bf08      	it	eq
 8007686:	f04c 0c01 	orreq.w	ip, ip, #1
 800768a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800768e:	42ab      	cmp	r3, r5
 8007690:	bf08      	it	eq
 8007692:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007696:	680d      	ldr	r5, [r1, #0]
 8007698:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800769a:	4d14      	ldr	r5, [pc, #80]	; (80076ec <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 800769c:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800769e:	42ab      	cmp	r3, r5
 80076a0:	bf14      	ite	ne
 80076a2:	4660      	movne	r0, ip
 80076a4:	f04c 0001 	orreq.w	r0, ip, #1
 80076a8:	b960      	cbnz	r0, 80076c4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80076aa:	4811      	ldr	r0, [pc, #68]	; (80076f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80076ac:	4283      	cmp	r3, r0
 80076ae:	d009      	beq.n	80076c4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80076b0:	e00d      	b.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80076b2:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80076b4:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80076b8:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80076ba:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80076bc:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80076c0:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 80076c2:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076c4:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80076c6:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076ca:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80076cc:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80076ce:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80076d0:	2101      	movs	r1, #1

  return HAL_OK;
 80076d2:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 80076d4:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80076d8:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 80076dc:	bc30      	pop	{r4, r5}
 80076de:	4770      	bx	lr
  __HAL_LOCK(htim);
 80076e0:	2002      	movs	r0, #2
}
 80076e2:	4770      	bx	lr
 80076e4:	40010000 	.word	0x40010000
 80076e8:	40000400 	.word	0x40000400
 80076ec:	40001800 	.word	0x40001800
 80076f0:	40014000 	.word	0x40014000

080076f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80076f4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d03d      	beq.n	8007778 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80076fc:	4602      	mov	r2, r0
 80076fe:	6848      	ldr	r0, [r1, #4]
{
 8007700:	b410      	push	{r4}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007702:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8007706:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800770a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800770c:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800770e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007712:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007714:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007716:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800771a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800771c:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800771e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007722:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007724:	6a88      	ldr	r0, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007726:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800772a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800772c:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800772e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007732:	4303      	orrs	r3, r0
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007734:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007736:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800773a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800773e:	4c0f      	ldr	r4, [pc, #60]	; (800777c <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8007740:	42a0      	cmp	r0, r4
 8007742:	d00b      	beq.n	800775c <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8007744:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007748:	42a0      	cmp	r0, r4
 800774a:	d007      	beq.n	800775c <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 800774c:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 800774e:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8007750:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 8007754:	4608      	mov	r0, r1
}
 8007756:	f85d 4b04 	ldr.w	r4, [sp], #4
 800775a:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800775c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800775e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007762:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007766:	e9d1 4107 	ldrd	r4, r1, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800776a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800776e:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007770:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007774:	430b      	orrs	r3, r1
 8007776:	e7e9      	b.n	800774c <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8007778:	2002      	movs	r0, #2
}
 800777a:	4770      	bx	lr
 800777c:	40010000 	.word	0x40010000

08007780 <FMC_SDRAM_Init>:
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8007780:	680b      	ldr	r3, [r1, #0]
{
 8007782:	b410      	push	{r4}
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8007784:	b9d3      	cbnz	r3, 80077bc <FMC_SDRAM_Init+0x3c>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007786:	6804      	ldr	r4, [r0, #0]
 8007788:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800778c:	684a      	ldr	r2, [r1, #4]
 800778e:	4023      	ands	r3, r4
 8007790:	4313      	orrs	r3, r2
 8007792:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 8007796:	4323      	orrs	r3, r4
 8007798:	4313      	orrs	r3, r2
 800779a:	e9d1 4204 	ldrd	r4, r2, [r1, #16]
 800779e:	4323      	orrs	r3, r4
 80077a0:	4313      	orrs	r3, r2
 80077a2:	e9d1 4206 	ldrd	r4, r2, [r1, #24]
 80077a6:	4323      	orrs	r3, r4
 80077a8:	4313      	orrs	r3, r2
 80077aa:	e9d1 4208 	ldrd	r4, r2, [r1, #32]
 80077ae:	4323      	orrs	r3, r4
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 80077b0:	f85d 4b04 	ldr.w	r4, [sp], #4
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80077b4:	4313      	orrs	r3, r2
 80077b6:	6003      	str	r3, [r0, #0]
}
 80077b8:	2000      	movs	r0, #0
 80077ba:	4770      	bx	lr
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80077bc:	6802      	ldr	r2, [r0, #0]
 80077be:	e9d1 4307 	ldrd	r4, r3, [r1, #28]
 80077c2:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80077c6:	4322      	orrs	r2, r4
 80077c8:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80077ca:	431a      	orrs	r2, r3
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80077cc:	4b0a      	ldr	r3, [pc, #40]	; (80077f8 <FMC_SDRAM_Init+0x78>)
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80077ce:	4322      	orrs	r2, r4
 80077d0:	6002      	str	r2, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80077d2:	6842      	ldr	r2, [r0, #4]
 80077d4:	4013      	ands	r3, r2
 80077d6:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 80077da:	4323      	orrs	r3, r4
 80077dc:	4313      	orrs	r3, r2
 80077de:	e9d1 4203 	ldrd	r4, r2, [r1, #12]
 80077e2:	4323      	orrs	r3, r4
 80077e4:	4313      	orrs	r3, r2
 80077e6:	e9d1 4205 	ldrd	r4, r2, [r1, #20]
 80077ea:	4323      	orrs	r3, r4
}
 80077ec:	f85d 4b04 	ldr.w	r4, [sp], #4
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80077f0:	4313      	orrs	r3, r2
 80077f2:	6043      	str	r3, [r0, #4]
}
 80077f4:	2000      	movs	r0, #0
 80077f6:	4770      	bx	lr
 80077f8:	ffff8000 	.word	0xffff8000

080077fc <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80077fc:	b430      	push	{r4, r5}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80077fe:	bb0a      	cbnz	r2, 8007844 <FMC_SDRAM_Timing_Init+0x48>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007800:	6883      	ldr	r3, [r0, #8]
 8007802:	e9d1 2400 	ldrd	r2, r4, [r1]
 8007806:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800780a:	3c01      	subs	r4, #1
 800780c:	3a01      	subs	r2, #1
 800780e:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8007812:	4313      	orrs	r3, r2
 8007814:	e9d1 2402 	ldrd	r2, r4, [r1, #8]
 8007818:	3a01      	subs	r2, #1
 800781a:	3c01      	subs	r4, #1
 800781c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007820:	ea43 3204 	orr.w	r2, r3, r4, lsl #12
 8007824:	e9d1 3404 	ldrd	r3, r4, [r1, #16]
 8007828:	6989      	ldr	r1, [r1, #24]
 800782a:	3b01      	subs	r3, #1
 800782c:	3c01      	subs	r4, #1
 800782e:	3901      	subs	r1, #1
 8007830:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8007834:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
 8007838:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
}
 800783c:	bc30      	pop	{r4, r5}
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800783e:	6083      	str	r3, [r0, #8]
}
 8007840:	2000      	movs	r0, #0
 8007842:	4770      	bx	lr
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007844:	6882      	ldr	r2, [r0, #8]
 8007846:	68cc      	ldr	r4, [r1, #12]
 8007848:	4b11      	ldr	r3, [pc, #68]	; (8007890 <FMC_SDRAM_Timing_Init+0x94>)
 800784a:	3c01      	subs	r4, #1
 800784c:	4013      	ands	r3, r2
 800784e:	694a      	ldr	r2, [r1, #20]
 8007850:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
 8007854:	1e54      	subs	r4, r2, #1
 8007856:	ea43 5404 	orr.w	r4, r3, r4, lsl #20
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800785a:	e9d1 2500 	ldrd	r2, r5, [r1]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800785e:	6084      	str	r4, [r0, #8]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8007860:	68c3      	ldr	r3, [r0, #12]
 8007862:	1e6c      	subs	r4, r5, #1
 8007864:	3a01      	subs	r2, #1
 8007866:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800786a:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 800786e:	690c      	ldr	r4, [r1, #16]
 8007870:	431a      	orrs	r2, r3
 8007872:	688b      	ldr	r3, [r1, #8]
 8007874:	3c01      	subs	r4, #1
 8007876:	6989      	ldr	r1, [r1, #24]
 8007878:	3b01      	subs	r3, #1
 800787a:	3901      	subs	r1, #1
 800787c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8007880:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007884:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
}
 8007888:	bc30      	pop	{r4, r5}
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800788a:	60c3      	str	r3, [r0, #12]
}
 800788c:	2000      	movs	r0, #0
 800788e:	4770      	bx	lr
 8007890:	ff0f0fff 	.word	0xff0f0fff

08007894 <tThreshold_init>:
}



void tThreshold_init (tThreshold* const th, float low, float high, LEAF* const leaf)
{
 8007894:	b538      	push	{r3, r4, r5, lr}
	tThreshold_initToPool(th, low, high, &leaf->mempool);
}

void tThreshold_initToPool (tThreshold* const th, float low, float high, tMempool* const mp)
{
    _tMempool* m = *mp;
 8007896:	698d      	ldr	r5, [r1, #24]
{
 8007898:	4604      	mov	r4, r0
    _tThreshold* t = *th = (_tThreshold*) mpool_alloc(sizeof(_tThreshold), m);
 800789a:	2010      	movs	r0, #16
 800789c:	4629      	mov	r1, r5
{
 800789e:	ed2d 8b02 	vpush	{d8}
 80078a2:	eeb0 8a40 	vmov.f32	s16, s0
 80078a6:	eef0 8a60 	vmov.f32	s17, s1
    _tThreshold* t = *th = (_tThreshold*) mpool_alloc(sizeof(_tThreshold), m);
 80078aa:	f000 fad9 	bl	8007e60 <mpool_alloc>
    t->mempool = m;
    
    t->highThresh = high;
    t->lowThresh = low;

    t->currentValue = 0;
 80078ae:	2300      	movs	r3, #0
    _tThreshold* t = *th = (_tThreshold*) mpool_alloc(sizeof(_tThreshold), m);
 80078b0:	6020      	str	r0, [r4, #0]
    t->lowThresh = low;
 80078b2:	ed80 8a02 	vstr	s16, [r0, #8]
    t->highThresh = high;
 80078b6:	edc0 8a01 	vstr	s17, [r0, #4]
    t->mempool = m;
 80078ba:	6005      	str	r5, [r0, #0]
    t->currentValue = 0;
 80078bc:	60c3      	str	r3, [r0, #12]
}
 80078be:	ecbd 8b02 	vpop	{d8}
 80078c2:	bd38      	pop	{r3, r4, r5, pc}

080078c4 <tThreshold_tick>:
    mpool_free((char*)t, t->mempool);
}

int tThreshold_tick(tThreshold* const th, float in)
{
    _tThreshold* t = *th;
 80078c4:	6803      	ldr	r3, [r0, #0]

    if (in >= t->highThresh)
 80078c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80078ca:	eef4 7ac0 	vcmpe.f32	s15, s0
 80078ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078d2:	d803      	bhi.n	80078dc <tThreshold_tick+0x18>
    {
    	t->currentValue = 1;
 80078d4:	2201      	movs	r2, #1
 80078d6:	4610      	mov	r0, r2
 80078d8:	60da      	str	r2, [r3, #12]
 80078da:	4770      	bx	lr
    }
    else if (in <= t->lowThresh)
 80078dc:	edd3 7a02 	vldr	s15, [r3, #8]
 80078e0:	eef4 7ac0 	vcmpe.f32	s15, s0
 80078e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078e8:	db03      	blt.n	80078f2 <tThreshold_tick+0x2e>
	{
    	t->currentValue = 0;
 80078ea:	2200      	movs	r2, #0
 80078ec:	4610      	mov	r0, r2
 80078ee:	60da      	str	r2, [r3, #12]
	}

    return t->currentValue;
}
 80078f0:	4770      	bx	lr
    return t->currentValue;
 80078f2:	68d8      	ldr	r0, [r3, #12]
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop

080078f8 <tSlide_init>:

//tSlide is based on the max/msp slide~ object
////

void    tSlide_init          (tSlide* const sl, float upSlide, float downSlide, LEAF* const leaf)
{
 80078f8:	b538      	push	{r3, r4, r5, lr}
    tSlide_initToPool    (sl, upSlide, downSlide, &leaf->mempool);
}

void    tSlide_initToPool    (tSlide* const sl, float upSlide, float downSlide, tMempool* const mp)
{
    _tMempool* m = *mp;
 80078fa:	698d      	ldr	r5, [r1, #24]
{
 80078fc:	4604      	mov	r4, r0
    _tSlide* s = *sl = (_tSlide*) mpool_alloc(sizeof(_tSlide), m);
 80078fe:	201c      	movs	r0, #28
 8007900:	4629      	mov	r1, r5
{
 8007902:	ed2d 8b02 	vpush	{d8}
 8007906:	eef0 8a40 	vmov.f32	s17, s0
 800790a:	eeb0 8a60 	vmov.f32	s16, s1
    _tSlide* s = *sl = (_tSlide*) mpool_alloc(sizeof(_tSlide), m);
 800790e:	f000 faa7 	bl	8007e60 <mpool_alloc>

    if (downSlide < 1.0f)
    {
        downSlide = 1.0f;
    }
    s->invUpSlide = 1.0f / upSlide;
 8007912:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    s->prevIn = 0.0f;
 8007916:	2300      	movs	r3, #0
    _tSlide* s = *sl = (_tSlide*) mpool_alloc(sizeof(_tSlide), m);
 8007918:	6020      	str	r0, [r4, #0]
    s->mempool = m;
 800791a:	6005      	str	r5, [r0, #0]
    s->invUpSlide = 1.0f / upSlide;
 800791c:	fe88 0aa7 	vmaxnm.f32	s0, s17, s15
    s->invDownSlide = 1.0f / downSlide;
 8007920:	fec8 0a27 	vmaxnm.f32	s1, s16, s15
    s->invUpSlide = 1.0f / upSlide;
 8007924:	eec7 6a80 	vdiv.f32	s13, s15, s0
    s->prevIn = 0.0f;
 8007928:	60c3      	str	r3, [r0, #12]
    s->currentOut = 0.0f;
 800792a:	6083      	str	r3, [r0, #8]
    s->prevOut = 0.0f;
 800792c:	6043      	str	r3, [r0, #4]
    s->dest = 0.0f;
 800792e:	6183      	str	r3, [r0, #24]
    s->invDownSlide = 1.0f / downSlide;
 8007930:	ee87 7aa0 	vdiv.f32	s14, s15, s1
}
 8007934:	ecbd 8b02 	vpop	{d8}
    s->invUpSlide = 1.0f / upSlide;
 8007938:	edc0 6a04 	vstr	s13, [r0, #16]
    s->invDownSlide = 1.0f / downSlide;
 800793c:	ed80 7a05 	vstr	s14, [r0, #20]
}
 8007940:	bd38      	pop	{r3, r4, r5, pc}
 8007942:	bf00      	nop

08007944 <tSlide_tick>:
    return s->currentOut;
}

float tSlide_tick(tSlide* const sl, float in)
{
    _tSlide* s = *sl;
 8007944:	6803      	ldr	r3, [r0, #0]
{
 8007946:	eeb0 7a40 	vmov.f32	s14, s0


    if (in >= s->prevOut)
 800794a:	edd3 7a01 	vldr	s15, [r3, #4]
 800794e:	eef4 7ac0 	vcmpe.f32	s15, s0
    {
        s->currentOut = s->prevOut + ((in - s->prevOut) * s->invUpSlide);
 8007952:	ee30 6a67 	vsub.f32	s12, s0, s15
    if (in >= s->prevOut)
 8007956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        s->currentOut = s->prevOut + ((in - s->prevOut) * s->invUpSlide);
 800795a:	bf94      	ite	ls
 800795c:	edd3 6a04 	vldrls	s13, [r3, #16]
    }
    else
    {
        s->currentOut = s->prevOut + ((in - s->prevOut) * s->invDownSlide);
 8007960:	edd3 6a05 	vldrhi	s13, [r3, #20]
 8007964:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007968:	eeb0 0a67 	vmov.f32	s0, s15
    }
#ifdef NO_DENORMAL_CHECK
#else
    if (s->currentOut < VSF) s->currentOut = 0.0f;
 800796c:	eddf 7a0c 	vldr	s15, [pc, #48]	; 80079a0 <tSlide_tick+0x5c>
 8007970:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8007974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007978:	d406      	bmi.n	8007988 <tSlide_tick+0x44>
 800797a:	ed83 0a02 	vstr	s0, [r3, #8]
#endif
    s->prevIn = in;
 800797e:	ed83 7a03 	vstr	s14, [r3, #12]
    s->prevOut = s->currentOut;
 8007982:	ed83 0a01 	vstr	s0, [r3, #4]
    return s->currentOut;
}
 8007986:	4770      	bx	lr
    if (s->currentOut < VSF) s->currentOut = 0.0f;
 8007988:	eddf 7a06 	vldr	s15, [pc, #24]	; 80079a4 <tSlide_tick+0x60>
    s->prevIn = in;
 800798c:	ed83 7a03 	vstr	s14, [r3, #12]
    if (s->currentOut < VSF) s->currentOut = 0.0f;
 8007990:	eeb0 0a67 	vmov.f32	s0, s15
 8007994:	edc3 7a02 	vstr	s15, [r3, #8]
    s->prevOut = s->currentOut;
 8007998:	ed83 0a01 	vstr	s0, [r3, #4]
}
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop
 80079a0:	006ce3ee 	.word	0x006ce3ee
 80079a4:	00000000 	.word	0x00000000

080079a8 <tHighpass_init>:
}
#endif // LEAF_INCLUDE_FILTERTAN_TABLE

/* Highpass */
void tHighpass_init(tHighpass* const ft, float freq, LEAF* const leaf)
{
 80079a8:	b538      	push	{r3, r4, r5, lr}
    tHighpass_initToPool(ft, freq, &leaf->mempool);
}

void tHighpass_initToPool    (tHighpass* const ft, float freq, tMempool* const mp)
{
    _tMempool* m = *mp;
 80079aa:	698c      	ldr	r4, [r1, #24]
{
 80079ac:	4605      	mov	r5, r0
    _tHighpass* f = *ft = (_tHighpass*) mpool_calloc(sizeof(_tHighpass), m);
 80079ae:	2018      	movs	r0, #24
 80079b0:	4621      	mov	r1, r4
{
 80079b2:	ed2d 8b02 	vpush	{d8}
 80079b6:	eeb0 8a40 	vmov.f32	s16, s0
    _tHighpass* f = *ft = (_tHighpass*) mpool_calloc(sizeof(_tHighpass), m);
 80079ba:	f000 fac5 	bl	8007f48 <mpool_calloc>
    f->mempool = m;
    LEAF* leaf = f->mempool->leaf;
    
    f->twoPiTimesInvSampleRate = leaf->twoPiTimesInvSampleRate;
 80079be:	6862      	ldr	r2, [r4, #4]
    f->R = (1.0f - (freq * f->twoPiTimesInvSampleRate));
 80079c0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    f->ys = 0.0f;
 80079c4:	2300      	movs	r3, #0
    f->twoPiTimesInvSampleRate = leaf->twoPiTimesInvSampleRate;
 80079c6:	ed92 7a03 	vldr	s14, [r2, #12]
    _tHighpass* f = *ft = (_tHighpass*) mpool_calloc(sizeof(_tHighpass), m);
 80079ca:	6028      	str	r0, [r5, #0]
    f->R = (1.0f - (freq * f->twoPiTimesInvSampleRate));
 80079cc:	eee8 7a47 	vfms.f32	s15, s16, s14
    f->xs = 0.0f;
    
    f->frequency = freq;
 80079d0:	ed80 8a04 	vstr	s16, [r0, #16]
    f->mempool = m;
 80079d4:	6004      	str	r4, [r0, #0]
    f->twoPiTimesInvSampleRate = leaf->twoPiTimesInvSampleRate;
 80079d6:	ed80 7a05 	vstr	s14, [r0, #20]
    f->ys = 0.0f;
 80079da:	6083      	str	r3, [r0, #8]
    f->xs = 0.0f;
 80079dc:	6043      	str	r3, [r0, #4]
}
 80079de:	ecbd 8b02 	vpop	{d8}
    f->R = (1.0f - (freq * f->twoPiTimesInvSampleRate));
 80079e2:	edc0 7a03 	vstr	s15, [r0, #12]
}
 80079e6:	bd38      	pop	{r3, r4, r5, pc}

080079e8 <tHighpass_tick>:
}

// From JOS DC Blocker
float tHighpass_tick(tHighpass* const ft, float x)
{
    _tHighpass* f = *ft;
 80079e8:	6803      	ldr	r3, [r0, #0]
    f->ys = x - f->xs + f->R * f->ys;
 80079ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80079ee:	ed93 7a02 	vldr	s14, [r3, #8]
 80079f2:	edd3 6a03 	vldr	s13, [r3, #12]
    f->xs = x;
 80079f6:	ed83 0a01 	vstr	s0, [r3, #4]
 80079fa:	eed6 7a87 	vfnms.f32	s15, s13, s14
    f->ys = x - f->xs + f->R * f->ys;
 80079fe:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007a02:	ed83 0a02 	vstr	s0, [r3, #8]
    return f->ys;
}
 8007a06:	4770      	bx	lr

08007a08 <tVZFilter_tickEfficient>:
    return f->cL*yL + f->cB*yB + f->cH*yH;
}

float   tVZFilter_tickEfficient             (tVZFilter* const vf, float in)
{
    _tVZFilter* f = *vf;
 8007a08:	6803      	ldr	r3, [r0, #0]
    
    float yL, yB, yH, v1, v2;
    
    // compute highpass output via Eq. 5.1:
    //yH = (in - f->R2*f->s1 - f->g*f->s1 - f->s2) * f->h;
    yH = (in - (f->R2Plusg*f->s1) - f->s2) * f->h;
 8007a0a:	edd3 6a03 	vldr	s13, [r3, #12]
 8007a0e:	ed93 7a02 	vldr	s14, [r3, #8]
 8007a12:	ee70 7a66 	vsub.f32	s15, s0, s13
 8007a16:	ed93 4a10 	vldr	s8, [r3, #64]	; 0x40
 8007a1a:	ed93 5a06 	vldr	s10, [r3, #24]
    // compute bandpass output by applying 1st integrator to highpass output:
    v1 = f->g*yH;
 8007a1e:	ed93 6a04 	vldr	s12, [r3, #16]
    yH = (in - (f->R2Plusg*f->s1) - f->s2) * f->h;
 8007a22:	eee4 7a47 	vfms.f32	s15, s8, s14
    // compute lowpass output by applying 2nd integrator to bandpass output:
    v2 = f->g*yB;
    yL = v2 + f->s2;
    f->s2 = v2 + yL; // state update in 2nd integrator
    
    return f->cL*yL + f->cB*yB + f->cH*yH;
 8007a26:	ed93 0a09 	vldr	s0, [r3, #36]	; 0x24
 8007a2a:	edd3 4a08 	vldr	s9, [r3, #32]
 8007a2e:	edd3 5a07 	vldr	s11, [r3, #28]
    yH = (in - (f->R2Plusg*f->s1) - f->s2) * f->h;
 8007a32:	ee67 7a85 	vmul.f32	s15, s15, s10
    yB = v1 + f->s1;
 8007a36:	eea6 7a27 	vfma.f32	s14, s12, s15
    return f->cL*yL + f->cB*yB + f->cH*yH;
 8007a3a:	ee27 0a80 	vmul.f32	s0, s15, s0
    yL = v2 + f->s2;
 8007a3e:	eee6 6a07 	vfma.f32	s13, s12, s14
    f->s1 = v1 + yB; // state update in 1st integrator
 8007a42:	eeb0 5a47 	vmov.f32	s10, s14
 8007a46:	eea4 0a87 	vfma.f32	s0, s9, s14
 8007a4a:	eea6 5a27 	vfma.f32	s10, s12, s15
    f->s2 = v2 + yL; // state update in 2nd integrator
 8007a4e:	eef0 7a66 	vmov.f32	s15, s13
}
 8007a52:	eea5 0aa6 	vfma.f32	s0, s11, s13
    f->s2 = v2 + yL; // state update in 2nd integrator
 8007a56:	eee6 7a07 	vfma.f32	s15, s12, s14
    f->s1 = v1 + yB; // state update in 1st integrator
 8007a5a:	ed83 5a02 	vstr	s10, [r3, #8]
    f->s2 = v2 + yL; // state update in 2nd integrator
 8007a5e:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8007a62:	4770      	bx	lr

08007a64 <tVZFilter_calcCoeffs>:

void   tVZFilter_calcCoeffs           (tVZFilter* const vf)
{
 8007a64:	b510      	push	{r4, lr}
    _tVZFilter* f = *vf;
 8007a66:	6804      	ldr	r4, [r0, #0]
    f->g = tanf(PI * f->fc * f->invSampleRate);  // embedded integrator gain (Fig 3.11)
 8007a68:	eddf 7a98 	vldr	s15, [pc, #608]	; 8007ccc <tVZFilter_calcCoeffs+0x268>
 8007a6c:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
{
 8007a70:	ed2d 8b02 	vpush	{d8}
    f->g = tanf(PI * f->fc * f->invSampleRate);  // embedded integrator gain (Fig 3.11)
 8007a74:	edd4 8a0a 	vldr	s17, [r4, #40]	; 0x28
 8007a78:	ee68 8a87 	vmul.f32	s17, s17, s14
 8007a7c:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8007a80:	eeb0 0a68 	vmov.f32	s0, s17
 8007a84:	f000 fd60 	bl	8008548 <tanf>
    
    switch( f->type )
 8007a88:	7923      	ldrb	r3, [r4, #4]
    f->g = tanf(PI * f->fc * f->invSampleRate);  // embedded integrator gain (Fig 3.11)
 8007a8a:	eeb0 8a40 	vmov.f32	s16, s0
 8007a8e:	ed84 0a04 	vstr	s0, [r4, #16]
    switch( f->type )
 8007a92:	2b0a      	cmp	r3, #10
 8007a94:	f200 8117 	bhi.w	8007cc6 <tVZFilter_calcCoeffs+0x262>
 8007a98:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007a9c:	002f0026 	.word	0x002f0026
 8007aa0:	00410038 	.word	0x00410038
 8007aa4:	0056004d 	.word	0x0056004d
 8007aa8:	00a1008b 	.word	0x00a1008b
 8007aac:	010a00b7 	.word	0x010a00b7
 8007ab0:	000b      	.short	0x000b
        }
            break;
        case Allpass:
        {
            //f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B); if using bandwidth instead of Q
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 8007ab2:	edd4 7a05 	vldr	s15, [r4, #20]
 8007ab6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8007aba:	eeb1 7a67 	vneg.f32	s14, s15
 8007abe:	61e3      	str	r3, [r4, #28]
 8007ac0:	6263      	str	r3, [r4, #36]	; 0x24
 8007ac2:	ed84 7a08 	vstr	s14, [r4, #32]
        }
        break;
            
    }
    f->R2Plusg = f->R2+f->g;
    f->h = 1.0f / (1.0f + (f->R2*f->g) + (f->g*f->g));  // factor for feedback precomputation
 8007ac6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    f->R2Plusg = f->R2+f->g;
 8007aca:	ee77 7a88 	vadd.f32	s15, s15, s16
    f->h = 1.0f / (1.0f + (f->R2*f->g) + (f->g*f->g));  // factor for feedback precomputation
 8007ace:	eef0 6a47 	vmov.f32	s13, s14
    f->R2Plusg = f->R2+f->g;
 8007ad2:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
    f->h = 1.0f / (1.0f + (f->R2*f->g) + (f->g*f->g));  // factor for feedback precomputation
 8007ad6:	eee7 6a88 	vfma.f32	s13, s15, s16
}
 8007ada:	ecbd 8b02 	vpop	{d8}
    f->h = 1.0f / (1.0f + (f->R2*f->g) + (f->g*f->g));  // factor for feedback precomputation
 8007ade:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007ae2:	edc4 7a06 	vstr	s15, [r4, #24]
}
 8007ae6:	bd10      	pop	{r4, pc}
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    f->R2Plusg = f->R2+f->g;
 8007aee:	edd4 7a05 	vldr	s15, [r4, #20]
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 8007af2:	61e3      	str	r3, [r4, #28]
 8007af4:	6223      	str	r3, [r4, #32]
 8007af6:	6262      	str	r2, [r4, #36]	; 0x24
            break;
 8007af8:	e7e5      	b.n	8007ac6 <tVZFilter_calcCoeffs+0x62>
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 8007afa:	2300      	movs	r3, #0
 8007afc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    f->R2Plusg = f->R2+f->g;
 8007b00:	edd4 7a05 	vldr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 8007b04:	6223      	str	r3, [r4, #32]
 8007b06:	6263      	str	r3, [r4, #36]	; 0x24
 8007b08:	61e2      	str	r2, [r4, #28]
            break;
 8007b0a:	e7dc      	b.n	8007ac6 <tVZFilter_calcCoeffs+0x62>
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    f->R2Plusg = f->R2+f->g;
 8007b12:	edd4 7a05 	vldr	s15, [r4, #20]
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 8007b16:	61e3      	str	r3, [r4, #28]
 8007b18:	6263      	str	r3, [r4, #36]	; 0x24
 8007b1a:	6222      	str	r2, [r4, #32]
            break;
 8007b1c:	e7d3      	b.n	8007ac6 <tVZFilter_calcCoeffs+0x62>
            f->cL = 0.0f; f->cB = f->G * f->R2; f->cH = 0.0f;
 8007b1e:	edd4 7a05 	vldr	s15, [r4, #20]
 8007b22:	2300      	movs	r3, #0
 8007b24:	ed94 7a0b 	vldr	s14, [r4, #44]	; 0x2c
 8007b28:	61e3      	str	r3, [r4, #28]
 8007b2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007b2e:	6263      	str	r3, [r4, #36]	; 0x24
 8007b30:	ed84 7a08 	vstr	s14, [r4, #32]
            break;
 8007b34:	e7c7      	b.n	8007ac6 <tVZFilter_calcCoeffs+0x62>
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 1.0f;
 8007b36:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8007b3a:	2200      	movs	r2, #0
    f->R2Plusg = f->R2+f->g;
 8007b3c:	edd4 7a05 	vldr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 1.0f;
 8007b40:	6222      	str	r2, [r4, #32]
 8007b42:	61e3      	str	r3, [r4, #28]
 8007b44:	6263      	str	r3, [r4, #36]	; 0x24
            break;
 8007b46:	e7be      	b.n	8007ac6 <tVZFilter_calcCoeffs+0x62>
            float fl = f->fc*powf(2.0f, (-f->B)*0.5f); // lower bandedge frequency (in Hz)
 8007b48:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8007b4c:	edd4 0a0e 	vldr	s1, [r4, #56]	; 0x38
 8007b50:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8007b54:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8007b58:	f000 fb96 	bl	8008288 <powf>
            float wl = tanf(PI*fl*f->invSampleRate);   // warped radian lower bandedge frequency /(2*fs)
 8007b5c:	ee28 0a80 	vmul.f32	s0, s17, s0
 8007b60:	f000 fcf2 	bl	8008548 <tanf>
            float r  = f->g/wl;
 8007b64:	eec8 7a00 	vdiv.f32	s15, s16, s0
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 8007b68:	ed94 6a0b 	vldr	s12, [r4, #44]	; 0x2c
 8007b6c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b70:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 8007b74:	eef5 5a00 	vmov.f32	s11, #80	; 0x3e800000  0.250
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 8007b78:	ed84 7a07 	vstr	s14, [r4, #28]
 8007b7c:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
            r *= r;    // warped frequency ratio wu/wl == (wc/wl)^2 where wu is the
 8007b80:	ee67 7aa7 	vmul.f32	s15, s15, s15
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 8007b84:	eea7 7aa7 	vfma.f32	s14, s15, s15
 8007b88:	eef0 6a47 	vmov.f32	s13, s14
 8007b8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b90:	ee77 7a45 	vsub.f32	s15, s14, s10
 8007b94:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007b98:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8007b9c:	eef1 7ac7 	vsqrt.f32	s15, s14
 8007ba0:	ee77 7aa7 	vadd.f32	s15, s15, s15
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 8007ba4:	ee26 6a27 	vmul.f32	s12, s12, s15
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 8007ba8:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 8007bac:	ed84 6a08 	vstr	s12, [r4, #32]
            break;
 8007bb0:	e789      	b.n	8007ac6 <tVZFilter_calcCoeffs+0x62>
            float A = sqrtf(f->G);
 8007bb2:	ed94 7a0b 	vldr	s14, [r4, #44]	; 0x2c
            f->g /= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 8007bb6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
            f->cL = f->G; f->cB = f->R2*f->G; f->cH = 1.0f;
 8007bba:	edd4 7a05 	vldr	s15, [r4, #20]
 8007bbe:	eef1 6ac7 	vsqrt.f32	s13, s14
 8007bc2:	ed84 7a07 	vstr	s14, [r4, #28]
 8007bc6:	6263      	str	r3, [r4, #36]	; 0x24
 8007bc8:	ee27 6a27 	vmul.f32	s12, s14, s15
 8007bcc:	ed84 6a08 	vstr	s12, [r4, #32]
 8007bd0:	eeb1 7ae6 	vsqrt.f32	s14, s13
            f->g /= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 8007bd4:	ee80 8a07 	vdiv.f32	s16, s0, s14
 8007bd8:	ed84 8a04 	vstr	s16, [r4, #16]
            break;
 8007bdc:	e773      	b.n	8007ac6 <tVZFilter_calcCoeffs+0x62>
            float A = sqrtf(f->G);
 8007bde:	ed94 7a0b 	vldr	s14, [r4, #44]	; 0x2c
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = f->G;
 8007be2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8007be6:	edd4 7a05 	vldr	s15, [r4, #20]
            f->g *= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 8007bea:	eef1 6ac7 	vsqrt.f32	s13, s14
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = f->G;
 8007bee:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
 8007bf2:	61e3      	str	r3, [r4, #28]
 8007bf4:	ee27 6a27 	vmul.f32	s12, s14, s15
 8007bf8:	ed84 6a08 	vstr	s12, [r4, #32]
            f->g *= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 8007bfc:	eeb1 7ae6 	vsqrt.f32	s14, s13
 8007c00:	ee20 8a07 	vmul.f32	s16, s0, s14
 8007c04:	ed84 8a04 	vstr	s16, [r4, #16]
            break;
 8007c08:	e75d      	b.n	8007ac6 <tVZFilter_calcCoeffs+0x62>
            float x  = (2.0f*f->m-1.0f);
 8007c0a:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8007c0e:	ed94 7a0f 	vldr	s14, [r4, #60]	; 0x3c
 8007c12:	eeff 8a00 	vmov.f32	s17, #240	; 0xbf800000 -1.0
            f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 8007c16:	eddf 0a2e 	vldr	s1, [pc, #184]	; 8007cd0 <tVZFilter_calcCoeffs+0x26c>
 8007c1a:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
            float x  = (2.0f*f->m-1.0f);
 8007c1e:	eee7 8a27 	vfma.f32	s17, s14, s15
            f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 8007c22:	eeb0 0a48 	vmov.f32	s0, s16
 8007c26:	eea7 0a67 	vfms.f32	s0, s14, s15
 8007c2a:	f000 f8fd 	bl	8007e28 <maximum>
            f->cH = minimum( x, 0.0f); /*cH *= cH;*/
 8007c2e:	eddf 0a28 	vldr	s1, [pc, #160]	; 8007cd0 <tVZFilter_calcCoeffs+0x26c>
            f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 8007c32:	ed84 0a07 	vstr	s0, [r4, #28]
            f->cH = minimum( x, 0.0f); /*cH *= cH;*/
 8007c36:	eeb0 0a68 	vmov.f32	s0, s17
 8007c3a:	f000 f8f9 	bl	8007e30 <minimum>
            f->cB = 1.0f-x*x;
 8007c3e:	eeb0 7a48 	vmov.f32	s14, s16
            float s = f->G * fastsqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH)) * 2.0f;
 8007c42:	edd4 7a05 	vldr	s15, [r4, #20]
 8007c46:	ed94 6a07 	vldr	s12, [r4, #28]
            f->cB = 1.0f-x*x;
 8007c4a:	eea8 7ae8 	vfms.f32	s14, s17, s17
            float s = f->G * fastsqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH)) * 2.0f;
 8007c4e:	ed94 8a0b 	vldr	s16, [r4, #44]	; 0x2c
 8007c52:	ee67 6aa7 	vmul.f32	s13, s15, s15
            f->cH = minimum( x, 0.0f); /*cH *= cH;*/
 8007c56:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
            float s = f->G * fastsqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH)) * 2.0f;
 8007c5a:	ee76 5a06 	vadd.f32	s11, s12, s12
 8007c5e:	ee67 7a07 	vmul.f32	s15, s14, s14
            f->cB = 1.0f-x*x;
 8007c62:	ed84 7a08 	vstr	s14, [r4, #32]
            float s = f->G * fastsqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH)) * 2.0f;
 8007c66:	eee6 7a06 	vfma.f32	s15, s12, s12
 8007c6a:	eee0 7a00 	vfma.f32	s15, s0, s0
 8007c6e:	eee0 7a65 	vfms.f32	s15, s0, s11
 8007c72:	ee86 0aa7 	vdiv.f32	s0, s13, s15
 8007c76:	f000 f87b 	bl	8007d70 <fastsqrtf>
            f->cL *= s; f->cB *= s; f->cH *= s;
 8007c7a:	edd4 5a07 	vldr	s11, [r4, #28]
 8007c7e:	ed94 6a08 	vldr	s12, [r4, #32]
 8007c82:	edd4 6a09 	vldr	s13, [r4, #36]	; 0x24
    f->R2Plusg = f->R2+f->g;
 8007c86:	edd4 7a05 	vldr	s15, [r4, #20]
            float s = f->G * fastsqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH)) * 2.0f;
 8007c8a:	ee38 7a08 	vadd.f32	s14, s16, s16
    f->R2Plusg = f->R2+f->g;
 8007c8e:	ed94 8a04 	vldr	s16, [r4, #16]
            float s = f->G * fastsqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH)) * 2.0f;
 8007c92:	ee27 0a00 	vmul.f32	s0, s14, s0
            f->cL *= s; f->cB *= s; f->cH *= s;
 8007c96:	ee65 5a80 	vmul.f32	s11, s11, s0
 8007c9a:	ee26 6a00 	vmul.f32	s12, s12, s0
 8007c9e:	ee26 0a80 	vmul.f32	s0, s13, s0
 8007ca2:	edc4 5a07 	vstr	s11, [r4, #28]
 8007ca6:	ed84 6a08 	vstr	s12, [r4, #32]
 8007caa:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
        break;
 8007cae:	e70a      	b.n	8007ac6 <tVZFilter_calcCoeffs+0x62>
            f->cL = 1.0f;
 8007cb0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
            f->R2 = f->invG;
 8007cb4:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
            f->cL = 1.0f;
 8007cb8:	61e3      	str	r3, [r4, #28]
            f->R2 = f->invG;
 8007cba:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cB = f->R2;
 8007cbe:	edc4 7a08 	vstr	s15, [r4, #32]
            f->cH = 1.0f;
 8007cc2:	6263      	str	r3, [r4, #36]	; 0x24
            break;
 8007cc4:	e6ff      	b.n	8007ac6 <tVZFilter_calcCoeffs+0x62>
    f->R2Plusg = f->R2+f->g;
 8007cc6:	edd4 7a05 	vldr	s15, [r4, #20]
 8007cca:	e6fc      	b.n	8007ac6 <tVZFilter_calcCoeffs+0x62>
 8007ccc:	40490fdb 	.word	0x40490fdb
 8007cd0:	00000000 	.word	0x00000000

08007cd4 <tVZFilter_init>:
{
 8007cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    _tMempool* m = *mp;
 8007cd6:	6997      	ldr	r7, [r2, #24]
{
 8007cd8:	4605      	mov	r5, r0
 8007cda:	460e      	mov	r6, r1
    _tVZFilter* f = *vf = (_tVZFilter*) mpool_alloc(sizeof(_tVZFilter), m);
 8007cdc:	204c      	movs	r0, #76	; 0x4c
 8007cde:	4639      	mov	r1, r7
{
 8007ce0:	ed2d 8b04 	vpush	{d8-d9}
 8007ce4:	b083      	sub	sp, #12
 8007ce6:	eef0 8a60 	vmov.f32	s17, s1
    f->fc   = LEAF_clip(0.0f, freq, 0.5f * f->sampleRate);
 8007cea:	eeb6 9a00 	vmov.f32	s18, #96	; 0x3f000000  0.5
 8007cee:	ed9f 8a1d 	vldr	s16, [pc, #116]	; 8007d64 <tVZFilter_init+0x90>
{
 8007cf2:	ed8d 0a01 	vstr	s0, [sp, #4]
    _tVZFilter* f = *vf = (_tVZFilter*) mpool_alloc(sizeof(_tVZFilter), m);
 8007cf6:	f000 f8b3 	bl	8007e60 <mpool_alloc>
    LEAF* leaf = f->mempool->leaf;
 8007cfa:	687b      	ldr	r3, [r7, #4]
    _tVZFilter* f = *vf = (_tVZFilter*) mpool_alloc(sizeof(_tVZFilter), m);
 8007cfc:	4604      	mov	r4, r0
 8007cfe:	6028      	str	r0, [r5, #0]
    f->fc   = LEAF_clip(0.0f, freq, 0.5f * f->sampleRate);
 8007d00:	eeb0 0a48 	vmov.f32	s0, s16
    f->sampleRate = leaf->sampleRate;
 8007d04:	edd3 7a00 	vldr	s15, [r3]
    f->invSampleRate = leaf->invSampleRate;
 8007d08:	685b      	ldr	r3, [r3, #4]
    f->fc   = LEAF_clip(0.0f, freq, 0.5f * f->sampleRate);
 8007d0a:	ee27 1a89 	vmul.f32	s2, s15, s18
    f->mempool = m;
 8007d0e:	6007      	str	r7, [r0, #0]
    f->sampleRate = leaf->sampleRate;
 8007d10:	edc0 7a11 	vstr	s15, [r0, #68]	; 0x44
    f->invSampleRate = leaf->invSampleRate;
 8007d14:	6483      	str	r3, [r0, #72]	; 0x48
    f->fc   = LEAF_clip(0.0f, freq, 0.5f * f->sampleRate);
 8007d16:	eddd 0a01 	vldr	s1, [sp, #4]
 8007d1a:	f000 f84b 	bl	8007db4 <LEAF_clip>
    f->invG = 1.0f/ONE_OVER_SQRT2;
 8007d1e:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8007d68 <tVZFilter_init+0x94>
    f->R2Plusg = f->R2 + f->g;
 8007d22:	edd4 7a04 	vldr	s15, [r4, #16]
    tVZFilter_calcCoeffs(vf);
 8007d26:	4628      	mov	r0, r5
    f->G    = ONE_OVER_SQRT2;
 8007d28:	4b10      	ldr	r3, [pc, #64]	; (8007d6c <tVZFilter_init+0x98>)
    f->R2Plusg = f->R2 + f->g;
 8007d2a:	ee77 7a87 	vadd.f32	s15, s15, s14
    f->fc   = LEAF_clip(0.0f, freq, 0.5f * f->sampleRate);
 8007d2e:	ed84 0a0a 	vstr	s0, [r4, #40]	; 0x28
    f->type = type;
 8007d32:	7126      	strb	r6, [r4, #4]
    f->G    = ONE_OVER_SQRT2;
 8007d34:	62e3      	str	r3, [r4, #44]	; 0x2c
    f->invG = 1.0f/ONE_OVER_SQRT2;
 8007d36:	ed84 7a0c 	vstr	s14, [r4, #48]	; 0x30
    f->B    = bandWidth;
 8007d3a:	edc4 8a0e 	vstr	s17, [r4, #56]	; 0x38
    f->m    = 0.0f;
 8007d3e:	ed84 8a0f 	vstr	s16, [r4, #60]	; 0x3c
    f->Q    = 0.5f;
 8007d42:	ed84 9a0d 	vstr	s18, [r4, #52]	; 0x34
    f->s1    = 0.0f;
 8007d46:	ed84 8a02 	vstr	s16, [r4, #8]
    f->s2   = 0.0f;
 8007d4a:	ed84 8a03 	vstr	s16, [r4, #12]
    f->R2   = f->invG;
 8007d4e:	ed84 7a05 	vstr	s14, [r4, #20]
    f->R2Plusg = f->R2 + f->g;
 8007d52:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
}
 8007d56:	b003      	add	sp, #12
 8007d58:	ecbd 8b04 	vpop	{d8-d9}
 8007d5c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    tVZFilter_calcCoeffs(vf);
 8007d60:	f7ff be80 	b.w	8007a64 <tVZFilter_calcCoeffs>
 8007d64:	00000000 	.word	0x00000000
 8007d68:	3fb504f3 	.word	0x3fb504f3
 8007d6c:	3f3504f3 	.word	0x3f3504f3

08007d70 <fastsqrtf>:
// from Heng Li, a combination of inverse square root (see wiki) and inversion: https://bits.stephan-brumme.com/inverse.html
float fastsqrtf(float x)
{
	union { float f; uint32_t i; } z = { x };
	z.i  = 0x5f3759df - (z.i >> 1);
	z.f *= (1.5f - (x * 0.5f * z.f * z.f));
 8007d70:	ee10 2a10 	vmov	r2, s0
 8007d74:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
	z.i  = 0x5f3759df - (z.i >> 1);
 8007d78:	4b0d      	ldr	r3, [pc, #52]	; (8007db0 <fastsqrtf+0x40>)
	z.f *= (1.5f - (x * 0.5f * z.f * z.f));
 8007d7a:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8007d7e:	eba3 0352 	sub.w	r3, r3, r2, lsr #1
 8007d82:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007d86:	ee00 3a10 	vmov	s0, r3
 8007d8a:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007d8e:	eea0 7a67 	vfms.f32	s14, s0, s15
 8007d92:	ee20 0a07 	vmul.f32	s0, s0, s14
	z.i = 0x7EEEEEEE - z.i;
	return z.f;
 8007d96:	ee10 3a10 	vmov	r3, s0
 8007d9a:	f1c3 43fd 	rsb	r3, r3, #2122317824	; 0x7e800000
 8007d9e:	f503 03dd 	add.w	r3, r3, #7241728	; 0x6e8000
 8007da2:	f503 43dd 	add.w	r3, r3, #28288	; 0x6e80
 8007da6:	336e      	adds	r3, #110	; 0x6e
}
 8007da8:	ee00 3a10 	vmov	s0, r3
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	5f3759df 	.word	0x5f3759df

08007db4 <LEAF_clip>:

float   LEAF_clip(float min, float val, float max)
{
    float tempmin = min;
    float tempmax = max;
    if (min > max)
 8007db4:	eeb4 0ac1 	vcmpe.f32	s0, s2
 8007db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dbc:	dd05      	ble.n	8007dca <LEAF_clip+0x16>
 8007dbe:	eef0 7a40 	vmov.f32	s15, s0
    {
        tempmin = max;
 8007dc2:	eeb0 0a41 	vmov.f32	s0, s2
        tempmax = min;
 8007dc6:	eeb0 1a67 	vmov.f32	s2, s15
    }
    if (val < tempmin)
 8007dca:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8007dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dd2:	dc01      	bgt.n	8007dd8 <LEAF_clip+0x24>
    {
        return tempmin;
    }
    else if (val > tempmax)
 8007dd4:	fe81 0a60 	vminnm.f32	s0, s2, s1
    }
    else
    {
        return val;
    }
}
 8007dd8:	4770      	bx	lr
 8007dda:	bf00      	nop

08007ddc <LEAF_generate_atodb>:
    }
}

void LEAF_generate_atodb(float* buffer, int size)
{
    float increment = 1.0f / (float)size;
 8007ddc:	ee07 1a90 	vmov	s15, r1
 8007de0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    float x = 0.0f;
    for (int i = 0; i < size; i++)
 8007de4:	2900      	cmp	r1, #0
    float increment = 1.0f / (float)size;
 8007de6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
{
 8007dea:	b538      	push	{r3, r4, r5, lr}
 8007dec:	ed2d 8b04 	vpush	{d8-d9}
    float increment = 1.0f / (float)size;
 8007df0:	eec7 8a27 	vdiv.f32	s17, s14, s15
    for (int i = 0; i < size; i++)
 8007df4:	dd12      	ble.n	8007e1c <LEAF_generate_atodb+0x40>
 8007df6:	4604      	mov	r4, r0
    float x = 0.0f;
 8007df8:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8007e24 <LEAF_generate_atodb+0x48>
 8007dfc:	eb00 0581 	add.w	r5, r0, r1, lsl #2
}


float atodb(float a)
{
    return 20.0f*log10f(a);
 8007e00:	eeb3 9a04 	vmov.f32	s18, #52	; 0x41a00000  20.0
 8007e04:	eeb0 0a48 	vmov.f32	s0, s16
 8007e08:	f000 fbca 	bl	80085a0 <log10f>
 8007e0c:	ee20 0a09 	vmul.f32	s0, s0, s18
        x += increment;
 8007e10:	ee38 8a28 	vadd.f32	s16, s16, s17
        buffer[i] = atodb(x);
 8007e14:	eca4 0a01 	vstmia	r4!, {s0}
    for (int i = 0; i < size; i++)
 8007e18:	42a5      	cmp	r5, r4
 8007e1a:	d1f3      	bne.n	8007e04 <LEAF_generate_atodb+0x28>
}
 8007e1c:	ecbd 8b04 	vpop	{d8-d9}
 8007e20:	bd38      	pop	{r3, r4, r5, pc}
 8007e22:	bf00      	nop
 8007e24:	00000000 	.word	0x00000000

08007e28 <maximum>:


float maximum (float num1, float num2)
{
    return (num1 > num2 ) ? num1 : num2;
}
 8007e28:	fe80 0a80 	vmaxnm.f32	s0, s1, s0
 8007e2c:	4770      	bx	lr
 8007e2e:	bf00      	nop

08007e30 <minimum>:

float minimum (float num1, float num2)
{
    return (num1 < num2 ) ? num1 : num2;
}
 8007e30:	fe80 0ac0 	vminnm.f32	s0, s1, s0
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop

08007e38 <leaf_pool_init>:
    */
    //is zeroing out the memory necessary? This takes a long time on large pools - JS
}

void leaf_pool_init(LEAF* const leaf, char* memory, size_t size)
{
 8007e38:	b430      	push	{r4, r5}
    pool->leaf->header_size = mpool_align(sizeof(mpool_node_t));
 8007e3a:	6a04      	ldr	r4, [r0, #32]
 8007e3c:	2510      	movs	r5, #16
    pool->usize  = 0;
 8007e3e:	2300      	movs	r3, #0
    pool->leaf->header_size = mpool_align(sizeof(mpool_node_t));
 8007e40:	6365      	str	r5, [r4, #52]	; 0x34
}

static inline mpool_node_t* create_node(char* block_location, mpool_node_t* next, mpool_node_t* prev, size_t size, size_t header_size)
{
    mpool_node_t* node = (mpool_node_t*)block_location;
    node->pool = block_location + header_size;
 8007e42:	194c      	adds	r4, r1, r5
    pool->msize  = size;
 8007e44:	62c2      	str	r2, [r0, #44]	; 0x2c
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize - pool->leaf->header_size, pool->leaf->header_size);
 8007e46:	3a10      	subs	r2, #16
    pool->usize  = 0;
 8007e48:	e9c0 1309 	strd	r1, r3, [r0, #36]	; 0x24
    node->pool = block_location + header_size;
 8007e4c:	600c      	str	r4, [r1, #0]
    mpool_create(memory, size, &leaf->_internal_mempool);
 8007e4e:	f100 041c 	add.w	r4, r0, #28
    node->next = next;
    node->prev = prev;
    node->size = size;
 8007e52:	60ca      	str	r2, [r1, #12]
    node->prev = prev;
 8007e54:	e9c1 3301 	strd	r3, r3, [r1, #4]
    leaf->mempool = &leaf->_internal_mempool;
 8007e58:	6184      	str	r4, [r0, #24]
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize - pool->leaf->header_size, pool->leaf->header_size);
 8007e5a:	6301      	str	r1, [r0, #48]	; 0x30
}
 8007e5c:	bc30      	pop	{r4, r5}
 8007e5e:	4770      	bx	lr

08007e60 <mpool_alloc>:
{
 8007e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    pool->leaf->allocCount++;
 8007e64:	684d      	ldr	r5, [r1, #4]
    if (pool->head == NULL)
 8007e66:	694e      	ldr	r6, [r1, #20]
    pool->leaf->allocCount++;
 8007e68:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8007e6a:	3301      	adds	r3, #1
 8007e6c:	64ab      	str	r3, [r5, #72]	; 0x48
    if (pool->head == NULL)
 8007e6e:	2e00      	cmp	r6, #0
 8007e70:	d056      	beq.n	8007f20 <mpool_alloc+0xc0>
    return (size + (MPOOL_ALIGN_SIZE - 1)) & ~(MPOOL_ALIGN_SIZE - 1);
 8007e72:	1dc2      	adds	r2, r0, #7
    while (node_to_alloc->size < size_to_alloc)
 8007e74:	4634      	mov	r4, r6
    return (size + (MPOOL_ALIGN_SIZE - 1)) & ~(MPOOL_ALIGN_SIZE - 1);
 8007e76:	f022 0207 	bic.w	r2, r2, #7
    while (node_to_alloc->size < size_to_alloc)
 8007e7a:	e002      	b.n	8007e82 <mpool_alloc+0x22>
        node_to_alloc = node_to_alloc->next;
 8007e7c:	6864      	ldr	r4, [r4, #4]
        if (node_to_alloc == NULL)
 8007e7e:	2c00      	cmp	r4, #0
 8007e80:	d03d      	beq.n	8007efe <mpool_alloc+0x9e>
    while (node_to_alloc->size < size_to_alloc)
 8007e82:	68e3      	ldr	r3, [r4, #12]
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d3f9      	bcc.n	8007e7c <mpool_alloc+0x1c>
    size_t leftover = node_to_alloc->size - size_to_alloc;
 8007e88:	1a9f      	subs	r7, r3, r2
    if (leftover > pool->leaf->header_size)
 8007e8a:	6b68      	ldr	r0, [r5, #52]	; 0x34
    node_to_alloc->size = size_to_alloc;
 8007e8c:	60e2      	str	r2, [r4, #12]
    if (leftover > pool->leaf->header_size)
 8007e8e:	42b8      	cmp	r0, r7
 8007e90:	d242      	bcs.n	8007f18 <mpool_alloc+0xb8>
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007e92:	f8d1 c008 	ldr.w	ip, [r1, #8]
        new_node = create_node(&pool->mpool[offset],
 8007e96:	1a3b      	subs	r3, r7, r0
        offset += pool->leaf->header_size + node_to_alloc->size;
 8007e98:	4402      	add	r2, r0
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007e9a:	eba4 070c 	sub.w	r7, r4, ip
        offset += pool->leaf->header_size + node_to_alloc->size;
 8007e9e:	443a      	add	r2, r7
        new_node = create_node(&pool->mpool[offset],
 8007ea0:	eb0c 0702 	add.w	r7, ip, r2
                               node_to_alloc->next,
 8007ea4:	e9d4 8e01 	ldrd	r8, lr, [r4, #4]
    node->pool = block_location + header_size;
 8007ea8:	eb07 0900 	add.w	r9, r7, r0
 8007eac:	f84c 9002 	str.w	r9, [ip, r2]
    node->size = size;
 8007eb0:	60fb      	str	r3, [r7, #12]
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 8007eb2:	68e3      	ldr	r3, [r4, #12]
    node->next = next;
 8007eb4:	e9c7 8e01 	strd	r8, lr, [r7, #4]
}

static inline void delink_node(mpool_node_t* node)
{
    // If there is a node after the node to remove
    if (node->next != NULL)
 8007eb8:	6862      	ldr	r2, [r4, #4]
    if (pool->head == node_to_alloc)
 8007eba:	42a6      	cmp	r6, r4
        pool->head = new_node;
 8007ebc:	bf08      	it	eq
 8007ebe:	614f      	streq	r7, [r1, #20]
    if (node->next != NULL)
 8007ec0:	b10a      	cbz	r2, 8007ec6 <mpool_alloc+0x66>
    {
        // Close the link
        node->next->prev = node->prev;
 8007ec2:	68a6      	ldr	r6, [r4, #8]
 8007ec4:	6096      	str	r6, [r2, #8]
    }
    // If there is a node before the node to remove
    if (node->prev != NULL)
 8007ec6:	68a6      	ldr	r6, [r4, #8]
 8007ec8:	b106      	cbz	r6, 8007ecc <mpool_alloc+0x6c>
    {
        // Close the link
        node->prev->next = node->next;
 8007eca:	6072      	str	r2, [r6, #4]
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 8007ecc:	68ca      	ldr	r2, [r1, #12]
    if (pool->leaf->clearOnAllocation > 0)
 8007ece:	696d      	ldr	r5, [r5, #20]
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 8007ed0:	4402      	add	r2, r0
    }
    
    node->next = NULL;
 8007ed2:	2000      	movs	r0, #0
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 8007ed4:	441a      	add	r2, r3
    if (pool->leaf->clearOnAllocation > 0)
 8007ed6:	4285      	cmp	r5, r0
    node->prev = NULL;
 8007ed8:	e9c4 0001 	strd	r0, r0, [r4, #4]
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 8007edc:	60ca      	str	r2, [r1, #12]
    if (pool->leaf->clearOnAllocation > 0)
 8007ede:	dd0a      	ble.n	8007ef6 <mpool_alloc+0x96>
        char* new_pool = (char*)node_to_alloc->pool;
 8007ee0:	6825      	ldr	r5, [r4, #0]
        for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 8007ee2:	b373      	cbz	r3, 8007f42 <mpool_alloc+0xe2>
 8007ee4:	1e6a      	subs	r2, r5, #1
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	f802 0f01 	strb.w	r0, [r2, #1]!
 8007eec:	68e1      	ldr	r1, [r4, #12]
 8007eee:	3302      	adds	r3, #2
 8007ef0:	1b5b      	subs	r3, r3, r5
 8007ef2:	4299      	cmp	r1, r3
 8007ef4:	d8f7      	bhi.n	8007ee6 <mpool_alloc+0x86>
    return node_to_alloc->pool;
 8007ef6:	6824      	ldr	r4, [r4, #0]
}
 8007ef8:	4620      	mov	r0, r4
 8007efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            if ((pool->msize - pool->usize) > asize)
 8007efe:	e9d1 2303 	ldrd	r2, r3, [r1, #12]
 8007f02:	1a9b      	subs	r3, r3, r2
 8007f04:	4283      	cmp	r3, r0
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 8007f06:	4628      	mov	r0, r5
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 8007f08:	bf8c      	ite	hi
 8007f0a:	2101      	movhi	r1, #1
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 8007f0c:	4621      	movls	r1, r4
 8007f0e:	f000 f8b1 	bl	8008074 <LEAF_internalErrorCallback>
}
 8007f12:	4620      	mov	r0, r4
 8007f14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        new_node = node_to_alloc->next;
 8007f18:	6867      	ldr	r7, [r4, #4]
        node_to_alloc->size += leftover;
 8007f1a:	60e3      	str	r3, [r4, #12]
        new_node = node_to_alloc->next;
 8007f1c:	463a      	mov	r2, r7
 8007f1e:	e7cc      	b.n	8007eba <mpool_alloc+0x5a>
        if ((pool->msize - pool->usize) > asize)
 8007f20:	e9d1 2303 	ldrd	r2, r3, [r1, #12]
 8007f24:	1a9b      	subs	r3, r3, r2
 8007f26:	4283      	cmp	r3, r0
 8007f28:	d905      	bls.n	8007f36 <mpool_alloc+0xd6>
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 8007f2a:	2101      	movs	r1, #1
 8007f2c:	4628      	mov	r0, r5
        return NULL;
 8007f2e:	4634      	mov	r4, r6
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 8007f30:	f000 f8a0 	bl	8008074 <LEAF_internalErrorCallback>
 8007f34:	e7e0      	b.n	8007ef8 <mpool_alloc+0x98>
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 8007f36:	4631      	mov	r1, r6
 8007f38:	4628      	mov	r0, r5
        return NULL;
 8007f3a:	4634      	mov	r4, r6
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 8007f3c:	f000 f89a 	bl	8008074 <LEAF_internalErrorCallback>
 8007f40:	e7da      	b.n	8007ef8 <mpool_alloc+0x98>
        for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 8007f42:	462c      	mov	r4, r5
    return node_to_alloc->pool;
 8007f44:	e7d8      	b.n	8007ef8 <mpool_alloc+0x98>
 8007f46:	bf00      	nop

08007f48 <mpool_calloc>:
{
 8007f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    pool->leaf->allocCount++;
 8007f4c:	684e      	ldr	r6, [r1, #4]
    if (pool->head == NULL)
 8007f4e:	694d      	ldr	r5, [r1, #20]
    pool->leaf->allocCount++;
 8007f50:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8007f52:	3301      	adds	r3, #1
 8007f54:	64b3      	str	r3, [r6, #72]	; 0x48
    if (pool->head == NULL)
 8007f56:	2d00      	cmp	r5, #0
 8007f58:	d04e      	beq.n	8007ff8 <mpool_calloc+0xb0>
    return (size + (MPOOL_ALIGN_SIZE - 1)) & ~(MPOOL_ALIGN_SIZE - 1);
 8007f5a:	1dc2      	adds	r2, r0, #7
    while (node_to_alloc->size < size_to_alloc)
 8007f5c:	462c      	mov	r4, r5
    return (size + (MPOOL_ALIGN_SIZE - 1)) & ~(MPOOL_ALIGN_SIZE - 1);
 8007f5e:	f022 0207 	bic.w	r2, r2, #7
    while (node_to_alloc->size < size_to_alloc)
 8007f62:	e002      	b.n	8007f6a <mpool_calloc+0x22>
        node_to_alloc = node_to_alloc->next;
 8007f64:	6864      	ldr	r4, [r4, #4]
        if (node_to_alloc == NULL)
 8007f66:	2c00      	cmp	r4, #0
 8007f68:	d035      	beq.n	8007fd6 <mpool_calloc+0x8e>
    while (node_to_alloc->size < size_to_alloc)
 8007f6a:	68e3      	ldr	r3, [r4, #12]
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d3f9      	bcc.n	8007f64 <mpool_calloc+0x1c>
    if (leftover > pool->leaf->header_size)
 8007f70:	6b70      	ldr	r0, [r6, #52]	; 0x34
    size_t leftover = node_to_alloc->size - size_to_alloc;
 8007f72:	1a9e      	subs	r6, r3, r2
    node_to_alloc->size = size_to_alloc;
 8007f74:	60e2      	str	r2, [r4, #12]
    if (leftover > pool->leaf->header_size)
 8007f76:	42b0      	cmp	r0, r6
 8007f78:	d23a      	bcs.n	8007ff0 <mpool_calloc+0xa8>
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007f7a:	688f      	ldr	r7, [r1, #8]
        new_node = create_node(&pool->mpool[offset],
 8007f7c:	1a33      	subs	r3, r6, r0
        offset += pool->leaf->header_size + node_to_alloc->size;
 8007f7e:	4402      	add	r2, r0
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007f80:	1be6      	subs	r6, r4, r7
        offset += pool->leaf->header_size + node_to_alloc->size;
 8007f82:	4432      	add	r2, r6
        new_node = create_node(&pool->mpool[offset],
 8007f84:	18be      	adds	r6, r7, r2
                               node_to_alloc->next,
 8007f86:	e9d4 ec01 	ldrd	lr, ip, [r4, #4]
    node->pool = block_location + header_size;
 8007f8a:	eb06 0800 	add.w	r8, r6, r0
 8007f8e:	f847 8002 	str.w	r8, [r7, r2]
    node->size = size;
 8007f92:	60f3      	str	r3, [r6, #12]
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 8007f94:	68e3      	ldr	r3, [r4, #12]
    node->next = next;
 8007f96:	e9c6 ec01 	strd	lr, ip, [r6, #4]
    if (node->next != NULL)
 8007f9a:	6862      	ldr	r2, [r4, #4]
    if (pool->head == node_to_alloc)
 8007f9c:	42a5      	cmp	r5, r4
        pool->head = new_node;
 8007f9e:	bf08      	it	eq
 8007fa0:	614e      	streq	r6, [r1, #20]
    if (node->next != NULL)
 8007fa2:	b10a      	cbz	r2, 8007fa8 <mpool_calloc+0x60>
        node->next->prev = node->prev;
 8007fa4:	68a5      	ldr	r5, [r4, #8]
 8007fa6:	6095      	str	r5, [r2, #8]
    if (node->prev != NULL)
 8007fa8:	68a5      	ldr	r5, [r4, #8]
 8007faa:	b105      	cbz	r5, 8007fae <mpool_calloc+0x66>
        node->prev->next = node->next;
 8007fac:	606a      	str	r2, [r5, #4]
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 8007fae:	68cd      	ldr	r5, [r1, #12]
    node->next = NULL;
 8007fb0:	2200      	movs	r2, #0
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 8007fb2:	4428      	add	r0, r5
 8007fb4:	4418      	add	r0, r3
    node->prev = NULL;
 8007fb6:	e9c4 2201 	strd	r2, r2, [r4, #4]
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 8007fba:	60c8      	str	r0, [r1, #12]
    for (int i = 0; i < node_to_alloc->size; i++) node_to_alloc->pool[i] = 0;
 8007fbc:	b13b      	cbz	r3, 8007fce <mpool_calloc+0x86>
 8007fbe:	4613      	mov	r3, r2
 8007fc0:	4611      	mov	r1, r2
 8007fc2:	6822      	ldr	r2, [r4, #0]
 8007fc4:	54d1      	strb	r1, [r2, r3]
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	68e2      	ldr	r2, [r4, #12]
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d8f9      	bhi.n	8007fc2 <mpool_calloc+0x7a>
    return node_to_alloc->pool;
 8007fce:	6824      	ldr	r4, [r4, #0]
}
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            if ((pool->msize - pool->usize) > asize)
 8007fd6:	e9d1 2303 	ldrd	r2, r3, [r1, #12]
 8007fda:	1a9b      	subs	r3, r3, r2
 8007fdc:	4283      	cmp	r3, r0
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 8007fde:	4630      	mov	r0, r6
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 8007fe0:	bf8c      	ite	hi
 8007fe2:	2101      	movhi	r1, #1
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 8007fe4:	4621      	movls	r1, r4
 8007fe6:	f000 f845 	bl	8008074 <LEAF_internalErrorCallback>
}
 8007fea:	4620      	mov	r0, r4
 8007fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        new_node = node_to_alloc->next;
 8007ff0:	6866      	ldr	r6, [r4, #4]
        node_to_alloc->size += leftover;
 8007ff2:	60e3      	str	r3, [r4, #12]
        new_node = node_to_alloc->next;
 8007ff4:	4632      	mov	r2, r6
 8007ff6:	e7d1      	b.n	8007f9c <mpool_calloc+0x54>
        if ((pool->msize - pool->usize) > asize)
 8007ff8:	e9d1 2303 	ldrd	r2, r3, [r1, #12]
 8007ffc:	1a9b      	subs	r3, r3, r2
 8007ffe:	4283      	cmp	r3, r0
 8008000:	d905      	bls.n	800800e <mpool_calloc+0xc6>
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 8008002:	2101      	movs	r1, #1
 8008004:	4630      	mov	r0, r6
        return NULL;
 8008006:	462c      	mov	r4, r5
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 8008008:	f000 f834 	bl	8008074 <LEAF_internalErrorCallback>
 800800c:	e7e0      	b.n	8007fd0 <mpool_calloc+0x88>
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 800800e:	4629      	mov	r1, r5
 8008010:	4630      	mov	r0, r6
        return NULL;
 8008012:	462c      	mov	r4, r5
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 8008014:	f000 f82e 	bl	8008074 <LEAF_internalErrorCallback>
 8008018:	e7da      	b.n	8007fd0 <mpool_calloc+0x88>
 800801a:	bf00      	nop

0800801c <LEAF_defaultErrorCallback>:

void LEAF_defaultErrorCallback(LEAF* const leaf, LEAFErrorType whichone)
{
    // Not sure what this should do if anything
    // Maybe fine as a placeholder
}
 800801c:	4770      	bx	lr
 800801e:	bf00      	nop

08008020 <LEAF_init>:
{
 8008020:	b538      	push	{r3, r4, r5, lr}
    leaf->_internal_mempool.leaf = leaf;
 8008022:	6200      	str	r0, [r0, #32]
{
 8008024:	4604      	mov	r4, r0
 8008026:	461d      	mov	r5, r3
 8008028:	ed2d 8b02 	vpush	{d8}
 800802c:	eeb0 8a40 	vmov.f32	s16, s0
    leaf_pool_init(leaf, memory, memorysize);
 8008030:	f7ff ff02 	bl	8007e38 <leaf_pool_init>
    leaf->invSampleRate = 1.0f/sr;
 8008034:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    leaf->twoPiTimesInvSampleRate = leaf->invSampleRate * TWO_PI;
 8008038:	eddf 7a0c 	vldr	s15, [pc, #48]	; 800806c <LEAF_init+0x4c>
    leaf->clearOnAllocation = 0;
 800803c:	2200      	movs	r2, #0
    leaf->errorCallback = &LEAF_defaultErrorCallback;
 800803e:	4b0c      	ldr	r3, [pc, #48]	; (8008070 <LEAF_init+0x50>)
    leaf->sampleRate = sr;
 8008040:	ed84 8a00 	vstr	s16, [r4]
    leaf->invSampleRate = 1.0f/sr;
 8008044:	ee86 7a88 	vdiv.f32	s14, s13, s16
    leaf->random = random;
 8008048:	6125      	str	r5, [r4, #16]
    leaf->clearOnAllocation = 0;
 800804a:	6162      	str	r2, [r4, #20]
}
 800804c:	ecbd 8b02 	vpop	{d8}
        leaf->errorState[i] = 0;
 8008050:	e9c4 320e 	strd	r3, r2, [r4, #56]	; 0x38
 8008054:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
    leaf->freeCount = 0;
 8008058:	e9c4 2212 	strd	r2, r2, [r4, #72]	; 0x48
    leaf->twoPiTimesInvSampleRate = leaf->invSampleRate * TWO_PI;
 800805c:	ee67 7a27 	vmul.f32	s15, s14, s15
    leaf->invSampleRate = 1.0f/sr;
 8008060:	ed84 7a01 	vstr	s14, [r4, #4]
    leaf->twoPiTimesInvSampleRate = leaf->invSampleRate * TWO_PI;
 8008064:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8008068:	bd38      	pop	{r3, r4, r5, pc}
 800806a:	bf00      	nop
 800806c:	40c90fdb 	.word	0x40c90fdb
 8008070:	0800801d 	.word	0x0800801d

08008074 <LEAF_internalErrorCallback>:

void LEAF_internalErrorCallback(LEAF* const leaf, LEAFErrorType whichone)
{
 8008074:	b410      	push	{r4}
    leaf->errorState[whichone] = 1;
 8008076:	eb00 0281 	add.w	r2, r0, r1, lsl #2
 800807a:	2401      	movs	r4, #1
    leaf->errorCallback(leaf, whichone);
 800807c:	6b83      	ldr	r3, [r0, #56]	; 0x38
    leaf->errorState[whichone] = 1;
 800807e:	63d4      	str	r4, [r2, #60]	; 0x3c
}
 8008080:	f85d 4b04 	ldr.w	r4, [sp], #4
    leaf->errorCallback(leaf, whichone);
 8008084:	4718      	bx	r3
 8008086:	bf00      	nop

08008088 <__errno>:
 8008088:	4b01      	ldr	r3, [pc, #4]	; (8008090 <__errno+0x8>)
 800808a:	6818      	ldr	r0, [r3, #0]
 800808c:	4770      	bx	lr
 800808e:	bf00      	nop
 8008090:	20000044 	.word	0x20000044

08008094 <__libc_init_array>:
 8008094:	b570      	push	{r4, r5, r6, lr}
 8008096:	4d0d      	ldr	r5, [pc, #52]	; (80080cc <__libc_init_array+0x38>)
 8008098:	4c0d      	ldr	r4, [pc, #52]	; (80080d0 <__libc_init_array+0x3c>)
 800809a:	1b64      	subs	r4, r4, r5
 800809c:	10a4      	asrs	r4, r4, #2
 800809e:	2600      	movs	r6, #0
 80080a0:	42a6      	cmp	r6, r4
 80080a2:	d109      	bne.n	80080b8 <__libc_init_array+0x24>
 80080a4:	4d0b      	ldr	r5, [pc, #44]	; (80080d4 <__libc_init_array+0x40>)
 80080a6:	4c0c      	ldr	r4, [pc, #48]	; (80080d8 <__libc_init_array+0x44>)
 80080a8:	f001 f84a 	bl	8009140 <_init>
 80080ac:	1b64      	subs	r4, r4, r5
 80080ae:	10a4      	asrs	r4, r4, #2
 80080b0:	2600      	movs	r6, #0
 80080b2:	42a6      	cmp	r6, r4
 80080b4:	d105      	bne.n	80080c2 <__libc_init_array+0x2e>
 80080b6:	bd70      	pop	{r4, r5, r6, pc}
 80080b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80080bc:	4798      	blx	r3
 80080be:	3601      	adds	r6, #1
 80080c0:	e7ee      	b.n	80080a0 <__libc_init_array+0xc>
 80080c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80080c6:	4798      	blx	r3
 80080c8:	3601      	adds	r6, #1
 80080ca:	e7f2      	b.n	80080b2 <__libc_init_array+0x1e>
 80080cc:	080098d4 	.word	0x080098d4
 80080d0:	080098d4 	.word	0x080098d4
 80080d4:	080098d4 	.word	0x080098d4
 80080d8:	080098d8 	.word	0x080098d8

080080dc <memset>:
 80080dc:	4402      	add	r2, r0
 80080de:	4603      	mov	r3, r0
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d100      	bne.n	80080e6 <memset+0xa>
 80080e4:	4770      	bx	lr
 80080e6:	f803 1b01 	strb.w	r1, [r3], #1
 80080ea:	e7f9      	b.n	80080e0 <memset+0x4>

080080ec <with_errnof>:
 80080ec:	b513      	push	{r0, r1, r4, lr}
 80080ee:	4604      	mov	r4, r0
 80080f0:	ed8d 0a01 	vstr	s0, [sp, #4]
 80080f4:	f7ff ffc8 	bl	8008088 <__errno>
 80080f8:	ed9d 0a01 	vldr	s0, [sp, #4]
 80080fc:	6004      	str	r4, [r0, #0]
 80080fe:	b002      	add	sp, #8
 8008100:	bd10      	pop	{r4, pc}

08008102 <xflowf>:
 8008102:	b130      	cbz	r0, 8008112 <xflowf+0x10>
 8008104:	eef1 7a40 	vneg.f32	s15, s0
 8008108:	ee27 0a80 	vmul.f32	s0, s15, s0
 800810c:	2022      	movs	r0, #34	; 0x22
 800810e:	f7ff bfed 	b.w	80080ec <with_errnof>
 8008112:	eef0 7a40 	vmov.f32	s15, s0
 8008116:	e7f7      	b.n	8008108 <xflowf+0x6>

08008118 <__math_uflowf>:
 8008118:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008120 <__math_uflowf+0x8>
 800811c:	f7ff bff1 	b.w	8008102 <xflowf>
 8008120:	10000000 	.word	0x10000000

08008124 <__math_may_uflowf>:
 8008124:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800812c <__math_may_uflowf+0x8>
 8008128:	f7ff bfeb 	b.w	8008102 <xflowf>
 800812c:	1a200000 	.word	0x1a200000

08008130 <__math_oflowf>:
 8008130:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008138 <__math_oflowf+0x8>
 8008134:	f7ff bfe5 	b.w	8008102 <xflowf>
 8008138:	70000000 	.word	0x70000000

0800813c <__math_divzerof>:
 800813c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008140:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8008144:	2800      	cmp	r0, #0
 8008146:	fe40 7a27 	vseleq.f32	s15, s0, s15
 800814a:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8008158 <__math_divzerof+0x1c>
 800814e:	2022      	movs	r0, #34	; 0x22
 8008150:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8008154:	f7ff bfca 	b.w	80080ec <with_errnof>
 8008158:	00000000 	.word	0x00000000

0800815c <__math_invalidf>:
 800815c:	eef0 7a40 	vmov.f32	s15, s0
 8008160:	ee30 7a40 	vsub.f32	s14, s0, s0
 8008164:	eef4 7a67 	vcmp.f32	s15, s15
 8008168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800816c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8008170:	d602      	bvs.n	8008178 <__math_invalidf+0x1c>
 8008172:	2021      	movs	r0, #33	; 0x21
 8008174:	f7ff bfba 	b.w	80080ec <with_errnof>
 8008178:	4770      	bx	lr

0800817a <fabsf>:
 800817a:	ee10 3a10 	vmov	r3, s0
 800817e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008182:	ee00 3a10 	vmov	s0, r3
 8008186:	4770      	bx	lr

08008188 <logf>:
 8008188:	ee10 3a10 	vmov	r3, s0
 800818c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8008190:	b410      	push	{r4}
 8008192:	d055      	beq.n	8008240 <logf+0xb8>
 8008194:	f5a3 0200 	sub.w	r2, r3, #8388608	; 0x800000
 8008198:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800819c:	d31a      	bcc.n	80081d4 <logf+0x4c>
 800819e:	005a      	lsls	r2, r3, #1
 80081a0:	d104      	bne.n	80081ac <logf+0x24>
 80081a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081a6:	2001      	movs	r0, #1
 80081a8:	f7ff bfc8 	b.w	800813c <__math_divzerof>
 80081ac:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80081b0:	d043      	beq.n	800823a <logf+0xb2>
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	db02      	blt.n	80081bc <logf+0x34>
 80081b6:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 80081ba:	d303      	bcc.n	80081c4 <logf+0x3c>
 80081bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081c0:	f7ff bfcc 	b.w	800815c <__math_invalidf>
 80081c4:	eddf 7a20 	vldr	s15, [pc, #128]	; 8008248 <logf+0xc0>
 80081c8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80081cc:	ee10 3a10 	vmov	r3, s0
 80081d0:	f1a3 6338 	sub.w	r3, r3, #192937984	; 0xb800000
 80081d4:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
 80081d8:	491c      	ldr	r1, [pc, #112]	; (800824c <logf+0xc4>)
 80081da:	eebf 0b00 	vmov.f64	d0, #240	; 0xbf800000 -1.0
 80081de:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 80081e2:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 80081e6:	0dd4      	lsrs	r4, r2, #23
 80081e8:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 80081ec:	05e4      	lsls	r4, r4, #23
 80081ee:	ed90 6b00 	vldr	d6, [r0]
 80081f2:	1b1b      	subs	r3, r3, r4
 80081f4:	ee07 3a90 	vmov	s15, r3
 80081f8:	ed91 5b40 	vldr	d5, [r1, #256]	; 0x100
 80081fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8008200:	15d2      	asrs	r2, r2, #23
 8008202:	eea6 0b07 	vfma.f64	d0, d6, d7
 8008206:	ed90 6b02 	vldr	d6, [r0, #8]
 800820a:	ee20 4b00 	vmul.f64	d4, d0, d0
 800820e:	ee07 2a90 	vmov	s15, r2
 8008212:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008216:	eea7 6b05 	vfma.f64	d6, d7, d5
 800821a:	ed91 5b44 	vldr	d5, [r1, #272]	; 0x110
 800821e:	ed91 7b46 	vldr	d7, [r1, #280]	; 0x118
 8008222:	eea5 7b00 	vfma.f64	d7, d5, d0
 8008226:	ed91 5b42 	vldr	d5, [r1, #264]	; 0x108
 800822a:	ee30 0b06 	vadd.f64	d0, d0, d6
 800822e:	eea5 7b04 	vfma.f64	d7, d5, d4
 8008232:	eea4 0b07 	vfma.f64	d0, d4, d7
 8008236:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800823a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800823e:	4770      	bx	lr
 8008240:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8008250 <logf+0xc8>
 8008244:	e7f9      	b.n	800823a <logf+0xb2>
 8008246:	bf00      	nop
 8008248:	4b000000 	.word	0x4b000000
 800824c:	080092b8 	.word	0x080092b8
 8008250:	00000000 	.word	0x00000000

08008254 <checkint>:
 8008254:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8008258:	2b7e      	cmp	r3, #126	; 0x7e
 800825a:	dd10      	ble.n	800827e <checkint+0x2a>
 800825c:	2b96      	cmp	r3, #150	; 0x96
 800825e:	dc0c      	bgt.n	800827a <checkint+0x26>
 8008260:	2201      	movs	r2, #1
 8008262:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8008266:	fa02 f303 	lsl.w	r3, r2, r3
 800826a:	1e5a      	subs	r2, r3, #1
 800826c:	4202      	tst	r2, r0
 800826e:	d106      	bne.n	800827e <checkint+0x2a>
 8008270:	4203      	tst	r3, r0
 8008272:	bf0c      	ite	eq
 8008274:	2002      	moveq	r0, #2
 8008276:	2001      	movne	r0, #1
 8008278:	4770      	bx	lr
 800827a:	2002      	movs	r0, #2
 800827c:	4770      	bx	lr
 800827e:	2000      	movs	r0, #0
 8008280:	4770      	bx	lr
 8008282:	0000      	movs	r0, r0
 8008284:	0000      	movs	r0, r0
	...

08008288 <powf>:
 8008288:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800828a:	ee10 1a10 	vmov	r1, s0
 800828e:	ee10 4a90 	vmov	r4, s1
 8008292:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 8008296:	0062      	lsls	r2, r4, #1
 8008298:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800829c:	eef0 7a40 	vmov.f32	s15, s0
 80082a0:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 80082a4:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 80082a8:	d252      	bcs.n	8008350 <powf+0xc8>
 80082aa:	4298      	cmp	r0, r3
 80082ac:	d252      	bcs.n	8008354 <powf+0xcc>
 80082ae:	2000      	movs	r0, #0
 80082b0:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 80082b4:	4ca0      	ldr	r4, [pc, #640]	; (8008538 <powf+0x2b0>)
 80082b6:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 80082ba:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 80082be:	f3c2 45c3 	ubfx	r5, r2, #19, #4
 80082c2:	0dd2      	lsrs	r2, r2, #23
 80082c4:	05d2      	lsls	r2, r2, #23
 80082c6:	eb04 1505 	add.w	r5, r4, r5, lsl #4
 80082ca:	1a8b      	subs	r3, r1, r2
 80082cc:	ed95 6b00 	vldr	d6, [r5]
 80082d0:	ee07 3a90 	vmov	s15, r3
 80082d4:	15d2      	asrs	r2, r2, #23
 80082d6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80082da:	eea6 5b07 	vfma.f64	d5, d6, d7
 80082de:	ed95 6b02 	vldr	d6, [r5, #8]
 80082e2:	ee25 2b05 	vmul.f64	d2, d5, d5
 80082e6:	ee22 1b02 	vmul.f64	d1, d2, d2
 80082ea:	ee07 2a90 	vmov	s15, r2
 80082ee:	ed94 3b42 	vldr	d3, [r4, #264]	; 0x108
 80082f2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80082f6:	ee37 7b06 	vadd.f64	d7, d7, d6
 80082fa:	ed94 6b40 	vldr	d6, [r4, #256]	; 0x100
 80082fe:	ed94 4b44 	vldr	d4, [r4, #272]	; 0x110
 8008302:	eea5 3b06 	vfma.f64	d3, d5, d6
 8008306:	ed94 6b46 	vldr	d6, [r4, #280]	; 0x118
 800830a:	eea5 6b04 	vfma.f64	d6, d5, d4
 800830e:	ed94 4b48 	vldr	d4, [r4, #288]	; 0x120
 8008312:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 8008316:	eea5 7b04 	vfma.f64	d7, d5, d4
 800831a:	eea2 7b06 	vfma.f64	d7, d2, d6
 800831e:	eea3 7b01 	vfma.f64	d7, d3, d1
 8008322:	ee20 0b07 	vmul.f64	d0, d0, d7
 8008326:	ee10 3a90 	vmov	r3, s1
 800832a:	f3c3 32cf 	ubfx	r2, r3, #15, #16
 800832e:	f248 03bf 	movw	r3, #32959	; 0x80bf
 8008332:	429a      	cmp	r2, r3
 8008334:	f0c0 80b1 	bcc.w	800849a <powf+0x212>
 8008338:	ed9f 7b77 	vldr	d7, [pc, #476]	; 8008518 <powf+0x290>
 800833c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008344:	dd79      	ble.n	800843a <powf+0x1b2>
 8008346:	b003      	add	sp, #12
 8008348:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800834c:	f7ff bef0 	b.w	8008130 <__math_oflowf>
 8008350:	4298      	cmp	r0, r3
 8008352:	d32d      	bcc.n	80083b0 <powf+0x128>
 8008354:	b952      	cbnz	r2, 800836c <powf+0xe4>
 8008356:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 800835a:	005b      	lsls	r3, r3, #1
 800835c:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 8008360:	f240 80c9 	bls.w	80084f6 <powf+0x26e>
 8008364:	ee37 0aa0 	vadd.f32	s0, s15, s1
 8008368:	b003      	add	sp, #12
 800836a:	bd30      	pop	{r4, r5, pc}
 800836c:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8008370:	d105      	bne.n	800837e <powf+0xf6>
 8008372:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8008376:	0064      	lsls	r4, r4, #1
 8008378:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800837c:	e7f0      	b.n	8008360 <powf+0xd8>
 800837e:	004b      	lsls	r3, r1, #1
 8008380:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 8008384:	d8ee      	bhi.n	8008364 <powf+0xdc>
 8008386:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800838a:	d1eb      	bne.n	8008364 <powf+0xdc>
 800838c:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8008390:	f000 80b1 	beq.w	80084f6 <powf+0x26e>
 8008394:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8008398:	ea6f 0404 	mvn.w	r4, r4
 800839c:	bf34      	ite	cc
 800839e:	2300      	movcc	r3, #0
 80083a0:	2301      	movcs	r3, #1
 80083a2:	0fe4      	lsrs	r4, r4, #31
 80083a4:	42a3      	cmp	r3, r4
 80083a6:	f040 80a9 	bne.w	80084fc <powf+0x274>
 80083aa:	ee20 0aa0 	vmul.f32	s0, s1, s1
 80083ae:	e7db      	b.n	8008368 <powf+0xe0>
 80083b0:	004d      	lsls	r5, r1, #1
 80083b2:	1e6a      	subs	r2, r5, #1
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d31c      	bcc.n	80083f2 <powf+0x16a>
 80083b8:	2900      	cmp	r1, #0
 80083ba:	ee20 0a00 	vmul.f32	s0, s0, s0
 80083be:	da0f      	bge.n	80083e0 <powf+0x158>
 80083c0:	ee10 0a90 	vmov	r0, s1
 80083c4:	f7ff ff46 	bl	8008254 <checkint>
 80083c8:	2801      	cmp	r0, #1
 80083ca:	d109      	bne.n	80083e0 <powf+0x158>
 80083cc:	eeb1 0a40 	vneg.f32	s0, s0
 80083d0:	b945      	cbnz	r5, 80083e4 <powf+0x15c>
 80083d2:	2c00      	cmp	r4, #0
 80083d4:	dac8      	bge.n	8008368 <powf+0xe0>
 80083d6:	b003      	add	sp, #12
 80083d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80083dc:	f7ff beae 	b.w	800813c <__math_divzerof>
 80083e0:	2000      	movs	r0, #0
 80083e2:	e7f5      	b.n	80083d0 <powf+0x148>
 80083e4:	2c00      	cmp	r4, #0
 80083e6:	dabf      	bge.n	8008368 <powf+0xe0>
 80083e8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80083ec:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80083f0:	e7ba      	b.n	8008368 <powf+0xe0>
 80083f2:	2900      	cmp	r1, #0
 80083f4:	da1f      	bge.n	8008436 <powf+0x1ae>
 80083f6:	ee10 0a90 	vmov	r0, s1
 80083fa:	f7ff ff2b 	bl	8008254 <checkint>
 80083fe:	b920      	cbnz	r0, 800840a <powf+0x182>
 8008400:	b003      	add	sp, #12
 8008402:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008406:	f7ff bea9 	b.w	800815c <__math_invalidf>
 800840a:	2801      	cmp	r0, #1
 800840c:	bf14      	ite	ne
 800840e:	2000      	movne	r0, #0
 8008410:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8008414:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008418:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800841c:	f4bf af48 	bcs.w	80082b0 <powf+0x28>
 8008420:	ed9f 0a46 	vldr	s0, [pc, #280]	; 800853c <powf+0x2b4>
 8008424:	ee27 0a80 	vmul.f32	s0, s15, s0
 8008428:	ee10 3a10 	vmov	r3, s0
 800842c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008430:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 8008434:	e73c      	b.n	80082b0 <powf+0x28>
 8008436:	2000      	movs	r0, #0
 8008438:	e7ee      	b.n	8008418 <powf+0x190>
 800843a:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8008520 <powf+0x298>
 800843e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008446:	dd10      	ble.n	800846a <powf+0x1e2>
 8008448:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 800844c:	2800      	cmp	r0, #0
 800844e:	d158      	bne.n	8008502 <powf+0x27a>
 8008450:	9300      	str	r3, [sp, #0]
 8008452:	eddd 7a00 	vldr	s15, [sp]
 8008456:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800845a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800845e:	eef4 7a47 	vcmp.f32	s15, s14
 8008462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008466:	f47f af6e 	bne.w	8008346 <powf+0xbe>
 800846a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8008528 <powf+0x2a0>
 800846e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008476:	d804      	bhi.n	8008482 <powf+0x1fa>
 8008478:	b003      	add	sp, #12
 800847a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800847e:	f7ff be4b 	b.w	8008118 <__math_uflowf>
 8008482:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 8008530 <powf+0x2a8>
 8008486:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800848a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800848e:	d504      	bpl.n	800849a <powf+0x212>
 8008490:	b003      	add	sp, #12
 8008492:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008496:	f7ff be45 	b.w	8008124 <__math_may_uflowf>
 800849a:	4b29      	ldr	r3, [pc, #164]	; (8008540 <powf+0x2b8>)
 800849c:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 80084a0:	ee30 6b07 	vadd.f64	d6, d0, d7
 80084a4:	ee16 2a10 	vmov	r2, s12
 80084a8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80084ac:	f002 011f 	and.w	r1, r2, #31
 80084b0:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 80084b4:	ee30 7b47 	vsub.f64	d7, d0, d7
 80084b8:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80084bc:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 80084c0:	ee27 4b07 	vmul.f64	d4, d7, d7
 80084c4:	eb03 05c1 	add.w	r5, r3, r1, lsl #3
 80084c8:	f853 4031 	ldr.w	r4, [r3, r1, lsl #3]
 80084cc:	eea7 6b05 	vfma.f64	d6, d7, d5
 80084d0:	686d      	ldr	r5, [r5, #4]
 80084d2:	ed93 5b46 	vldr	d5, [r3, #280]	; 0x118
 80084d6:	1882      	adds	r2, r0, r2
 80084d8:	2300      	movs	r3, #0
 80084da:	1918      	adds	r0, r3, r4
 80084dc:	eb05 31c2 	add.w	r1, r5, r2, lsl #15
 80084e0:	eea7 0b05 	vfma.f64	d0, d7, d5
 80084e4:	ec41 0b17 	vmov	d7, r0, r1
 80084e8:	eea6 0b04 	vfma.f64	d0, d6, d4
 80084ec:	ee20 0b07 	vmul.f64	d0, d0, d7
 80084f0:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80084f4:	e738      	b.n	8008368 <powf+0xe0>
 80084f6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80084fa:	e735      	b.n	8008368 <powf+0xe0>
 80084fc:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8008544 <powf+0x2bc>
 8008500:	e732      	b.n	8008368 <powf+0xe0>
 8008502:	9301      	str	r3, [sp, #4]
 8008504:	eddd 7a01 	vldr	s15, [sp, #4]
 8008508:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800850c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008510:	e7a5      	b.n	800845e <powf+0x1d6>
 8008512:	bf00      	nop
 8008514:	f3af 8000 	nop.w
 8008518:	ffd1d571 	.word	0xffd1d571
 800851c:	405fffff 	.word	0x405fffff
 8008520:	ffa3aae2 	.word	0xffa3aae2
 8008524:	405fffff 	.word	0x405fffff
 8008528:	00000000 	.word	0x00000000
 800852c:	c062c000 	.word	0xc062c000
 8008530:	00000000 	.word	0x00000000
 8008534:	c062a000 	.word	0xc062a000
 8008538:	080093d8 	.word	0x080093d8
 800853c:	4b000000 	.word	0x4b000000
 8008540:	08009170 	.word	0x08009170
 8008544:	00000000 	.word	0x00000000

08008548 <tanf>:
 8008548:	ee10 3a10 	vmov	r3, s0
 800854c:	b507      	push	{r0, r1, r2, lr}
 800854e:	4a12      	ldr	r2, [pc, #72]	; (8008598 <tanf+0x50>)
 8008550:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008554:	4293      	cmp	r3, r2
 8008556:	dc07      	bgt.n	8008568 <tanf+0x20>
 8008558:	eddf 0a10 	vldr	s1, [pc, #64]	; 800859c <tanf+0x54>
 800855c:	2001      	movs	r0, #1
 800855e:	b003      	add	sp, #12
 8008560:	f85d eb04 	ldr.w	lr, [sp], #4
 8008564:	f000 bc54 	b.w	8008e10 <__kernel_tanf>
 8008568:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800856c:	db04      	blt.n	8008578 <tanf+0x30>
 800856e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008572:	b003      	add	sp, #12
 8008574:	f85d fb04 	ldr.w	pc, [sp], #4
 8008578:	4668      	mov	r0, sp
 800857a:	f000 f897 	bl	80086ac <__ieee754_rem_pio2f>
 800857e:	0040      	lsls	r0, r0, #1
 8008580:	f000 0002 	and.w	r0, r0, #2
 8008584:	eddd 0a01 	vldr	s1, [sp, #4]
 8008588:	ed9d 0a00 	vldr	s0, [sp]
 800858c:	f1c0 0001 	rsb	r0, r0, #1
 8008590:	f000 fc3e 	bl	8008e10 <__kernel_tanf>
 8008594:	e7ed      	b.n	8008572 <tanf+0x2a>
 8008596:	bf00      	nop
 8008598:	3f490fda 	.word	0x3f490fda
 800859c:	00000000 	.word	0x00000000

080085a0 <log10f>:
 80085a0:	b508      	push	{r3, lr}
 80085a2:	ed2d 8b02 	vpush	{d8}
 80085a6:	eeb0 8a40 	vmov.f32	s16, s0
 80085aa:	f000 f827 	bl	80085fc <__ieee754_log10f>
 80085ae:	eeb4 8a48 	vcmp.f32	s16, s16
 80085b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085b6:	d60f      	bvs.n	80085d8 <log10f+0x38>
 80085b8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80085bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085c0:	d80a      	bhi.n	80085d8 <log10f+0x38>
 80085c2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80085c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085ca:	d108      	bne.n	80085de <log10f+0x3e>
 80085cc:	f7ff fd5c 	bl	8008088 <__errno>
 80085d0:	2322      	movs	r3, #34	; 0x22
 80085d2:	ed9f 0a08 	vldr	s0, [pc, #32]	; 80085f4 <log10f+0x54>
 80085d6:	6003      	str	r3, [r0, #0]
 80085d8:	ecbd 8b02 	vpop	{d8}
 80085dc:	bd08      	pop	{r3, pc}
 80085de:	f7ff fd53 	bl	8008088 <__errno>
 80085e2:	ecbd 8b02 	vpop	{d8}
 80085e6:	2321      	movs	r3, #33	; 0x21
 80085e8:	6003      	str	r3, [r0, #0]
 80085ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80085ee:	4802      	ldr	r0, [pc, #8]	; (80085f8 <log10f+0x58>)
 80085f0:	f000 bd30 	b.w	8009054 <nanf>
 80085f4:	ff800000 	.word	0xff800000
 80085f8:	08009500 	.word	0x08009500

080085fc <__ieee754_log10f>:
 80085fc:	b508      	push	{r3, lr}
 80085fe:	ee10 2a10 	vmov	r2, s0
 8008602:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8008606:	ed2d 8b02 	vpush	{d8}
 800860a:	d108      	bne.n	800861e <__ieee754_log10f+0x22>
 800860c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8008694 <__ieee754_log10f+0x98>
 8008610:	eddf 7a21 	vldr	s15, [pc, #132]	; 8008698 <__ieee754_log10f+0x9c>
 8008614:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8008618:	ecbd 8b02 	vpop	{d8}
 800861c:	bd08      	pop	{r3, pc}
 800861e:	2a00      	cmp	r2, #0
 8008620:	da02      	bge.n	8008628 <__ieee754_log10f+0x2c>
 8008622:	ee30 7a40 	vsub.f32	s14, s0, s0
 8008626:	e7f3      	b.n	8008610 <__ieee754_log10f+0x14>
 8008628:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800862c:	db02      	blt.n	8008634 <__ieee754_log10f+0x38>
 800862e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008632:	e7f1      	b.n	8008618 <__ieee754_log10f+0x1c>
 8008634:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8008638:	bfbf      	itttt	lt
 800863a:	eddf 7a18 	vldrlt	s15, [pc, #96]	; 800869c <__ieee754_log10f+0xa0>
 800863e:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8008642:	f06f 0118 	mvnlt.w	r1, #24
 8008646:	ee17 2a90 	vmovlt	r2, s15
 800864a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800864e:	bfa8      	it	ge
 8008650:	2100      	movge	r1, #0
 8008652:	3b7f      	subs	r3, #127	; 0x7f
 8008654:	440b      	add	r3, r1
 8008656:	0fd9      	lsrs	r1, r3, #31
 8008658:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800865c:	ee07 3a90 	vmov	s15, r3
 8008660:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8008664:	f1c1 037f 	rsb	r3, r1, #127	; 0x7f
 8008668:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800866c:	ee00 3a10 	vmov	s0, r3
 8008670:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8008674:	f7ff fd88 	bl	8008188 <logf>
 8008678:	eddf 7a09 	vldr	s15, [pc, #36]	; 80086a0 <__ieee754_log10f+0xa4>
 800867c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008680:	eddf 7a08 	vldr	s15, [pc, #32]	; 80086a4 <__ieee754_log10f+0xa8>
 8008684:	eea8 0a27 	vfma.f32	s0, s16, s15
 8008688:	eddf 7a07 	vldr	s15, [pc, #28]	; 80086a8 <__ieee754_log10f+0xac>
 800868c:	eea8 0a27 	vfma.f32	s0, s16, s15
 8008690:	e7c2      	b.n	8008618 <__ieee754_log10f+0x1c>
 8008692:	bf00      	nop
 8008694:	cc000000 	.word	0xcc000000
 8008698:	00000000 	.word	0x00000000
 800869c:	4c000000 	.word	0x4c000000
 80086a0:	3ede5bd9 	.word	0x3ede5bd9
 80086a4:	355427db 	.word	0x355427db
 80086a8:	3e9a2080 	.word	0x3e9a2080

080086ac <__ieee754_rem_pio2f>:
 80086ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086ae:	ee10 6a10 	vmov	r6, s0
 80086b2:	4b8e      	ldr	r3, [pc, #568]	; (80088ec <__ieee754_rem_pio2f+0x240>)
 80086b4:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80086b8:	429d      	cmp	r5, r3
 80086ba:	b087      	sub	sp, #28
 80086bc:	eef0 7a40 	vmov.f32	s15, s0
 80086c0:	4604      	mov	r4, r0
 80086c2:	dc05      	bgt.n	80086d0 <__ieee754_rem_pio2f+0x24>
 80086c4:	2300      	movs	r3, #0
 80086c6:	ed80 0a00 	vstr	s0, [r0]
 80086ca:	6043      	str	r3, [r0, #4]
 80086cc:	2000      	movs	r0, #0
 80086ce:	e01a      	b.n	8008706 <__ieee754_rem_pio2f+0x5a>
 80086d0:	4b87      	ldr	r3, [pc, #540]	; (80088f0 <__ieee754_rem_pio2f+0x244>)
 80086d2:	429d      	cmp	r5, r3
 80086d4:	dc46      	bgt.n	8008764 <__ieee754_rem_pio2f+0xb8>
 80086d6:	2e00      	cmp	r6, #0
 80086d8:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80088f4 <__ieee754_rem_pio2f+0x248>
 80086dc:	4b86      	ldr	r3, [pc, #536]	; (80088f8 <__ieee754_rem_pio2f+0x24c>)
 80086de:	f025 050f 	bic.w	r5, r5, #15
 80086e2:	dd1f      	ble.n	8008724 <__ieee754_rem_pio2f+0x78>
 80086e4:	429d      	cmp	r5, r3
 80086e6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80086ea:	d00e      	beq.n	800870a <__ieee754_rem_pio2f+0x5e>
 80086ec:	ed9f 7a83 	vldr	s14, [pc, #524]	; 80088fc <__ieee754_rem_pio2f+0x250>
 80086f0:	ee37 0ac7 	vsub.f32	s0, s15, s14
 80086f4:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80086f8:	ed80 0a00 	vstr	s0, [r0]
 80086fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008700:	2001      	movs	r0, #1
 8008702:	edc4 7a01 	vstr	s15, [r4, #4]
 8008706:	b007      	add	sp, #28
 8008708:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800870a:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8008900 <__ieee754_rem_pio2f+0x254>
 800870e:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8008904 <__ieee754_rem_pio2f+0x258>
 8008712:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008716:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800871a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800871e:	edc0 6a00 	vstr	s13, [r0]
 8008722:	e7eb      	b.n	80086fc <__ieee754_rem_pio2f+0x50>
 8008724:	429d      	cmp	r5, r3
 8008726:	ee77 7a80 	vadd.f32	s15, s15, s0
 800872a:	d00e      	beq.n	800874a <__ieee754_rem_pio2f+0x9e>
 800872c:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80088fc <__ieee754_rem_pio2f+0x250>
 8008730:	ee37 0a87 	vadd.f32	s0, s15, s14
 8008734:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008738:	ed80 0a00 	vstr	s0, [r0]
 800873c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008740:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008744:	edc4 7a01 	vstr	s15, [r4, #4]
 8008748:	e7dd      	b.n	8008706 <__ieee754_rem_pio2f+0x5a>
 800874a:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8008900 <__ieee754_rem_pio2f+0x254>
 800874e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8008904 <__ieee754_rem_pio2f+0x258>
 8008752:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008756:	ee77 6a87 	vadd.f32	s13, s15, s14
 800875a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800875e:	edc0 6a00 	vstr	s13, [r0]
 8008762:	e7eb      	b.n	800873c <__ieee754_rem_pio2f+0x90>
 8008764:	4b68      	ldr	r3, [pc, #416]	; (8008908 <__ieee754_rem_pio2f+0x25c>)
 8008766:	429d      	cmp	r5, r3
 8008768:	dc72      	bgt.n	8008850 <__ieee754_rem_pio2f+0x1a4>
 800876a:	f7ff fd06 	bl	800817a <fabsf>
 800876e:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800890c <__ieee754_rem_pio2f+0x260>
 8008772:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8008776:	eee0 7a07 	vfma.f32	s15, s0, s14
 800877a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800877e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008782:	ee17 0a90 	vmov	r0, s15
 8008786:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80088f4 <__ieee754_rem_pio2f+0x248>
 800878a:	eea7 0a67 	vfms.f32	s0, s14, s15
 800878e:	281f      	cmp	r0, #31
 8008790:	eddf 7a5a 	vldr	s15, [pc, #360]	; 80088fc <__ieee754_rem_pio2f+0x250>
 8008794:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008798:	eeb1 6a47 	vneg.f32	s12, s14
 800879c:	ee70 6a67 	vsub.f32	s13, s0, s15
 80087a0:	ee16 2a90 	vmov	r2, s13
 80087a4:	dc1c      	bgt.n	80087e0 <__ieee754_rem_pio2f+0x134>
 80087a6:	495a      	ldr	r1, [pc, #360]	; (8008910 <__ieee754_rem_pio2f+0x264>)
 80087a8:	1e47      	subs	r7, r0, #1
 80087aa:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80087ae:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80087b2:	428b      	cmp	r3, r1
 80087b4:	d014      	beq.n	80087e0 <__ieee754_rem_pio2f+0x134>
 80087b6:	6022      	str	r2, [r4, #0]
 80087b8:	ed94 7a00 	vldr	s14, [r4]
 80087bc:	ee30 0a47 	vsub.f32	s0, s0, s14
 80087c0:	2e00      	cmp	r6, #0
 80087c2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80087c6:	ed84 0a01 	vstr	s0, [r4, #4]
 80087ca:	da9c      	bge.n	8008706 <__ieee754_rem_pio2f+0x5a>
 80087cc:	eeb1 7a47 	vneg.f32	s14, s14
 80087d0:	eeb1 0a40 	vneg.f32	s0, s0
 80087d4:	ed84 7a00 	vstr	s14, [r4]
 80087d8:	ed84 0a01 	vstr	s0, [r4, #4]
 80087dc:	4240      	negs	r0, r0
 80087de:	e792      	b.n	8008706 <__ieee754_rem_pio2f+0x5a>
 80087e0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80087e4:	15eb      	asrs	r3, r5, #23
 80087e6:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 80087ea:	2d08      	cmp	r5, #8
 80087ec:	dde3      	ble.n	80087b6 <__ieee754_rem_pio2f+0x10a>
 80087ee:	eddf 7a44 	vldr	s15, [pc, #272]	; 8008900 <__ieee754_rem_pio2f+0x254>
 80087f2:	eddf 5a44 	vldr	s11, [pc, #272]	; 8008904 <__ieee754_rem_pio2f+0x258>
 80087f6:	eef0 6a40 	vmov.f32	s13, s0
 80087fa:	eee6 6a27 	vfma.f32	s13, s12, s15
 80087fe:	ee30 0a66 	vsub.f32	s0, s0, s13
 8008802:	eea6 0a27 	vfma.f32	s0, s12, s15
 8008806:	eef0 7a40 	vmov.f32	s15, s0
 800880a:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800880e:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8008812:	ee15 2a90 	vmov	r2, s11
 8008816:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800881a:	1a5b      	subs	r3, r3, r1
 800881c:	2b19      	cmp	r3, #25
 800881e:	dc04      	bgt.n	800882a <__ieee754_rem_pio2f+0x17e>
 8008820:	edc4 5a00 	vstr	s11, [r4]
 8008824:	eeb0 0a66 	vmov.f32	s0, s13
 8008828:	e7c6      	b.n	80087b8 <__ieee754_rem_pio2f+0x10c>
 800882a:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8008914 <__ieee754_rem_pio2f+0x268>
 800882e:	eeb0 0a66 	vmov.f32	s0, s13
 8008832:	eea6 0a25 	vfma.f32	s0, s12, s11
 8008836:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800883a:	eddf 6a37 	vldr	s13, [pc, #220]	; 8008918 <__ieee754_rem_pio2f+0x26c>
 800883e:	eee6 7a25 	vfma.f32	s15, s12, s11
 8008842:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8008846:	ee30 7a67 	vsub.f32	s14, s0, s15
 800884a:	ed84 7a00 	vstr	s14, [r4]
 800884e:	e7b3      	b.n	80087b8 <__ieee754_rem_pio2f+0x10c>
 8008850:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8008854:	db06      	blt.n	8008864 <__ieee754_rem_pio2f+0x1b8>
 8008856:	ee70 7a40 	vsub.f32	s15, s0, s0
 800885a:	edc0 7a01 	vstr	s15, [r0, #4]
 800885e:	edc0 7a00 	vstr	s15, [r0]
 8008862:	e733      	b.n	80086cc <__ieee754_rem_pio2f+0x20>
 8008864:	15ea      	asrs	r2, r5, #23
 8008866:	3a86      	subs	r2, #134	; 0x86
 8008868:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800886c:	ee07 3a90 	vmov	s15, r3
 8008870:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008874:	eddf 6a29 	vldr	s13, [pc, #164]	; 800891c <__ieee754_rem_pio2f+0x270>
 8008878:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800887c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008880:	ed8d 7a03 	vstr	s14, [sp, #12]
 8008884:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008888:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800888c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008890:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008894:	ed8d 7a04 	vstr	s14, [sp, #16]
 8008898:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800889c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80088a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088a4:	edcd 7a05 	vstr	s15, [sp, #20]
 80088a8:	d11e      	bne.n	80088e8 <__ieee754_rem_pio2f+0x23c>
 80088aa:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80088ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088b2:	bf14      	ite	ne
 80088b4:	2302      	movne	r3, #2
 80088b6:	2301      	moveq	r3, #1
 80088b8:	4919      	ldr	r1, [pc, #100]	; (8008920 <__ieee754_rem_pio2f+0x274>)
 80088ba:	9101      	str	r1, [sp, #4]
 80088bc:	2102      	movs	r1, #2
 80088be:	9100      	str	r1, [sp, #0]
 80088c0:	a803      	add	r0, sp, #12
 80088c2:	4621      	mov	r1, r4
 80088c4:	f000 f82e 	bl	8008924 <__kernel_rem_pio2f>
 80088c8:	2e00      	cmp	r6, #0
 80088ca:	f6bf af1c 	bge.w	8008706 <__ieee754_rem_pio2f+0x5a>
 80088ce:	edd4 7a00 	vldr	s15, [r4]
 80088d2:	eef1 7a67 	vneg.f32	s15, s15
 80088d6:	edc4 7a00 	vstr	s15, [r4]
 80088da:	edd4 7a01 	vldr	s15, [r4, #4]
 80088de:	eef1 7a67 	vneg.f32	s15, s15
 80088e2:	edc4 7a01 	vstr	s15, [r4, #4]
 80088e6:	e779      	b.n	80087dc <__ieee754_rem_pio2f+0x130>
 80088e8:	2303      	movs	r3, #3
 80088ea:	e7e5      	b.n	80088b8 <__ieee754_rem_pio2f+0x20c>
 80088ec:	3f490fd8 	.word	0x3f490fd8
 80088f0:	4016cbe3 	.word	0x4016cbe3
 80088f4:	3fc90f80 	.word	0x3fc90f80
 80088f8:	3fc90fd0 	.word	0x3fc90fd0
 80088fc:	37354443 	.word	0x37354443
 8008900:	37354400 	.word	0x37354400
 8008904:	2e85a308 	.word	0x2e85a308
 8008908:	43490f80 	.word	0x43490f80
 800890c:	3f22f984 	.word	0x3f22f984
 8008910:	08009504 	.word	0x08009504
 8008914:	2e85a300 	.word	0x2e85a300
 8008918:	248d3132 	.word	0x248d3132
 800891c:	43800000 	.word	0x43800000
 8008920:	08009584 	.word	0x08009584

08008924 <__kernel_rem_pio2f>:
 8008924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008928:	ed2d 8b04 	vpush	{d8-d9}
 800892c:	b0d9      	sub	sp, #356	; 0x164
 800892e:	4688      	mov	r8, r1
 8008930:	9002      	str	r0, [sp, #8]
 8008932:	49bb      	ldr	r1, [pc, #748]	; (8008c20 <__kernel_rem_pio2f+0x2fc>)
 8008934:	9866      	ldr	r0, [sp, #408]	; 0x198
 8008936:	9301      	str	r3, [sp, #4]
 8008938:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800893c:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8008940:	1e59      	subs	r1, r3, #1
 8008942:	1d13      	adds	r3, r2, #4
 8008944:	db27      	blt.n	8008996 <__kernel_rem_pio2f+0x72>
 8008946:	f1b2 0b03 	subs.w	fp, r2, #3
 800894a:	bf48      	it	mi
 800894c:	f102 0b04 	addmi.w	fp, r2, #4
 8008950:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8008954:	1c45      	adds	r5, r0, #1
 8008956:	00ec      	lsls	r4, r5, #3
 8008958:	1a47      	subs	r7, r0, r1
 800895a:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8008c30 <__kernel_rem_pio2f+0x30c>
 800895e:	9403      	str	r4, [sp, #12]
 8008960:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8008964:	eb0a 0c01 	add.w	ip, sl, r1
 8008968:	ae1c      	add	r6, sp, #112	; 0x70
 800896a:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800896e:	2400      	movs	r4, #0
 8008970:	4564      	cmp	r4, ip
 8008972:	dd12      	ble.n	800899a <__kernel_rem_pio2f+0x76>
 8008974:	9b01      	ldr	r3, [sp, #4]
 8008976:	ac1c      	add	r4, sp, #112	; 0x70
 8008978:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800897c:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8008980:	f04f 0c00 	mov.w	ip, #0
 8008984:	45d4      	cmp	ip, sl
 8008986:	dc27      	bgt.n	80089d8 <__kernel_rem_pio2f+0xb4>
 8008988:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800898c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8008c30 <__kernel_rem_pio2f+0x30c>
 8008990:	4627      	mov	r7, r4
 8008992:	2600      	movs	r6, #0
 8008994:	e016      	b.n	80089c4 <__kernel_rem_pio2f+0xa0>
 8008996:	2000      	movs	r0, #0
 8008998:	e7dc      	b.n	8008954 <__kernel_rem_pio2f+0x30>
 800899a:	42e7      	cmn	r7, r4
 800899c:	bf5d      	ittte	pl
 800899e:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 80089a2:	ee07 3a90 	vmovpl	s15, r3
 80089a6:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80089aa:	eef0 7a47 	vmovmi.f32	s15, s14
 80089ae:	ece6 7a01 	vstmia	r6!, {s15}
 80089b2:	3401      	adds	r4, #1
 80089b4:	e7dc      	b.n	8008970 <__kernel_rem_pio2f+0x4c>
 80089b6:	ecf9 6a01 	vldmia	r9!, {s13}
 80089ba:	ed97 7a00 	vldr	s14, [r7]
 80089be:	eee6 7a87 	vfma.f32	s15, s13, s14
 80089c2:	3601      	adds	r6, #1
 80089c4:	428e      	cmp	r6, r1
 80089c6:	f1a7 0704 	sub.w	r7, r7, #4
 80089ca:	ddf4      	ble.n	80089b6 <__kernel_rem_pio2f+0x92>
 80089cc:	eceb 7a01 	vstmia	fp!, {s15}
 80089d0:	f10c 0c01 	add.w	ip, ip, #1
 80089d4:	3404      	adds	r4, #4
 80089d6:	e7d5      	b.n	8008984 <__kernel_rem_pio2f+0x60>
 80089d8:	ab08      	add	r3, sp, #32
 80089da:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80089de:	eddf 8a93 	vldr	s17, [pc, #588]	; 8008c2c <__kernel_rem_pio2f+0x308>
 80089e2:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8008c28 <__kernel_rem_pio2f+0x304>
 80089e6:	9304      	str	r3, [sp, #16]
 80089e8:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 80089ec:	4656      	mov	r6, sl
 80089ee:	00b3      	lsls	r3, r6, #2
 80089f0:	9305      	str	r3, [sp, #20]
 80089f2:	ab58      	add	r3, sp, #352	; 0x160
 80089f4:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80089f8:	ac08      	add	r4, sp, #32
 80089fa:	ab44      	add	r3, sp, #272	; 0x110
 80089fc:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8008a00:	46a4      	mov	ip, r4
 8008a02:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8008a06:	4637      	mov	r7, r6
 8008a08:	2f00      	cmp	r7, #0
 8008a0a:	f1a0 0004 	sub.w	r0, r0, #4
 8008a0e:	dc4f      	bgt.n	8008ab0 <__kernel_rem_pio2f+0x18c>
 8008a10:	4628      	mov	r0, r5
 8008a12:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8008a16:	f000 fb23 	bl	8009060 <scalbnf>
 8008a1a:	eeb0 8a40 	vmov.f32	s16, s0
 8008a1e:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8008a22:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008a26:	f000 fad3 	bl	8008fd0 <floorf>
 8008a2a:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8008a2e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008a32:	2d00      	cmp	r5, #0
 8008a34:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8008a38:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8008a3c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8008a40:	ee17 9a90 	vmov	r9, s15
 8008a44:	ee38 8a40 	vsub.f32	s16, s16, s0
 8008a48:	dd44      	ble.n	8008ad4 <__kernel_rem_pio2f+0x1b0>
 8008a4a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8008a4e:	ab08      	add	r3, sp, #32
 8008a50:	f1c5 0e08 	rsb	lr, r5, #8
 8008a54:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8008a58:	fa47 f00e 	asr.w	r0, r7, lr
 8008a5c:	4481      	add	r9, r0
 8008a5e:	fa00 f00e 	lsl.w	r0, r0, lr
 8008a62:	1a3f      	subs	r7, r7, r0
 8008a64:	f1c5 0007 	rsb	r0, r5, #7
 8008a68:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8008a6c:	4107      	asrs	r7, r0
 8008a6e:	2f00      	cmp	r7, #0
 8008a70:	dd3f      	ble.n	8008af2 <__kernel_rem_pio2f+0x1ce>
 8008a72:	f04f 0e00 	mov.w	lr, #0
 8008a76:	f109 0901 	add.w	r9, r9, #1
 8008a7a:	4673      	mov	r3, lr
 8008a7c:	4576      	cmp	r6, lr
 8008a7e:	dc6b      	bgt.n	8008b58 <__kernel_rem_pio2f+0x234>
 8008a80:	2d00      	cmp	r5, #0
 8008a82:	dd04      	ble.n	8008a8e <__kernel_rem_pio2f+0x16a>
 8008a84:	2d01      	cmp	r5, #1
 8008a86:	d078      	beq.n	8008b7a <__kernel_rem_pio2f+0x256>
 8008a88:	2d02      	cmp	r5, #2
 8008a8a:	f000 8081 	beq.w	8008b90 <__kernel_rem_pio2f+0x26c>
 8008a8e:	2f02      	cmp	r7, #2
 8008a90:	d12f      	bne.n	8008af2 <__kernel_rem_pio2f+0x1ce>
 8008a92:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008a96:	ee30 8a48 	vsub.f32	s16, s0, s16
 8008a9a:	b353      	cbz	r3, 8008af2 <__kernel_rem_pio2f+0x1ce>
 8008a9c:	4628      	mov	r0, r5
 8008a9e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8008aa2:	f000 fadd 	bl	8009060 <scalbnf>
 8008aa6:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8008aaa:	ee38 8a40 	vsub.f32	s16, s16, s0
 8008aae:	e020      	b.n	8008af2 <__kernel_rem_pio2f+0x1ce>
 8008ab0:	ee60 7a28 	vmul.f32	s15, s0, s17
 8008ab4:	3f01      	subs	r7, #1
 8008ab6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008aba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008abe:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8008ac2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008ac6:	ecac 0a01 	vstmia	ip!, {s0}
 8008aca:	ed90 0a00 	vldr	s0, [r0]
 8008ace:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008ad2:	e799      	b.n	8008a08 <__kernel_rem_pio2f+0xe4>
 8008ad4:	d105      	bne.n	8008ae2 <__kernel_rem_pio2f+0x1be>
 8008ad6:	1e70      	subs	r0, r6, #1
 8008ad8:	ab08      	add	r3, sp, #32
 8008ada:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8008ade:	11ff      	asrs	r7, r7, #7
 8008ae0:	e7c5      	b.n	8008a6e <__kernel_rem_pio2f+0x14a>
 8008ae2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8008ae6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008aee:	da31      	bge.n	8008b54 <__kernel_rem_pio2f+0x230>
 8008af0:	2700      	movs	r7, #0
 8008af2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008afa:	f040 809b 	bne.w	8008c34 <__kernel_rem_pio2f+0x310>
 8008afe:	1e74      	subs	r4, r6, #1
 8008b00:	46a4      	mov	ip, r4
 8008b02:	2000      	movs	r0, #0
 8008b04:	45d4      	cmp	ip, sl
 8008b06:	da4a      	bge.n	8008b9e <__kernel_rem_pio2f+0x27a>
 8008b08:	2800      	cmp	r0, #0
 8008b0a:	d07a      	beq.n	8008c02 <__kernel_rem_pio2f+0x2de>
 8008b0c:	ab08      	add	r3, sp, #32
 8008b0e:	3d08      	subs	r5, #8
 8008b10:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f000 8081 	beq.w	8008c1c <__kernel_rem_pio2f+0x2f8>
 8008b1a:	4628      	mov	r0, r5
 8008b1c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008b20:	00a5      	lsls	r5, r4, #2
 8008b22:	f000 fa9d 	bl	8009060 <scalbnf>
 8008b26:	aa44      	add	r2, sp, #272	; 0x110
 8008b28:	1d2b      	adds	r3, r5, #4
 8008b2a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8008c2c <__kernel_rem_pio2f+0x308>
 8008b2e:	18d1      	adds	r1, r2, r3
 8008b30:	4622      	mov	r2, r4
 8008b32:	2a00      	cmp	r2, #0
 8008b34:	f280 80ae 	bge.w	8008c94 <__kernel_rem_pio2f+0x370>
 8008b38:	4622      	mov	r2, r4
 8008b3a:	2a00      	cmp	r2, #0
 8008b3c:	f2c0 80cc 	blt.w	8008cd8 <__kernel_rem_pio2f+0x3b4>
 8008b40:	a944      	add	r1, sp, #272	; 0x110
 8008b42:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8008b46:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8008c24 <__kernel_rem_pio2f+0x300>
 8008b4a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8008c30 <__kernel_rem_pio2f+0x30c>
 8008b4e:	2000      	movs	r0, #0
 8008b50:	1aa1      	subs	r1, r4, r2
 8008b52:	e0b6      	b.n	8008cc2 <__kernel_rem_pio2f+0x39e>
 8008b54:	2702      	movs	r7, #2
 8008b56:	e78c      	b.n	8008a72 <__kernel_rem_pio2f+0x14e>
 8008b58:	6820      	ldr	r0, [r4, #0]
 8008b5a:	b94b      	cbnz	r3, 8008b70 <__kernel_rem_pio2f+0x24c>
 8008b5c:	b118      	cbz	r0, 8008b66 <__kernel_rem_pio2f+0x242>
 8008b5e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8008b62:	6020      	str	r0, [r4, #0]
 8008b64:	2001      	movs	r0, #1
 8008b66:	f10e 0e01 	add.w	lr, lr, #1
 8008b6a:	3404      	adds	r4, #4
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	e785      	b.n	8008a7c <__kernel_rem_pio2f+0x158>
 8008b70:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8008b74:	6020      	str	r0, [r4, #0]
 8008b76:	4618      	mov	r0, r3
 8008b78:	e7f5      	b.n	8008b66 <__kernel_rem_pio2f+0x242>
 8008b7a:	1e74      	subs	r4, r6, #1
 8008b7c:	a808      	add	r0, sp, #32
 8008b7e:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8008b82:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8008b86:	f10d 0c20 	add.w	ip, sp, #32
 8008b8a:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8008b8e:	e77e      	b.n	8008a8e <__kernel_rem_pio2f+0x16a>
 8008b90:	1e74      	subs	r4, r6, #1
 8008b92:	a808      	add	r0, sp, #32
 8008b94:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8008b98:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8008b9c:	e7f3      	b.n	8008b86 <__kernel_rem_pio2f+0x262>
 8008b9e:	ab08      	add	r3, sp, #32
 8008ba0:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8008ba4:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8008ba8:	4318      	orrs	r0, r3
 8008baa:	e7ab      	b.n	8008b04 <__kernel_rem_pio2f+0x1e0>
 8008bac:	f10c 0c01 	add.w	ip, ip, #1
 8008bb0:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8008bb4:	2c00      	cmp	r4, #0
 8008bb6:	d0f9      	beq.n	8008bac <__kernel_rem_pio2f+0x288>
 8008bb8:	9b05      	ldr	r3, [sp, #20]
 8008bba:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8008bbe:	eb0d 0003 	add.w	r0, sp, r3
 8008bc2:	9b01      	ldr	r3, [sp, #4]
 8008bc4:	18f4      	adds	r4, r6, r3
 8008bc6:	ab1c      	add	r3, sp, #112	; 0x70
 8008bc8:	1c77      	adds	r7, r6, #1
 8008bca:	384c      	subs	r0, #76	; 0x4c
 8008bcc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008bd0:	4466      	add	r6, ip
 8008bd2:	42be      	cmp	r6, r7
 8008bd4:	f6ff af0b 	blt.w	80089ee <__kernel_rem_pio2f+0xca>
 8008bd8:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8008bdc:	f8dd e008 	ldr.w	lr, [sp, #8]
 8008be0:	ee07 3a90 	vmov	s15, r3
 8008be4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008be8:	f04f 0c00 	mov.w	ip, #0
 8008bec:	ece4 7a01 	vstmia	r4!, {s15}
 8008bf0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8008c30 <__kernel_rem_pio2f+0x30c>
 8008bf4:	46a1      	mov	r9, r4
 8008bf6:	458c      	cmp	ip, r1
 8008bf8:	dd07      	ble.n	8008c0a <__kernel_rem_pio2f+0x2e6>
 8008bfa:	ece0 7a01 	vstmia	r0!, {s15}
 8008bfe:	3701      	adds	r7, #1
 8008c00:	e7e7      	b.n	8008bd2 <__kernel_rem_pio2f+0x2ae>
 8008c02:	9804      	ldr	r0, [sp, #16]
 8008c04:	f04f 0c01 	mov.w	ip, #1
 8008c08:	e7d2      	b.n	8008bb0 <__kernel_rem_pio2f+0x28c>
 8008c0a:	ecfe 6a01 	vldmia	lr!, {s13}
 8008c0e:	ed39 7a01 	vldmdb	r9!, {s14}
 8008c12:	f10c 0c01 	add.w	ip, ip, #1
 8008c16:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008c1a:	e7ec      	b.n	8008bf6 <__kernel_rem_pio2f+0x2d2>
 8008c1c:	3c01      	subs	r4, #1
 8008c1e:	e775      	b.n	8008b0c <__kernel_rem_pio2f+0x1e8>
 8008c20:	080098c8 	.word	0x080098c8
 8008c24:	0800989c 	.word	0x0800989c
 8008c28:	43800000 	.word	0x43800000
 8008c2c:	3b800000 	.word	0x3b800000
 8008c30:	00000000 	.word	0x00000000
 8008c34:	9b03      	ldr	r3, [sp, #12]
 8008c36:	eeb0 0a48 	vmov.f32	s0, s16
 8008c3a:	1a98      	subs	r0, r3, r2
 8008c3c:	f000 fa10 	bl	8009060 <scalbnf>
 8008c40:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8008c28 <__kernel_rem_pio2f+0x304>
 8008c44:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c4c:	db19      	blt.n	8008c82 <__kernel_rem_pio2f+0x35e>
 8008c4e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8008c2c <__kernel_rem_pio2f+0x308>
 8008c52:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008c56:	aa08      	add	r2, sp, #32
 8008c58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c5c:	1c74      	adds	r4, r6, #1
 8008c5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c62:	3508      	adds	r5, #8
 8008c64:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008c68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c6c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008c70:	ee10 3a10 	vmov	r3, s0
 8008c74:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8008c78:	ee17 3a90 	vmov	r3, s15
 8008c7c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008c80:	e74b      	b.n	8008b1a <__kernel_rem_pio2f+0x1f6>
 8008c82:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008c86:	aa08      	add	r2, sp, #32
 8008c88:	ee10 3a10 	vmov	r3, s0
 8008c8c:	4634      	mov	r4, r6
 8008c8e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8008c92:	e742      	b.n	8008b1a <__kernel_rem_pio2f+0x1f6>
 8008c94:	a808      	add	r0, sp, #32
 8008c96:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8008c9a:	9001      	str	r0, [sp, #4]
 8008c9c:	ee07 0a90 	vmov	s15, r0
 8008ca0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ca4:	3a01      	subs	r2, #1
 8008ca6:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008caa:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008cae:	ed61 7a01 	vstmdb	r1!, {s15}
 8008cb2:	e73e      	b.n	8008b32 <__kernel_rem_pio2f+0x20e>
 8008cb4:	ecfc 6a01 	vldmia	ip!, {s13}
 8008cb8:	ecb6 7a01 	vldmia	r6!, {s14}
 8008cbc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008cc0:	3001      	adds	r0, #1
 8008cc2:	4550      	cmp	r0, sl
 8008cc4:	dc01      	bgt.n	8008cca <__kernel_rem_pio2f+0x3a6>
 8008cc6:	4288      	cmp	r0, r1
 8008cc8:	ddf4      	ble.n	8008cb4 <__kernel_rem_pio2f+0x390>
 8008cca:	a858      	add	r0, sp, #352	; 0x160
 8008ccc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008cd0:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8008cd4:	3a01      	subs	r2, #1
 8008cd6:	e730      	b.n	8008b3a <__kernel_rem_pio2f+0x216>
 8008cd8:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8008cda:	2a02      	cmp	r2, #2
 8008cdc:	dc09      	bgt.n	8008cf2 <__kernel_rem_pio2f+0x3ce>
 8008cde:	2a00      	cmp	r2, #0
 8008ce0:	dc2a      	bgt.n	8008d38 <__kernel_rem_pio2f+0x414>
 8008ce2:	d043      	beq.n	8008d6c <__kernel_rem_pio2f+0x448>
 8008ce4:	f009 0007 	and.w	r0, r9, #7
 8008ce8:	b059      	add	sp, #356	; 0x164
 8008cea:	ecbd 8b04 	vpop	{d8-d9}
 8008cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf2:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8008cf4:	2b03      	cmp	r3, #3
 8008cf6:	d1f5      	bne.n	8008ce4 <__kernel_rem_pio2f+0x3c0>
 8008cf8:	ab30      	add	r3, sp, #192	; 0xc0
 8008cfa:	442b      	add	r3, r5
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	4619      	mov	r1, r3
 8008d00:	4620      	mov	r0, r4
 8008d02:	2800      	cmp	r0, #0
 8008d04:	f1a1 0104 	sub.w	r1, r1, #4
 8008d08:	dc51      	bgt.n	8008dae <__kernel_rem_pio2f+0x48a>
 8008d0a:	4621      	mov	r1, r4
 8008d0c:	2901      	cmp	r1, #1
 8008d0e:	f1a2 0204 	sub.w	r2, r2, #4
 8008d12:	dc5c      	bgt.n	8008dce <__kernel_rem_pio2f+0x4aa>
 8008d14:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8008c30 <__kernel_rem_pio2f+0x30c>
 8008d18:	3304      	adds	r3, #4
 8008d1a:	2c01      	cmp	r4, #1
 8008d1c:	dc67      	bgt.n	8008dee <__kernel_rem_pio2f+0x4ca>
 8008d1e:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8008d22:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8008d26:	2f00      	cmp	r7, #0
 8008d28:	d167      	bne.n	8008dfa <__kernel_rem_pio2f+0x4d6>
 8008d2a:	edc8 6a00 	vstr	s13, [r8]
 8008d2e:	ed88 7a01 	vstr	s14, [r8, #4]
 8008d32:	edc8 7a02 	vstr	s15, [r8, #8]
 8008d36:	e7d5      	b.n	8008ce4 <__kernel_rem_pio2f+0x3c0>
 8008d38:	aa30      	add	r2, sp, #192	; 0xc0
 8008d3a:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8008c30 <__kernel_rem_pio2f+0x30c>
 8008d3e:	4413      	add	r3, r2
 8008d40:	4622      	mov	r2, r4
 8008d42:	2a00      	cmp	r2, #0
 8008d44:	da24      	bge.n	8008d90 <__kernel_rem_pio2f+0x46c>
 8008d46:	b34f      	cbz	r7, 8008d9c <__kernel_rem_pio2f+0x478>
 8008d48:	eef1 7a47 	vneg.f32	s15, s14
 8008d4c:	edc8 7a00 	vstr	s15, [r8]
 8008d50:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8008d54:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008d58:	aa31      	add	r2, sp, #196	; 0xc4
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	429c      	cmp	r4, r3
 8008d5e:	da20      	bge.n	8008da2 <__kernel_rem_pio2f+0x47e>
 8008d60:	b10f      	cbz	r7, 8008d66 <__kernel_rem_pio2f+0x442>
 8008d62:	eef1 7a67 	vneg.f32	s15, s15
 8008d66:	edc8 7a01 	vstr	s15, [r8, #4]
 8008d6a:	e7bb      	b.n	8008ce4 <__kernel_rem_pio2f+0x3c0>
 8008d6c:	aa30      	add	r2, sp, #192	; 0xc0
 8008d6e:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8008c30 <__kernel_rem_pio2f+0x30c>
 8008d72:	4413      	add	r3, r2
 8008d74:	2c00      	cmp	r4, #0
 8008d76:	da05      	bge.n	8008d84 <__kernel_rem_pio2f+0x460>
 8008d78:	b10f      	cbz	r7, 8008d7e <__kernel_rem_pio2f+0x45a>
 8008d7a:	eef1 7a67 	vneg.f32	s15, s15
 8008d7e:	edc8 7a00 	vstr	s15, [r8]
 8008d82:	e7af      	b.n	8008ce4 <__kernel_rem_pio2f+0x3c0>
 8008d84:	ed33 7a01 	vldmdb	r3!, {s14}
 8008d88:	3c01      	subs	r4, #1
 8008d8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008d8e:	e7f1      	b.n	8008d74 <__kernel_rem_pio2f+0x450>
 8008d90:	ed73 7a01 	vldmdb	r3!, {s15}
 8008d94:	3a01      	subs	r2, #1
 8008d96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008d9a:	e7d2      	b.n	8008d42 <__kernel_rem_pio2f+0x41e>
 8008d9c:	eef0 7a47 	vmov.f32	s15, s14
 8008da0:	e7d4      	b.n	8008d4c <__kernel_rem_pio2f+0x428>
 8008da2:	ecb2 7a01 	vldmia	r2!, {s14}
 8008da6:	3301      	adds	r3, #1
 8008da8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008dac:	e7d6      	b.n	8008d5c <__kernel_rem_pio2f+0x438>
 8008dae:	edd1 7a00 	vldr	s15, [r1]
 8008db2:	edd1 6a01 	vldr	s13, [r1, #4]
 8008db6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008dba:	3801      	subs	r0, #1
 8008dbc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008dc0:	ed81 7a00 	vstr	s14, [r1]
 8008dc4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008dc8:	edc1 7a01 	vstr	s15, [r1, #4]
 8008dcc:	e799      	b.n	8008d02 <__kernel_rem_pio2f+0x3de>
 8008dce:	edd2 7a00 	vldr	s15, [r2]
 8008dd2:	edd2 6a01 	vldr	s13, [r2, #4]
 8008dd6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008dda:	3901      	subs	r1, #1
 8008ddc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008de0:	ed82 7a00 	vstr	s14, [r2]
 8008de4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008de8:	edc2 7a01 	vstr	s15, [r2, #4]
 8008dec:	e78e      	b.n	8008d0c <__kernel_rem_pio2f+0x3e8>
 8008dee:	ed33 7a01 	vldmdb	r3!, {s14}
 8008df2:	3c01      	subs	r4, #1
 8008df4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008df8:	e78f      	b.n	8008d1a <__kernel_rem_pio2f+0x3f6>
 8008dfa:	eef1 6a66 	vneg.f32	s13, s13
 8008dfe:	eeb1 7a47 	vneg.f32	s14, s14
 8008e02:	edc8 6a00 	vstr	s13, [r8]
 8008e06:	ed88 7a01 	vstr	s14, [r8, #4]
 8008e0a:	eef1 7a67 	vneg.f32	s15, s15
 8008e0e:	e790      	b.n	8008d32 <__kernel_rem_pio2f+0x40e>

08008e10 <__kernel_tanf>:
 8008e10:	b508      	push	{r3, lr}
 8008e12:	ee10 3a10 	vmov	r3, s0
 8008e16:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008e1a:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 8008e1e:	eef0 7a40 	vmov.f32	s15, s0
 8008e22:	da17      	bge.n	8008e54 <__kernel_tanf+0x44>
 8008e24:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8008e28:	ee17 1a10 	vmov	r1, s14
 8008e2c:	bb41      	cbnz	r1, 8008e80 <__kernel_tanf+0x70>
 8008e2e:	1c43      	adds	r3, r0, #1
 8008e30:	4313      	orrs	r3, r2
 8008e32:	d108      	bne.n	8008e46 <__kernel_tanf+0x36>
 8008e34:	f7ff f9a1 	bl	800817a <fabsf>
 8008e38:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e3c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008e40:	eeb0 0a67 	vmov.f32	s0, s15
 8008e44:	bd08      	pop	{r3, pc}
 8008e46:	2801      	cmp	r0, #1
 8008e48:	d0fa      	beq.n	8008e40 <__kernel_tanf+0x30>
 8008e4a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008e4e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008e52:	e7f5      	b.n	8008e40 <__kernel_tanf+0x30>
 8008e54:	494c      	ldr	r1, [pc, #304]	; (8008f88 <__kernel_tanf+0x178>)
 8008e56:	428a      	cmp	r2, r1
 8008e58:	db12      	blt.n	8008e80 <__kernel_tanf+0x70>
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	bfb8      	it	lt
 8008e5e:	eef1 7a40 	vneglt.f32	s15, s0
 8008e62:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8008f8c <__kernel_tanf+0x17c>
 8008e66:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008e6a:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8008f90 <__kernel_tanf+0x180>
 8008e6e:	bfb8      	it	lt
 8008e70:	eef1 0a60 	vneglt.f32	s1, s1
 8008e74:	ee70 0a60 	vsub.f32	s1, s0, s1
 8008e78:	ee70 7aa7 	vadd.f32	s15, s1, s15
 8008e7c:	eddf 0a45 	vldr	s1, [pc, #276]	; 8008f94 <__kernel_tanf+0x184>
 8008e80:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008f98 <__kernel_tanf+0x188>
 8008e84:	ed9f 6a45 	vldr	s12, [pc, #276]	; 8008f9c <__kernel_tanf+0x18c>
 8008e88:	ed9f 5a45 	vldr	s10, [pc, #276]	; 8008fa0 <__kernel_tanf+0x190>
 8008e8c:	493e      	ldr	r1, [pc, #248]	; (8008f88 <__kernel_tanf+0x178>)
 8008e8e:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8008e92:	428a      	cmp	r2, r1
 8008e94:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8008e98:	eea7 6a25 	vfma.f32	s12, s14, s11
 8008e9c:	eddf 5a41 	vldr	s11, [pc, #260]	; 8008fa4 <__kernel_tanf+0x194>
 8008ea0:	eee6 5a07 	vfma.f32	s11, s12, s14
 8008ea4:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8008fa8 <__kernel_tanf+0x198>
 8008ea8:	eea5 6a87 	vfma.f32	s12, s11, s14
 8008eac:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8008fac <__kernel_tanf+0x19c>
 8008eb0:	eee6 5a07 	vfma.f32	s11, s12, s14
 8008eb4:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 8008fb0 <__kernel_tanf+0x1a0>
 8008eb8:	eea5 6a87 	vfma.f32	s12, s11, s14
 8008ebc:	eddf 5a3d 	vldr	s11, [pc, #244]	; 8008fb4 <__kernel_tanf+0x1a4>
 8008ec0:	eee7 5a05 	vfma.f32	s11, s14, s10
 8008ec4:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8008fb8 <__kernel_tanf+0x1a8>
 8008ec8:	eea5 5a87 	vfma.f32	s10, s11, s14
 8008ecc:	eddf 5a3b 	vldr	s11, [pc, #236]	; 8008fbc <__kernel_tanf+0x1ac>
 8008ed0:	eee5 5a07 	vfma.f32	s11, s10, s14
 8008ed4:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 8008fc0 <__kernel_tanf+0x1b0>
 8008ed8:	eea5 5a87 	vfma.f32	s10, s11, s14
 8008edc:	eddf 5a39 	vldr	s11, [pc, #228]	; 8008fc4 <__kernel_tanf+0x1b4>
 8008ee0:	eee5 5a07 	vfma.f32	s11, s10, s14
 8008ee4:	eeb0 7a46 	vmov.f32	s14, s12
 8008ee8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008eec:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8008ef0:	eeb0 6a60 	vmov.f32	s12, s1
 8008ef4:	eea7 6a05 	vfma.f32	s12, s14, s10
 8008ef8:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8008fc8 <__kernel_tanf+0x1b8>
 8008efc:	eee6 0a26 	vfma.f32	s1, s12, s13
 8008f00:	eee5 0a07 	vfma.f32	s1, s10, s14
 8008f04:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8008f08:	db1d      	blt.n	8008f46 <__kernel_tanf+0x136>
 8008f0a:	ee06 0a90 	vmov	s13, r0
 8008f0e:	eeb8 0ae6 	vcvt.f32.s32	s0, s13
 8008f12:	ee27 6a07 	vmul.f32	s12, s14, s14
 8008f16:	ee37 7a00 	vadd.f32	s14, s14, s0
 8008f1a:	179b      	asrs	r3, r3, #30
 8008f1c:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8008f20:	f003 0302 	and.w	r3, r3, #2
 8008f24:	f1c3 0301 	rsb	r3, r3, #1
 8008f28:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8008f2c:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8008f30:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8008f34:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008f38:	ee07 3a90 	vmov	s15, r3
 8008f3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008f40:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008f44:	e77c      	b.n	8008e40 <__kernel_tanf+0x30>
 8008f46:	2801      	cmp	r0, #1
 8008f48:	d01b      	beq.n	8008f82 <__kernel_tanf+0x172>
 8008f4a:	4b20      	ldr	r3, [pc, #128]	; (8008fcc <__kernel_tanf+0x1bc>)
 8008f4c:	ee17 2a10 	vmov	r2, s14
 8008f50:	401a      	ands	r2, r3
 8008f52:	ee06 2a10 	vmov	s12, r2
 8008f56:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008f5a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8008f5e:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8008f62:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008f66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008f6a:	ee16 2a90 	vmov	r2, s13
 8008f6e:	4013      	ands	r3, r2
 8008f70:	ee07 3a90 	vmov	s15, r3
 8008f74:	eea6 7a27 	vfma.f32	s14, s12, s15
 8008f78:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8008f7c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8008f80:	e75e      	b.n	8008e40 <__kernel_tanf+0x30>
 8008f82:	eef0 7a47 	vmov.f32	s15, s14
 8008f86:	e75b      	b.n	8008e40 <__kernel_tanf+0x30>
 8008f88:	3f2ca140 	.word	0x3f2ca140
 8008f8c:	3f490fda 	.word	0x3f490fda
 8008f90:	33222168 	.word	0x33222168
 8008f94:	00000000 	.word	0x00000000
 8008f98:	b79bae5f 	.word	0xb79bae5f
 8008f9c:	38a3f445 	.word	0x38a3f445
 8008fa0:	37d95384 	.word	0x37d95384
 8008fa4:	3a1a26c8 	.word	0x3a1a26c8
 8008fa8:	3b6b6916 	.word	0x3b6b6916
 8008fac:	3cb327a4 	.word	0x3cb327a4
 8008fb0:	3e088889 	.word	0x3e088889
 8008fb4:	3895c07a 	.word	0x3895c07a
 8008fb8:	398137b9 	.word	0x398137b9
 8008fbc:	3abede48 	.word	0x3abede48
 8008fc0:	3c11371f 	.word	0x3c11371f
 8008fc4:	3d5d0dd1 	.word	0x3d5d0dd1
 8008fc8:	3eaaaaab 	.word	0x3eaaaaab
 8008fcc:	fffff000 	.word	0xfffff000

08008fd0 <floorf>:
 8008fd0:	ee10 3a10 	vmov	r3, s0
 8008fd4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008fd8:	3a7f      	subs	r2, #127	; 0x7f
 8008fda:	2a16      	cmp	r2, #22
 8008fdc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008fe0:	dc2a      	bgt.n	8009038 <floorf+0x68>
 8008fe2:	2a00      	cmp	r2, #0
 8008fe4:	da11      	bge.n	800900a <floorf+0x3a>
 8008fe6:	eddf 7a18 	vldr	s15, [pc, #96]	; 8009048 <floorf+0x78>
 8008fea:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008fee:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ff6:	dd05      	ble.n	8009004 <floorf+0x34>
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	da23      	bge.n	8009044 <floorf+0x74>
 8008ffc:	4a13      	ldr	r2, [pc, #76]	; (800904c <floorf+0x7c>)
 8008ffe:	2900      	cmp	r1, #0
 8009000:	bf18      	it	ne
 8009002:	4613      	movne	r3, r2
 8009004:	ee00 3a10 	vmov	s0, r3
 8009008:	4770      	bx	lr
 800900a:	4911      	ldr	r1, [pc, #68]	; (8009050 <floorf+0x80>)
 800900c:	4111      	asrs	r1, r2
 800900e:	420b      	tst	r3, r1
 8009010:	d0fa      	beq.n	8009008 <floorf+0x38>
 8009012:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8009048 <floorf+0x78>
 8009016:	ee30 0a27 	vadd.f32	s0, s0, s15
 800901a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800901e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009022:	ddef      	ble.n	8009004 <floorf+0x34>
 8009024:	2b00      	cmp	r3, #0
 8009026:	bfbe      	ittt	lt
 8009028:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800902c:	fa40 f202 	asrlt.w	r2, r0, r2
 8009030:	189b      	addlt	r3, r3, r2
 8009032:	ea23 0301 	bic.w	r3, r3, r1
 8009036:	e7e5      	b.n	8009004 <floorf+0x34>
 8009038:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800903c:	d3e4      	bcc.n	8009008 <floorf+0x38>
 800903e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009042:	4770      	bx	lr
 8009044:	2300      	movs	r3, #0
 8009046:	e7dd      	b.n	8009004 <floorf+0x34>
 8009048:	7149f2ca 	.word	0x7149f2ca
 800904c:	bf800000 	.word	0xbf800000
 8009050:	007fffff 	.word	0x007fffff

08009054 <nanf>:
 8009054:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800905c <nanf+0x8>
 8009058:	4770      	bx	lr
 800905a:	bf00      	nop
 800905c:	7fc00000 	.word	0x7fc00000

08009060 <scalbnf>:
 8009060:	ee10 3a10 	vmov	r3, s0
 8009064:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8009068:	d024      	beq.n	80090b4 <scalbnf+0x54>
 800906a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800906e:	d302      	bcc.n	8009076 <scalbnf+0x16>
 8009070:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009074:	4770      	bx	lr
 8009076:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800907a:	d121      	bne.n	80090c0 <scalbnf+0x60>
 800907c:	4b29      	ldr	r3, [pc, #164]	; (8009124 <scalbnf+0xc4>)
 800907e:	eddf 7a2a 	vldr	s15, [pc, #168]	; 8009128 <scalbnf+0xc8>
 8009082:	4298      	cmp	r0, r3
 8009084:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009088:	db15      	blt.n	80090b6 <scalbnf+0x56>
 800908a:	ee10 3a10 	vmov	r3, s0
 800908e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009092:	3a19      	subs	r2, #25
 8009094:	4402      	add	r2, r0
 8009096:	2afe      	cmp	r2, #254	; 0xfe
 8009098:	dd14      	ble.n	80090c4 <scalbnf+0x64>
 800909a:	eddf 7a24 	vldr	s15, [pc, #144]	; 800912c <scalbnf+0xcc>
 800909e:	eddf 6a24 	vldr	s13, [pc, #144]	; 8009130 <scalbnf+0xd0>
 80090a2:	ee10 3a10 	vmov	r3, s0
 80090a6:	eeb0 7a67 	vmov.f32	s14, s15
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	fe67 7aa6 	vselge.f32	s15, s15, s13
 80090b0:	ee27 0a27 	vmul.f32	s0, s14, s15
 80090b4:	4770      	bx	lr
 80090b6:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8009134 <scalbnf+0xd4>
 80090ba:	ee20 0a27 	vmul.f32	s0, s0, s15
 80090be:	4770      	bx	lr
 80090c0:	0dd2      	lsrs	r2, r2, #23
 80090c2:	e7e7      	b.n	8009094 <scalbnf+0x34>
 80090c4:	2a00      	cmp	r2, #0
 80090c6:	dd06      	ble.n	80090d6 <scalbnf+0x76>
 80090c8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80090cc:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80090d0:	ee00 3a10 	vmov	s0, r3
 80090d4:	4770      	bx	lr
 80090d6:	f112 0f16 	cmn.w	r2, #22
 80090da:	da19      	bge.n	8009110 <scalbnf+0xb0>
 80090dc:	f24c 3350 	movw	r3, #50000	; 0xc350
 80090e0:	4298      	cmp	r0, r3
 80090e2:	ee10 3a10 	vmov	r3, s0
 80090e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80090ea:	dd09      	ble.n	8009100 <scalbnf+0xa0>
 80090ec:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 800912c <scalbnf+0xcc>
 80090f0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8009130 <scalbnf+0xd0>
 80090f4:	eef0 7a40 	vmov.f32	s15, s0
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	fe00 0a07 	vseleq.f32	s0, s0, s14
 80090fe:	e7dc      	b.n	80090ba <scalbnf+0x5a>
 8009100:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8009134 <scalbnf+0xd4>
 8009104:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8009138 <scalbnf+0xd8>
 8009108:	eef0 7a40 	vmov.f32	s15, s0
 800910c:	2b00      	cmp	r3, #0
 800910e:	e7f4      	b.n	80090fa <scalbnf+0x9a>
 8009110:	3219      	adds	r2, #25
 8009112:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009116:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800911a:	eddf 7a08 	vldr	s15, [pc, #32]	; 800913c <scalbnf+0xdc>
 800911e:	ee07 3a10 	vmov	s14, r3
 8009122:	e7c5      	b.n	80090b0 <scalbnf+0x50>
 8009124:	ffff3cb0 	.word	0xffff3cb0
 8009128:	4c000000 	.word	0x4c000000
 800912c:	7149f2ca 	.word	0x7149f2ca
 8009130:	f149f2ca 	.word	0xf149f2ca
 8009134:	0da24260 	.word	0x0da24260
 8009138:	8da24260 	.word	0x8da24260
 800913c:	33000000 	.word	0x33000000

08009140 <_init>:
 8009140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009142:	bf00      	nop
 8009144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009146:	bc08      	pop	{r3}
 8009148:	469e      	mov	lr, r3
 800914a:	4770      	bx	lr

0800914c <_fini>:
 800914c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800914e:	bf00      	nop
 8009150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009152:	bc08      	pop	{r3}
 8009154:	469e      	mov	lr, r3
 8009156:	4770      	bx	lr
