gtwizard_1_common_reset.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1_common_reset.v,
gtwizard_1_clock_module.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1/example_design/support/gtwizard_1_clock_module.v,
gtwizard_1_common.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1_common.v,
gtwizard_1_gt_usrclk_source.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1_gt_usrclk_source.v,
gtwizard_1_support.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1_support.v,
gtwizard_1_cpll_railing.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1_cpll_railing.v,
gtwizard_1_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1/example_design/gtwizard_1_tx_startup_fsm.v,
gtwizard_1_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1/example_design/gtwizard_1_rx_startup_fsm.v,
gtwizard_1_init.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1_init.v,
gtwizard_1_gt.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1_gt.v,
gtwizard_1_multi_gt.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1_multi_gt.v,
gtwizard_1_sync_block.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1/example_design/gtwizard_1_sync_block.v,
gtwizard_1.v,verilog,xil_defaultlib,../../../../Loopback_test1.srcs/sources_1/ip/gtwizard_1/gtwizard_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
