#ifndef RISC_V_SIMULATOR_STAGE
#define RISC_V_SIMULATOR_STAGE

#include "Memory.hpp"
#include "Register.hpp"
#include "Buffer.hpp"
#include "Predictor.hpp"

using namespace MEMORY;
using namespace REGISTER;
using namespace BUFFER;
using namespace PREDICTOR;
using namespace INSTRUCTION;

namespace STAGE {
class StageIF {
   public:
    IF_Buffer Buffer;
    Memory &Mem;
    Predictor &Pred;

    u32 &pc, &pcNext;
    u32 &StopCnt;
    bool &StallFlag, NOPFlag;

    explicit StageIF(Memory &Mem_, Predictor &Pred_, u32 &pc_, u32 &pcNext_, u32 &StopCnt_, bool &StallFlag_)
        : Mem(Mem_), Pred(Pred_), pc(pc_), pcNext(pcNext_), StopCnt(StopCnt_), StallFlag(StallFlag_), NOPFlag(false) {}

    void execute() {
        NOPFlag = true;
        if (StopCnt >= 2) return;
        if (StallFlag) {
            StallFlag = false;
            return;
        }
        NOPFlag = false;

        Buffer.pc = pc;
        Buffer.Ins = Mem.Load(pc, 4);
        if (Buffer.Ins == 0x0FF00513) StopCnt = 1;

        if (!pcNext) Pred.NextPredict(Buffer.pc, Buffer.Ins, pcNext, Buffer.pcPredict);
    }
};

class StageID {
   public:
    IF_Buffer &preBuffer;
    ID_Buffer Buffer;
    Register &Reg;

    u32 &StopCnt, rs1, rs2;
    bool &StallFlag, NOPFlag;

    explicit StageID(IF_Buffer &preBuffer_, Register &Reg_, u32 &StopCnt_, bool &StallFlag_)
        : preBuffer(preBuffer_), Reg(Reg_), StopCnt(StopCnt_), rs1(0), rs2(0), StallFlag(StallFlag_), NOPFlag(false) {}

    void execute() {
        NOPFlag = true;
        if (StopCnt >= 3) return;
        if (StallFlag) {
            StallFlag = false;
            return;
        }
        NOPFlag = false;

        u32 RegNum = 0;
        Buffer.pc = preBuffer.pc;
        Buffer.pcPredict = preBuffer.pcPredict;
        InsDecode(preBuffer.Ins, Buffer.InsType, Buffer.rd, Buffer.imm, rs1, rs2, RegNum);

        switch (RegNum) {
            case 0:
                Buffer.rv1 = 0;
                Buffer.rv2 = 0;
                break;
            case 1:
                Buffer.rv1 = Reg.Load(rs1);
                Buffer.rv2 = 0;
                break;
            case 2:
                Buffer.rv1 = Reg.Load(rs1);
                Buffer.rv2 = Reg.Load(rs2);
                break;
            default:
                printf("RegNum ERROR!\n");
                break;
        }
    }
};

class StageEX {
   public:
    ID_Buffer &preBuffer;
    EX_Buffer Buffer;
    Predictor &Pred;

    u32 &pcNext, pcNextTmp, &StopCnt;
    bool &StallFlag, &IF_ID_DiscardFlag, NOPFlag;

    explicit StageEX(ID_Buffer &preBuffer_, Predictor &Pred_, u32 &pcNext_, u32 &StopCnt_, bool &StallFlag_, bool &IF_ID_DiscardFlag_)
        : preBuffer(preBuffer_), Pred(Pred_), pcNext(pcNext_), pcNextTmp(0), StopCnt(StopCnt_), StallFlag(StallFlag_), IF_ID_DiscardFlag(IF_ID_DiscardFlag_), NOPFlag(false){};

    void execute() {
        NOPFlag = true;
        if (StopCnt >= 4) return;
        if (preBuffer.InsType == INSTRUCTION::NOP) return;
        if (StallFlag) {
            StallFlag = false;
            return;
        }
        NOPFlag = false;

        pcNextTmp = Buffer.pc = preBuffer.pc;
        Buffer.InsType = preBuffer.InsType;
        Buffer.rd = preBuffer.rd;

        u32 pc = Buffer.pc, rv1 = preBuffer.rv1, rv2 = preBuffer.rv2, imm = preBuffer.imm;
        switch (Buffer.InsType) {
            case ADD:
                Buffer.exr = rv1 + rv2;
                Buffer.ad = 0;
                break;
            case ADDI:
                Buffer.exr = rv1 + imm;
                Buffer.ad = 0;
                break;
            case AND:
                Buffer.exr = rv1 & rv2;
                Buffer.ad = 0;
                break;
            case ANDI:
                Buffer.exr = rv1 & imm;
                Buffer.ad = 0;
                break;
            case AUIPC:
                Buffer.exr = pc + imm;
                Buffer.ad = 0;
                break;
            case BEQ:
                if (rv1 == rv2)
                    pcNextTmp += imm;
                else
                    pcNextTmp += 4;
                Buffer.exr = 0;
                Buffer.ad = 0;
                break;
            case BGE:
                if ((int)rv1 >= (int)rv2)
                    pcNextTmp += imm;
                else
                    pcNextTmp += 4;
                Buffer.exr = 0;
                Buffer.ad = 0;
                break;
            case BGEU:
                if (rv1 >= rv2)
                    pcNextTmp += imm;
                else
                    pcNextTmp += 4;
                Buffer.exr = 0;
                Buffer.ad = 0;
                break;
            case BLT:
                if ((int)rv1 < (int)rv2)
                    pcNextTmp += imm;
                else
                    pcNextTmp += 4;
                Buffer.exr = 0;
                Buffer.ad = 0;
                break;
            case BLTU:
                if (rv1 < rv2)
                    pcNextTmp += imm;
                else
                    pcNextTmp += 4;
                Buffer.exr = 0;
                Buffer.ad = 0;
                break;
            case BNE:
                if (rv1 != rv2)
                    pcNextTmp += imm;
                else
                    pcNextTmp += 4;
                Buffer.exr = 0;
                Buffer.ad = 0;
                break;
            case JAL:
                Buffer.exr = pc + 4;
                Buffer.ad = 0;
                pcNextTmp += imm;
                break;
            case JALR:
                Buffer.exr = pc + 4;
                Buffer.ad = 0;
                pcNextTmp = (rv1 + imm) & ~1;
                break;
            case LB:
            case LBU:
            case LH:
            case LHU:
            case LW:
                Buffer.exr = 0;
                Buffer.ad = rv1 + imm;
                break;
            case LUI:
                Buffer.exr = imm;
                Buffer.ad = 0;
                break;
            case OR:
                Buffer.exr = rv1 | rv2;
                Buffer.ad = 0;
                break;
            case ORI:
                Buffer.exr = rv1 | imm;
                Buffer.ad = 0;
                break;
            case SB:
                Buffer.exr = rv2 & 0xFFu;
                Buffer.ad = rv1 + imm;
                break;
            case SH:
                Buffer.exr = rv2 & 0xFFFFu;
                Buffer.ad = rv1 + imm;
                break;
            case SLL:
                Buffer.exr = rv1 << (rv2 & 0b11111u);
                Buffer.ad = 0;
                break;
            case SLLI:
                Buffer.exr = rv1 << imm;
                Buffer.ad = 0;
                break;
            case SLT:
                Buffer.exr = ((int)rv1 < (int)rv2);
                Buffer.ad = 0;
                break;
            case SLTI:
                Buffer.exr = ((int)rv1 < (int)imm);
                Buffer.ad = 0;
                break;
            case SLTU:
                Buffer.exr = (rv1 < rv2);
                Buffer.ad = 0;
                break;
            case SLTIU:
                Buffer.exr = (rv1 < imm);
                Buffer.ad = 0;
                break;
            case SRA:
                Buffer.exr = rv1 >> (rv2 & 0b11111u);
                SignExtend(Buffer.exr, 31u - (rv2 & 0b11111u));
                Buffer.ad = 0;
                break;
            case SRAI:
                Buffer.exr = rv1 >> (imm & 0b11111u);
                SignExtend(Buffer.exr, 31u - (imm & 0b11111u));
                Buffer.ad = 0;
                break;
            case SRL:
                Buffer.exr = rv1 >> (rv2 & 0b11111u);
                Buffer.ad = 0;
                break;
            case SRLI:
                Buffer.exr = rv1 >> imm;
                Buffer.ad = 0;
                break;
            case SUB:
                Buffer.exr = rv1 - rv2;
                Buffer.ad = 0;
                break;
            case SW:
                Buffer.exr = rv2 & 0xFFFFFFFFu;
                Buffer.ad = rv1 + imm;
                break;
            case XOR:
                Buffer.exr = rv1 ^ rv2;
                Buffer.ad = 0;
                break;
            case XORI:
                Buffer.exr = rv1 ^ imm;
                Buffer.ad = 0;
                break;
            default:
                printf("[EX] InsType ERROR!\n");
        }
        if (IsBranch(Buffer.InsType) || IsJump(Buffer.InsType)) {
            Pred.Update(Buffer.pc, pcNextTmp, preBuffer.pcPredict, Buffer.InsType);
            if (preBuffer.pcPredict != pcNextTmp) {
                pcNext = pcNextTmp;
                IF_ID_DiscardFlag = true;
                StopCnt = 0;
            }
        }
    }
};

class StageMEM {
   public:
    EX_Buffer &preBuffer;
    MEM_Buffer Buffer;
    Memory &Mem;

    u32 &StopCnt;
    bool BubbleFlag, NOPFlag;

    explicit StageMEM(EX_Buffer &preBuffer_, Memory &Mem_, u32 &StopCnt_)
        : preBuffer(preBuffer_), Mem(Mem_), StopCnt(StopCnt_), BubbleFlag(false), NOPFlag(false) {}

    void execute() {
        NOPFlag = true;
        if (StopCnt >= 5) return;
        if (preBuffer.InsType == NOP) return;
        NOPFlag = false;

        Buffer.pc = preBuffer.pc;
        Buffer.InsType = preBuffer.InsType;
        Buffer.rd = preBuffer.rd;
        Buffer.exr = preBuffer.exr;

        BubbleFlag = true;
        switch (Buffer.InsType) {
            case LB:
                Buffer.exr = Mem.Load(preBuffer.ad, 1);
                SignExtend(Buffer.exr, 7);
                break;
            case LBU:
                Buffer.exr = Mem.Load(preBuffer.ad, 1);
                break;
            case LH:
                Buffer.exr = Mem.Load(preBuffer.ad, 2);
                SignExtend(Buffer.exr, 15);
                break;
            case LHU:
                Buffer.exr = Mem.Load(preBuffer.ad, 2);
                break;
            case LW:
                Buffer.exr = Mem.Load(preBuffer.ad, 4);
                SignExtend(Buffer.exr, 31);
                // printf("lw %x:%x\t", preBuffer.ad, Buffer.exr);
                break;
            case SB:
                Mem.Store(preBuffer.ad, 1, Buffer.exr);
                break;
            case SH:
                Mem.Store(preBuffer.ad, 2, Buffer.exr);
                break;
            case SW:
                // printf("sw %x:%x\t", preBuffer.ad, preBuffer.exr);
                Mem.Store(preBuffer.ad, 4, Buffer.exr);
                break;
            default:
                BubbleFlag = false;
                break;
        }
    }
};

int cnt = 0;

class StageWB {
   public:
    MEM_Buffer &preBuffer;
    WB_Buffer Buffer;
    Register &Reg;
    bool NOPFlag;

    explicit StageWB(MEM_Buffer &preBuffer_, Register &Reg_)
        : preBuffer(preBuffer_), Reg(Reg_), NOPFlag(false) {}

    void execute() {
        NOPFlag = true;
        if (preBuffer.InsType == NOP) return;
        NOPFlag = false;

        Buffer.pc = preBuffer.pc;
        Buffer.InsType = preBuffer.InsType;
        Buffer.rd = preBuffer.rd;
        Buffer.exr = preBuffer.exr;

        switch (preBuffer.InsType) {
            case ADD:
            case ADDI:
            case AND:
            case ANDI:
            case AUIPC:
            case LB:
            case LBU:
            case LH:
            case LHU:
            case LW:
            case LUI:
            case OR:
            case ORI:
            case SLL:
            case SLLI:
            case SLT:
            case SLTI:
            case SLTU:
            case SLTIU:
            case SRA:
            case SRAI:
            case SRL:
            case SRLI:
            case SUB:
            case XOR:
            case XORI:
            case JAL:
            case JALR:
                // if (preBuffer.rd == 15) {
                //     printf("%x %u:%x\n", preBuffer.pc, preBuffer.rd, preBuffer.exr);
                //     if (++cnt % 50 == 0) {
                //         printf("\n");
                //     }
                // }
                Reg.Store(preBuffer.rd, preBuffer.exr);
                break;
            default:
                break;
        }
    }
};
}  // namespace STAGE

#endif  // RISC_V_SIMULATOR_STAGE