It holds **status and control bits** that reflect and manage the state of the processor at the **user privilege level**

0 bit: 
	0: User Interrupts Disabled, 1: User interrupts enabled
