{"files":[{"patch":"@@ -1659,1 +1659,1 @@\n-\/\/ tmp1 - used to store result of fclass operation,\n+\/\/ tmp1 - alias for t0 register,\n@@ -1661,2 +1661,2 @@\n-\/\/ bool single_precision - specififes single or double precision operations will be used.\n-void C2_MacroAssembler::signum_fp(FloatRegister dst, FloatRegister src, FloatRegister one, Register tmp1, bool is_double) {\n+\/\/ bool is_double - specififes single or double precision operations will be used.\n+void C2_MacroAssembler::signum_fp(FloatRegister dst, FloatRegister src, FloatRegister one, bool is_double) {\n@@ -1664,0 +1664,1 @@\n+  Register tmp1 = t0;\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":4,"deletions":3,"binary":false,"changes":7,"status":"modified"},{"patch":"@@ -161,1 +161,1 @@\n-                 Register tmp1, bool is_double);\n+                 bool is_double);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -7511,1 +7511,1 @@\n-instruct copySignD_reg(fRegD dst, fRegD src1, fRegD src2, immD0 zero) %{\n+instruct copySignD_reg(fRegD dst, fRegD src1, fRegD src2, immD zero) %{\n@@ -7513,1 +7513,0 @@\n-  effect(TEMP_DEF dst, USE src1, USE src2);\n@@ -7526,1 +7525,0 @@\n-  effect(TEMP_DEF dst, USE src1, USE src2);\n@@ -7537,1 +7535,1 @@\n-instruct signumD_reg(fRegD dst, fRegD src, fRegD zero, fRegD one, iRegINoSp tmp1) %{\n+instruct signumD_reg(fRegD dst, fRegD src, immD zero, fRegD one) %{\n@@ -7539,1 +7537,1 @@\n-  effect(TEMP_DEF dst, USE src, USE one, TEMP tmp1);\n+  effect(TEMP_DEF dst, USE src, USE one);\n@@ -7543,1 +7541,1 @@\n-                 as_FloatRegister($one$$reg), $tmp1$$Register, true \/* is_double *\/);\n+                 as_FloatRegister($one$$reg), true \/* is_double *\/);\n@@ -7548,1 +7546,1 @@\n-instruct signumF_reg(fRegF dst, fRegF src, fRegF zero, fRegF one, iRegINoSp tmp1) %{\n+instruct signumF_reg(fRegF dst, fRegF src, immF zero, fRegF one) %{\n@@ -7550,1 +7548,1 @@\n-  effect(TEMP_DEF dst, USE src, USE one, TEMP tmp1);\n+  effect(TEMP_DEF dst, USE src, USE one);\n@@ -7554,1 +7552,1 @@\n-                 as_FloatRegister($one$$reg), $tmp1$$Register, false \/* is_double *\/);\n+                 as_FloatRegister($one$$reg), false \/* is_double *\/);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":7,"deletions":9,"binary":false,"changes":16,"status":"modified"}]}