#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c4a6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c4a870 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c5ab00 .functor NOT 1, L_0x1c88880, C4<0>, C4<0>, C4<0>;
L_0x1c885e0 .functor XOR 1, L_0x1c88480, L_0x1c88540, C4<0>, C4<0>;
L_0x1c88770 .functor XOR 1, L_0x1c885e0, L_0x1c886a0, C4<0>, C4<0>;
v0x1c827b0_0 .net *"_ivl_10", 0 0, L_0x1c886a0;  1 drivers
v0x1c828b0_0 .net *"_ivl_12", 0 0, L_0x1c88770;  1 drivers
v0x1c82990_0 .net *"_ivl_2", 0 0, L_0x1c84760;  1 drivers
v0x1c82a50_0 .net *"_ivl_4", 0 0, L_0x1c88480;  1 drivers
v0x1c82b30_0 .net *"_ivl_6", 0 0, L_0x1c88540;  1 drivers
v0x1c82c60_0 .net *"_ivl_8", 0 0, L_0x1c885e0;  1 drivers
v0x1c82d40_0 .net "a", 0 0, v0x1c7e410_0;  1 drivers
v0x1c82de0_0 .net "b", 0 0, v0x1c7e4b0_0;  1 drivers
v0x1c82e80_0 .net "c", 0 0, v0x1c7e550_0;  1 drivers
v0x1c82f20_0 .var "clk", 0 0;
v0x1c82fc0_0 .net "d", 0 0, v0x1c7e690_0;  1 drivers
v0x1c83060_0 .net "q_dut", 0 0, L_0x1c88190;  1 drivers
v0x1c83100_0 .net "q_ref", 0 0, L_0x1c837a0;  1 drivers
v0x1c831a0_0 .var/2u "stats1", 159 0;
v0x1c83240_0 .var/2u "strobe", 0 0;
v0x1c832e0_0 .net "tb_match", 0 0, L_0x1c88880;  1 drivers
v0x1c833a0_0 .net "tb_mismatch", 0 0, L_0x1c5ab00;  1 drivers
v0x1c83460_0 .net "wavedrom_enable", 0 0, v0x1c7e780_0;  1 drivers
v0x1c83500_0 .net "wavedrom_title", 511 0, v0x1c7e820_0;  1 drivers
L_0x1c84760 .concat [ 1 0 0 0], L_0x1c837a0;
L_0x1c88480 .concat [ 1 0 0 0], L_0x1c837a0;
L_0x1c88540 .concat [ 1 0 0 0], L_0x1c88190;
L_0x1c886a0 .concat [ 1 0 0 0], L_0x1c837a0;
L_0x1c88880 .cmp/eeq 1, L_0x1c84760, L_0x1c88770;
S_0x1c4aa00 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c4a870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c35ea0 .functor NOT 1, v0x1c7e410_0, C4<0>, C4<0>, C4<0>;
L_0x1c4b160 .functor XOR 1, L_0x1c35ea0, v0x1c7e4b0_0, C4<0>, C4<0>;
L_0x1c5ab70 .functor XOR 1, L_0x1c4b160, v0x1c7e550_0, C4<0>, C4<0>;
L_0x1c837a0 .functor XOR 1, L_0x1c5ab70, v0x1c7e690_0, C4<0>, C4<0>;
v0x1c5ad70_0 .net *"_ivl_0", 0 0, L_0x1c35ea0;  1 drivers
v0x1c5ae10_0 .net *"_ivl_2", 0 0, L_0x1c4b160;  1 drivers
v0x1c35ff0_0 .net *"_ivl_4", 0 0, L_0x1c5ab70;  1 drivers
v0x1c36090_0 .net "a", 0 0, v0x1c7e410_0;  alias, 1 drivers
v0x1c7d7d0_0 .net "b", 0 0, v0x1c7e4b0_0;  alias, 1 drivers
v0x1c7d8e0_0 .net "c", 0 0, v0x1c7e550_0;  alias, 1 drivers
v0x1c7d9a0_0 .net "d", 0 0, v0x1c7e690_0;  alias, 1 drivers
v0x1c7da60_0 .net "q", 0 0, L_0x1c837a0;  alias, 1 drivers
S_0x1c7dbc0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c4a870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c7e410_0 .var "a", 0 0;
v0x1c7e4b0_0 .var "b", 0 0;
v0x1c7e550_0 .var "c", 0 0;
v0x1c7e5f0_0 .net "clk", 0 0, v0x1c82f20_0;  1 drivers
v0x1c7e690_0 .var "d", 0 0;
v0x1c7e780_0 .var "wavedrom_enable", 0 0;
v0x1c7e820_0 .var "wavedrom_title", 511 0;
E_0x1c45640/0 .event negedge, v0x1c7e5f0_0;
E_0x1c45640/1 .event posedge, v0x1c7e5f0_0;
E_0x1c45640 .event/or E_0x1c45640/0, E_0x1c45640/1;
E_0x1c45890 .event posedge, v0x1c7e5f0_0;
E_0x1c2e9f0 .event negedge, v0x1c7e5f0_0;
S_0x1c7df10 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c7dbc0;
 .timescale -12 -12;
v0x1c7e110_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c7e210 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c7dbc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c7e980 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c4a870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c838d0 .functor NOT 1, v0x1c7e410_0, C4<0>, C4<0>, C4<0>;
L_0x1c83940 .functor NOT 1, v0x1c7e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c839d0 .functor AND 1, L_0x1c838d0, L_0x1c83940, C4<1>, C4<1>;
L_0x1c83a90 .functor NOT 1, v0x1c7e550_0, C4<0>, C4<0>, C4<0>;
L_0x1c83b30 .functor AND 1, L_0x1c839d0, L_0x1c83a90, C4<1>, C4<1>;
L_0x1c83c40 .functor NOT 1, v0x1c7e690_0, C4<0>, C4<0>, C4<0>;
L_0x1c83cf0 .functor AND 1, L_0x1c83b30, L_0x1c83c40, C4<1>, C4<1>;
L_0x1c83e00 .functor NOT 1, v0x1c7e410_0, C4<0>, C4<0>, C4<0>;
L_0x1c83ec0 .functor NOT 1, v0x1c7e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c83f30 .functor AND 1, L_0x1c83e00, L_0x1c83ec0, C4<1>, C4<1>;
L_0x1c840a0 .functor NOT 1, v0x1c7e550_0, C4<0>, C4<0>, C4<0>;
L_0x1c84110 .functor AND 1, L_0x1c83f30, L_0x1c840a0, C4<1>, C4<1>;
L_0x1c84240 .functor AND 1, L_0x1c84110, v0x1c7e690_0, C4<1>, C4<1>;
L_0x1c84300 .functor OR 1, L_0x1c83cf0, L_0x1c84240, C4<0>, C4<0>;
L_0x1c841d0 .functor NOT 1, v0x1c7e410_0, C4<0>, C4<0>, C4<0>;
L_0x1c84490 .functor NOT 1, v0x1c7e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c84590 .functor AND 1, L_0x1c841d0, L_0x1c84490, C4<1>, C4<1>;
L_0x1c846a0 .functor AND 1, L_0x1c84590, v0x1c7e550_0, C4<1>, C4<1>;
L_0x1c84800 .functor AND 1, L_0x1c846a0, v0x1c7e690_0, C4<1>, C4<1>;
L_0x1c848c0 .functor OR 1, L_0x1c84300, L_0x1c84800, C4<0>, C4<0>;
L_0x1c84a80 .functor NOT 1, v0x1c7e410_0, C4<0>, C4<0>, C4<0>;
L_0x1c84c00 .functor AND 1, L_0x1c84a80, v0x1c7e4b0_0, C4<1>, C4<1>;
L_0x1c84e90 .functor NOT 1, v0x1c7e550_0, C4<0>, C4<0>, C4<0>;
L_0x1c85010 .functor AND 1, L_0x1c84c00, L_0x1c84e90, C4<1>, C4<1>;
L_0x1c851f0 .functor NOT 1, v0x1c7e690_0, C4<0>, C4<0>, C4<0>;
L_0x1c85370 .functor AND 1, L_0x1c85010, L_0x1c851f0, C4<1>, C4<1>;
L_0x1c85560 .functor OR 1, L_0x1c848c0, L_0x1c85370, C4<0>, C4<0>;
L_0x1c85670 .functor NOT 1, v0x1c7e410_0, C4<0>, C4<0>, C4<0>;
L_0x1c857d0 .functor AND 1, L_0x1c85670, v0x1c7e4b0_0, C4<1>, C4<1>;
L_0x1c85890 .functor AND 1, L_0x1c857d0, v0x1c7e550_0, C4<1>, C4<1>;
L_0x1c85a50 .functor NOT 1, v0x1c7e690_0, C4<0>, C4<0>, C4<0>;
L_0x1c85ac0 .functor AND 1, L_0x1c85890, L_0x1c85a50, C4<1>, C4<1>;
L_0x1c85ce0 .functor OR 1, L_0x1c85560, L_0x1c85ac0, C4<0>, C4<0>;
L_0x1c85df0 .functor NOT 1, v0x1c7e410_0, C4<0>, C4<0>, C4<0>;
L_0x1c85f80 .functor AND 1, L_0x1c85df0, v0x1c7e4b0_0, C4<1>, C4<1>;
L_0x1c86040 .functor AND 1, L_0x1c85f80, v0x1c7e550_0, C4<1>, C4<1>;
L_0x1c86230 .functor AND 1, L_0x1c86040, v0x1c7e690_0, C4<1>, C4<1>;
L_0x1c862f0 .functor OR 1, L_0x1c85ce0, L_0x1c86230, C4<0>, C4<0>;
L_0x1c86540 .functor NOT 1, v0x1c7e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c865b0 .functor AND 1, v0x1c7e410_0, L_0x1c86540, C4<1>, C4<1>;
L_0x1c867c0 .functor NOT 1, v0x1c7e550_0, C4<0>, C4<0>, C4<0>;
L_0x1c86830 .functor AND 1, L_0x1c865b0, L_0x1c867c0, C4<1>, C4<1>;
L_0x1c86aa0 .functor NOT 1, v0x1c7e690_0, C4<0>, C4<0>, C4<0>;
L_0x1c86b10 .functor AND 1, L_0x1c86830, L_0x1c86aa0, C4<1>, C4<1>;
L_0x1c86d90 .functor OR 1, L_0x1c862f0, L_0x1c86b10, C4<0>, C4<0>;
L_0x1c86ea0 .functor NOT 1, v0x1c7e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c87090 .functor AND 1, v0x1c7e410_0, L_0x1c86ea0, C4<1>, C4<1>;
L_0x1c87150 .functor NOT 1, v0x1c7e550_0, C4<0>, C4<0>, C4<0>;
L_0x1c87350 .functor AND 1, L_0x1c87090, L_0x1c87150, C4<1>, C4<1>;
L_0x1c87460 .functor AND 1, L_0x1c87350, v0x1c7e690_0, C4<1>, C4<1>;
L_0x1c876c0 .functor OR 1, L_0x1c86d90, L_0x1c87460, C4<0>, C4<0>;
L_0x1c877d0 .functor NOT 1, v0x1c7e4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c879f0 .functor AND 1, v0x1c7e410_0, L_0x1c877d0, C4<1>, C4<1>;
L_0x1c87ab0 .functor AND 1, L_0x1c879f0, v0x1c7e550_0, C4<1>, C4<1>;
L_0x1c87d30 .functor NOT 1, v0x1c7e690_0, C4<0>, C4<0>, C4<0>;
L_0x1c87da0 .functor AND 1, L_0x1c87ab0, L_0x1c87d30, C4<1>, C4<1>;
L_0x1c88080 .functor OR 1, L_0x1c876c0, L_0x1c87da0, C4<0>, C4<0>;
L_0x1c88190 .functor NOT 1, L_0x1c88080, C4<0>, C4<0>, C4<0>;
v0x1c7ec70_0 .net *"_ivl_0", 0 0, L_0x1c838d0;  1 drivers
v0x1c7ed50_0 .net *"_ivl_10", 0 0, L_0x1c83c40;  1 drivers
v0x1c7ee30_0 .net *"_ivl_100", 0 0, L_0x1c876c0;  1 drivers
v0x1c7ef20_0 .net *"_ivl_102", 0 0, L_0x1c877d0;  1 drivers
v0x1c7f000_0 .net *"_ivl_104", 0 0, L_0x1c879f0;  1 drivers
v0x1c7f130_0 .net *"_ivl_106", 0 0, L_0x1c87ab0;  1 drivers
v0x1c7f210_0 .net *"_ivl_108", 0 0, L_0x1c87d30;  1 drivers
v0x1c7f2f0_0 .net *"_ivl_110", 0 0, L_0x1c87da0;  1 drivers
v0x1c7f3d0_0 .net *"_ivl_112", 0 0, L_0x1c88080;  1 drivers
v0x1c7f4b0_0 .net *"_ivl_12", 0 0, L_0x1c83cf0;  1 drivers
v0x1c7f590_0 .net *"_ivl_14", 0 0, L_0x1c83e00;  1 drivers
v0x1c7f670_0 .net *"_ivl_16", 0 0, L_0x1c83ec0;  1 drivers
v0x1c7f750_0 .net *"_ivl_18", 0 0, L_0x1c83f30;  1 drivers
v0x1c7f830_0 .net *"_ivl_2", 0 0, L_0x1c83940;  1 drivers
v0x1c7f910_0 .net *"_ivl_20", 0 0, L_0x1c840a0;  1 drivers
v0x1c7f9f0_0 .net *"_ivl_22", 0 0, L_0x1c84110;  1 drivers
v0x1c7fad0_0 .net *"_ivl_24", 0 0, L_0x1c84240;  1 drivers
v0x1c7fbb0_0 .net *"_ivl_26", 0 0, L_0x1c84300;  1 drivers
v0x1c7fc90_0 .net *"_ivl_28", 0 0, L_0x1c841d0;  1 drivers
v0x1c7fd70_0 .net *"_ivl_30", 0 0, L_0x1c84490;  1 drivers
v0x1c7fe50_0 .net *"_ivl_32", 0 0, L_0x1c84590;  1 drivers
v0x1c7ff30_0 .net *"_ivl_34", 0 0, L_0x1c846a0;  1 drivers
v0x1c80010_0 .net *"_ivl_36", 0 0, L_0x1c84800;  1 drivers
v0x1c800f0_0 .net *"_ivl_38", 0 0, L_0x1c848c0;  1 drivers
v0x1c801d0_0 .net *"_ivl_4", 0 0, L_0x1c839d0;  1 drivers
v0x1c802b0_0 .net *"_ivl_40", 0 0, L_0x1c84a80;  1 drivers
v0x1c80390_0 .net *"_ivl_42", 0 0, L_0x1c84c00;  1 drivers
v0x1c80470_0 .net *"_ivl_44", 0 0, L_0x1c84e90;  1 drivers
v0x1c80550_0 .net *"_ivl_46", 0 0, L_0x1c85010;  1 drivers
v0x1c80630_0 .net *"_ivl_48", 0 0, L_0x1c851f0;  1 drivers
v0x1c80710_0 .net *"_ivl_50", 0 0, L_0x1c85370;  1 drivers
v0x1c807f0_0 .net *"_ivl_52", 0 0, L_0x1c85560;  1 drivers
v0x1c808d0_0 .net *"_ivl_54", 0 0, L_0x1c85670;  1 drivers
v0x1c80bc0_0 .net *"_ivl_56", 0 0, L_0x1c857d0;  1 drivers
v0x1c80ca0_0 .net *"_ivl_58", 0 0, L_0x1c85890;  1 drivers
v0x1c80d80_0 .net *"_ivl_6", 0 0, L_0x1c83a90;  1 drivers
v0x1c80e60_0 .net *"_ivl_60", 0 0, L_0x1c85a50;  1 drivers
v0x1c80f40_0 .net *"_ivl_62", 0 0, L_0x1c85ac0;  1 drivers
v0x1c81020_0 .net *"_ivl_64", 0 0, L_0x1c85ce0;  1 drivers
v0x1c81100_0 .net *"_ivl_66", 0 0, L_0x1c85df0;  1 drivers
v0x1c811e0_0 .net *"_ivl_68", 0 0, L_0x1c85f80;  1 drivers
v0x1c812c0_0 .net *"_ivl_70", 0 0, L_0x1c86040;  1 drivers
v0x1c813a0_0 .net *"_ivl_72", 0 0, L_0x1c86230;  1 drivers
v0x1c81480_0 .net *"_ivl_74", 0 0, L_0x1c862f0;  1 drivers
v0x1c81560_0 .net *"_ivl_76", 0 0, L_0x1c86540;  1 drivers
v0x1c81640_0 .net *"_ivl_78", 0 0, L_0x1c865b0;  1 drivers
v0x1c81720_0 .net *"_ivl_8", 0 0, L_0x1c83b30;  1 drivers
v0x1c81800_0 .net *"_ivl_80", 0 0, L_0x1c867c0;  1 drivers
v0x1c818e0_0 .net *"_ivl_82", 0 0, L_0x1c86830;  1 drivers
v0x1c819c0_0 .net *"_ivl_84", 0 0, L_0x1c86aa0;  1 drivers
v0x1c81aa0_0 .net *"_ivl_86", 0 0, L_0x1c86b10;  1 drivers
v0x1c81b80_0 .net *"_ivl_88", 0 0, L_0x1c86d90;  1 drivers
v0x1c81c60_0 .net *"_ivl_90", 0 0, L_0x1c86ea0;  1 drivers
v0x1c81d40_0 .net *"_ivl_92", 0 0, L_0x1c87090;  1 drivers
v0x1c81e20_0 .net *"_ivl_94", 0 0, L_0x1c87150;  1 drivers
v0x1c81f00_0 .net *"_ivl_96", 0 0, L_0x1c87350;  1 drivers
v0x1c81fe0_0 .net *"_ivl_98", 0 0, L_0x1c87460;  1 drivers
v0x1c820c0_0 .net "a", 0 0, v0x1c7e410_0;  alias, 1 drivers
v0x1c82160_0 .net "b", 0 0, v0x1c7e4b0_0;  alias, 1 drivers
v0x1c82250_0 .net "c", 0 0, v0x1c7e550_0;  alias, 1 drivers
v0x1c82340_0 .net "d", 0 0, v0x1c7e690_0;  alias, 1 drivers
v0x1c82430_0 .net "q", 0 0, L_0x1c88190;  alias, 1 drivers
S_0x1c82590 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c4a870;
 .timescale -12 -12;
E_0x1c453e0 .event anyedge, v0x1c83240_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c83240_0;
    %nor/r;
    %assign/vec4 v0x1c83240_0, 0;
    %wait E_0x1c453e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c7dbc0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7e690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7e550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7e4b0_0, 0;
    %assign/vec4 v0x1c7e410_0, 0;
    %wait E_0x1c2e9f0;
    %wait E_0x1c45890;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7e690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7e550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7e4b0_0, 0;
    %assign/vec4 v0x1c7e410_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c45640;
    %load/vec4 v0x1c7e410_0;
    %load/vec4 v0x1c7e4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c7e550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c7e690_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7e690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7e550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7e4b0_0, 0;
    %assign/vec4 v0x1c7e410_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c7e210;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c45640;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7e690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7e550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7e4b0_0, 0;
    %assign/vec4 v0x1c7e410_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c4a870;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c82f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c83240_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c4a870;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c82f20_0;
    %inv;
    %store/vec4 v0x1c82f20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c4a870;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c7e5f0_0, v0x1c833a0_0, v0x1c82d40_0, v0x1c82de0_0, v0x1c82e80_0, v0x1c82fc0_0, v0x1c83100_0, v0x1c83060_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c4a870;
T_7 ;
    %load/vec4 v0x1c831a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c831a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c831a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c831a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c831a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c831a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c831a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c4a870;
T_8 ;
    %wait E_0x1c45640;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c831a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c831a0_0, 4, 32;
    %load/vec4 v0x1c832e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c831a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c831a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c831a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c831a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c83100_0;
    %load/vec4 v0x1c83100_0;
    %load/vec4 v0x1c83060_0;
    %xor;
    %load/vec4 v0x1c83100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c831a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c831a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c831a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c831a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit2/iter0/response20/top_module.sv";
