Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  g:/quartusprimelite/quartus/bin64/
Quartus sim root      :  g:/quartusprimelite/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  wow_crow.vho
Sim SDF file          :  wow_crow__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script g:/quartusprimelite/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File wow_crow_run_msim_gate_vhdl.do already exists - backing up current file as wow_crow_run_msim_gate_vhdl.do.bak2
Probing transcript
ModelSim-Altera Info: # Reading G:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do wow_crow_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying G:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {wow_crow.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 02:42:16 on Apr 22,2017
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work wow_crow.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneive_components
ModelSim-Altera Info: # -- Compiling entity hard_block
ModelSim-Altera Info: # -- Compiling architecture structure of hard_block
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Compiling entity uart
ModelSim-Altera Info: # -- Compiling architecture structure of uart
ModelSim-Altera Info: # End time: 02:42:16 on Apr 22,2017, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: wave create -pattern none -portmode in -language vhdl /uart/CLK
ModelSim-Altera Info: # Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
ModelSim-Altera Info: # uart
ModelSim-Altera Info: wave create -pattern none -portmode in -language vhdl /uart/RST
ModelSim-Altera Info: # uart
ModelSim-Altera Info: wave create -pattern none -portmode in -language vhdl /uart/RXD
ModelSim-Altera Info: # uart
ModelSim-Altera Info: wave create -pattern none -portmode out -language vhdl -range 7 0 /uart/DATA_READ
ModelSim-Altera Info: # uart
ModelSim-Altera Info: wave create -pattern none -portmode out -language vhdl /uart/DATA_READY
ModelSim-Altera Info: # uart
ModelSim-Altera Info: wave modify -driver freeze -pattern constant -value 0 -starttime 0us -endtime 1000us NewSig:/uart/rst
ModelSim-Altera Info: # uart
ModelSim-Altera Info: wave modify -driver freeze -pattern clock -initialvalue 0 -period 1us -dutycycle 50 -starttime 0us -endtime 1000us NewSig:/uart/clk
ModelSim-Altera Info: # uart
ModelSim-Altera Info: wave modify -driver freeze -pattern clock -initialvalue 1 -period 17361ns -dutycycle 50 -starttime 0us -endtime 1000us NewSig:/uart/rxd
ModelSim-Altera Info: # uart
ModelSim-Altera Info: vsim work.uart
ModelSim-Altera Info: # vsim work.uart 
ModelSim-Altera Info: # Start time: 02:43:45 on Apr 22,2017
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading altera.dffeas_pack
ModelSim-Altera Info: # Loading altera.altera_primitives_components
ModelSim-Altera Info: # Loading cycloneive.cycloneive_atom_pack(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_components
ModelSim-Altera Info: # Loading work.uart(structure)
ModelSim-Altera Info: # Loading work.hard_block(structure)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_obuf(arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_ibuf(arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_ena_reg(behave)
ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
ModelSim-Altera Warning: # ** Warning: Design size of 12670 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
ModelSim-Altera Info: # Expect performance to be adversely affected.
ModelSim-Altera Info: add wave -position end  sim:/uart/DATA_READ
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: twd2  Hostname: TWD2-PC  ProcessID: 848
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlftywyji5".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlftywyji5
ModelSim-Altera Info: add wave -position end  sim:/uart/DATA_READY
ModelSim-Altera Info: restart -f
ModelSim-Altera Info: run -all
ModelSim-Altera Info: add wave -position 3  sim:/uart/buff
ModelSim-Altera Info: restart -f
ModelSim-Altera Info: run -all
ModelSim-Altera Info: # GetModuleFileName: 找不到指定的模块。
ModelSim-Altera Info: # 
ModelSim-Altera Info: # 
ModelSim-Altera Info: add wave -position 4  sim:/uart/data_out
ModelSim-Altera Info: add wave -position 3  sim:/uart/rxd_index
ModelSim-Altera Info: restart -f
ModelSim-Altera Info: run -all
ModelSim-Altera Info: # GetModuleFileName: 找不到指定的模块。
ModelSim-Altera Info: # 
ModelSim-Altera Info: # 
ModelSim-Altera Info: # End time: 02:52:05 on Apr 22,2017, Elapsed time: 0:08:20
ModelSim-Altera Info: # Errors: 0, Warnings: 3
ModelSim-Altera Info: wave editwrite -file G:/Program/cpld_fpga/wow_crow/simulation/modelsim/uart_wave.do
Info: NativeLink simulation flow was successful
