# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd" \
"../../../../traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" \
"../../../../../../../clock_divider.vhd" \

# Do not sort compile order
nosort
