Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\ISE_PUR_Lab3\ipcore_dir\icon_1.vhd" into library work
Parsing entity <icon_1>.
Parsing architecture <icon_1_a> of entity <icon_1>.
Parsing VHDL file "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\ISE_PUR_Lab3\ipcore_dir\vio_1.vhd" into library work
Parsing entity <vio_1>.
Parsing architecture <vio_1_a> of entity <vio_1>.
Parsing VHDL file "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\ISE_PUR_Lab3\ipcore_dir\ila_1.vhd" into library work
Parsing entity <ila_1>.
Parsing architecture <ila_1_a> of entity <ila_1>.
Parsing VHDL file "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\mux2.vhd" into library work
Parsing entity <mux2>.
Parsing architecture <rtl> of entity <mux2>.
Parsing VHDL file "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\led8_drv.vhd" into library work
Parsing entity <led8_drv>.
Parsing architecture <Behavioral> of entity <led8_drv>.
Parsing VHDL file "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\key_fsm_c.vhd" into library work
Parsing entity <key_fsm_c>.
Parsing architecture <behav> of entity <key_fsm_c>.
Parsing VHDL file "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\edge_detector.vhd" into library work
Parsing entity <edge_detector>.
Parsing architecture <behav> of entity <edge_detector>.
Parsing VHDL file "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\debounceN.vhd" into library work
Parsing entity <debounceN>.
Parsing architecture <behav> of entity <debouncen>.
Parsing VHDL file "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\cntr_Nbcd_load.vhd" into library work
Parsing entity <cntr_Nbcd_load>.
Parsing architecture <Behavioral> of entity <cntr_nbcd_load>.
Parsing VHDL file "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\clk_gen_1Hz_v6.vhd" into library work
Parsing entity <clk_gen_1Hz_v6>.
Parsing architecture <behav> of entity <clk_gen_1hz_v6>.
Parsing VHDL file "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <struct> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <struct>) with generics from library <work>.

Elaborating entity <clk_gen_1Hz_v6> (architecture <behav>) with generics from library <work>.

Elaborating entity <key_fsm_c> (architecture <behav>) with generics from library <work>.

Elaborating entity <debounceN> (architecture <behav>) with generics from library <work>.

Elaborating entity <edge_detector> (architecture <behav>) with generics from library <work>.

Elaborating entity <cntr_Nbcd_load> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux2> (architecture <rtl>) with generics from library <work>.

Elaborating entity <led8_drv> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <icon_1> (architecture <icon_1_a>) from library <work>.

Elaborating entity <ila_1> (architecture <ila_1_a>) from library <work>.

Elaborating entity <vio_1> (architecture <vio_1_a>) from library <work>.
WARNING:HDLCompiler:634 - "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\top.vhd" Line 30: Net <locked[0]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\top.vhd".
        DEBUG = true
WARNING:Xst:647 - Input <BTN_input> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\top.vhd" line 86: Output port <t_1sec> of the instance <clk_gen_hz> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\top.vhd" line 86: Output port <t_1ms> of the instance <clk_gen_hz> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\top.vhd" line 86: Output port <t_1us> of the instance <clk_gen_hz> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\top.vhd" line 160: Output port <ASYNC_OUT> of the instance <debug_inst.vio_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <locked> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk_gen_1Hz_v6>.
    Related source file is "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\clk_gen_1Hz_v6.vhd".
        Simulation = false
    Found 1-bit register for signal <clk_khz2>.
    Found 1-bit register for signal <clk_hz2>.
    Found 1-bit register for signal <clk_mhz2>.
    Found 10-bit register for signal <khz_count>.
    Found 10-bit register for signal <hz_count>.
    Found 4-bit register for signal <chz_count>.
    Found 6-bit register for signal <mhz_count>.
    Found 1-bit register for signal <mhz_en>.
    Found 1-bit register for signal <khz_en>.
    Found 1-bit register for signal <chz_en>.
    Found 1-bit register for signal <hz_en>.
    Found 1-bit register for signal <clk_mhz>.
    Found 1-bit register for signal <clk_khz>.
    Found 1-bit register for signal <clk_chz>.
    Found 1-bit register for signal <clk_hz>.
    Found 6-bit adder for signal <mhz_count[5]_GND_7_o_add_1_OUT> created at line 62.
    Found 10-bit adder for signal <khz_count[9]_GND_7_o_add_4_OUT> created at line 71.
    Found 10-bit adder for signal <hz_count[9]_GND_7_o_add_8_OUT> created at line 81.
    Found 4-bit adder for signal <chz_count[3]_GND_7_o_add_12_OUT> created at line 91.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <clk_gen_1Hz_v6> synthesized.

Synthesizing Unit <key_fsm_c>.
    Related source file is "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\key_fsm_c.vhd".
        DIGIT = 9
    Found 4-bit register for signal <memory_reg<0>>.
    Found 4-bit register for signal <memory_reg<1>>.
    Found 4-bit register for signal <memory_reg<2>>.
    Found 4-bit register for signal <memory_reg<3>>.
    Found 4-bit register for signal <memory_reg<4>>.
    Found 4-bit register for signal <memory_reg<5>>.
    Found 4-bit register for signal <memory_reg<6>>.
    Found 4-bit register for signal <memory_reg<7>>.
    Found 4-bit register for signal <memory_reg<8>>.
    Found 4-bit register for signal <curr_state>.
    Found 32-bit register for signal <index>.
    Found 1-bit register for signal <cntr_en>.
    Found 1-bit register for signal <edit_en_out>.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <index[3]_GND_9_o_add_32_OUT> created at line 149.
    Found 32-bit adder for signal <index[31]_GND_9_o_add_104_OUT> created at line 163.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_75_OUT<3:0>> created at line 157.
    Found 32-bit subtractor for signal <index[31]_GND_9_o_sub_109_OUT<31:0>> created at line 171.
    Found 4-bit 9-to-1 multiplexer for signal <_n0266> created at line 149.
    Found 32-bit comparator greater for signal <GND_9_o_index[31]_LessThan_104_o> created at line 162
    Found 32-bit comparator greater for signal <index[31]_GND_9_o_LessThan_108_o> created at line 170
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <key_fsm_c> synthesized.

Synthesizing Unit <debounceN>.
    Related source file is "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\debounceN.vhd".
        N = 5
        RE_DETECTOR = false
WARNING:Xst:647 - Input <clk_sys> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <trigStore<3>>.
    Found 4-bit register for signal <trigStore<2>>.
    Found 4-bit register for signal <trigStore<1>>.
    Found 4-bit register for signal <trigStore<0>>.
    Found 4-bit register for signal <trigStore<4>>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <debounceN> synthesized.

Synthesizing Unit <edge_detector>.
    Related source file is "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\edge_detector.vhd".
        N = 5
        RisingEdge = true
    Found 2-bit register for signal <ffStore<3>>.
    Found 2-bit register for signal <ffStore<2>>.
    Found 2-bit register for signal <ffStore<1>>.
    Found 2-bit register for signal <ffStore<0>>.
    Found 2-bit register for signal <ffStore<4>>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <edge_detector> synthesized.

Synthesizing Unit <cntr_Nbcd_load>.
    Related source file is "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\cntr_Nbcd_load.vhd".
        DIGIT = 9
    Found 36-bit register for signal <din_reg>.
    Found 4-bit register for signal <q_bcd<8>>.
    Found 4-bit register for signal <q_bcd<7>>.
    Found 4-bit register for signal <q_bcd<6>>.
    Found 4-bit register for signal <q_bcd<5>>.
    Found 4-bit register for signal <q_bcd<4>>.
    Found 4-bit register for signal <q_bcd<3>>.
    Found 4-bit register for signal <q_bcd<2>>.
    Found 4-bit register for signal <q_bcd<1>>.
    Found 4-bit register for signal <q_bcd<9>>.
    Found 4-bit adder for signal <q_bcd[9][3]_GND_12_o_add_2_OUT> created at line 1241.
    Found 4-bit adder for signal <q_bcd[8][3]_GND_12_o_add_12_OUT> created at line 1241.
    Found 4-bit adder for signal <q_bcd[7][3]_GND_12_o_add_23_OUT> created at line 1241.
    Found 4-bit adder for signal <q_bcd[6][3]_GND_12_o_add_34_OUT> created at line 1241.
    Found 4-bit adder for signal <q_bcd[5][3]_GND_12_o_add_45_OUT> created at line 1241.
    Found 4-bit adder for signal <q_bcd[4][3]_GND_12_o_add_56_OUT> created at line 1241.
    Found 4-bit adder for signal <q_bcd[3][3]_GND_12_o_add_67_OUT> created at line 1241.
    Found 4-bit adder for signal <q_bcd[2][3]_GND_12_o_add_78_OUT> created at line 1241.
    Found 4-bit adder for signal <q_bcd[1][3]_GND_12_o_add_89_OUT> created at line 1241.
    Found 36-bit comparator equal for signal <tc_flag> created at line 34
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cntr_Nbcd_load> synthesized.

Synthesizing Unit <mux2>.
    Related source file is "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\mux2.vhd".
        DIGIT = 9
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2> synthesized.

Synthesizing Unit <led8_drv>.
    Related source file is "\\vboxsvr\vb_share\Aktualne projekty\PUR_Lab_3\led8_drv.vhd".
        MAIN_CLK = 10000000
        CLKDIV_INTERNAL = true
    Found 14-bit register for signal <clkdiv_counter>.
    Found 1-bit register for signal <slow_clk>.
    Found 8-bit register for signal <one_hot>.
    Found 14-bit adder for signal <clkdiv_counter[13]_GND_14_o_add_16_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
Unit <led8_drv> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 2
 14-bit adder                                          : 1
 32-bit addsub                                         : 1
 4-bit adder                                           : 11
 4-bit subtractor                                      : 1
 6-bit adder                                           : 1
# Registers                                            : 50
 1-bit register                                        : 14
 10-bit register                                       : 2
 14-bit register                                       : 1
 2-bit register                                        : 5
 32-bit register                                       : 1
 36-bit register                                       : 1
 4-bit register                                        : 24
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 3
 32-bit comparator greater                             : 2
 36-bit comparator equal                               : 1
# Multiplexers                                         : 32
 10-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 6
 36-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 21
 4-bit 9-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ila_1.ngc>.
Reading core <ipcore_dir/vio_1.ngc>.
Reading core <ipcore_dir/icon_1.ngc>.
Loading core <ila_1> for timing and area information for instance <debug_inst.ila_inst>.
Loading core <vio_1> for timing and area information for instance <debug_inst.vio_inst>.
Loading core <icon_1> for timing and area information for instance <debug_inst.your_instance_name>.
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1

Synthesizing (advanced) Unit <clk_gen_1Hz_v6>.
The following registers are absorbed into counter <khz_count>: 1 register on signal <khz_count>.
The following registers are absorbed into counter <mhz_count>: 1 register on signal <mhz_count>.
The following registers are absorbed into counter <hz_count>: 1 register on signal <hz_count>.
The following registers are absorbed into counter <chz_count>: 1 register on signal <chz_count>.
Unit <clk_gen_1Hz_v6> synthesized (advanced).

Synthesizing (advanced) Unit <cntr_Nbcd_load>.
The following registers are absorbed into counter <q_bcd_8>: 1 register on signal <q_bcd_8>.
The following registers are absorbed into counter <q_bcd_7>: 1 register on signal <q_bcd_7>.
The following registers are absorbed into counter <q_bcd_6>: 1 register on signal <q_bcd_6>.
The following registers are absorbed into counter <q_bcd_5>: 1 register on signal <q_bcd_5>.
The following registers are absorbed into counter <q_bcd_3>: 1 register on signal <q_bcd_3>.
The following registers are absorbed into counter <q_bcd_4>: 1 register on signal <q_bcd_4>.
The following registers are absorbed into counter <q_bcd_2>: 1 register on signal <q_bcd_2>.
The following registers are absorbed into counter <q_bcd_1>: 1 register on signal <q_bcd_1>.
The following registers are absorbed into counter <q_bcd_9>: 1 register on signal <q_bcd_9>.
Unit <cntr_Nbcd_load> synthesized (advanced).

Synthesizing (advanced) Unit <led8_drv>.
The following registers are absorbed into counter <clkdiv_counter>: 1 register on signal <clkdiv_counter>.
Unit <led8_drv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit addsub                                         : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Counters                                             : 14
 10-bit up counter                                     : 2
 14-bit up counter                                     : 1
 4-bit up counter                                      : 10
 6-bit up counter                                      : 1
# Registers                                            : 156
 Flip-Flops                                            : 156
# Comparators                                          : 3
 32-bit comparator greater                             : 2
 36-bit comparator equal                               : 1
# Multiplexers                                         : 31
 1-bit 9-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 6
 36-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 20
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <top> on signal <sync_out<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <debug_inst.vio_inst/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/USER_REG>
   Output signal of FDCE instance <key_fsm/cntr_en>


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.38 secs
 
--> 

Total memory usage is 4661260 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :   42 (   0 filtered)

