[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of EP2S60F1020I4N production of ALTERA from the text:101 Innovation Drive\nSan Jose, CA 95134www.altera.comStratix II Device Handbook, Volume 1\nSII5V1-4.5\nCopyright © 2011 Altera Corporation. All righ ts reserved. Altera, The Programmable Solu tions Company, the stylized Altera logo,  specific device des-\nignations, and all other words and logos that  are identified as tr ademarks and/or service marks ar e, unless noted otherwise, th e trademarks and\nservice marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of the ir respective holders. Al-\ntera products are protected under numerous  U.S. and foreign patents and pending app lications, maskwork rights, and copyrights. Altera warrants\nperformance of its semiconductor products to current specifications  in accordance with Altera's standard warranty, but reserves  the right to make\nchanges to any products and services at any time with out notice. Altera assumes no responsibility or liabil-\nity arising out of the application or use of any information, produc t, or service described herein except as\nexpressly agreed to in writing by Al tera Corporation. Altera customers are advised to obtain the latest ver-\nsion of device specifications before relying on an y published information and before placing orders for\nproducts or services .\nii Altera Corporation\n    \n\nAltera Corporation  iii\n  \nContents\nChapter Revision Dates .......................................................................... vii\nAbout this Handbook ................................................................................  i\nHow to Contact Altera .......................................................................................................... ..................... i\nTypographic Conventions ........................................................................................................ ................. i\nSection I. Stratix II Devi ce Family Data Sheet\nRevision History ............................................................................................................... ........ Section I–1\nChapter 1. Introduction\nIntroduction ................................................................................................................... ......................... 1–1\nFeatures ....................................................................................................................... ............................ 1–1\nDocument Revision History ...................................................................................................... ........... 1–6\nChapter 2. Stratix II Architecture\nFunctional Description ......................................................................................................... ................. 2–1\nLogic Array Blocks ............................................................................................................. ................... 2–3\nLAB Interconnects .............................................................................................................. .............. 2–4\nLAB Control Signals ............................................................................................................ ............. 2–5\nAdaptive Logic Modules ......................................................................................................... ............. 2–6\nALM Operating Modes ............................................................................................................ ....... 2–9\nRegister Chain ................................................................................................................. ................ 2–20\nClear & Preset Logic Control ................................................................................................... ..... 2–22\nMultiTrack Interconnect ........................................................................................................ ............. 2–22\nTriMatrix Memory ............................................................................................................... ................ 2–28\nMemory Block Size .............................................................................................................. ........... 2–29\nDigital Signal Processing Block ................................................................................................ ......... 2–40\nModes of Operation ............................................................................................................. .......... 2–44\nDSP Block Interface ............................................................................................................ ............ 2–44\nPLLs & Clock Networks .......................................................................................................... ........... 2–48\nGlobal & Hierarchical Clocking ................................................................................................. .. 2–48\nEnhanced & Fast PLLs ........................................................................................................... ........ 2–57\nEnhanced PLLs .................................................................................................................. ............. 2–68\nFast PLLs ...................................................................................................................... .................... 2–69\nI/O Structure .................................................................................................................. ........... ........... 2–69\nDouble Data Rate I/O Pins .................................... .................................................................. ..... 2–77\nExternal RAM Interfacing ....................................................................................................... ...... 2–81\nProgrammable Drive Strength .................................................................................................... .2 – 8 3\niv  Altera Corporation\n  Contents Stratix II Device Handbook, Volume 1\nOpen-Drain Output .............................................................................................................. .......... 2–84\nBus Hold ....................................................................................................................... ................... 2–84\nProgrammable Pull-Up Resistor .................................................................................................. 2–85\nAdvanced I/O Standard Support ................................................................................................ 2– 85\nOn-Chip Termination ............................................................................................................ ........ 2–89\nMultiVolt I/O Interface ........................................................................................................ ......... 2–93\nHigh-Speed Differential I/O with DPA Su pport ................ ........... ............ ........... ........... ......... ...... 2–96\nDedicated Circuitry with  DPA Support ........ ............ ........... ........... ........... ......... ......... ............. 2–100\nFast PLL & Channel Layout ...................................................................................................... .. 2–102\nDocument Revision History ...................................................................................................... ....... 2–104\nChapter 3. Configuration & Testing\nIEEE Std. 1149.1 JTAG Boundary -Scan Support ...... ........... ........... ............ ........... ........... ........... ...... 3–1\nSignalTap II Embedded Logic Analyzer ........................................................................................... . 3–4\nConfiguration .................................................................................................................. ....................... 3–4\nOperating Modes ................................................................................................................ .............. 3–5\nConfiguration Schemes .......................................................................................................... ......... 3–7\nConfiguring Stratix II FPGAs with JRunner ................... ............................................................ 3–10\nProgramming Serial Configuration De vices with SRunner ..................................................... 3–10\nConfiguring Stratix II FPGAs with the MicroBlaster Driver ................................................... 3–11\nPLL Reconfiguration ............................................................................................................ .......... 3–11\nTemperature Sensing Diode (TSD) ................................................................................................ ... 3–11\nAutomated Single Event Upset (SEU) Dete ction ............ ........... ........... ........... ........... ............ ........ 3–13\nCustom-Built Circuitry ......................................................................................................... ......... 3–14\nSoftware Interface ............................................................................................................. .............. 3–14\nDocument Revision History ...................................................................................................... ......... 3–14\nChapter 4. Hot Socketing & Power-On Reset\nStratix II\nHot-Socketing Specifications ................................................................................................... ............ 4–1\nDevices Can Be Driven Before Power-Up ...................... .............................................................. 4–2\nI/O Pins Remain Tri-Stated During Power-Up ........................................................................... 4–2\nSignal Pins Do Not Drive the V CCIO, VCCINT  or V CCPD  Power Supplies .................................... 4–2\nHot Socketing Feature Implementation in Stratix II Devi ces .......................................................... 4–3\nPower-On Reset Circuitry ....................................... ................................................................ ............. 4–5\nDocument Revision History ...................................................................................................... ........... 4–6\nChapter 5. DC & Switching Characteristics\nOperating Conditions ........................................................................................................... ................ 5–1\nAbsolute Maximum Ratings ....................................................................................................... .... 5–1\nRecommended Operating Conditions ........ .................................................................................. 5–2\nDC Electrical Characteristics .................................................................................................. ........ 5–3\nI/O Standard Specifications .................................................................................................... ....... 5–4\nBus Hold Specifications ........................................................................................................ ......... 5–17\nOn-Chip Termination Specifications ............................. .............................................................. 5– 17\nPin Capacitance ................................................................................................................ .............. 5–19\nPower Consumption .............................................................................................................. ............. 5–20\nAltera Corporation  v\n  Contents Contents\nTiming Model ................................................................................................................... ............ ........ 5–20\nPreliminary & Final Timing ..................................................................................................... ..... 5–20\nI/O Timing Measurement Methodology .................................................................................... 5–21\nPerformance .................................................................................................................... ................ 5–27\nInternal Timing Parameters ..................................................................................................... ..... 5–34\nStratix II Clock Timing Parameters .............................................................................................. 5–41\nClock Network Skew Adders ...................................................................................................... .5 – 5 0\nIOE Programmable Delay ......................................................................................................... .... 5–51\nDefault Capacitive Loading of Different I/O Standards . ......................................................... 5–52\nI/O Delays ..................................................................................................................... .................. 5–54\nMaximum Input & Output Clock Toggle Rate .......................................................................... 5–66\nDuty Cycle Distortion .......................................................................................................... ......... ...... 5–77\nDCD Measurement Techniques ................................................................................................... 5– 78\nHigh-Speed I/O Specifications .................................................................................................. ........ 5–87\nPLL Timing Specifications ...................................................................................................... ............ 5–91\nExternal Memory Interfac e Specifications ....................................................................................... 5–94\nJTAG Timing Specifications ..................................................................................................... .......... 5–96\nDocument Revision History ...................................................................................................... ......... 5–97\nChapter 6. Reference & Ordering Information\nSoftware ....................................................................................................................... ........................... 6–1\nDevice Pin-Outs ................................................................................................................ ..................... 6–1\nOrdering Information ........................................................................................................... ................ 6–1\nDocument Revision History ...................................................................................................... ........... 6–2\nvi  Altera Corporation\n  Contents Stratix II Device Handbook, Volume 1\nAltera Corporation  vii\n  \nChapter Revision Dates\nThe chapters in this book, Stratix II Device Handbook, Volume 1 , were revised on the following dates. \nWhere chapters or groups of chapters are av ailable separately, part numbers are listed.\nChapter 1. Introduction\nRevised: May 2007\nPart number: SII51001-4.2\nChapter 2. Stratix II Architecture\nRevised: May 2007\nPart number: SII51002-4.3\nChapter 3. Configuration & Testing\nRevised: May 2007\nPart number: SII51003-4.2\nChapter 4. Hot Socketing & Power-On Reset\nRevised: May 2007\nPart number: SII51004-3.2\nChapter 5. DC & Switching Characteristics\nRevised: April 2011\nPart number: SII51005-4.5\nChapter 6. Reference & Ordering Information\nRevised: April 2011\nPart number: SII51006-2.2\nviii  Altera Corporation\n  Chapter Revision Dates Stratix II Device Handbook, Volume 1\nAltera Corporation  i\nPreliminary\nAbout this Handbook\nThis handbook provides comprehe nsive information about the Altera® \nStratix®II family of devices. \nHow to Contact \nAlteraFor the most up-to-date information about Altera products, refer to the \nfollowing table.\nTypographic \nConventionsThis document uses the typogr aphic conventions shown below.Contact (1)Contact \nMethodAddress\nTechnical support Website www.altera.com/support\nTechnical training Website www.altera.com/training\nEmail custrain@altera.com\nProduct literature Email www.altera.com/literature\nAltera literature services Website literature@altera.com\nNon-technical support (General)\n(Software Licensing)Email nacomp@altera.com\nEmail authorization@altera.com\nNote to table:\n(1) You can also contact your local Altera  sales office or sales representative.\nVisual Cue Meaning\nBold Type with Initial \nCapital Letters  Command names, dialog box titles, checkbox  options, and dialog box options are \nshown in bold, initial capital letters. Example: Save As  dialog box. \nbold type  External timing parameters, directory names, project names, disk drive names, \nfilenames, filename extensions, and softw are utility names are shown in bold \ntype. Examples: fMAX, \\qdesigns  directory, d: drive, chiptrip.gdf  file.\nItalic Type with Initial Capital \nLetters  Document titles are shown in italic ty pe with initial capital letters. Example: AN 75: \nHigh-Speed Board Design.\nii  Altera Corporation\nPreliminaryTypographic Conventions Stratix II Device Handbook, Volume 1\nItalic type  Internal timing parameters and variables are shown in italic type. \nExamples: tPIA, n + 1.\nVariable names are enclosed in angle br ackets (< >) and shown in italic type. \nExample: <file name> , <project name> .pof file. \nInitial Capital Letters Keyboard keys and menu names ar e shown with initial capital letters. Examples: \nDelete key, the Options menu. \n“Subheading Title” References to sections within a document and titles of  on-line help topics are \nshown in quotation marks. Example: “Typographic Conventions.”\nCourier type  Signal and port names are shown in  lowercase Courier type. Examples: data1 , \ntdi, input.  Active-low signals are denoted by suffix n, e.g., resetn .\nAnything that must be typed exactly as it  appears is shown in Courier type. For \nexample: c:\\qdesigns\\tutorial\\chiptrip.gdf . Also, sections of an \nactual file, such as a Report File, refere nces to parts of files (e.g., the AHDL \nkeyword SUBDESIGN ), as well as logic function names (e.g., TRI) are shown in \nCourier. \n1., 2., 3., and\na., b., c., etc.Numbered steps are used in a list of items when the sequence of the items is \nimportant, such as the steps listed in a procedure. \n■●\x81 Bullets are used in a list of items when the sequence of the items is not important. \nv The checkmark indicates a procedur e that consists of one step only.\n1 The hand points to information that requires special attention. \ncThe caution indicates required informati on that needs special consideration and \nunderstanding and should be read prior to starting or continuing with the \nprocedure or process.\nwThe warning indicates information that  should be read prior to starting or \ncontinuing the proce dure or processes\nr The angled arrow indicates you should press the Enter key.\nf  The feet direct you to more information on a particular topic. Visual Cue Meaning\nAltera Corporation  Section I–1\n  \nSection I. Stratix II Device\nFamily Data Sheet\nThis section provides the data sheet specifications for Stratix®II devices. \nThis section contains feature defini tions of the internal architecture, \nconfiguration and JTAG boundary-scan testing information, DC \noperating conditions, AC timing parameters, a reference to power \nconsumption, and ordering information for Stratix II devices. \nThis section contains the following chapters:\n■ Chapter 1, Introduction\n■ Chapter 2, Stratix II Architecture\n■ Chapter 3, Configuration & Testing\n■ Chapter 4, Hot Socketing & Power-On Reset\n■ Chapter 5, DC & Switching Characteristics\n■ Chapter 6, Reference & Ordering Information\nRevision HistoryRefer to each chapter for its own specific revision history. For information \non when each chapter was updated, refer to the Chapter Revision Dates \nsection, which appears in the full handbook.\nSection I–2  Altera Corporation\n  Stratix II Device Family Data Sheet Stratix II Device Handbook, Volume 1\nAltera Corporation  1–1\nMay 2007\n1. Introduction\nIntroduction The Stratix®II FPGA family is based on a 1.2-V , 90-nm, all-layer copper \nSRAM process and features a new logic structure that maximizes \nperformance, and enables device densities approaching 180,000 \nequivalent logic elements (LEs). Stra tix II devices offer up to 9 Mbits of \non-chip, TriMatrix™ memory for demanding, memory intensive \napplications and has up to 96 DSP bl ocks with up to 384 (18-bit × 18-bit) \nmultipliers for efficient implementati on of high performance filters and \nother DSP functions. Various high-spe ed external memory interfaces are \nsupported, including double data rate (DDR) SDRAM and DDR2 \nSDRAM, RLDRAM II, quad data rate (QDR) II SRAM, and single data rate (SDR) SDRAM. Stratix II devices support various I/O standards \nalong with support for 1-gigabit per second (Gbps) source synchronous \nsignaling with DPA circuitry. Strati x II devices offer a complete clock \nmanagement solution with internal  clock frequency of up to 550 MHz \nand up to 12 phase-locked loops (PLLs). Stratix II devices are also the \nindustry’s first FPGAs with the ability to de crypt a configuration \nbitstream using the Advanced Encryp tion Standard (AES) algorithm to \nprotect designs.\nFeaturesThe Stratix II family offers the following features:\n■ 15,600 to 179,400 equivalent LEs; see Table 1–1\n■ New and innovative adaptive logic module (ALM), the basic \nbuilding block of the Stratix II architecture, maximizes performance \nand resource usage efficiency\n■ Up to 9,383,040 RAM bits (1,172, 880 bytes) available without \nreducing logic resources\n■ TriMatrix memory consisting of three RAM block sizes to implement \ntrue dual-port memory and firs t-in first-out (FIFO) buffers\n■ High-speed DSP blocks provide dedicated implementation of \nmultipliers (at up to 450 MHz), multi ply-accumulate functions, and \nfinite impulse resp onse (FIR) filters\n■ Up to 16 global clocks with 24 clocking resources per device region\n■ Clock control blocks support dyna mic clock network enable/disable, \nwhich allows clock networks to power down to reduce power \nconsumption in user mode\n■ Up to 12 PLLs (four enhanced PLLs and eight fast PLLs) per device \nprovide spread spectrum, programmable bandwidth, clock switch-\nover, real-time PLL reconfiguratio n, and advanced multiplication \nand phase shiftingSII51001-4.2\n1–2 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Features\n■ Support for numerous single-ended  and differential I/O standards\n■ High-speed differential I/O suppor t with DPA circuitry for 1-Gbps \nperformance\n■ Support for high-speed networking and communications bus standards including Parallel RapidIO, SPI-4 Phase 2 (POS-PHY Level 4), HyperTransport ™ technology, and SFI-4\n■ Support for high-speed external  memory, including DDR and DDR2 \nSDRAM, RLDRAM II, QDR II SRAM, and SDR SDRAM\n■ Support for multiple intellectual  property megafunctions from \nAltera MegaCore® functions and Altera Megafunction Partners \nProgram (AMPPSM) megafunctions\n■ Support for design security using configuration bitstream \nencryption\n■ Support for remote configuration updates \nTable 1–1.  Stratix II FPGA Family Features\nFeature EP2S15 EP2S30 EP2S60 EP2S90 EP2S130 EP2S180\nALMs 6,240 13,552 24,176 36,384 53,016 71,760\nAdaptive look-up tables (ALUTs) (1) 12,480 27,104 48,352 72,768 106,032 143,520\nEquivalent LEs (2) 15,600 33,880 60,440 90,960 132,540 179,400\nM512 RAM blocks 104 202 329 488 699 930\nM4K RAM blocks 78 144 255 408 609 768M - R A M  b l o c k s 012469\nTotal RAM bits 419,328 1,369,728 2,544,192 4,520,488 6,747,840 9,383,040\nDSP blocks 12 16 36 48 63 9618-bit × 18-bit multipliers (3) 48 64 144 192 252 384\nEnhanced PLLs 2 2 4 4 4 4\nF a s t  P L L s 448888Maximum user I/O pins 366 500 718 902 1,126 1,170\nNotes to Table 1–1 :\n(1) One ALM contains two ALUTs. The AL UT is the cell used in the Quartus®II software for logic synthesis.\n(2) This is the equivalent number of LEs in a St ratix device (four-input LUT-based architecture).\n(3) These multipliers are imple mented using the DSP blocks.\nAltera Corporation 1–3\nMay 2007 Stratix II Device Handbook, Volume 1Introduction\nStratix II devices are available in space-saving FineLine BGA® packages \n(see Tables 1–2  and 1–3). \nAll Stratix II devices support vertical migration within the same package \n(for example, you can migrate betw een the EP2S15, EP2S30, and EP2S60 \ndevices in the 672-pin FineLine BGA package). Vertical migration means \nthat you can migrate to devices whose dedicated pins, configuration pins, \nand power pins are the same for a give n package across device densities. \nTo ensure that a board layout supports migratable densities within one \npackage offering, enable the applicable  vertical migration path within the \nQuartus II software (Assignments menu > Device > Migration Devices). Table 1–2.  Stratix II Package Options & I/O Pin Counts Notes (1) , (2)\nDevice484-Pin \nFineLine BGA484-Pin \nHybrid \nFineLine \nBGA672-Pin \nFineLine \nBGA780-Pin \nFineLine \nBGA1,020-Pin \nFineLine BGA1,508-Pin \nFineLine BGA\nEP2S15 342 366\nEP2S30 342 500\nEP2S60 (3) 334 492 718\nEP2S90 (3) 308 534 758 902\nEP2S130 (3) 534 742 1,126\nEP2S180 (3) 742 1,170\nNotes to Table 1–2 :\n(1) All I/O pin counts include ei ght dedicated clock input pins ( clk1p , clk1n , clk3p , clk3n , clk9p , clk9n , \nclk11p , and clk11n ) that can be used for data inputs.\n(2) The Quartus II software I/O pin co unts include one additional pin, PLL_ENA , which is not available as general-\npurpose I/O pins. The PLL_ENA  pin can only be used to enab le the PLLs within the device.\n(3) The I/O pin counts for the EP2S60, EP2S90, EP2S130, and EP2S180 devices in the 1020-pin and 1508-pin packages \ninclude eight dedicated fa st PLL clock inputs ( FPLL7CLKp/n , FPLL8CLKp/n , FPLL9CLKp/n , and \nFPLL10CLKp/n ) that can be used for data inputs.\nTable 1–3.  Stratix II FineLine BGA Package Sizes\nDimension 484 Pin484-Pin \nHybrid672 Pin 780 Pin 1,020 Pin 1,508 Pin\nPitch (mm) 1.00 1.00 1.00 1.00 1.00 1.00\nArea (mm2) 529 729 729 841 1,089 1,600\nLength × width \n(mm × mm)23 × 23 27 × 27 27 × 27 29 × 29 33 × 33 40 × 40\n1–4 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Features\nAfter compilation, check the information messages for a full list of I/O, \nDQ, LVDS, and other pins that are no t available because of the selected \nmigration path.\nTable 1–4  lists the Stratix II device package offerings and shows the total \nnumber of non-migratable user I /O pins when migrating from one \ndensity device to a larger density de vice. Additional I/ O pins may not be \nmigratable if migrating from the larger device to the smaller density device.\n1 When moving from one density to a larger density, the larger \ndensity device may have fewer user I/O pins. The larger device \nrequires more power and ground pins to support the additional \nlogic within the device. Use the Quartus II Pin Planner to determine which user I/O pins are migratable between the two \ndevices.\n1 To determine if your user I/O assignments are correct, run the \nI/O Assignment Analysis comman d in the Quartus II software \n(Processing > Start > Start I/O Assignment Analysis).\nf Refer to the I/O Management  chapter in volume 2 of the Quartus II \nHandbook  for more information on pin migration.Table 1–4. Total Number of Non-Migratable I/O Pins for Stratix II Ver tical Migration Paths\nVertical Migration \nPath484-Pin \nFineLine BGA672-Pin \nFineLine BGA780-Pin \nFineLine BGA1020-Pin \nFineLine BGA1508-Pin \nFineLine BGA\nEP2S15 to EP2S30 0 (1) 0\nEP2S15 to EP2S60 8 (1) 0\nEP2S30 to EP2S60 8 (1) 8\nEP2S60 to EP2S90 0\nEP2S60 to EP2S130 0 EP2S60 to EP2S180 0 \nEP2S90 to EP2S130 0 (1) 16 17 \nEP2S90 to EP2S180 16 0 EP2S130 to EP2S180 0 0\nNote to Table 1–4 :\n(1) Some of the DQ/DQS pins are not migratable. Refer to  the Quartus II software information messages for more \ndetailed information.\nAltera Corporation 1–5\nMay 2007 Stratix II Device Handbook, Volume 1Introduction\nStratix II devices are available in up to three speed grades, -3, -4, and -5, \nwith -3 being the fastest. Table 1–5  shows Stratix II device speed-grade \nofferings.\nTable 1–5.  Stratix II Device Speed Grades\nDeviceTemperature \nGrade484-Pin \nFineLine \nBGA484-Pin \nHybrid \nFineLine \nBGA672-Pin \nFineLine \nBGA780-Pin \nFineLine \nBGA1,020-Pin \nFineLine \nBGA1,508-Pin \nFineLine \nBGA\nEP2S15 Commercial -3, -4, -5 -3, -4, -5\nIndustrial -4 -4\nEP2S30 Commercial -3, -4, -5 -3, -4, -5\nIndustrial -4 -4\nEP2S60 Commercial -3, -4, -5 -3, -4, -5 -3, -4, -5\nIndustrial -4 -4 -4\nEP2S90 Commercial -4, -5 -4, -5 -3, -4, -5 -3, -4, -5\nIndustrial -4 -4\nEP2S130 Commercial -4, -5 -3, -4, -5 -3, -4, -5\nIndustrial -4 -4\nEP2S180 Commercial -3, -4, -5 -3, -4, -5\nIndustrial -4 -4\n1–6 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Document Revision History\nDocument \nRevision HistoryTable 1–6  shows the revision history for this chapter.\nTable 1–6. Document Revision History \nDate and \nDocument \nVersionChanges Made Summary of Changes\nMay 2007, v4.2 Moved Document Revision History to the end of the \nchapter.—\nApril 2006, v4.1 ●Updated “Features” section.\n●Removed Note 4 from Table 1–2.\n●Updated Table 1–4.—\nDecember 2005, \nv4.0●Updated Tables 1–2, 1–4, and 1–5.\n●Updated Figure 2–43.—\nJuly 2005, v3.1 ●Added vertical migration information, including \nTable 1–4.\n●Updated Table 1–5.—\nMay 2005, v3.0 ●Updated “Features” section.\n●Updated Table 1–2.—\nMarch 2005, \nv2.1Updated “Introduction” and “Features” sections. —\nJanuary 2005, \nv2.0Added note to Table 1–2. —\nOctober 2004, \nv1.2Updated Tables 1–2, 1–3, and 1–5. —\nJuly 2004, v1.1 ●Updated Tables 1–1 and 1–2.\n●Updated “Features” section.—\nFebruary 2004, \nv1.0Added document to the Stratix II Device Handbook. —\nAltera Corporation  2–1\nMay 2007\n2. Stratix II Architecture\nFunctional \nDescriptionStratix®II devices contain a two-dimensional row- and column-based \narchitecture to implement custom logic. A series of column and row \ninterconnects of varying length and speed provides signal interconnects \nbetween logic array blocks (LABs), me mory block structures (M512 RAM, \nM4K RAM, and M-RAM blocks), and digital signal processing (DSP) \nblocks.\nEach LAB consists of eight adaptive logic modules (ALMs). An ALM is \nthe Stratix II device family’s basic building block of logic providing efficient implementation of user lo gic functions. LABs  are grouped into \nrows and columns across the device.\nM512 RAM blocks are simple dual-port memory blocks with 512 bits plus \nparity (576 bits). These blocks prov ide dedicated simple dual-port or \nsingle-port memory up to 18-bits wide  at up to 500 MHz. M512 blocks are \ngrouped into columns across the device in between certain LABs.\nM4K RAM blocks are true dual-port me mory blocks with 4K bits plus \nparity (4,608 bits). These blocks provide dedicated true dual-port, simple \ndual-port, or single-por t memory up to 36-bits wide at up to 550 MHz. \nThese blocks are grouped into columns across the device in between certain LABs.\nM-RAM blocks are true dual-port memo ry blocks with 512K bits plus \nparity (589,824 bits). These blocks provide dedicated true dual-port, \nsimple dual-port, or single-port me mory up to 144-bits wide at up to \n420 MHz. Several M-RAM blocks are located individually in the device's logic array.\nDSP blocks can implement up to eith er eight full-precision 9 × 9-bit \nmultipliers, four full -precision 18 × 18-bit multipliers, or one \nfull-precision 36 × 36-bit multiplier wi th add or subtract features. The \nDSP blocks support Q1.15 format rounding and saturation in the \nmultiplier and accumulator stages. These blocks also contain shift \nregisters for digital signal processing applications, including finite \nimpulse response (FIR) and infinite impulse response (I IR) filters. DSP \nblocks are grouped into columns across  the device and operate at up to \n450 MHz.SII51002-4.3\n2–2 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Functional Description\nEach Stratix II device I/O pin is fed by an I/O element (IOE) located at \nthe end of LAB rows and columns ar ound the periphery of the device. \nI/O pins support numerous single-end ed and differential I/O standards. \nEach IOE contains a bidirectional I/O buffer and six registers for \nregistering input, output, and output -enable signals. When used with \ndedicated clocks, these registers provide exceptional performance and \ninterface support with external me mory devices such as DDR and DDR2 \nSDRAM, RLDRAM II, and QDR II SRAM devices. High-speed serial interface channels with dynamic ph ase alignment (DPA) support data \ntransfer at up to 1 Gbps using LVDS or HyperTransport\nTM technology I/O \nstandards.\nFigure 2–1  shows an overview of the Stratix II device.\nFigure 2–1. Stratix II Block Diagram\nM512 RAM Blocks for \nDual-Port Memory, Shift \nRegisters, & FIFO BuffersDSP Blocks for\nMultiplication and Full\nImplementation of FIR FiltersM4K RAM Blocks\nfor True Dual-Port \nMemory & Other Embedded\nMemory FunctionsIOEs Support DDR, PCI, PCI-X,  \nSSTL-3, SSTL-2, HSTL-1, HSTL-2, \nLVDS, HyperTransport & other\nI/O Standards\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEs\nIOEsLABs\nLABsIOEs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABsLABs\nLABsIOEs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABsLABs LABs\nLABsIOEs IOEs\nLABs\nLABs LABs\nLABs LABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABsLABs\nLABs\nLABs LABsLABs\nLABsLABs\nLABs\nLABs\nLABsLABs\nLABs\nLABs\nLABs\nLABsLABs LABsLABs LABsLABs LABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nLABs\nDSP\nBlockM-RAM Block\nAltera Corporation 2–3\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nThe number of M512 RAM, M4K RAM, and DSP blocks varies by device \nalong with row and column numbers and M-RAM blocks. Table 2–1  lists \nthe resources available in Stratix II devices.\nLogic Array \nBlocksEach LAB consists of eight ALMs, carry chains, shared arithmetic chains, \nLAB control signals, local interconnect, and register chain connection \nlines. The local interconnect transfer s signals between ALMs in the same \nLAB. Register chain connections transfer  the output of an ALM register to \nthe adjacent ALM register in an LAB. The Quartus®II Compiler places \nassociated logic in an LAB or adjacent LABs, allowing the use of local, \nshared arithmetic chain, and regist er chain connections  for performance \nand area efficiency. Figure 2–2  shows the Stratix II LAB structure.Table 2–1. Stratix II Device Resources\nDeviceM512 RAM \nColumns/BlocksM4K RAM \nColumns/BlocksM-RAM \nBlocksDSP Block \nColumns/BlocksLAB \nColumnsLAB Rows\nEP2S15 4 / 104 3 / 78 0 2 / 12 30 26\nEP2S30 6 / 202 4 / 144 1 2 / 16 49 36\nEP2S60 7 / 329 5 / 255 2 3 / 36 62 51\nEP2S90 8 / 488 6 / 408 4 3 / 48 71 68EP2S130 9 / 699 7 / 609 6 3 / 63 81 87\nEP2S180 11 / 930 8 / 768 9 4 / 96 100 96\n2–4 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Logic Array Blocks\nFigure 2–2. Stratix II LAB Structure \nLAB Interconnects\nThe LAB local interconnect can drive ALMs in the same LAB. It is driven \nby column and row interconnects and ALM outputs in the same LAB. \nNeighboring LABs, M512 RAM bl ocks, M4K RAM blocks, M-RAM \nblocks, or DSP blocks from the left and right can also drive an LAB's local \ninterconnect through the direct link connection. The direct link \nconnection feature minimizes the use of row and column interconnects, \nproviding higher performance and flexibility. Each ALM can drive \n24 ALMs through fast local and direct link interconnects. Figure 2–3  \nshows the direct link connection.Direct link\ninterconnect fromadjacent block\nDirect linkinterconnect toadjacent blockRow Interconnects of\nVariable Speed & Length\nColumn Interconnects of\nVariable Speed & LengthLocal Interconnect is Driven \nfrom Either Side by Columns & LABs, \n& from Above by RowsLocal Interconnect LABDirect link\ninterconnect from adjacent block\nDirect link\ninterconnect toadjacent blockALMs\nAltera Corporation 2–5\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–3. Direct Link Connection \nLAB Control Signals\nEach LAB contains dedicated logic for driving control signals to its ALMs. \nThe control signals include three clocks, three clock enables, two \nasynchronous clears, synchronous clea r, asynchronous preset/load, and \nsynchronous load control signals. This gives a maximum of 11 control \nsignals at a time. Although synchr onous load and clear signals are \ngenerally used when implementing coun ters, they can also be used with \nother functions.\nEach LAB can use three clocks and th ree clock enable signals. However, \nthere can only be up to two unique cl ocks per LAB, as shown in the LAB \ncontrol signal generation circuit in Figure 2–4 . Each LAB's clock and clock \nenable signals are linked. For exam ple, any ALM in a particular LAB \nusing the labclk1  signal also uses labclkena1 . If the LAB uses both \nthe rising and falling edges of a cloc k, it also uses two LAB-wide clock \nsignals. De-asserting the clock enable  signal turns off the corresponding \nLAB-wide clock.\nEach LAB can use two asynchronous clear signals and an asynchronous \nload/preset signal. By default, the Quartus II software uses a NOT gate \npush-back technique to achieve preset. If you disable the NOT gate \npush-up option or assign  a given register to power up high using the \nQuartus II software, the preset is ac hieved using the asynchronous load ALMs\nDirect link\ninterconnectto rightDirect link interconnect from\nright LAB, TriMatrix memoryblock, DSP block, or IOE outputDirect link interconnect from\nleft LAB, TriMatrix memory\nblock, DSP block, or IOE output\nLocal\nInterconnectDirect link\ninterconnect\nto left\n2–6 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Adaptive Logic Modules\nsignal with asynchronous load data input tied high. When the \nasynchronous load/prese t signal is used, the labclkena0  signal is no \nlonger available.\nThe LAB row clocks [5..0]  and LAB local interconnect generate the \nLAB-wide control signals. The MultiTrackTM interconnect's inherent low \nskew allows clock and control signal distribution in addition to data. \nFigure 2–4  shows the LAB control signal generation circuit.\nFigure 2–4. LAB-Wide Control Signals\nAdaptive Logic \nModules The basic building block of logic in the Stratix II architecture, the adaptive \nlogic module (ALM), provides advanced features with efficient logic \nutilization. Each ALM contains a variety of look-up table (LUT)-based \nresources that can be divided between two adaptive LUTs (ALUTs). With \nup to eight inputs to the two AL UTs, one ALM can implement various \ncombinations of two functions. This  adaptability allo ws the ALM to be Dedicated Row LAB Clocks\nLocal Interconnect\nLocal Interconnect\nLocal Interconnect\nLocal Interconnect\nLocal Interconnect\nLocal Interconnect\nlabclk2 syncload\nlabclkena0\nor asyncload\nor labpresetlabclk0 labclk1 labclr1\nlabclkena1 labclkena2 labclr0 synclr6\n6\n6There are two unique\nclock signals per LAB.\nAltera Corporation 2–7\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\ncompletely backward-compatible with four-input LUT architectures. One \nALM can also implement any function of up to six inputs and certain \nseven-input functions.\nIn addition to the adaptive LUT-base d resources, each ALM contains two \nprogrammable registers, two dedicate d full adders, a carry chain, a \nshared arithmetic chain, and a regi ster chain. Through these dedicated \nresources, the ALM can efficientl y implement various arithmetic \nfunctions and shift registers. Each AL M drives all types of interconnects: \nlocal, row, column, carry chain, shared arithmetic chain, register chain, \nand direct link interconnects. Figure 2–5  shows a high-level block \ndiagram of the Stratix II ALM while Figure 2–6  shows a detailed view of \nall the connections in the ALM.\nFigure 2–5. High-Level Block Di agram of the Stratix II ALM\nDQTo general or\nlocal routing\nreg0To general or\nlocal routing\ndatae0dataf0shared_arith_in\nshared_arith_outreg_chain_in\nreg_chain_outadder0\ndataa\ndatab\ndatac\ndatadCombinational\nLogic\ndatae1\ndataf1DQTo general or\nlocal routing\nreg1\nTo general or\nlocal routingadder1carry_in\ncarry_out\n2–8 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Adaptive Logic Modules\nFigure 2–6. Stratix II ALM Details\nPRN/ALD\nCLRND\nADATA\nENAQ\nPRN/ALD\nCLRND\nADATA\nENAQ4-Input\nLUT\n3-Input\nLUT\n3-Input\nLUT\n4-Input\nLUT\n3-Input\nLUT\n3-Input\nLUTdataadatacdatae0dataf0\ndataf1datae1datab\ndatad\nVCCreg_chain_in sclr asyncload\nsyncload ena[2..0]shared_arith_in\ncarry_in\ncarry_out clk[2..0]Local\nInterconnectRow, column &\ndirect link routingRow, column &\ndirect link routingLocal\nInterconnectRow, column &\ndirect link routingRow, column &\ndirect link routing\nreg_chain_out\nshared_arith_out aclr[1..0]Local\nInterconnectLocal\nInterconnect LocalInterconnectLocalInterconnectLocal\nInterconnectLocal\nInterconnectLocal\nInterconnectLocal\nInterconnect\nAltera Corporation 2–9\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nOne ALM contains two programmable registers. Each register has data, \nclock, clock enable, synchronous and asynchronous clear, asynchronous \nload data, and synchronous and as ynchronous load /preset inputs. \nGlobal signals, general-purpose I/O pi ns, or any internal logic can drive \nthe register's clock and clear control signals. Either general-purpose I/O pins or internal logic can drive th e clock enable, preset, asynchronous \nload, and asynchronous load data. The asynchronous load data input \ncomes from the datae  or dataf  input of the ALM, which are the same \ninputs that can be used for register packing. For combinational functions, \nthe register is bypassed and the output of the LUT drives directly to the \noutputs of the ALM.\nEach ALM has two sets of outputs that  drive the local, row, and column \nrouting resources. The LUT, adder, or register output can drive these \noutput drivers independently (see Figure 2–6 ). For each set of output \ndrivers, two ALM outputs can drive co lumn, row, or direct link routing \nconnections, and one of these AL M outputs can also drive local \ninterconnect resources. This allows the LUT or adder to drive one output \nwhile the register drives another outp ut. This feature, called register \npacking, improves device utilization because the device can use the register and the combinational logi c for unrelated functions. Another \nspecial packing mode allows the regist er output to feed back into the LUT \nof the same ALM so that the register is packed with its own fan-out LUT. \nThis provides another mechanism for improved fitting. The ALM can also \ndrive out registered and unregistered versions of the LUT or adder \noutput.\nf See the Performance & Logic Efficiency Analysis of Stratix II Devices White \nPaper  for more information on the efficiencies of the Stratix II ALM and \ncomparisons with previous architectures.\nALM Operating Modes\nThe Stratix II ALM can operate in one of the following modes:\n■ Normal mode\n■ Extended LUT mode\n■ Arithmetic mode\n■ Shared arithmetic mode\nEach mode uses ALM resources differently. In each mode, eleven \navailable inputs to the ALM--the eigh t data inputs from the LAB local \ninterconnect; carry-in  from the previous ALM or LAB; the shared \narithmetic chain connection from th e previous ALM or LAB; and the \nregister chain connection--are directed to different destinations to \nimplement the desired logic function. LAB-wide signals provide clock, \nasynchronous clear, asynchronous preset/load, synchronous clear, \n2–10 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Adaptive Logic Modules\nsynchronous load, and clock enable control for the register. These LAB-\nwide signals are available in all ALM modes. See the “LAB Control \nSignals”  section for more information on  the LAB-wide control signals.\nThe Quartus II software and supported  third-party synthesis tools, in \nconjunction with parameterized functions such as library of \nparameterized modules (LPM) func tions, automatic ally choose the \nappropriate mode for common func tions such as counters, adders, \nsubtractors, and arithmetic functions. If required, you can also create \nspecial-purpose functions that spec ify which ALM operating mode to use \nfor optimal performance.\nNormal Mode\nThe normal mode is suitable for general logic applications and combinational functions. In this mode , up to eight data inputs from the \nLAB local interconnect are inputs to the combinational logic. The normal \nmode allows two functions to be im plemented in one Stratix II ALM, or \nan ALM to implement a sing le function of up to six inputs. The ALM can \nsupport certain combinations of co mpletely independent functions and \nvarious combinations of functi ons which have common inputs. \nFigure 2–7  shows the supported LUT combinations in normal mode.\nAltera Corporation 2–11\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–7. ALM in Normal Mode Note (1)\nNote to Figure 2–7 :\n(1) Combinations of functions with fewe r inputs than those shown are also su pported. For example, combinations of \nfunctions with the following number of inputs are supported: 4 and 3, 3 and 3, 3 and 2, 5 and 2, etc.\nThe normal mode provides complete backward compatibility with four-\ninput LUT architectures. Two independen t functions of four inputs or less \ncan be implemented in one Stratix I I ALM. In addition, a five-input \nfunction and an independent three- input function can be implemented \nwithout sharing inputs.6-Input\nLUTdataf0\ndatae0dataf0\ndatae0\ndataa\ndatabdataa\ndatab\ndatab\ndatacdatacdataf0\ndatae0\ndataadatac\n6-Input\nLUTdataddatad\ndatae1combout0\ncombout1combout0\ncombout1combout0\ncombout1\ndataf1datae1\ndataf1datad\ndatae1\ndataf14-Input\nLUT\n4-Input\nLUT\n4-Input\nLUT6-Input\nLUTdataf0\ndatae0\ndataa\ndatab\ndatac\ndatadcombout05-Input\nLUT\n5-Input\nLUT\ndataf0\ndatae0\ndataa\ndatabdatac\ndatadcombout0\ncombout1datae1\ndataf15-Input\nLUTdataf0\ndatae0\ndataa\ndatabdatac\ndatadcombout0\ncombout1 datae1\ndataf15-Input\nLUT\n3-Input\nLUT\n2–12 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Adaptive Logic Modules\nFor the packing of two five-input fu nctions into one ALM, the functions \nmust have at least two common inputs. The common inputs are dataa \nand datab . The combination of a four-input function with a five-input \nfunction requires one common input (either dataa  or datab ).\nIn the case of implementing two si x-input functions in one ALM, four \ninputs must be shared and the combin ational function must be the same. \nFor example, a 4 × 2 crossbar switch  (two 4-to-1 multiplexers with \ncommon inputs and unique select lines) can be implemented in one ALM, \nas shown in Figure 2–8 . The shared inputs are dataa , datab , datac , and \ndatad , while the unique select lines are datae0 and dataf0  for \nfunction0 , and datae1  and dataf1  for function1 . This crossbar \nswitch consumes four LUTs in a four-input LUT-based architecture.\nFigure 2–8. 4 × 2 Crossbar Switch Example\nIn a sparsely used device, function s that could be placed into one ALM \nmay be implemented in separate AL Ms. The Quartus II Compiler spreads \na design out to achieve the best possible performance. As a device begins \nto fill up, the Quartus II software auto matically utilizes the full potential \nof the Stratix II ALM. The Quartus II Compiler automatically searches for \nfunctions of common inputs or comple tely independent functions to be \nplaced into one ALM and to make efficien t use of the device resources. In \naddition, you can manually control re source usage by setting location \nassignments.\nAny six-input function can be implemented utilizing inputs dataa, \ndatab , datac , datad , and either datae0  and dataf0  or datae1  and \ndataf1 . If datae0  and dataf0  are utilized, the output is driven to \nregister0 , and/or register0  is bypassed and the data drives out to \nthe interconnect using the top set of output drivers (see Figure 2–9 ). If Six-Input\nLUT\n(Function0)dataf0\ndatae0\ndataa\ndatab\ndatac\nSix-Input\nLUT\n(Function1)datad\ndatae1combout0\ncombout1\ndataf1inputasel0[1..0]\nsel1[1..0]inputb\ninputc\ninputdout0\nout14 × 2 Crossbar Switch Implementation in 1 ALM\nAltera Corporation 2–13\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\ndatae1  and dataf1  are utilized, the output drives to register1  \nand/or bypasses register1  and drives to the interconnect using the \nbottom set of output drivers. Th e Quartus II Compiler automatically \nselects the inputs to the LUT. Asynch ronous load data for the register \ncomes from the datae  or dataf  input of the ALM.  ALMs in normal \nmode support register packing.\nFigure 2–9. 6-Input Function in Normal Mode Notes (1) , (2)\nNotes to Figure 2–9 :\n(1) If datae1  and dataf1  are used as inputs to the six-input function, then datae0 \nand dataf0  are available for register packing.\n(2) The dataf1  input is available for register packing only if the six-input function is \nun-registered.\nExtended LUT Mode\nThe extended LUT mode is used to implement a specific set of \nseven-input functions. The set must be a 2-to-1 multiplexer fed by two \narbitrary five-inp ut functions sharing four inputs. Figure 2–10  shows the \ntemplate of supported seven-input functions utilizing extended LUT \nmode. In this mode, if the seven-in put function is unregistered, the \nunused eighth input is available for register packing.\nFunctions that fit into the template shown in Figure 2–10  occur naturally \nin designs. These functions often appear  in designs as “if-else” statements \nin Verilog HDL or VHDL code.6-Input\nLUTdataf0\ndatae0\ndataa\ndatab\ndatac\ndatad\ndatae1\ndataf1DQ\nDQTo general or\nlocal routingTo general or\nlocal routing\nTo general or\nlocal routingreg0\nreg1These inputs are available for register packing.(2)\n2–14 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Adaptive Logic Modules\nFigure 2–10. Template for Supported Sev en-Input Functions in Extended LUT Mode\nNote to Figure 2–10 :\n(1) If the seven-input function is unregistered, the unused eighth input is available for register packing. The second \nregister, reg1 , is not available.\nArithmetic Mode\nThe arithmetic mode is ideal for implementing adders, counters, \naccumulators, wide pari ty functions, and comp arators. An ALM in \narithmetic mode uses two sets of two four-input LUTs along with two \ndedicated full adders. The dedicated adders allow the LUTs to be \navailable to perform pre-adder logic; therefore, each adder can add the \noutput of two four-input functions. The four LUTs share the dataa  and \ndatab  inputs. As shown in Figure 2–11 , the carry-in signal feeds to \nadder0 , and the carry-out from adder0  feeds to carry-in of adder1 . The \ncarry-out from adder1  drives to adder0  of the next ALM in the LAB. \nALMs in arithmetic mode can drive out registered and/or unregistered \nversions of the adder outputs.datae0\ncombout0\n5-Input\nLUT5-Input\nLUTdatac\ndataa\ndatab\ndatad\ndataf0\ndatae1\ndataf1DQTo general or\nlocal routingTo general or\nlocal routing\nreg0\nThis input is available\nfor register packing.(1)\nAltera Corporation 2–15\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–11. ALM in Arithmetic Mode\nWhile operating in arithmetic mode, the ALM can support simultaneous \nuse of the adder's carry output along with combinational logic outputs. In \nthis operation, the adder output is ig nored. This usage of the adder with \nthe combinational logic output provides  resource savings of up to 50% for \nfunctions that can use this ability. An  example of such functionality is a \nconditional operation, such as the one shown in Figure 2–12 . The \nequation for this example is:\nR = (X < Y) ? Y : X\nTo implement this function, the adder is  used to subtract ‘Y’ from ‘X.’ If \n‘X’ is less than ‘Y,’ the carry_out  signal is ‘1.’ The carry_out  signal is \nfed to an adder where it drives out to the LAB local interconnect. It then \nfeeds to the LAB-wide syncload  signal. When asserted, syncload  \nselects the syncdata  input. In this case, the data ‘Y’ drives the \nsyncdata inputs to the registers. If ‘X’ is  greater than or equal to ‘Y,’ the \nsyncload  signal is de-asserted and ‘X’ drives the data port of the \nregisters.dataf0datae0carry_in\ncarry_outdataadatabdatac\ndatad\ndatae1\ndataf1DQ\nDQTo general or\nlocal routing\nTo general or\nlocal routingreg0\nreg1To general or\nlocal routing\nTo general or\nlocal routing4-Input\nLUT\n4-Input\nLUT\n4-Input\nLUT\n4-Input\nLUTadder1adder0\n2–16 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Adaptive Logic Modules\nFigure 2–12. Conditional Operation Example\nThe arithmetic mode also offers  clock enable, counter enable, \nsynchronous up/down control, add/subtract control, synchronous clear, \nsynchronous load. The LAB local interconnect data inputs generate the clock enable, counter enable, sync hronous up/down and add/subtract \ncontrol signals. These control signals are good candidates for the inputs \nthat are shared between the four LUTs  in the ALM. The synchronous clear \nand synchronous load options are LAB-wide signals that affect all \nregisters in the LAB. The Quartus II software automatically places any \nregisters that are not used by  the counter into other LABs.\nCarry Chain\nThe carry chain provides a fast ca rry function between the dedicated \nadders in arithmetic or shared arithmetic mode. Carry chains can begin in \neither the first ALM or th e fifth ALM in an LAB. The final carry-out signal \nis routed to an ALM, where it is fed to local, row, or column interconnects. Y[1]Y[0]X[0]X[0]\ncarry_outX[2]\nX[2]X[1]\nX[1]\nY[2]DQTo general or\nlocal routing\nreg0Comb &\nAdder\nLogic\nComb &\nAdder\nLogic\nComb &\nAdder\nLogic\nComb &\nAdder\nLogicDQTo general or\nlocal routing\nreg1\nDQTo general or\nlocal routing\nTo local routing &\nthen to LAB-widesyncloadreg0syncload\nsyncload\nsyncloadALM 1\nALM 2R[0]\nR[1]\nR[2]Carry ChainAdder output\nis not used.\nsyncdata\nAltera Corporation 2–17\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nThe Quartus II Compiler automatically  creates carry chain logic during \ndesign processing, or you can create it manually during design entry. \nParameterized functions such as LPM functions autom atically take \nadvantage of carry chains for the appropriate functions.\nThe Quartus II Compiler creates carry chains longer than 16 (8 ALMs in \narithmetic or shared arithmetic  mode) by linking LABs together \nautomatically. For enhanced fitting, a long carry chain runs vertically \nallowing fast horizontal connec tions to TriMatrix memory and DSP \nblocks. A carry chain can contin ue as far as a full column.\nTo avoid routing congestion in one sm all area of the device when a high \nfan-in arithmetic function is implemented, the LAB can support carry \nchains that only utilize either the top half or the bottom half of the LAB before connecting to the next LAB. This  leaves the other half of the ALMs \nin the LAB available for implementing narrower fan-in functions in \nnormal mode. Carry chains that use the top four ALMs in the first LAB \ncarry into the top half of the ALMs in the next LAB within the column. \nCarry chains that use the bottom four  ALMs in the first LAB carry into the \nbottom half of the ALMs in the next LAB within the column. Every other column of LABs is top-half bypassab le, while the other LAB columns are \nbottom-half bypassable.\nSee the “MultiTrack Interconnect” on page 2–22  section for more \ninformation on carry chain interconnect.\nShared Arithmetic Mode\nIn shared arithmetic mode, the ALM can implement a three-input add. In \nthis mode, the ALM is configured with four 4-input LUTs. Each LUT either computes the sum of three inpu ts or the carry of three inputs. The \noutput of the carry computation is fed to the next adder (either to adder1  \nin the same ALM or to adder0  of the next ALM in the LAB) via a \ndedicated connection called the shared arithmetic chain. This shared \narithmetic chain can significantly im prove the performance of an adder \ntree by reducing the number of summ ation stages required to implement \nan adder tree. Figure 2–13  shows the ALM in shared arithmetic mode.\n2–18 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Adaptive Logic Modules\nFigure 2–13. ALM in Shared Arithmetic Mode\nNote to Figure 2–13 :\n(1) Inputs dataf0  and dataf1  are available for register pack ing in shared arithmetic mode.\nAdder trees can be found in many diff erent applications. For example, the \nsummation of the partial products in a logic-based multiplier can be \nimplemented in a tree structure. Another  example is a corr elator function \nthat can use a large adder tree to sum filtered data samples in a given time frame to recover or to de-spread data  which was transmitted utilizing \nspread spectrum technology.\nAn example of a three-bit add operation utilizing the shared arithmetic \nmode is shown in Figure 2–14 . The partial sum (S[2..0])  and the \npartial carry (C[2..0])  is obtained using the LUTs, while the result \n(R[2..0])  is computed using the dedicated adders.datae0carry_inshared_arith_in\nshared_arith_outcarry_outdataadatabdatac\ndatad\ndatae1DQ\nDQTo general or\nlocal routing\nTo general or\nlocal routingreg0\nreg1To general or\nlocal routing\nTo general or\nlocal routing4-Input\nLUT\n4-Input\nLUT\n4-Input\nLUT\n4-Input\nLUT\nAltera Corporation 2–19\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–14. Example of a 3-bit Add Utilizing Shared Arithmetic Mode\nShared Arithmetic Chain\nIn addition to the dedicated carry chai n routing, the shared arithmetic \nchain available in shared arithmetic  mode allows the ALM to implement \na three-input add. This significantly reduces the resources necessary to implement large adder trees or correlator functions.\nThe shared arithmetic chains can begin in either the first or fifth ALM in \nan LAB. The Quartus II Compiler create s shared arithmetic chains longer \nthan 16 (8 ALMs in arithmetic or sh ared arithmetic mode) by linking \nLABs together automatically. For e nhanced fitting, a long shared carry_in = '0'shared_arith_in = '0'\nZ0Y0X0\nBinary AddDecimal\nEquivalents+\nZ1X1R0\nC0S0\nS1\nS2C1\nC2\n'0'R1Y13-Input\nLUT3-Input\nLUT\n3-Input\nLUT3-Input\nLUT\nZ2Y2X2R2\nR33-Input\nLUT3-Input\nLUT\n3-Input\nLUT3-Input\nLUTALM 13-Bit Add Example ALM Implementation\nALM 2X2 X1 X0\nY2 Y1 Y0\nZ2 Z1 Z0\nS2 S1 S0\nC2 C1 C0\nR3 R2 R1 R0+\n+1   1   0\n1   0   1\n0   1   0\n0   0   1\n1   1   0\n1   1   0   1++6\n5\n2\n1\n2 x 6\n13+2nd stage add is\nimplemented in adders.1st stage add is\nimplemented in LUTs.\n2–20 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Adaptive Logic Modules\narithmetic chain runs vertically allo wing fast horizontal connections to \nTriMatrix memory and DSP blocks. A shared arithmetic chain can \ncontinue as far as a full column.\nSimilar to the carry chains, the shared arithmetic chains are also top- or \nbottom-half bypassable. Th is capability allows the shared arithmetic \nchain to cascade through half of the ALMs in a LAB while leaving the \nother half available for narrower fan-in functionality. Every other LAB column is top-half bypassable, wh ile the other LAB columns are bottom-\nhalf bypassable.\nSee the “MultiTrack Interconnect” on page 2–22  section for more \ninformation on shared arit hmetic chain interconnect.\nRegister Chain\nIn addition to the general routing ou tputs, the ALMs in an LAB have \nregister chain outputs. The register chain routing allows registers in the \nsame LAB to be cascaded together. Th e register chain interconnect allows \nan LAB to use LUTs for a single combinational function and the registers \nto be used for an unrelated shift re gister implementation. These resources \nspeed up connections between ALMs while saving local interconnect resources (see Figure 2–15 ). The Quartus II Compil er automatically takes \nadvantage of these resources to im prove utilization and performance.\nAltera Corporation 2–21\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–15. Register C hain within an LAB Note (1)\nNote to Figure 2–15 :\n(1) The combinational or adder logic can be utilized to implement an unrelated,  un-registered function.\nSee the “MultiTrack Interconnect” on page 2–22  section for more \ninformation on register chain interconnect.DQTo general or\nlocal routing\nreg0To general or\nlocal routingreg_chain_in\nadder0\nDQTo general or\nlocal routing\nreg1\nTo general or\nlocal routingadder1\nDQTo general or\nlocal routing\nreg0To general or\nlocal routing\nreg_chain_outadder0\nDQTo general or\nlocal routing\nreg1\nTo general or\nlocal routingadder1From Previous ALM\nWithin The LAB\nTo Next ALM\nwithin the LABCombinational\nLogicCombinational\nLogic\n2–22 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007MultiTrack Interconnect\nClear & Preset Logic Control\nLAB-wide signals control the logic for the register's clear and load/preset \nsignals. The ALM directly supports an asynchronous clear and preset \nfunction. The register preset is achi eved through the asynchronous load \nof a logic high. The direct asynchro nous preset does not require a NOT-\ngate push-back technique. Stratix II devices support simultaneous \nasynchronous load/preset, and clea r signals. An asynchronous clear \nsignal takes precedence if both signals are asserted simultaneously. Each \nLAB supports up to two clears and one load/preset signal.\nIn addition to the clear and load/pre set ports, Stratix II devices provide a \ndevice-wide reset pin ( DEV_CLRn ) that resets all registers in the device. \nAn option set before compilation in the Quartus II software controls this pin. This device-wide reset overrides all other control signals.\nMultiTrack \nInterconnectIn the Stratix II architecture, co nnections between ALMs, TriMatrix \nmemory, DSP blocks, and device I/O pi ns are provided by the MultiTrack \ninterconnect structur e with DirectDriveTM technology. The MultiTrack \ninterconnect consists of continuous , performance-optimi zed routing lines \nof different lengths and speeds used  for inter- and intra-design block \nconnectivity. The Quartus II Compiler au tomatically places critical design \npaths on faster interconnects to improve design performance.\nDirectDrive technology is a deterministic routing technology that ensures \nidentical routing resource usage for any function regardless of placement in the device. The MultiTrack interconnect and DirectDrive technology \nsimplify the integration stage of bloc k-based designing by eliminating the \nre-optimization cycles that typi cally follow desi gn changes and \nadditions.\nThe MultiTrack interconnect consists of row and column interconnects \nthat span fixed distances. A routing structure with fixed length resources \nfor all devices allows predictable and repeatable performance when \nmigrating through different device densities. Dedicated row interconnects route signals to and from LABs, DSP blocks, and TriMatrix \nmemory in the same row. These row resources include:\n■ Direct link interconnects between LABs and adjacent blocks\n■ R4 interconnects traversing fo ur blocks to the right or left\n■ R24 row interconnects for high-speed access across the length of the \ndevice\nAltera Corporation 2–23\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nThe direct link interconnect allows an LAB, DSP block, or TriMatrix \nmemory block to drive into the local in terconnect of its left and right \nneighbors and then back into itself. This provides fast communication \nbetween adjacent LABs and/or bloc ks without using row interconnect \nresources.\nThe R4 interconnects span four LABs, three LABs and one M512 RAM \nblock, two LABs and one M4K RAM block, or two LABs and one DSP \nblock to the right or left of a source LAB. These resources are used for fast \nrow connections in a four-LAB region . Every LAB has its own set of R4 \ninterconnects to drive either left or right. Figure 2–16  shows R4 \ninterconnect connections from an LAB.  R4 interconnects can drive and be \ndriven by DSP blocks and RAM blocks and row IOEs. For LAB \ninterfacing, a primary LAB or LAB neighbor can drive a given R4 interconnect. For R4 interconnects th at drive to the right, the primary \nLAB and right neighbor can drive on to the interconnect. For R4 \ninterconnects that drive to the left, the primary LAB and its left neighbor can drive on to the interconnect. R4 interconnects can drive other R4 \ninterconnects to extend the range of LABs they can drive. R4 \ninterconnects can also drive C4 an d C16 interconnects for connections \nfrom one row to another. Additional ly, R4 interconnects can drive R24 \ninterconnects. \nFigure 2–16. R4 Interconnect Connections Notes (1) , (2), (3)\nNotes to Figure 2–16 :\n(1) C4 and C16 interconnects can drive R4 interconnects.\n(2) This pattern is repeated for every LAB in the LAB row.\n(3) The LABs in Figure 2–16  show the 16 possible logical outputs per LAB.Primary\nLAB (2)R4 Interconnect\nDriving LeftAdjacent LAB can\nDrive onto Another\nLAB's R4 InterconnectC4 and C16\nColumn Interconnects (1)R4 Interconnect\nDriving Right\nLAB\nNeighborLAB\nNeighbor\n2–24 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007MultiTrack Interconnect\nR24 row interconnects span 24 LABs and provide the fastest resource for \nlong row connections between LABs, TriMatrix memory, DSP blocks, and \nRow IOEs. The R24 row interconnects can cross M-RAM blocks. R24 row \ninterconnects drive to other row or column interconnects at every fourth \nLAB and do not drive directly to LAB local interconnects. R24 row interconnects drive LAB local interconnects via R4 and C4 interconnects. \nR24 interconnects can drive R24, R4, C16, and C4 interconnects.\nThe column interconnect operates si milarly to the row interconnect and \nvertically routes signals to and from LABs, TriMatrix memory, DSP \nblocks, and IOEs. Each column of LABs is served by a dedicated column interconnect. These column resources include:\n■ Shared arithmetic chain interconnects in an LAB\n■ Carry chain interconnects in an LAB and from LAB to LAB\n■ Register chain interconnects in an LAB\n■ C4 interconnects traversing a distance  of four blocks in up and down \ndirection\n■ C16 column interconnects for high -speed vertical routing through \nthe device\nStratix II devices include an enhanced interconnect structure in LABs for \nrouting shared arithmetic chains and carry chains for efficient arithmetic \nfunctions. The register chain connection allows the register output of one \nALM to connect directly to the regist er input of the next ALM in the LAB \nfor fast shift registers. These ALM to ALM connections bypass the local \ninterconnect. The Quartus II Compiler  automatically takes advantage of \nthese resources to improve utilization and performance. Figure 2–17  \nshows the shared arithmetic chain,  carry chain and register chain \ninterconnects.\nAltera Corporation 2–25\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–17. Shared Arithmetic Chain,  Carry Chain & Register Chain \nInterconnects\nThe C4 interconnects span four LABs , M512, or M4K blocks up or down \nfrom a source LAB. Every LAB has its own set of C4 interconnects to drive \neither up or down. Figure 2–18  shows the C4 interc onnect connections \nfrom an LAB in a column. The C4 interconnects can drive and be driven \nby all types of architecture bloc ks, including DSP blocks, TriMatrix \nmemory blocks, and column and row IOEs. For LAB interconnection, a primary LAB or its LAB neighbor can drive a given C4 interconnect. C4 \ninterconnects can drive each other to extend their range as well as drive \nrow interconnects for colu mn-to-column connections.ALM 1\nALM 2\nALM 3\nALM 4\nALM 5\nALM 6\nALM 8ALM 7Carry Chain & Shared\nArithmetic Chain\nRouting to Adjacent ALM\nLocal\nInterconnectRegister Chain\nRouting to Adjacent\nALM's Register InpuLocal Interconnect\nRouting Among ALMs\nin the LAB\n2–26 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007MultiTrack Interconnect\nFigure 2–18. C4 Inte rconnect Connections Note (1)\nNote to Figure 2–18 :\n(1) Each C4 interconnect can drive either up or down four rows.C4 Interconnect\nDrives Local and R4\nInterconnects\nup to Four Rows\nAdjacent LAB candrive onto neighboringLAB's C4 interconnectC4 Interconnect\nDriving Up\nC4 Interconnect\nDriving DownLAB\nRow\nInterconnect\nLocal\nInterconnect\nAltera Corporation 2–27\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nC16 column interconnects span a length of 16 LABs and provide the \nfastest resource for long column connections between LABs, TriMatrix \nmemory blocks, DSP blocks, and IOEs. C16 interconnects can cross \nM-RAM blocks and also drive to row and column interconnects at every \nfourth LAB. C16 interconnects drive LAB local interconnects via C4 and R4 interconnects and do not drive LAB local interconnects directly.\nAll embedded blocks communicate with the logic array similar to LAB-\nto-LAB interfaces. Each block (that is, TriMatrix memory and DSP blocks) \nconnects to row and column interconnects and has local interconnect \nregions driven by row and column interconnects. These blocks also have direct link interconnects for fast co nnections to and from a neighboring \nLAB. All blocks are fed by the row LAB clocks, labclk[5..0] .\nTable 2–2  shows the Stratix II device’s routing scheme.\nTable 2–2.  Stratix II Device Routing Scheme (Part 1 of 2)\nSourceDestinationShared Arithmetic Chain\nCarry Chain\nRegister Chain\nLocal Interconnect\nDirect Link Interconnect\nR4 Interconnect\nR24 Interconnect\nC4 Interconnect\nC16 Interconnect\nALM\nM512 RAM Block\nM4K RAM Block\nM-RAM Block\nDSP Blocks\nColumn IOE\nRow IOE\nShared arithmetic chain v\nCarry chain v\nRegister chain v\nLocal interconnect vvvvvvv\nDirect link interconnect v\nR4 interconnect v vvvv\nR24 interconnect vvvv\nC4 interconnect vvv\nC16 interconnect vvvv\nALM vvvvvv v\nM512 RAM block vvv v\nM4K RAM block vvv v\nM-RAM block vvvv\nDSP blocks vv v\n2–28 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007TriMatrix Memory\nTriMatrix \nMemoryTriMatrix memory consists of three types of RAM blocks: M512, M4K, \nand M-RAM. Although thes e memory blocks are different, they can all \nimplement various types of memory with or without parity, including \ntrue dual-port, simple dual-port, and single-port RAM, ROM, and FIFO \nbuffers. Table 2–3  shows the size and features of the different RAM \nblocks.Column IOE vv v\nRow IOE vvvvTable 2–2.  Stratix II Device Routing Scheme (Part 2 of 2)\nSourceDestinationShared Arithmetic Chain\nCarry Chain\nRegister Chain\nLocal Interconnect\nDirect Link Interconnect\nR4 Interconnect\nR24 Interconnect\nC4 Interconnect\nC16 Interconnect\nALM\nM512 RAM Block\nM4K RAM Block\nM-RAM Block\nDSP Blocks\nColumn IOE\nRow IOE\nTable 2–3. TriMatrix Memory Features (Part 1 of 2)\nMemory FeatureM512 RAM Block \n(32 × 18 Bits)M4K RAM Block \n(128 × 36 Bits)M-RAM Block \n(4K × 144 Bits)\nMaximum performance 500 MHz 550 MHz 420 MHz\nTrue dual-port memory vv\nSimple dual-port memory vvv\nSingle-port memory vvv\nShift register vv\nROM vv (1)\nFIFO buffer vvv\nPack mode vv\nByte enable vvv\nAddress clock enable vv\nParity bits vvv\nMixed clock mode vvv\nMemory initialization ( .mif) vv\nAltera Corporation 2–29\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nMemory Block Size\nTriMatrix memory provides three different memory sizes for efficient \napplication support. The Quartus II soft ware automatically partitions the \nuser-defined memory into the embedded memory blocks using the most efficient size combinations. You can also manually assign the memory to \na specific block size or a mixture of block sizes.\nWhen applied to input registers, the asynchronous clear signal for the \nTriMatrix embedded memory immediately clears the input registers. \nHowever, the output of the memory block does not show the effects until the next clock edge. When applied to output registers, the asynchronous \nclear signal clears the output registers and the effects are seen \nimmediately.Simple dual-port memory \nmixed width supportvvv\nTrue dual-port memory mixed width support vv\nPower-up conditions Outputs cleared Outputs cleared Outputs unknown\nRegister clears Output registers Output registers Output registersMixed-port read-during-write Unknown output/old  data Unknown output/old data Unknown output\nConfigurations 512 × 1\n256 × 2\n128 × 464 × 864 × 9\n32 × 16\n32 × 184K × 1\n2K × 2\n1K × 4512 × 8512 × 9\n256 × 16\n256 × 18128 × 32\n128 × 3664K × 8\n64K × 9\n32K × 1632K × 1816K × 32\n16K × 36\n8K × 648K × 72\n4K × 128\n4K × 144\nNotes to Table 2–3 :\n(1) The M-RAM block does not support memory initiali zations. However, the M-RAM block can emulate a ROM \nfunction using a dual-port RAM bock. The Stratix II devi ce must write to the dual-port memory once and then \ndisable the write-enable ports afterwards.Table 2–3. TriMatrix Memory Features (Part 2 of 2)\nMemory FeatureM512 RAM Block \n(32 × 18 Bits)M4K RAM Block \n(128 × 36 Bits)M-RAM Block \n(4K × 144 Bits)\n2–30 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007TriMatrix Memory\nM512 RAM Block\nThe M512 RAM block is a simple dual-port memory block and is useful \nfor implementing small FIFO buffers, DSP , and clock domain transfer applications. Each block contains 576 RAM bits (includin g parity bits). \nM512 RAM blocks can be configured in the following modes:\n■ Simple dual-port RAM\n■ Single-port RAM\n■ FIFO\n■ ROM\n■ Shift register\n1 Violating the setup or hold time  on the memory block address \nregisters could corrupt memory contents. This applies to both \nread and write operations.\nWhen configured as RAM or ROM, you can use an initialization file to \npre-load the memory contents.\nM512 RAM blocks can have different cl ocks on its inputs and outputs. \nThe wren, datain, and write address registers are all clocked together \nfrom one of the two clocks feeding th e block. The read address, rden, and \noutput registers can be clocked by ei ther of the two cl ocks driving the \nblock. This allows the RAM block to operate in read/write or input/output clock modes. Only the ou tput register can be bypassed. The \nsix labclk  signals or local interconnect can drive the inclock , \noutclock , wren , rden , and outclr  signals. Because of the advanced \ninterconnect between the LAB and M512 RAM blocks, ALMs can also \ncontrol the wren  and rden  signals and the RAM clock, clock enable, and \nasynchronous clear signals. Figure 2–19  shows the M512 RAM block \ncontrol signal generation logic.\nThe RAM blocks in Stratix II devices have local interconnects to allow \nALMs and interconnects to drive into RAM blocks. The M512 RAM block \nlocal interconnect is driven by the R4, C4, and direct link interconnects \nfrom adjacent LABs. The M512 RAM bl ocks can communicate with LABs \non either the left or right side through these row interconnects or with \nLAB columns on the left or right side  with the column interconnects. The \nM512 RAM block has up to 16 direct li nk input connections from the left \nadjacent LABs and another 16 from the right adjacent LAB. M512 RAM \noutputs can also connect to left an d right LABs through direct link \ninterconnect. The M512 RAM block has equal opportunity for access and \nperformance to and from LABs on either its left or right side. Figure 2–20  \nshows the M512 RAM block to  logic array interface.\nAltera Corporation 2–31\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–19. M512 RAM Block Control Signals\ninclocken\noutclock inclockoutclocken\nrdenwrenDedicated\nRow LABClocks\nLocalInterconnect\nLocal\nInterconnectLocalInterconnect\nLocal\nInterconnect\nLocal\nInterconnect\nLocal\nInterconnectoutclr6\nLocalInterconnectLocalInterconnect\n2–32 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007TriMatrix Memory\nFigure 2–20. M512 RAM Block LAB Row Interface \nM4K RAM Blocks\nThe M4K RAM block includes support for true dual-port RAM. The M4K \nRAM block is used to implement buffer s for a wide variety of applications \nsuch as storing processor code, im plementing lookup  schemes, and \nimplementing larger memory applic ations. Each block contains 4,608 \nRAM bits (including parity bits). M4 K RAM blocks can be configured in \nthe following modes:\n■ True dual-port RAM\n■ Simple dual-port RAM\n■ Single-port RAM\n■ FIFO\n■ ROM\n■ Shift register\nWhen configured as RAM or ROM, you can use an initialization file to \npre-load the memory contents.dataout\nM512 RAM\nBlock\ndatainclocks16\nDirect link \ninterconnectfrom adjacent LABDirect link \ninterconnectto adjacent LAB\nDirect link \ninterconnectfrom adjacent LABDirect link \ninterconnectto adjacent LAB\nM512 RAM Block Local\nInterconnect RegionC4 Interconnect\nR4 Interconnect\ncontrol\nsignalsaddress\nLAB Row Clocks2\n6\nAltera Corporation 2–33\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nThe M4K RAM blocks allow for differ ent clocks on their inputs and \noutputs. Either of the two clocks feeding the block can clock M4K RAM \nblock registers (renwe, address, byte enable, datain, and output registers). \nOnly the output register can be bypassed. The six labclk  signals or local \ninterconnects can drive the control signals for the A and B ports of the M4K RAM block. ALMs can also control the clock_a , clock_b , \nrenwe_a , renwe_b , clr_a , clr_b , clocken_a , and clocken_b  \nsignals, as shown in Figure 2–21 .\nThe R4, C4, and direct link interconnects from adjacent LABs drive the \nM4K RAM block local interconnect. The M4K RAM blocks can communicate with LABs on either the left or righ t side through these row \nresources or with LAB columns on either  the right or left with the column \nresources. Up to 16 direct link input connections to the M4K RAM Block are possible from the left adjacent LABs and another 16 possible from the \nright adjacent LAB. M4K RAM block outputs can also connect to left and \nright LABs through direct link interconnect. Figure 2–22  shows the M4K \nRAM block to logic array interface.\nFigure 2–21. M4K RAM Bl ock Control Signals\nclock_b\nclocken_a clock_aclocken_b aclr_b\naclr_aDedicated\nRow LABClocks\nLocalInterconnect\nLocal\nInterconnectLocalInterconnect\nLocalInterconnect\nLocalInterconnect\nLocalInterconnect\nLocal\nInterconnect\nLocal\nInterconnectrenwe_b\nrenwe_a6\n2–34 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007TriMatrix Memory\nFigure 2–22. M4K RAM Block LAB Row Interface\nM-RAM Block\nThe largest TriMatrix memory block,  the M-RAM block, is useful for \napplications where a large volume of data must be stored on-chip. Each \nblock contains 589,824 RAM bits (inc luding parity bits). The M-RAM \nblock can be configured in the following modes:\n■ True dual-port RAM\n■ Simple dual-port RAM\n■ Single-port RAM\n■ FIFO\nYou cannot use an initialization file to initialize the contents of an M-RAM \nblock. All M-RAM block contents powe r up to an undefined value. Only \nsynchronous operation is supported in  the M-RAM block, so all inputs \nare registered. Output registers can be bypassed.dataout\nM4K RAM\nBlock\ndatain\naddress16\n36\nDirect link \ninterconnectfrom adjacent LABDirect link \ninterconnectto adjacent LAB\nDirect link \ninterconnectfrom adjacent LABDirect link \ninterconnectto adjacent LAB\nM4K RAM Block Local\nInterconnect RegionC4 InterconnectR4 Interconnect\nLAB Row Clocksclocksbyte\nenable control\nsignals\n6\nAltera Corporation 2–35\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nSimilar to all RAM blocks, M-RAM bloc ks can have different clocks on \ntheir inputs and outputs. Either of the two clocks feeding the block can \nclock M-RAM block registers (renwe, address, byte enable, datain, and \noutput registers). The output re gister can be bypassed. The six labclk \nsignals or local interconnect can drive the control signals for the A and B ports of the M-RAM block. ALMs can also control the clock_a , \nclock_b , renwe_a , renwe_b , clr_a , clr_b , clocken_a , and \nclocken_b  signals as shown in Figure 2–23 .\nFigure 2–23. M-RAM Block Control Signals\nThe R4, R24, C4, and direct link interconnects from adjacent LABs on \neither the right or left side drive the M-RAM block local interconnect. Up \nto 16 direct link input connections to  the M-RAM block are possible from \nthe left adjacent LABs and another 16 possible from the right adjacent LAB. M-RAM block outputs can also connect to left and right LABs \nthrough direct link interconnect. Figure 2–24  shows an example floorplan \nfor the EP2S130 device and the loca tion of the M-RAM interfaces. \nFigures 2–25  and 2–26  show the interface between the M-RAM block and \nthe logic array.clock_aclock_b clocken_a\nclocken_b aclr_aaclr_bDedicated\nRow LABClocks\nLocalInterconnect\nLocal\nInterconnectLocal\nInterconnect\nLocal\nInterconnectrenwe_a\nrenwe_b6\nLocal\nInterconnectLocal\nInterconnect\nLocal\nInterconnect\nLocal\nInterconnectLocal\nInterconnect\nLocal\nInterconnectLocal\nInterconnectLocal\nInterconnect\n2–36 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007TriMatrix Memory\nFigure 2–24. EP2S130 Device with  M-RAM Interface Locations Note (1)\nNote to Figure 2–24 :\n(1) The device shown is an EP2S130 device. The number and position of M-RAM bloc ks varies in other devices.DSP\nBlocksDSP\nBlocksM4K\nBlocksM512\nBlocksLABsM-RAM\nBlock\nM-RAM\nBlock\nM-RAM\nBlockM-RAM\nBlock\nM-RAM\nBlock\nM-RAM\nBlockM-RAM blocks interface to \nLABs on right and left sides for\neasy access to horizontal I/O pins\nAltera Corporation 2–37\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–25. M-RAM Block LAB Row Interface Note (1)\nNote to Figure 2–25 :\n(1) Only R24 and C16 interconnects cross the M-RAM block boundaries.M-RAM Block\nPort B Port ARow Unit Interface Allows LAB\nRows to Drive Port B Datain,\nDataout, Address and Control\nSignals to and from M-RAM BlockRow Unit Interface Allows LAB\nRows to Drive Port A Datain,\nDataout, Address and Control\nSignals to and from M-RAM Block\nLABs in Row\nM-RAM BoundaryLABs in Row\nM-RAM BoundaryLAB Interface\nBlocksL0\nL1\nL2\nL3\nL4L5R0\nR1\nR2\nR3\nR4R5\n2–38 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007TriMatrix Memory\nFigure 2–26. M-RAM Row Unit Interface to Interconnect\nTable 2–4  shows the input and output data  signal connections along with \nthe address and control signal input co nnections to the ro w unit interfaces \n(L0 to L5 and R0 to R5).LAB\nRow Interface BlockM-RAM Block\n16\nUp to 28datain_a[ ]\naddressa[ ]addr_ena_arenwe_abyteena A[ ]\nclocken_aclock_aaclr_a\nM-RAM Block to\nLAB Row Interface\nBlock Interconnect RegionR4 and R24 Interconnects C4 Interconnect\nDirect Link\nInterconnectsdataout_a[ ]Up to 16\nAltera Corporation 2–39\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nf See the TriMatrix Embedded Memory Blocks in Stratix II & Stratix II GX \nDevices  chapter in volume 2 of the Stratix II Device Handbook  or the \nStratix II GX Device Handbook  for more information on TriMatrix \nmemory.Table 2–4. M-RAM Row Interface Unit Signals\nUnit Interface Block Input  Signals Output Signals\nL0 datain_a[14..0]\nbyteena_a[1..0]dataout_a[11..0]\nL1 datain_a[29..15]\nbyteena_a[3..2]dataout_a[23..12]\nL2 datain_a[35..30]\naddressa[4..0]addr_ena_a\nclock_a\nclocken_arenwe_a\naclr_adataout_a[35..24]\nL3 addressa[15..5]\ndatain_a[41..36]dataout_a[47..36]\nL4 datain_a[56..42]\nbyteena_a[5..4]dataout_a[59..48]\nL5 datain_a[71..57]\nbyteena_a[7..6]dataout_a[71..60]\nR0 datain_b[14..0]\nbyteena_b[1..0]dataout_b[11..0]\nR1 datain_b[29..15]\nbyteena_b[3..2]dataout_b[23..12]\nR2 datain_b[35..30]\naddressb[4..0]\naddr_ena_b\nclock_bclocken_b\nrenwe_b\naclr_bdataout_b[35..24]\nR3 addressb[15..5]\ndatain_b[41..36]dataout_b[47..36]\nR4 datain_b[56..42]\nbyteena_b[5..4]dataout_b[59..48]\nR5 datain_b[71..57]\nbyteena_b[7..6]dataout_b[71..60]\n2–40 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Digital Signal Processing Block\nDigital Signal \nProcessing \nBlockThe most commonly used DSP functions are FIR filters, complex FIR \nfilters, IIR filters, fast Fourier tr ansform (FFT) functions, direct cosine \ntransform (DCT) functions, and correlators. All of these use the multiplier \nas the fundamental building block. Ad ditionally, some applications need \nspecialized operations such as mul tiply-add and multiply-accumulate \noperations. Stratix II devices provide DSP blocks to meet the arithmetic \nrequirements of these functions.\nEach Stratix II device has from two to four columns of DSP blocks to \nefficiently implement DSP functions faster than ALM-based \nimplementations. Stratix I I devices have up to 24 DSP blocks per column \n(see Table 2–5 ). Each DSP block can be configured to support up to:\n■ Eight 9 × 9-bit multipliers\n■ Four 18 × 18-bit multipliers\n■ One 36 × 36-bit multiplier\nAs indicated, the Stratix II DSP block can support one 36 × 36-bit \nmultiplier in a single DSP block. Th is is true for any combination of \nsigned, unsigned, or mixed sign multiplications.\n1 This list only shows functions that  can fit into a single DSP block. \nMultiple DSP blocks can support larger multiplication functions.\nAltera Corporation 2–41\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–27  shows one of the columns with surrounding LAB rows.\nFigure 2–27. DSP Blocks Arranged in Columns\nDSP Block\nColumn\n4 LAB\nRowsDSP Block\n2–42 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Digital Signal Processing Block\nTable 2–5  shows the number of DSP bloc ks in each Stratix II device.\nDSP block multipliers can optionally  feed an adder/subtractor or \naccumulator in the block depending on the configuration. This makes routing to ALMs easier, saves ALM routing resources, and increases \nperformance, because all connections and blocks are in the DSP block. \nAdditionally, the DSP block input regi sters can efficiently implement shift \nregisters for FIR filter applications, and DSP blocks support Q1.15 format \nrounding and saturation.\nFigure 2–28  shows the top-level diagram of the DSP block configured for \n18 × 18-bit multiplier mode.Table 2–5. DSP Blocks in Stratix II Devices  Note (1)\nDevice DSP BlocksTotal 9 × 9 \nMultipliersTotal 18 × 18 \nMultipliersTotal 36 × 36 \nMultipliers\nEP2S15 12 96 48 12\nEP2S30 16 128 64 16\nEP2S60 36 288 144 36EP2S90 48 384 192 48\nEP2S130 63 504 252 63\nEP2S180 96 768 384 96\nNote to Table 2–5 :\n(1) Each device has either the numbers of 9 × 9-, 18 × 18-, or 36 × 36-bit multipliers \nshown. The total number of multipliers for each device is not the sum of all the \nmultipliers.\nAltera Corporation 2–43\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–28. DSP Block Diagram fo r 18 × 18-Bit Configuration\nAdder/\nSubtractor/\nAccumulator\n1\nAdderMultiplier BlockPRN\nCLRNDQ\nENA\nPRN\nCLRNDQ\nENAPRN\nCLRNDQ\nENA\nPRN\nCLRNDQ\nENA\nPRN\nCLRNDQ\nENAPRN\nCLRNDQ\nENA\nPRN\nCLRNDQ\nENAPRN\nCLRNDQ\nENA\nPRN\nCLRNDQ\nENA\nPRN\nCLRNDQ\nENAPRN\nCLRNDQ\nENA\nPRN\nCLRNDQ\nENASummation\nBlockAdder Output Block\nAdder/\nSubtractor/\nAccumulator\n2Q1.15\nRound/\nSaturate\nQ1.15\nRound/\nSaturate\nQ1.15\nRound/\nSaturate\nQ1.15\nRound/\nSaturate\nto MultiTrack\nInterconnectCLRNDQ\nENAFrom the row\ninterface blockOptional Serial Shift\nRegister Inputs from\nPrevious DSP Block\nOptional Serial Shift\nRegister Outputs to\nNext DSP Block\nin the Column\nOptional Input Register\nStage with Parallel Input or\nShift Register ConfigurationOptional Pipline\nRegister StageSummation Stage\nfor Adding Four\nMultipliers TogetherOptional Stage Configurable\nas Accumulator or Dynamic\nAdder/SubtractorOutput\nSelection\nMultiplexer\nQ1.15\nRound/\nSaturate\nQ1.15\nRound/\nSaturate\n2–44 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Digital Signal Processing Block\nModes of Operation\nThe adder, subtractor, and accumulate functions of a DSP block have four \nmodes of operation:\n■ Simple multiplier\n■ Multiply-accumulator\n■ Two-multipliers adder\n■ Four-multipliers adder\nTable 2–6  shows the different number of multipliers possible in each DSP \nblock mode according to size. Thes e modes allow the DSP blocks to \nimplement numerous applications for DSP including FFTs, complex FIR, \nFIR, and 2D FIR filters, equalizers, IIR, correlators, matrix multiplication and many other functions. The DSP blocks also support mixed modes \nand mixed multiplier sizes in the same  block. For example, half of one \nDSP block can implement one 18 × 18-bit multiplier in multiply-\naccumulator mode, while the other half  of the DSP block implements four \n9 × 9-bit multipliers in simple multiplier mode.\nDSP Block Interface\nStratix II device DSP block input register s can generate a shift register that \ncan cascade down in the same DSP block column. Dedicated connections \nbetween DSP blocks provide fast connections between the shift register inputs to cascade the shift register chains. You can cascade registers \nwithin multiple DSP blocks for 9 × 9- or 18 × 18-bit FIR filters larger than \nfour taps, with additional adder stag es implemented in ALMs. If the DSP \nblock is configured as 36 × 36 bits, th e adder, subtractor, or accumulator \nstages are implemented in ALMs. Each DSP block can route the shift \nregister chain out of the block to ca scade multiple columns of DSP blocks.Table 2–6. Multiplier Size & C onfigurations per DSP Block\nDSP Block Mode 9 × 9 18 × 18 36 × 36\nMultiplier Eight multipliers with \neight product outputsFour multipliers with four \nproduct outputsOne multiplier with one \nproduct output\nMultiply-accumulator - Two 52-bit multiply-\naccumulate blocks -\nTwo-multipliers adder Four two-multiplier adder \n(two 9 × 9 complex multiply)Two two-multiplier adder \n(one 18 × 18 complex multiply) -\nFour-multipliers adder Two four-multi plier adder One four-multiplier adder  -\nAltera Corporation 2–45\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nThe DSP block is divided into four bl ock units that interface with four \nLAB rows on the left and right. Each block unit can be considered one \ncomplete 18 × 18-bit multiplier with 36 inputs and 36 outputs. A local \ninterconnect region is associated with  each DSP block. Like an LAB, this \ninterconnect region can be fed with 16 direct link interconnects from the \nLAB to the left or right of the DSP block in the same row. R4 and C4 \nrouting resources can access the DSP block's local interconnect region. \nThe outputs also work si milarly to LAB outputs as well. Eighteen outputs \nfrom the DSP block can drive to th e left LAB through direct link \ninterconnects and eighteen can drive to the right LAB though direct link \ninterconnects. All 36 outputs can drive to R4 and C4 routing interconnects. Outputs can drive right- or left-column routing. \nFigures 2–29  and 2–30  show the DSP block interfaces to LAB rows. \nFigure 2–29. DSP Block Interconnect Interface\nA1[17..0]\nB1[17..0]\nA2[17..0]\nB2[17..0]\nA3[17..0]\nB3[17..0]\nA4[17..0]\nB4[17..0]OA[17..0]\nOB[17..0]\nOC[17..0]\nOD[17..0]\nOE[17..0]\nOF[17..0]\nOG[17..0]\nOH[17..0]DSP Block\nR4, C4 & Direct\nLink InterconnectsR4, C4 & Direct\nLink Interconnects\n2–46 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Digital Signal Processing Block\nFigure 2–30. DSP Block Interface to Interconnect\nA bus of 44 control signals feeds the entire DSP block. These signals \ninclude clocks, asynchronous clears, clock enables, signed/unsigned control signals, addition and subtraction control signals, rounding and \nsaturation control signals, and accumulator synchronous loads. The clock \nsignals are routed from LAB row cloc ks and are generated from specific \nLAB rows at the DSP block interface. LAB LAB\nRow Interface\nBlockDSP Block\nRow Structure\n16\nOA[17..0]OB[17..0]A[17..0]\nB[17..0]\nDSP Block to\nLAB Row Interface\nBlock Interconnect Region36 Inputs per Row 36 Outputs per RowR4 InterconnectC4 InterconnectDirect Link Interconnect\nfrom Adjacent LABDirect Link Outputs\nto Adjacent LABsDirect Link Interconnect\nfrom Adjacent LAB\n3636\n3636\nControl121618\nAltera Corporation 2–47\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nThe LAB row source for control signals, data inputs, and outputs is \nshown in Table 2–7 .\nf See the DSP Blocks in Stratix I I & Stratix II GX Devices  chapter in \nvolume 2 of the Stratix II Device Handbook  or the Stratix II GX Device \nHandbook, for more information on DSP blocks.Table 2–7. DSP Block Signal Sources & Destinations\nLAB Row at \nInterfaceControl Signals Generated Data Inputs Data Outputs\n0c l o c k 0\naclr0\nena0mult01_saturate\naddnsub1_round/ accum_round\naddnsub1signa\nsourcea\nsourcebA1[17..0]\nB1[17..0]OA[17..0]\nOB[17..0]\n1c l o c k 1\naclr1\nena1accum_saturate\nmult01_round\naccum_sloadsourcea\nsourceb\nmode0A2[17..0]\nB2[17..0]OC[17..0]\nOD[17..0]\n2c l o c k 2\naclr2ena2\nmult23_saturate\naddnsub3_round/ accum_roundaddnsub3\nsign_b\nsourceasourcebA3[17..0]\nB3[17..0]OE[17..0]\nOF[17..0]\n3c l o c k 3\naclr3\nena3\naccum_saturatemult23_round\naccum_sload\nsourceasourceb\nmode1A4[17..0]\nB4[17..0]OG[17..0]\nOH[17..0]\n2–48 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007PLLs & Clock Networks\nPLLs & Clock \nNetworksStratix II devices provide a hierarchical clock structure and multiple PLLs \nwith advanced features. The large number of clocking resources in \ncombination with the clock synthesi s precision provid ed by enhanced \nand fast PLLs provides a comple te clock management solution.\nGlobal & Hierarchical Clocking\nStratix II devices provide 16 dedicat ed global clock networks and \n32 regional clock networks (eight per device quadrant). These clocks are \norganized into a hierarch ical clock structure that allows for up to \n24 clocks per device region with low skew and delay. This hierarchical \nclocking scheme provides up to 48 un ique clock domains in Stratix II \ndevices.\nThere are 16 dedicated clock pins ( CLK[15..0] ) to drive either the global \nor regional clock networks . Four clock pins drive each side of the device, \nas shown in Figures 2–31  and 2–32 . Internal logic and enhanced and fast \nPLL outputs can also driv e the global and regional clock networks. Each \nglobal and regional clock has a cloc k control block, which controls the \nselection of the clock source and dynamically enables/disables the clock \nto reduce power consumption. Table 2–8  shows global and regional clock \nfeatures.\nGlobal Clock Network\nThese clocks drive throughout the entire device, feeding all device quadrants. The global clock networks can be used as clock sources for all resources in the device-IOEs, ALMs, DSP blocks, and all memory blocks. \nThese resources can also be used for control signals, such as clock enables \nand synchronous or asynch ronous clears fed from the external pin. The Table 2–8. Global & Regional Clock Features\nFeature Global Clocks Regional Clocks\nNumber per device 16 32\nNumber available per \nquadrant16 8\nSources CLK pins, PLL outputs, \nor internal logicCLK pins, PLL outputs, \nor internal logic\nDynamic clock source \nselectionv (1)\nDynamic enable/disable vv\nNote to Table 2–8 :\n(1) Dynamic source clock selection is supported for selecting between CLKp  pins and \nPLL outputs only.\nAltera Corporation 2–49\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nglobal clock networks can also be driv en by internal logic for internally \ngenerated global clocks and asynchrono us clears, clock enables, or other \ncontrol signals with large fanout. Figure 2–31  shows the 16 dedicated CLK \npins driving global clock networks.\nFigure 2–31. Global Clocking\nRegional Clock Network\nThere are eight regional clock networks RCLK[7..0]  in each quadrant of \nthe Stratix II device that are driven by the dedicated CLK[15..0]  input \npins, by PLL outputs, or by internal  logic. The regional clock networks \nprovide the lowest clock delay and skew for logic contained in a single \nquadrant. The CLK clock pins symmetrically drive the RCLK  networks in \na particular quadra nt, as shown in Figure 2–32 . Global Clock [15..0]CLK[15..12]\nCLK[3..0]\nCLK[7..4]CLK[11..8]  Global Clock [15..0]\n2–50 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007PLLs & Clock Networks\nFigure 2–32. Regional Clocks\nDual-Regional Clock Network\nA single source ( CLK pin or PLL output) can generate a dual-regional \nclock by driving two regi onal clock network lines in adjacent quadrants \n(one from each quadrant). This allows logic that spans multiple quadrants to utilize the same low skew clock. The routing of this clock \nsignal on an entire side has approximately the same speed but slightly \nhigher clock skew when compared with a clock signal that drives a single \nquadrant. Internal logic-array routing can also drive a dual-regional \nclock. Clock pins and enhanced PL L outputs on the top and bottom can \ndrive horizontal dual-regional clocks. Clock pins and fast PLL outputs on the left and right can drive vertical dual-regional clocks, as shown in \nFigure 2–33 . Corner PLLs cannot drive dual-regional clocks.RCLK[3..0]\nRCLK[7..4]\nRCLK[11..8] RCLK[15..12]RCLK[31..28] RCLK[27..24]\nRCLK[19..16]RCLK[23..20]CLK[15..12]\nCLK[3..0]\nCLK[7..4]CLK[11..8]\nRegional Clocks Only Drive a Device \nQuadrant from Specified CLK Pins, PLLs or Core Logic within that Quadrant  \nAltera Corporation 2–51\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–33. Dual-Regional Clocks\nCombined Resources\nWithin each quadrant, there are 24 distinct dedicated clocking resources \nconsisting of 16 global clock line s and eight regional clock lines. \nMultiplexers are used with these cl ocks to form busses to drive LAB row \nclocks, column IOE clocks, or row IOE clocks. Another multiplexer is \nused at the LAB level to select three of the six row clocks to feed the ALM \nregisters in the LAB (see Figure 2–34 ).\nFigure 2–34. Hierarchical Clock Networks Per QuadrantClock Pins or PLL Clock Outputs\nCan Drive Dual-Regional Network\nCLK[15..12]\nCLK[11..8]\nCLK[7..4]CLK[3..0]\nPLLs PLLsClock Pins or PLL Clock\nOutputs Can Drive\nDual-Regional NetworkCLK[15..12]\nCLK[11..8]\nCLK[7..4]CLK[3..0]\nClock [23..0]Column I/O Cell\nIO_CLK[7..0]\nLab Row Clock [5..0]\nRow I/O Cell\nIO_CLK[7..0] Global Clock Network [15..0]\nRegional Clock Network [7..0]Clocks Available\nto a Quadrant\nor Half-Quadrant\n2–52 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007PLLs & Clock Networks\nIOE clocks have row and column bloc k regions that are clocked by eight \nI/O clock signals chosen from th e 24 quadrant clock resources. \nFigures 2–35  and 2–36  show the quadrant relati onship to the I/O clock \nregions.\nFigure 2–35. EP2S15 & EP2S30 Device I/O Clock Groups\nIO_CLKC[7:0]\nIO_CLKF[7:0] IO_CLKE[7:0]IO_CLKA[7:0] IO_CLKB[7:0]\nIO_CLKD[7:0]IO_CLKH[7:0]\nIO_CLKG[7:0]\n88\n24 Clocks in\nthe Quadrant24 Clocks in\nthe Quadrant24 Clocks in\nthe Quadrant24 Clocks in\nthe Quadrant8\n88\n88 8\nI/O Clock Regions\nAltera Corporation 2–53\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–36. EP2S60, EP2S90, EP2S130 & EP2S180 Device I/O Clock Groups\nYou can use the Quartus II software to control whether a clock input pin \ndrives either a global, regional, or dual-regional clock network. The \nQuartus II software automatically sele cts the clocking resources if not \nspecified.\nClock Control Block\nEach global clock, regional clock, and PLL external cl ock output has its \nown clock control block. The co ntrol block has two functions:\n■ Clock source selection (dynamic selection for global clocks)\n■ Clock power-down (dynamic clock enable/disable)IO_CLKJ[7:0] IO_CLKI[7:0]IO_CLKA[7:0] IO_CLKB[7:0]\n824 Clocks in the\nQuadrant\n24 Clocks in the\nQuadrant24 Clocks in the\nQuadrant\n24 Clocks in the\nQuadrant\n8 8 8I/O Clock Regions\nIO_CLKL[7:0] IO_CLKK[7:0]IO_CLKC[7:0] IO_CLKD[7:0]\n888 8\n8\n8\n8\n88\n8\n8\n8IO_CLKE[7:0]\nIO_CLKF[7:0]\nIO_CLKG[7:0]\nIO_CLKH[7:0]IO_CLKN[7:0]\nIO_CLKM[7:0]IO_CLKP[7:0]\nIO_CLKO[7:0]\n2–54 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007PLLs & Clock Networks\n1 When using the global or regi onal clock control blocks in \nStratix II devices to select between multiple clocks or to enable \nand disable clock networks, be aw are of possible narrow pulses \nor glitches when switching from one clock signal to another. A \nglitch or runt pulse has a width th at is less than the width of the \nhighest frequency input clock si gnal. To prevent logic errors \nwithin the FPGA, Altera recomm ends that you build circuits \nthat filter out glitches and runt pulses.\nFigures 2–37  through 2–39  show the clock control block for the global \nclock, regional clock, and PLL ex ternal clock outp ut, respectively.\nFigure 2–37. Global Clock Control Blocks\nNotes to Figure 2–37 :\n(1) These clock select signals can be dynamically controlled through internal logic \nwhen the device is operating in user mode.\n(2) These clock select signals can only be set through a configuration file ( .sof or .pof) \nand cannot be dynamically controlled during user mode operation.CLKp\nPins\nPLL Counter\nOutputs\nInternal\nLogicCLKn\nPin\nEnable/\nDisable\nGCLKInternal\nLogicStatic Clock SelectThis multiplexer supports\nUser-Controllable\nDynamic SwitchingCLKSELECT[1..0]\n(1)\n(2)22\n2\nAltera Corporation 2–55\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–38. Regional Clock Control Blocks\nNotes to Figure 2–38 :\n(1) These clock select signals can only be set through a configuration file ( .sof or .pof) \nand cannot be dynamically controlled during user mode operation.\n(2) Only the CLKn  pins on the top and bottom of the de vice feed to regional clock select \nblocks.The clock outputs from corner PLLs cannot be dynamically selected through the global clock control block.\n(3) The clock outputs from corner PLLs ca nnot be dynamically selected through the \nglobal clock control block.CLKp\nPin\nPLL Counter\nOutputsInternal\nLogicCLKn\nPin\nEnable/\nDisable\nRCLKInternal\nLogicStatic Clock Select (1)2(2)\n(3)\n2–56 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007PLLs & Clock Networks\nFigure 2–39. External PLL Output Clock Control Blocks\nNotes to Figure 2–39 :\n(1) These clock select signals can only be set through a configuration file ( .sof or .pof) \nand cannot be dynamically controlled during user mode operation.\n(2) The clock control block feed s to a multiplexer within the PLL_OUT  pin’s IOE. The \nPLL_OUT  pin is a dual-purpose pin. Therefore, this multiplexer selects either an \ninternal signal or the output of the clock control block.\nFor the global clock control block, the clock source selection can be \ncontrolled either statically or dynami cally. The user has the option of \nstatically selecting the clock source by using the Quartus II software to set specific configuration bits in the configuration file ( .sof or .pof) or the \nuser can control the selection dynamically by using internal logic to drive \nthe multiplexor select inputs. When selecting statically, the clock source can be set to any of the inputs to th e select multiplexor. When selecting \nthe clock source dynamically, you can either select between two PLL \noutputs (such as the C0 or C1 outputs from one PLL), between two PLLs (such as the C0/C1 clock output of on e PLL or the C0/C1 c1ock output of \nthe other PLL), between tw o clock pins (such as CLK0  or CLK1 ), or \nbetween a combination of clock pins or PLL outputs. The clock outputs \nfrom corner PLLs cannot be dynami cally selected through the global \ncontrol block.\nFor the regional and PLL_OUT  clock control block, the clock source \nselection can only be controlled statically using configuration bits. Any of \nthe inputs to the clock select multiplex or can be set as the clock source.PLL Counter\nOutputs (c[5..0])\nEnable/\nDisable\nPLL_OUT\nPinInternal\nLogicStatic Clock Select\nIOE(1)\nStatic Clock\nSelect (1)6\nInternal\nLogic(2)\nAltera Corporation 2–57\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nThe Stratix II clock networks can be disabled (powered down) by both \nstatic and dynamic approaches. When  a clock net is powered down, all \nthe logic fed by the clock net is in an  off-state thereby reducing the overall \npower consumption of the device.\nThe global and regional clock networks can be powered down statically \nthrough a setting in the configuration ( .sof or .pof) file. Clock networks \nthat are not used are automatically powered down through configuration \nbit settings in the configuration file  generated by the Quartus II software.\nThe dynamic clock enable/disable fe ature allows the internal logic to \ncontrol power up/down synchronously on GCLK and RCLK  nets and \nPLL_OUT  pins. This function is independent of the PLL and is applied \ndirectly on the clock network or PLL_OUT  pin, as shown in Figures 2–37  \nthrough  2–39 .\n1 The following restrictions for the input clock pins apply:\n•CLK0 pin -> inclk[0] of CLKCTRL\n\x81CLK1 pin -> inclk[1] of CLKCTRL\n\x81CLK2 pin -> inclk[0] of CLKCTRL\n\x81CLK3 pin -> inclk[1] of CLKCTRL\nIn general, even CLK numbers connect to the inclk[0]  port of \nCLKCTRL , and odd CLK numbers connect to the inclk[1]  port \nof CLKCTRL .\nFailure to comply with these restrictions will result in a no-fit \nerror.\nEnhanced & Fast PLLs\nStratix II devices provide robust clock management and synthesis using up to four enhanced PLLs and eigh t fast PLLs. These PLLs increase \nperformance and provid e advanced clock interfacing and clock-\nfrequency synthesis. With features such as clock switchover, \nspread-spectrum clocking, reconfigurab le bandwidth, phase control, and \nreconfigurable phase shifting, the Stratix II device’s enhanced PLLs \nprovide you with complete control of clocks and system timing. The fast \nPLLs provide general purpose clocki ng with multiplication and phase \nshifting as well as high-speed outp uts for high-speed differential I/O \nsupport. Enhanced and fast PLLs work together with the Stratix II \nhigh-speed I/O and advanc ed clock architecture to provide significant \nimprovements in system performance and bandwidth.\n2–58 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007PLLs & Clock Networks\nThe Quartus II software enables the PLLs and their fe atures without \nrequiring any external devices. Table 2–9  shows the PLLs available for \neach Stratix II device and their type.\nTable 2–9. Stratix II Devi ce PLL Availability\nDeviceFast PLLs Enhanced PLLs\n1234789 1 0 56 1 1 1 2\nEP2S15 vvvv vv\nEP2S30 vvvv vv\nEP2S60 (1)vvvvvvvvvvvv\nEP2S90 (2)vvvvvvvvvvvv\nEP2S130 (3)vvvvvvvvvvvv\nEP2S180 vvvvvvvvvvvv\nNotes to Table 2–9 :\n(1) EP2S60 devices in the 1020-pin package contain 12 PLLs. EP2S60 devices in the 484-pin and 672-pin packages \ncontain fast PLLs 1–4 and enhanced PLLs 5 and 6.\n(2) EP2S90 devices in the 1020-pin and 1508-pin packages contain 12 PLLs. EP2S90 devices in the 484-pin and 780-pin \npackages contain fast PLLS 1–4 and enhanced PLLs 5 and 6.\n(3) EP2S130 devices in the 1020-pin and 1508-pin packages contain 12PLLs. The EP2S130 device in the 780-pin package \ncontains fast PLLs 1–4 and enhanced PLLs 5 and 6.\nAltera Corporation 2–59\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nTable 2–10  shows the enhanced PLL and fast PLL features in Stratix II \ndevices. \nTable 2–10. Stratix II PLL Features\nFeature Enhanced PLL Fast PLL\nClock multiplication and division m/(n × post-scale counter) (1) m/(n × post-scale counter) (2)\nPhase shift Down to 125-ps increments (3), (4) Down to 125-ps increments (3), (4)\nClock switchover vv  (5)\nPLL reconfiguration vv\nReconfigurable bandwidth vv\nSpread spectrum clocking v\nProgrammable duty cycle vv\nNumber of internal clock outputs 6 4\nNumber of external clock output s Three differential/six single-ended (6)\nNumber of feedback clock inputs O ne single-ended or differential\n(7), (8)\nNotes to Table 2–10 :\n(1) For enhanced PLLs, m ranges from 1 to 256, while n and post-scale counters range from 1 to 512 with 50% duty \ncycle.\n(2) For fast PLLs, m, and post-scale counters range from 1 to 32. The n counter ranges from 1 to 4.\n(3) The smallest phase shif t is determined by the voltage controlle d oscillator (VCO) period divided by 8.\n(4) For degree increments, Stratix II device s can shift all output frequencies in in crements of at least 45. Smaller degree \nincrements are possible depending on the frequency and divide parameters.\n(5) Stratix II fast PLLs only support manual clock switchover.\n(6) Fast PLLs can drive to any I/O pin as an external clock. For high-speed differential I/O pins, the device uses a data \nchannel to generate txclkout.\n(7) If the feedback input is used, you lose one (or two, if FBIN is differential) external clock output pin.\n(8) Every Stratix II device has at least two enhanced PLLs wi th one single-ended or differential external feedback input \nper PLL.\n2–60 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007PLLs & Clock Networks\nFigure 2–40  shows a top-level diagram of the Stratix II device and PLL \nfloorplan.\nFigure 2–40. PLL Locations\nFigures 2–41  and 2–42  shows the global and regi onal clocking from the \nfast PLL outputs and the side clock pins. FPLL7CLK FPLL10CLK\nFPLL9CLKCLK[8..11]\nFPLL8CLKCLK[3..0]7\n1\n2\n810\n4\n3\n95 11\n6 12\nCLK[7..4]CLK[15..12]\nPLLs\nAltera Corporation 2–61\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–41. Global & Regional Clock C onnections from Cent er Clock Pins & \nFast PLL Outputs Note (1)\nNotes to Figure 2–41 :\n(1) EP2S15 and EP2S30 devices only have four fast PLLs (1, 2, 3, and 4), but the \nconnectivity from these four PLLs to th e global and regional clock networks \nremains the same as shown.\n(2) The global or regional clocks in a fast PLL's quadrant can drive the fast PLL input.  \nThe global or regional clock input can be driven by an output from another PLL, a pin-driven dedicated global or regional clock, or through a clock control block, \nprovided the clock control block is fed by an output from another PLL or a \npin-driven dedicated global or regional clock. An internally generated global \nsignal cannot drive the PLL.\nC0\nC1\nC2C3Fast\nPLL 1\nRCK0 RCK2\nRCK1 RCK3GCK0 GCK2 GCK9 GCK11\nGCK1 GCK3 GCK8 GCK10RCK4 RCK6\nRCK5 RCK7RCK17\nRCK16 RCK18RCK19 RCK21 RCK23\nRCK20 RCK22C0\nC1C2\nC3Fast\nPLL 2Logic Array\nSignal Input\nTo Clock\nNetworkCLK0\nCLK1\nCLK2\nCLK3C0\nC1\nC2C3Fast\nPLL 4\nC0\nC1C2\nC3Fast\nPLL 3CLK11\nCLK10\nCLK9\nCLK8\n2–62 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007PLLs & Clock Networks\nFigure 2–42. Global & Regional Clock C onnections from Corn er Clock Pins & \nFast PLL Outputs Note (1)\nNote to Figure 2–42 :\n(1) The corner fast PLLs can also be driv en through the global or regional clock \nnetworks. The global or regional clock in put can be driven by an output from \nanother PLL, a pin-driven dedicated global or regional clock, or through a clock control block, provided the clock control block is fed by an output from another \nPLL or a pin-driven dedicated global or regional clock. An internally generated \nglobal signal cannot drive the PLL.\nC0\nC1C2C3Fast\nPLL 7RCK0 RCK2RCK1 RCK3\nGCK0 GCK2 GCK9 GCK11\nGCK1 GCK3 GCK8 GCK10RCK4 RCK6\nRCK5 RCK7RCK17\nRCK16 RCK18RCK19RCK21 RCK23RCK20 RCK22\nC0\nC1\nC2\nC3Fast\nPLL 8C0\nC1C2C3Fast\nPLL 10\nC0\nC1\nC2\nC3Fast\nPLL 9\nFPLL7CLK\nFPLL8CLKFPLL10CLK\nFPLL9CLK\nAltera Corporation 2–63\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–43  shows the global and regional  clocking from enhanced PLL \noutputs and top and bottom CLK pins. The connections to the global and \nregional clocks from the top clock pins and enhanced PLL outputs is \nshown in Table 2–11 . The connections to the cloc ks from the bottom clock \npins is shown in Table 2–12 . \n2–64 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007PLLs & Clock Networks\nFigure 2–43. Global & Regional Clock Connections from Top & Bottom Cl ock Pins & Enhanced PLL Outputs \nNotes (1) , (2), and (3)\nNotes to Figure 2–43 :\n(1) EP2S15 and EP2S30 devices only have two enhanced PLLs (5 and 6), but the connectivity from these two PLLs to \nthe global and regional clock networks remains the same as shown.\n(2) If the design uses the feedback inpu t, you lose one (or two, if FBIN is dif ferential) external clock output pin.\n(3) The enhanced PLLs can also be driven through the global  or regional clock netowrks. The global or regional clock \ninput can be driven by an output from another PLL, a pi n-driven dedicated global or regional clock, or through a \nclock control block provided the clock control block is fed by an output from another PLL or a pin-driven dedicated \nglobal or regional clock. An internally generated global signal cannot drive the PLL.G15\nG14\nG13\nG12RCLK31\nRCLK30\nRCLK29\nRCLK28\nRCLK27\nRCLK26\nRCLK25\nRCLK24\nG7G6G5G4\nRCLK15RCLK14RCLK13RCLK12RCLK11RCLK10RCLK9RCLK8\nPLL 6\nCLK7CLK6\nCLK5CLK4PLL 12PLL 5\nc0  c1  c2  c3  c4  c5 c0  c1  c2  c3  c4  c5\nc0  c1  c2  c3  c4  c5 c0  c1  c2  c3  c4  c5CLK14CLK15 CLK13\nCLK12\nPLL 11PLL11_FB\nPLL5_OUT[2..0]p\nPLL5_OUT[2..0]nPLL11_OUT[2..0]p\nPLL11_OUT[2..0]n\nPLL12_OUT[2..0]p\nPLL12_OUT[2..0]nPLL6_OUT[2..0]p\nPLL6_OUT[2..0]nPLL5_FB\nPLL12_FBPLL6_FBGlobal\nClocksRegional\nClocks\nRegional\nClocks\nAltera Corporation 2–65\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nTable 2–11. Global & Regional Clock Connections from Top Clock Pi ns & Enhanced PLL Outputs (Part 1 \nof 2)\nTop Side Global & Regional \nClock Network Connectivity\nDLLCLK\nCLK12CLK13\nCLK14\nCLK15\nRCLK24\nRCLK25\nRCLK26RCLK27\nRCLK28\nRCLK29RCLK30\nRCLK31Clock pins\nCLK12p vvv v v\nCLK13p vvv v v\nCLK14p vv vv v\nCLK15p vv v v v\nCLK12n vvv\nCLK13n vv v\nCLK14n vvv\nCLK15n vv v\nDrivers from internal logicGCLKDRV0\nv\nGCLKDRV1 v\nGCLKDRV2 v\nGCLKDRV3 v\nRCLKDRV0 vv\nRCLKDRV1 vv\nRCLKDRV2 vv\nRCLKDRV3 vv\nRCLKDRV4 vv\nRCLKDRV5 vv\nRCLKDRV6 vv\nRCLKDRV7 vv\nEnhanced PLL 5 outputsc0\nvvv v v\nc1 vvv v v\nc2 vv vv v\nc3 v v vvv\n2–66 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007PLLs & Clock Networks\nc4 vv v v v\nc5 v vvvv\nEnhanced PLL 11 outputs\nc0 vv v v\nc1 vv v v\nc2 vv v v\nc3 v vvv\nc4 vvvv\nc5 vvvvTable 2–11. Global & Regional Clock Connections from Top Clock Pi ns & Enhanced PLL Outputs (Part 2 \nof 2)\nTop Side Global & Regional \nClock Network Connectivity\nDLLCLK\nCLK12CLK13\nCLK14\nCLK15\nRCLK24\nRCLK25\nRCLK26RCLK27\nRCLK28\nRCLK29RCLK30\nRCLK31\nTable 2–12. Global & Regional Clock Connections from Bott om Clock Pins & Enhanced PLL \nOutputs (Part 1 of 2)\nBottom Side Global & \nRegional Clock Network \nConnectivity\nDLLCLK\nCLK4CLK5\nCLK6\nCLK7\nRCLK8\nRCLK9\nRCLK10RCLK11\nRCLK12\nRCLK13RCLK14\nRCLK15\nClock pins\nCLK4p vvv v v\nCLK5p vvv v v\nCLK6p vv vv v\nCLK7p v v vvv\nCLK4n vvv\nCLK5n vvv\nCLK6n vvv\nCLK7n vvv\nDrivers from internal logic\nGCLKDRV0 v\nGCLKDRV1 v\nGCLKDRV2 v\nAltera Corporation 2–67\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nGCLKDRV3 v\nRCLKDRV0 vv\nRCLKDRV1 vv\nRCLKDRV2 vv\nRCLKDRV3 vv\nRCLKDRV4 vv\nRCLKDRV5 vv\nRCLKDRV6 vv\nRCLKDRV7 vv\nEnhanced PLL 6 outputs\nc0 vvv v v\nc1 vvv v v\nc2 vv vv v\nc3 v v vvv\nc4 vv v v v\nc5 v vvvv\nEnhanced PLL 12 outputsc0\nvv v v\nc1 vv v v\nc2 vv v v\nc3 v vvv\nc4 vvvv\nc5 vvvvTable 2–12. Global & Regional Clock Connections from Bott om Clock Pins & Enhanced PLL \nOutputs (Part 2 of 2)\nBottom Side Global & \nRegional Clock Network \nConnectivity\nDLLCLK\nCLK4CLK5\nCLK6\nCLK7\nRCLK8\nRCLK9\nRCLK10RCLK11\nRCLK12\nRCLK13RCLK14\nRCLK15\n2–68 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007PLLs & Clock Networks\nEnhanced PLLs\nStratix II devices contain up to four enhanced PLLs with advanced clock \nmanagement features. Figure 2–44  shows a diagram of the enhanced PLL.\nFigure 2–44. Stratix II Enhanced PLL Note (1)\nNotes to Figure 2–44 :\n(1) Each clock source can come from any of the four clock pins that are physically located on the same side of the device \nas the PLL.\n(2) If the feedback input is used, you lose one (or two, if FBIN is differential) external clock output pin.\n(3) Each enhanced PLL has three differential external cloc k outputs or six single-ended external clock outputs.\n(4) The global or regional clock input can be driven by an output from another PLL, a pi n-driven dedicated global or \nregional clock, or through a clock control block, provided the clock control block is fed by an output from another \nPLL or a pin-driven dedicated global or regional clock. An internally generated global signal cannot drive the PLL./nCharge\nPumpVCO /c2\n/c3\n/c4/c0\n84\n64 Global\nClocks/c1\nLock Detect to I/O or general\nroutingINCLK[3..0]\nFBINGlobal or \nRegionalClockPFD\n/c5From Adjacent PLL\n/mSpread\nSpectrum\nI/O Buffers (3)\n(2)Loop\nFilter\n& FilterPost-Scale\nCounters\nClock\nSwitchover\nCircuitry Phase Frequency\nDetectorVCO Phase Selection\nSelectable at EachPLL Output Port\nVCO Phase Selection\nAffecting All OutputsShaded Portions of the\nPLL are ReconfigurableRegionalClocks8\n6(4)\nAltera Corporation 2–69\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFast PLLs\nStratix II devices contain up to eight fast PLLs with high-speed serial \ninterfacing ability. Figure 2–45  shows a diagram of the fast PLL.\nFigure 2–45. Stratix II Device Fast PLL Notes (1) , (2), (3)\nNotes to Figure 2–45 :\n(1) The global or regional clock input can be driven by an output from another PLL, a pi n-driven dedicated global or \nregional clock, or through a clock control block, provided the clock control block is fed by an output from another \nPLL or a pin-driven dedicated global or regional clock. An internally generated global signal cannot drive the PLL.\n(2) In high-speed differential I/O support mode, this high-s peed PLL clock feeds the SERDES circuitry. Stratix II \ndevices only support one rate of da ta transfer per fast PLL in high-s peed differential I/O support mode.\n(3) This signal is a differential I/O SERDES control signal.\n(4) Stratix II fast PLLs only support manual clock switchover.\n(5) If the design enables this ÷2 counter, then the device can use a VCO frequency range of 150 to 520 MHz.\nf See the PLLs in Stratix II & Stratix II GX  Devices  chapter in volume 2 of \nthe Stratix II Device Handbook  or the Stratix II GX Device Handbook for \nmore information on enha nced and fast PLLs. See “High-Speed \nDifferential I/O with DPA Support” on page 2–96  for more information \non high-speed differential I/O support.\nI/O StructureThe Stratix II IOEs provide many features, including:\n■ Dedicated differential and single-ended I/O buffers\n■ 3.3-V , 64-bit, 66-MHz PCI compliance\n■ 3.3-V , 64-bit, 133-MHz PCI-X 1.0 compliance\n■ Joint Test Action Group (JTAG) boundary-scan test (BST) support\n■ On-chip driver series termination\n■ On-chip parallel termination\n■ On-chip termination for differential standards\n■ Programmable pull-up during configurationCharge\nPumpVCO ÷c18\n844\n8Clock\nInputPFD÷c0\n÷mLoop\nFilterPhase\nFrequency\nDetectorVCO Phase Selection\nSelectable at each PLL\nOutput PortPost-Scale\nCounters\nGlobal clocksdiffioclk1load_en1load_en0diffioclk0\nRegional clocks\nto DPA blockGlobal or\nregional clock (1)Global orregional clock \n(1)\n÷c2÷k\n÷c3÷n4Clock\nSwitchover\nCircuitry (4)\nShaded Portions of the\nPLL are Reconfigurable(2)\n(2)(3)(3)\n(5)\n2–70 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\n■ Output drive strength control\n■ Tri-state buffers\n■ Bus-hold circuitry\n■ Programmable pull-up resistors\n■ Programmable input and output delays\n■ Open-drain outputs\n■ DQ and DQS I/O pins\n■ Double data rate (DDR) registers\nThe IOE in Stratix II devices contains a bidirectional I/O buffer, six \nregisters, and a latch for a complete embedded bidirectional single data rate or DDR transfer. Figure 2–46  shows the Stratix II IOE structure. The \nIOE contains two input registers (plus a latch), two output registers, and \ntwo output enable registers. The desi gn can use both input registers and \nthe latch to capture DDR input and both output registers to drive DDR \noutputs. Additionally, the design can use the output enable (OE) register \nfor fast clock-to-output enable timi ng. The negative edge-clocked OE \nregister is used for DDR SDRAM interfacing. The Quartus II software \nautomatically duplicates a single OE register that controls multiple \noutput or bidirectional pins.\nAltera Corporation 2–71\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–46. Stratix II IOE Structure\nThe IOEs are located in I/O blocks around the periphery of the Stratix II \ndevice. There are up to four IOEs per row I/O block and four IOEs per column I/O block. The row I/O blocks drive row, column, or direct link \ninterconnects. The column I/O blocks drive column interconnects. \nFigure 2–47  shows how a row I/O block connects to the logic array. \nFigure 2–48  shows how a column I/O bloc k connects to th e logic array.DQOutput Register\nOutput A\nDQOutput Register\nOutput B\nInput A\nInput BDQOE Register\nOE\nDQOE Register\nDQInput Register\nDQInput Register\nDQInput LatchLogic Array\nCLK\nENA\n2–72 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\nFigure 2–47. Row I/O Block C onnection to the Interconnect Note (1)\nNote to Figure 2–47 :\n(1) The 32 data and control signals consist of eight data out lines: four lines each for DDR applications \nio_dataouta[3..0]  and io_dataoutb[3..0] , four output enables io_oe[3..0] , four input clock enables \nio_ce_in[3..0] , four output clock enables io_ce_out[3..0] , four clocks io_clk[3..0] , four asynchronous \nclear and preset signals io_aclr/apreset[3..0] , and four synchronous clear and preset signals \nio_sclr/spreset[3..0] .32R4 & R24\nInterconnects C4 Interconnect\nI/O Block Local \nInterconnect\n32 Data & Control \nSignals from \nLogic Array (1)\nio_dataina[3..0]io_datainb[3..0]\nio_clk[7:0]Horizontal I/O\nBlock Contains\nup to Four IOEsDirect Link\nInterconnect\nto Adjacent LABDirect Link\nInterconnect\nto Adjacent LAB\nLAB Local\nInterconnectLABHorizontal\nI/O Block\nAltera Corporation 2–73\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–48. Column I/O Block Connection to the Interconnect Note (1)\nNote to Figure 2–48 :\n(1) The 32 data and control signals consist of eight data out lines: four lines each for DDR applications \nio_dataouta[3..0]  and io_dataoutb[3..0] , four output enables io_oe[3..0] , four input clock enables \nio_ce_in[3..0] , four output clock enables io_ce_out[3..0] , four clocks io_clk[3..0] , four asynchronous \nclear and preset signals io_aclr/apreset[3..0] , and four synchronous clear and preset signals \nio_sclr/spreset[3..0] .32 Data &\nControl Signals \nfrom Logic Array (1)Vertical I/O \nBlock Contains\nup to Four IOEs\nI/O Block\nLocal InterconnectIO_dataina[3:0]\nIO_datainb[3:0]\nR4 & R24\nInterconnects\nLAB Local\nInterconnectC4 & C16\nInterconnects32\nLAB LAB LABio_clk[7..0]Vertical I/O Block\n2–74 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\nThere are 32 control and data signals that feed each row or column I/O \nblock. These control and data signals are driven from the logic array. The \nrow or column IOE clocks, io_clk[7..0] , provide a dedicated routing \nresource for low-skew, high-speed cl ocks. I/O clocks are generated from \nglobal or regional clocks (see the “PLLs & Cloc k Networks”  section). \nFigure 2–49  illustrates the signal pa ths through the I/O block.\nFigure 2–49. Signal Path through the I/O Block\nEach IOE contains its own control signal selection for the following \ncontrol signals: oe, ce_in , ce_out , aclr/apreset , sclr/spreset , \nclk_in , and clk_out . Figure 2–50  illustrates the control signal \nselection.Row or Column\nio_clk[7..0]\nio_dataina\nio_datainb\nio_dataoutaio_dataoutbio_oeoe\nce_in\nce_out\nio_ce_in\naclr/apreset\nio_ce_out\nsclr/spreset\nio_sclrio_aclr\nclk_in\nio_clkclk_outControl\nSignal\nSelectionIOETo Logic\nArray\nFrom Logic\nArrayTo Other\nIOEs\nAltera Corporation 2–75\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–50. Control Signal Selection per IOE\nNotes to Figure 2–50 :\n(1) Control signals ce_in , ce_out , aclr/apreset , sclr/spreset , and oe can be global signals even though their \ncontrol selection multiplexers are not directly fed by the ioe_clk[7..0]  signals. The ioe_clk  signals can drive \nthe I/O local interconnect, which then dri ves the control selection multiplexers.\nIn normal bidirectional operation, the input register can be used for input \ndata requiring fast setup times. The input register can have its own clock \ninput and clock enable separate from  the OE and output registers. The \noutput register can be used for da ta requiring fast clock-to-output \nperformance. The OE register can be used for fast clock-to-output enable \ntiming. The OE and output register share the same clock source and the \nsame clock enable source from local interconnect in the associated LAB, \ndedicated I/O clocks, and the column and row interconnects. clk_out\nce_in clk_ince_out\naclr/apresetsclr/spresetDedicated I/O\nClock [7..0]\nLocal\nInterconnect\nLocal\nInterconnectLocalInterconnect\nLocal\nInterconnect\nLocal\nInterconnect\noeio_oe\nio_aclrLocal\nInterconnectio_sclr\nio_ce_out\nio_ce_in\nio_clk\n2–76 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\nFigure 2–51  shows the IOE in bidirectional configuration.\nFigure 2–51. Stratix II IO E in Bidirectional I/O Configuration Note (1)\nNotes to Figure 2–51 :\n(1) All input signals to the IO E can be inverted at the IOE.\n(2) The optional PCI clamp is only  available on column I/O pins.CLRN/PRNDQ\nENA\nChip-Wide ResetOE Register\nCLRN/PRNDQ\nENAOutput RegisterVCCIOVCCIOPCI Clamp (2)\nProgrammable\nPull-Up\nResistorColumn, Row,\nor Local\nInterconnectioe_clk[7..0]\nBus-Hold\nCircuitOE Register\ntCO Delay\nCLRN/PRNDQ\nENAInput RegisterInput Pin to\nInput Register DelayInput Pin to\nLogic Array DelayDrive Strength Control\nOpen-Drain OutputOn-Chip\nTermination\nsclr/spresetoe\nclkout\nce_out\naclr/apreset\nclkin\nce_inOutput\nPin Delay\nAltera Corporation 2–77\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nThe Stratix II device IOE includes programmable delays that can be \nactivated to ensure input IOE register -to-logic array register transfers, \ninput pin-to-logic array register transf ers, or output IOE register-to-pin \ntransfers.\nA path in which a pin directly drives a register may require the delay to \nensure zero hold time, whereas a path in which a pin drives a register \nthrough combinational logic may n ot require the delay. Programmable \ndelays exist for decreasing input-pin-to-logic-array and IOE input \nregister delays. The Quartus II Comp iler can program these delays to \nautomatically mini mize setup time while prov iding a zero hold time. \nProgrammable delays can increase the register-to-pin delays for output \nand/or output enable registers. Programmable delays are no longer \nrequired to ensure zero hold times fo r logic array register-to-IOE register \ntransfers. The Quartus II Compiler can create the zero hold time for these \ntransfers. Table 2–13  shows the programmable delays for Stratix II \ndevices.\nThe IOE registers in Stratix II devices share the same source for clear or \npreset. You can program preset or clea r for each individual IOE. You can \nalso program the registers to power up high or low after configuration is \ncomplete. If programmed to power up low, an asynchronous clear can \ncontrol the registers. If programmed  to power up high, an asynchronous \npreset can control the registers. This feature prevents the inadvertent \nactivation of another device's acti ve-low input upon power-up. If one \nregister in an IOE uses a preset or clear signal then all registers in the IOE must use that same signal if they require preset or clear. Additionally, a \nsynchronous reset signal is available for the IOE registers.\nDouble Data Rate I/O Pins\nStratix II devices have six registers in the IOE, which support DDR interfacing by clocking data on both  positive and negative clock edges. \nThe IOEs in Stratix II devices support DDR inputs, DDR outputs, and bidirectional DDR modes.Table 2–13. Stratix II Progr ammable Delay Chain\nProgrammable Delays Quartus II Logic Option\nInput pin to logic array delay Input delay from pin to internal cells\nInput pin to input register delay Inpu t delay from pin to input register\nOutput pin delay Delay from output register to output pin\nOutput enable register t CO delay Delay to output enable pin\n2–78 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\nWhen using the IOE for DDR inputs, th e two input registers clock double \nrate input data on alternating edges. An  input latch is also used in the IOE \nfor DDR input acquisition. The latch ho lds the data that is present during \nthe clock high times. This allows both bits of data to be synchronous with \nthe same clock edge (eit her rising or falling). Figure 2–52  shows an IOE \nconfigured for DDR input. Figure 2–53  shows the DDR input timing \ndiagram.\nFigure 2–52. Stratix II IOE in DDR  Input I/O Configuration Notes (1) , (2), (3)\nNotes to Figure 2–52 :\n(1) All input signals to the IO E can be inverted at the IOE.\n(2) This signal connection is only al lowed on dedicated DQ function pins.\n(3) This signal is for dedicated DQS function pins only.\n(4) The optional PCI clamp is only  available on column I/O pins.CLRN/PRNDQ\nENA\nChip-Wide ResetInput Register\nCLRN/PRNDQ\nENAInput RegisterVCCIO\nVCCIOPCI Clamp (4)\nProgrammable\nPull-Up\nResistorColumn, Row,\nor Local\nInterconnect DQS Local\nBus (2)To DQS Logic\nBlock (3)ioe_clk[7..0]\nBus-Hold\nCircuit\nCLRN/PRNDQ\nENALatchInput Pin to\nInput RegisterDelay\nsclr/spreset\nclkin\naclr/apresetOn-Chip\nTermination\nce_in\nAltera Corporation 2–79\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–53. Input Timing Diagram in DDR Mode\n \nWhen using the IOE for DDR output s, the two output registers are \nconfigured to clock two data paths from ALMs on risi ng clock edges. \nThese output registers are multiplexed  by the clock to drive the output \npin at a ×2 rate. One output register clocks the first bi t out on the clock \nhigh time, while the other output regist er clocks the second bit out on the \nclock low time. Figure 2–54  shows the IOE configured for DDR output. \nFigure 2–55  shows the DDR output timing diagram.Data at\ninput pin\nCLKA0 B0 B1 A1\nA1B2 A2 A3\nA2 A3\nB1A0\nB0 B2 B3B3 B4\nInput To\nLogic Array\n2–80 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\nFigure 2–54. Stratix II IOE in DDR  Output I/O Configuration Notes (1) , (2)\nNotes to Figure 2–54 :\n(1) All input signals to the IO E can be inverted at the IOE.\n(2) The tri-state buffer is active low. The DDIO megafuncti on represents the tri-state buffer as active-high with an \ninverter at the OE register  data port. Similarly, the aclr  and apreset  signals are also active-high at the input ports \nof the DDIO megafunction.\n(3) The optional PCI clamp is only  available on column I/O pins.CLRN/PRNDQ\nENA\nChip-Wide ResetOE Register\nCLRN/PRNDQ\nENAOE Register\nCLRN/PRNDQ\nENAOutput RegisterVCCIO\nVCCIOPCI Clamp (3)\nProgrammable\nPull-Up\nResistorColumn, Row,\nor Local\nInterconnectioe_clk[7..0]\nBus-Hold\nCircuitOE Register\ntCO Delay\nCLRN/PRNDQ\nENAOutput RegisterDrive Strength\nControl\nOpen-Drain OutputUsed for\nDDR, DDR2\nSDRAMsclr/spresetaclr/apresetclkout\nOutput\nPin DelayOn-Chip\nTerminationoe\nce_out\nclk\nAltera Corporation 2–81\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–55. Output TIming Diagram in DDR Mode\nThe Stratix II IOE operates in bidire ctional DDR mode by combining the \nDDR input and DDR output configur ations. The negative-edge-clocked \nOE register holds the OE si gnal inactive until the fa lling edge of the clock. \nThis is done to meet DDR SDRAM timing requirements.\nExternal RAM Interfacing\nIn addition to the si x I/O registers in each IOE, Stratix II devices also have \ndedicated phase-shift circuitry for interfacing with external memory \ninterfaces. Stratix II devices support DDR and DDR2 SDRAM, QDR II \nSRAM, RLDRAM II, and SDR SDRAM memory interfaces. In every \nStratix II device, the I/O banks at the top (banks 3 and 4) and bottom \n(banks 7 and 8) of the device support  DQ and DQS signals with DQ bus \nmodes of ×4, ×8/×9, ×16/×18, or ×32/×36. Table 2–14  shows the number \nof DQ and DQS buses that are supported per device.From Internal\nRegisters\nDDR outputCLK\nB1 A1 B2 A2 B3 A3 B4 A4A2 A1 A3 A4\nB1 B2 B3 B4\nTable 2–14. DQS & DQ Bus Mode Support (Part 1 of 2) Note (1)\nDevice PackageNumber of \n×4 GroupsNumber of \n×8/×9 GroupsNumber of \n×16/×18 GroupsNumber of \n×32/×36 Groups\nEP2S15 484-pin FineLine BGA 8 4 0 0\n672-pin FineLine BGA 18 8 4 0\nEP2S30 484-pin FineLine BGA 8 4 0 0\n672-pin FineLine BGA 18 8 4 0\nEP2S60 484-pin FineLine BGA 8 4 0 0\n672-pin FineLine BGA 18 8 4 0\n1,020-pin FineLine BGA 36 18 8 4\n2–82 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\nA compensated delay element on ea ch DQS pin automatically aligns \ninput DQS synchronization signals with the data window of their \ncorresponding DQ data signals. The DQS signals drive a local DQS bus in the top and bottom I/O banks. This DQ S bus is an additional resource to \nthe I/O clocks and is used to cloc k DQ input registers with the DQS \nsignal.\nThe Stratix II device has two phase-shif ting reference circuits, one on the \ntop and one on the bottom of the device. The circuit on the top controls the compensated delay elements for a ll DQS pins on the top. The circuit \non the bottom controls the compensated delay elements for all DQS pins \non the bottom.\nEach phase-shifting reference circuit is  driven by a system  reference clock, \nwhich must have the same frequenc y as the DQS signal. Clock pins \nCLK[15..12]p  feed the phase circuitry on  the top of the device and \nclock pins CLK[7..4]p  feed the phase circuitr y on the bottom of the \ndevice. In addition, PLL clock outputs can also feed the phase-shifting reference circuits.\nFigure 2–56  illustrates the phase-shift reference circuit control of each \nDQS delay shift on the top of the devi ce. This same circuit is duplicated \non the bottom of the device.EP2S90 484-pin Hybrid FineLine BGA 8 4 0 0\n780-pin FineLine BGA 18 8 4 01,020-pin FineLine BGA 36 18 8 4\n1,508-pin FineLine BGA 36 18 8 4\nEP2S130 780-pin FineLine BGA 18 8 4 0\n1,020-pin FineLine BGA 36 18 8 4\n1,508-pin FineLine BGA 36 18 8 4\nEP2S180 1,020-pin FineLine BGA 36 18 8 4\n1,508-pin FineLine BGA 36 18 8 4\nNotes to Table 2–14 :\n(1) Check the pin table for each DQ S/DQ group in the different modes.Table 2–14. DQS & DQ Bus Mode Support (Part 2 of 2) Note (1)\nDevice PackageNumber of \n×4 GroupsNumber of \n×8/×9 GroupsNumber of \n×16/×18 GroupsNumber of \n×32/×36 Groups\nAltera Corporation 2–83\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–56. DQS Phase- Shift Circuitry Notes (1) , (2), (3), (4) \nNotes to Figure 2–56 :\n(1) There are up to 18 pairs of DQS and DQSn pins available on the top or the bottom of the Stratix II device. There are \nup to 10 pairs on the right side and 8 pairs on  the left side of the DQS phase-shift circuitry.\n(2) The Δt module represents the DQS logic block.\n(3) Clock pins CLK[15..12]p  feed the phase-shift circuitry on the top of the device and clock pins CLK[7..4]p  feed \nthe phase circuitry on the bottom of the device. You can also  use a PLL clock output as a reference clock to the phase-\nshift circuitry.\n(4) You can only use PLL 5 to feed the DQS phase-shift circ uitry on the top of the device and PLL 6 to feed the DQS \nphase-shift circuitry on the bottom of the device.\nThese dedicated circuits combined with enhanced PLL clocking and \nphase-shift ability provide a complete  hardware solution for interfacing \nto high-speed memory.\nf For more information on external memory interfaces, refer to the \nExternal Memory Inte rfaces in Stratix II & Stratix II GX Devices  chapter in \nvolume 2 of the Stratix II Device Handbook or the Stratix II GX Device \nHandbook .\nProgrammable Drive Strength\nThe output buffer for each Stratix I I device I/O pin has a programmable \ndrive strength control for certain I/O standards. The LVTTL, LVCMOS, \nSSTL, and HSTL standards have several levels of drive strength that the \nuser can control. The default setting us ed in the Quartus II software is the \nmaximum current strength setting that is used to achieve maximum I/O \nperformance. For all I/O standards, the minimum setting is the lowest \ndrive strength that guarantees the I OH/IOL of the standard. Using \nminimum settings provides signal sl ew rate control to reduce system \nnoise and signal overshoot.DQS\nPinDQSn\nPinDQSn\nPinDQS\nPinDQS\nPinDQSn\nPinDQS\nPinDQSn\nPinFrom PLL 5  (3)\nCLK[15..12]p (2)\nto IOE to IOE to IOE to IOE to IOE to IOE to IOEΔt Δt Δt Δt Δt Δt Δt\nto IOEDQS\nPhase-Shift\nCircuitryΔtDQS Logic\nBlocks\n2–84 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\nTable 2–15  shows the possible settings fo r the I/O standards with drive \nstrength control.\nOpen-Drain Output\nStratix II devices provide an optional open-drain (equivalent to an open-\ncollector) output for each I/O pin. This open-drain output enables the \ndevice to provide system-level control signals (e.g., interrupt and write-enable signals) that can be asse rted by any of several devices.\nBus Hold\nEach Stratix II device I/O pin provides  an optional bus-hold feature. The \nbus-hold circuitry can weakly hold the signal on an I/O pin at its \nlast-driven state. Since the bus-hold feature holds the last-driven state of \nthe pin until the next input signal is present, you do not need an external \npull-up or pull-down resistor to hold a signal level when the bus is \ntri-stated. Table 2–15. Programmable Drive Strength Note (1)\nI/O StandardIOH / IOL Current Strength \nSetting (mA) for Column \nI/O PinsIOH / IOL Current Strength \nSetting (mA) for Row I/O \nPins\n3.3-V LVTTL 24, 20, 16, 12, 8, 4 12, 8, 4\n3.3-V LVCMOS 24, 20, 16, 12, 8, 4 8, 4\n2.5-V LVTTL/LVCMOS 16, 12, 8, 4 12, 8, 4\n1.8-V LVTTL/LVCMOS 12, 10, 8, 6, 4, 2 8, 6, 4, 21.5-V LVCMOS 8, 6, 4, 2 4, 2\nSSTL-2 Class I 12, 8 12, 8\nSSTL-2 Class II 24, 20, 16 16\nSSTL-18 Class I 12, 10, 8, 6, 4 10, 8, 6, 4\nSSTL-18 Class II 20, 18, 16, 8 -HSTL-18 Class I 12, 10, 8, 6, 4 12, 10, 8, 6, 4\nHSTL-18 Class II 20, 18, 16 -\nHSTL-15 Class I 12, 10, 8, 6, 4 8, 6, 4HSTL-15 Class II 20, 18, 16 -\nNote to Table 2–15 :\n(1) The Quartus II software default current setting is the maximum setting for each \nI/O standard.\nAltera Corporation 2–85\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nThe bus-hold circuitry also pulls undriven pins away from the input \nthreshold voltage where noise can cause unintended high-frequency \nswitching. You can select this featur e individually for each I/O pin. The \nbus-hold output drives  no higher than V CCIO to prevent overdriving \nsignals. If the bus-hold feature is  enabled, the programmable pull-up \noption cannot be used. Disable the bu s-hold feature when the I/O pin has \nbeen configured for differential signals.\nThe bus-hold circuitry uses a resistor with a nominal resistance (R BH) of \napproximately 7 k Ω to weakly pull the signal level to the last-driven state. \nSee the DC & Switching Characteristics  chapter in the Stratix II Device \nHandbook, Volume 1 , for the specific sustaining current driven through this \nresistor and overdrive current used  to identify the next-driven input \nlevel. This information is provided for each V CCIO voltage level.\nThe bus-hold circuitry is active only after configuration. When going into \nuser mode, the bus-hold circuit captures the value on the pin present at the end of configuration.\nProgrammable Pull-Up Resistor\nEach Stratix II device I/O pin pr ovides an optional programmable \npull-up resistor during user mode. If you enable this feature for an I/O \npin, the pull-up resistor (typically 25 k Ω) weakly holds the output to the \nVCCIO level of the output pin’s bank.\nProgrammable pull-up resistors are only  supported on user I/O pins, and \nare not supported on dedicated co nfiguration pins, JTAG pins or \ndedicated clock pins.\nAdvanced I/O Standard Support\nStratix II device IOEs support the following I/O standards: \n■ 3.3-V LVTTL/LVCMOS\n■ 2.5-V LVTTL/LVCMOS\n■ 1.8-V LVTTL/LVCMOS\n■ 1.5-V LVCMOS\n■ 3.3-V PCI\n■ 3.3-V PCI-X mode 1\n■ LVDS\n■ LVPECL (on input and output clocks only)\n■ HyperTransport technology\n■ Differential 1.5-V HSTL Class I and II\n■ Differential 1.8-V HSTL Class I and II\n■ Differential SSTL-18 Class I and II\n■ Differential SSTL-2 Class I and II\n2–86 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\n■ 1.5-V HSTL Class I and II\n■ 1.8-V HSTL Class I and II\n■ 1.2-V HSTL\n■ SSTL-2 Class I and II\n■ SSTL-18 Class I and II\nTable 2–16  describes the I/O standards supported by Stratix II devices.\nTable 2–16. Stratix II Supported I/O Standards (Part 1 of 2)\nI/O Standard TypeInput Reference \nVoltage (V REF) (V)Output Supply \nVoltage (V CCIO) (V)Board Termination \nVoltage (V TT) (V)\nLVTTL Single-ended - 3.3 -\nLVCMOS Single-ended - 3.3 -\n2.5 V Single-ended - 2.5 -\n1.8 V Single-ended - 1.8 -\n1.5-V LVCMOS Single-ended - 1.5 -3.3-V PCI Single-ended - 3.3 -\n3.3-V PCI-X mode 1 Single-ended - 3.3 -\nLVDS Differential - 2.5 (3) -\nLVPECL (1) Differential - 3.3 -\nHyperTransport technology Differential - 2.5 -\nDifferential 1.5-V HSTL \nClass I and II (2)Differential 0.75 1.5 0.75\nDifferential 1.8-V HSTL \nClass I and II (2)Differential 0.90 1.8 0.90\nDifferential SSTL-18 Class \nI and II (2)Differential 0.90 1.8 0.90\nDifferential SSTL-2 Class I \nand II (2)Differential 1.25 2.5 1.25\n1.2-V HSTL (4) Voltage-referenced 0.6 1.2 0.6\n1.5-V HSTL Class I and II Voltage-referenced 0.75 1.5 0.75\n1.8-V HSTL Class I and II Voltage-referenced 0.9 1.8 0.9\nSSTL-18 Class I and II Voltage-referenced 0.90 1.8 0.90\nAltera Corporation 2–87\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nf For more information on I/O stan dards supported by Stratix II I/O \nbanks, refer to the Selectable I/O Standards in Stratix II & Stratix II GX \nDevices chapter in volume 2 of the Stratix II Device Handbook  or the \nStratix II GX Device Handbook .\nStratix II devices contain eight I/O ba nks and four enhanced PLL external \nclock output banks, as shown in Figure 2–57 . The four I/O banks on the \nright and left of the device contai n circuitry to su pport high-speed \ndifferential I/O for LVDS and HyperT ransport inputs an d outputs. These \nbanks support all Stratix II I/O standards except PCI or PCI-X I/O pins, \nand SSTL-18 Class II and HSTL outputs. The top and bottom I/O banks support all single-ended I/O standards. Additionally, enhanced PLL \nexternal clock output banks allow clock output capabilities such as \ndifferential support for SSTL and HSTL.SSTL-2 Class I and II Voltage-referenced 1.25 2.5 1.25\nNotes to Table 2–16 :\n(1) This I/O standard is only available on input and output column clock pins.\n(2) This I/O standard is only available on  input clock pins and DQS pins in I/O banks 3, 4, 7, and 8, and output clock \npins in I/O banks 9,10, 11, and 12.\n(3) V CCIO is 3.3 V when using this I/O standard in input and ou tput column clock pins (in I/O banks 9, 10, 11, and 12). \nThe clock input pins supporting LVDS  on banks 3, 4, 7, and 8 use V CCINT  for LVDS input operations and have no \ndependency on the V CCIO level of the bank.\n(4) 1.2-V HSTL is only support ed in I/O banks 4,7, and 8.Table 2–16. Stratix II Supported I/O Standards (Part 2 of 2)\nI/O Standard TypeInput Reference \nVoltage (V REF) (V)Output Supply \nVoltage (V CCIO) (V)Board Termination \nVoltage (V TT) (V)\n2–88 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\nFigure 2–57. Strati x II I/O Banks Notes (1) , (2), (3), (4)\nNotes to Figure 2–57 :\n(1) Figure 2–57  is a top view of the silicon die that corresponds to a reverse view for flip-chip packages. It is a graphical \nrepresentation only. \n(2) Depending on the size of the device, differen t device members have different numbers of V REF groups. Refer to the \npin list and the Quartus II so ftware for exact locations.\n(3) Banks 9 through 12 are enhanced PLL external cloc k output banks. These PLL banks utilize the adjacent V REF group \nwhen voltage-referenced standards ar e implemented. For example, if an SSTL input is implemented in PLL bank \n10, the voltage level at VREFB7 is the reference voltage level for the SSTL input.\n(4) Horizontal I/O banks feature SERDES and DPA circuitr y for high speed differenti al I/O standards. See the High \nSpeed Differential I/O Interfaces in Stratix II & Stratix II GX Devices  chapter of the Stratix II Device Handbook, Volume 2  \nor the Stratix II GX Device Handbook, Volume 2  for more information on differential I/O standards.Bank 3 Bank 4 Bank 11 Bank 9PLL11 PLL5\nPLL7\nPLL1\nPLL2PLL4\nPLL3PLL10\nI/O banks 7, 8, 10 & 12 support all\nsingle-ended I/O standards and\ndifferential I/O standards except for \nHyperTransport technology for both input and output operations.I/O banks 3, 4, 9 & 11 support all\nsingle-ended I/O standards anddifferential I/O standards except for HyperTransport technology for both input and output operations.VREF0B3 VREF1B3 VREF2B3 VREF3B3 VREF4B3 VREF0B4 VREF1B4 VREF2B4 VREF3B4 VREF4B4\nBank 8 Bank 7 Bank 12 Bank 10\nPLL12 PLL6PLL8 PLL9\nVREF4B8 VREF3B8 VREF2B8 VREF1B8 VREF0B8 VREF4B7 VREF3B7 VREF2B7 VREF1B7 VREF0B7VREF3B2 VREF2B2 VREF1B2 VREF0B2\nBank 2VREF3B1 VREF2B1 VREF1B1 VREF0B1\nBank 1\nVREF1B5 VREF2B5 VREF3B5 VREF4B5Bank 5\nVREF1B6 VREF2B6 VREF3B6 VREF4B6Bank 6VREF4B2\nVREF0B5VREF4B1\nVREF0B6DQS4T DQS3T DQS2T DQS1T DQS0T\nDQS4B DQS3B DQS2B DQS1B DQS0B DQS8B DQS7B DQS6B DQS5BDQS8T DQS7T DQS6T DQS5T\nThis I/O bank supports LVDS and LVPECL standards for inputclock operations. DifferentialHSTL and differential SSTL standards are supported for both input and output operations.This I/O bank supports LVDS \nand LVPECL standards for inputclock operations. DifferentialHSTL and differential SSTL standards are supported for both input and output operations.\nThis I/O bank supports LVDS \nand LVPECL standards for inputclock operations. Differential\nHSTL and differential SSTL \nstandards are supported for both \ninput and output operations.This I/O bank supports LVDS \nand LVPECL standards for inputclock operations. Differential\nHSTL and differential SSTL \nstandards are supported for both \ninput and output operations.I/O banks 1, 2, 5 & 6 support LVTTL, LVCMOS, \n2.5-V, 1.8-V, 1.5-V, SSTL-2, SSTL-18 Class I, \nHSTL-18 Class I, HSTL-15 Class I, LVDS, and \nHyperTransport standards for input and output \noperations. HSTL-18 Class II, HSTL-15-Class II, \nSSTL-18 Class II standards are only supported \nfor input operations.\nAltera Corporation 2–89\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nEach I/O bank has its own VCCIO  pins. A single de vice can support \n1.5-, 1.8-, 2.5-, and 3.3-V interfaces ; each bank can support a different \nVCCIO level independently. Each bank also has dedicated VREF  pins to \nsupport the voltage-referenced stan dards (such as SSTL-2). The PLL \nbanks utilize the adjacent VREF  group when voltage-referenced \nstandards are implemented. For example, if an SSTL input is \nimplemented in PLL bank 10, the voltage level at VREFB7  is the reference \nvoltage level for the SSTL input.\nI/O pins that reside in PLL banks 9 through 12 are powered by the \nVCC_PLL <5, 6, 11, or 12 >_OUT  pins, respectively. The EP2S60F484, \nEP2S60F780, EP2S90H484, EP2S90F780, and EP2S130F780 devices do not \nsupport PLLs 11 and 12. Therefore, any I/O pins that reside in bank 11 are \npowered by the VCCIO3  pin, and any I/O pins that reside in bank 12 are \npowered by the VCCIO8  pin.\nEach I/O bank can support multiple standards with the same V CCIO for \ninput and output pins. Each bank can support one V REF voltage level. For \nexample, when V CCIO is 3.3 V , a bank can support LVTTL, LVCMOS, and \n3.3-V PCI for inputs and outputs.\nOn-Chip Termination\nStratix II devices provide differential  (for the LVDS or HyperTransport \ntechnology I/O standard), series, and parallel on-chip termination to \nreduce reflections and maintain signal integrity. On-chip termination \nsimplifies board design by minimizing the number of external \ntermination resistors required. Termination can be placed inside the package, eliminating small stubs that can still lead to reflections.\nStratix II devices provide four types of termination:\n■ Differential termination (R D)\n■ Series termination (R S) without calibration\n■ Series termination (R S) with calibration\n■ Parallel termination (R T) with calibration\n2–90 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\nTable 2–17  shows the Stratix II on-chip te rmination support per I/O bank.\nTable 2–17. On-Chip Termination Support by I/O Banks (Part 1 of 2)\nOn-Chip Termination Support I /O Standard Support Top & Bottom  Banks Left & Right Banks\nSeries termination without \ncalibration3.3-V LVTTL vv\n3.3-V LVCMOS vv\n2.5-V LVTTL vv\n2.5-V LVCMOS vv\n1.8-V LVTTL vv\n1.8-V LVCMOS vv\n1.5-V LVTTL vv\n1.5-V LVCMOS vv\nSSTL-2 Class I and II vv\nSSTL-18 Class I v  v\nSSTL-18 Class II v\n1.8-V HSTL Class I vv\n1.8-V HSTL Class II v\n1.5-V HSTL Class I vv\n1.2-V HSTL v\nAltera Corporation 2–91\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nSeries termination with \ncalibration3.3-V LVTTL v\n3.3-V LVCMOS v\n2.5-V LVTTL v\n2.5-V LVCMOS v\n1.8-V LVTTL v\n1.8-V LVCMOS v\n1.5-V LVTTL v\n1.5-V LVCMOS v\nSSTL-2 Class I and II v\nSSTL-18 Class I and II v\n1.8-V HSTL Class I v\n1.8-V HSTL Class II v\n1.5-V HSTL Class I v\n1.2-V HSTL v\nParallel termination with \ncalibrationSSTL-2 Class I and II v\nSSTL-18 Class I and II v\n1.8-V HSTL Class I v\n1.8-V HSTL Class II v\n1.5-V HSTL Class I and II v\n1.2-V HSTL v\nDifferential termination (1) LVDS v\nHyperTransport technology v\nNote to Table 2–17 :\n(1) Clock pins CLK1 , CLK3 , CLK9 , CLK11 , and pins FPLL[7..10]CLK  do not support differential on-chip \ntermination. Clock pins CLK0 , CLK2 , CLK8 , and CLK10  do support differential on-chi p termination. Clock pins in \nthe top and bottom banks ( CLK[4..7, 12..15] ) do not support differential on-chip termination.Table 2–17. On-Chip Termination Support by I/O Banks (Part 2 of 2)\nOn-Chip Termination Support I /O Standard Support Top & Bottom  Banks Left & Right Banks\n2–92 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\nDifferential On-Chip Termination\nStratix II devices support internal differential termination with a nominal \nresistance value of 100 Ω for LVDS or HyperTransport technology input \nreceiver buffers. LVPECL input signals (supported on clock pins only) \nrequire an external termination resis tor. Differential on-chip termination \nis supported across the full range of su pported differential data rates as \nshown in the DC & Switching Characteristics  chapter in volume 1 of the \nStratix II Device Handbook .\nf For more information on differential  on-chip termination, refer to the \nHigh-Speed Differential I/ O Interfaces with DP A in Stratix II & Stratix II GX \nDevices  chapter in volume 2 of the Stratix II Device Handbook  or the \nStratix II GX Device Handbook .\nf For more information on tolerance specifications for differential on-chip \ntermination, refer to the DC & Switching Characteristics  chapter in \nvolume 1 of the Stratix II Device Handbook.\nOn-Chip Series Termination Without Calibration\nStratix II devices support driver impedance matching to provide the I/O \ndriver with controlled output im pedance that closely matches the \nimpedance of the transmission line . As a result, reflections can be \nsignificantly reduced. Stratix II devices support on-chip series termination for single-ended I/O standards with typical R\nS values of 25  \nand 50 Ω. Once matching impedance is selected, current drive strength is \nno longer selectable. Table 2–17  shows the list of output standards that \nsupport on-chip series term ination without calibration.\nOn-Chip Series Termination with Calibration\nStratix II devices support on-chip series termination with calibration in \ncolumn I/O pins in top and bottom bank s. There is one calibration circuit \nfor the top I/O banks and one circui t for the bottom I/O banks. Each \non-chip series termination calibr ation circuit compares the total \nimpedance of each I/O buffer to the external 25- or 50- Ω resistors \nconnected to the RUP and RDN pins, and dynamically enables or disables \nthe transistors until they match. Cali bration occurs at the end of device \nconfiguration. Once the calibration ci rcuit finds the correct impedance, it \npowers down and stops changing th e characteristics of the drivers. \nf For more information on series on-chip termination supported by \nStratix II devices, refer to the Selectable I/O Standards in Stratix II & \nStratix II GX Devices  chapter in volume 2 of the Stratix II Device Handbook \nor the Stratix II GX Device Handbook .\nAltera Corporation 2–93\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nf For more information on tolerance sp ecifications for on-chip termination \nwith calibration, refer to the DC & Switching Characteristics  chapter in \nvolume 1 of the Stratix II Device Handbook .\nOn-Chip Parallel Termination with Calibration\nStratix II devices support on-chip para llel termination with calibration for \ncolumn I/O pins only. There is one calibration circuit for the top I/O \nbanks and one circuit for the bottom I/O banks. Each on-chip parallel \ntermination calibration circuit compar es the total impedance of each I/O \nbuffer to the external 50- Ω resistors connected to the RUP and RDN pins \nand dynamically enables or disables the transistors until they match. \nCalibration occurs at the end of device configuration. Once the calibration circuit finds the correct impedance, it powers down and stops changing \nthe characteristic s of the drivers.\n1 On-chip parallel termination with calibration is only supported \nfor input pins.\nf For more information on on-chip te rmination supported by Stratix II \ndevices, refer to the Selectable I/O Standards in Stratix II & Stratix II GX \nDevices  chapter in volume 2 of the Stratix II Device Handbook  or the \nStratix II GX Device Handbook .\nf For more information on tolerance sp ecifications for on-chip termination \nwith calibration, refer to the DC & Switching Characteristics  chapter in \nvolume 1 of the Stratix II Device Handbook.  \nMultiVolt I/O Interface\nThe Stratix II architecture supports the MultiVolt I/O interface feature \nthat allows Stratix II devices in all packages to interface with systems of \ndifferent supply voltages. \nThe Stratix II VCCINT  pins must always be co nnected to a 1.2-V power \nsupply. With a 1.2-V V CCINT  level, input pins are 1.5-, 1.8-, 2.5-, and 3.3-V \ntolerant. The VCCIO  pins can be connected to either a 1.5-, 1.8-, 2.5-, or \n3.3-V power supply, depending on th e output requirements. The output \nlevels are compatible with systems of the same voltage as the power \nsupply (for example, when VCCIO  pins are connected to a 1.5-V power \nsupply, the output levels are co mpatible with 1.5-V systems).\nThe Stratix II VCCPD  power pins must be co nnected to a 3.3-V power \nsupply. These power pins are used to supply the pre-driver power to the output buffers, which increases the performance of the output pins. The \nVCCPD  pins also power configuration input pins and JTAG input pins.\n2–94 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007I/O Structure\nTable 2–18  summarizes Stratix II MultiVolt I/O support.\nThe TDO and nCEO  pins are powered by V CCIO of the bank that they reside \nin. TDO is in I/O bank 4 and nCEO  is in I/O bank 7. \nIdeally, the V CC supplies for the I/O buffers of any two connected pins are \nat the same voltage level. This may not always be possible depending on \nthe V CCIO level of TDO and nCEO  pins on master devices and the \nconfiguration voltage level chosen by VCCSEL  on slave devices. Master \nand slave devices can be in any position  in the chain. Master indicates that \nit is driving out TDO or nCEO  to a slave device. \nFor multi-device passive configuration schemes, the nCEO  pin of the \nmaster device drives the nCE pin of the slave device. The VCCSEL  pin on \nthe slave device selects which input buffer is used for nCE. When VCCSEL  \nis logic high, it selects the 1. 8-V/1.5-V buffer powered by V CCIO. When \nVCCSEL  is logic low it selects the 3.3-V/2.5-V input buffer powered by \nVCCPD . The ideal case is to have the V CCIO of the nCEO  bank in a master \ndevice match the VCCSEL  settings for the nCE input buffer of the slave \ndevice it is connected to, but that may not be possible depending on the \napplication. Table 2–19  contains board design recommendations to \nensure that nCEO  can successfully drive nCE for all power supply \ncombinations.Table 2–18. Stratix II Mu ltiVolt I/O Support Note (1)\nVCCIO (V)Input Signal (V) Output Signal (V)\n1.2 1.5 1.8 2.5 3.3 1.2 1.5 1.8 2.5 3.3 5.0\n1.2  (4)  v (2)  v (2)v (2)v (2)v (4)\n1.5 (4) vv v  (2)v (2)v (3)v\n1.8 (4) v vv  (2)v (2)v (3)v (3)v\n2.5 (4) vv v  (3)v (3)v (3)v\n3.3 (4) v vv  (3)v (3)v (3)v (3)vv\nNotes to Table 2–18 :\n(1) To drive inputs higher than V CCIO but less than 4.0 V , disable the PCI clamping diode and select the Allow LVTTL \nand LVCMOS input levels to overdrive input buffer  option in the Quartus II software.\n(2) The pin current may be slightly higher than the de fault value. You must verify that the driving device’s V OL \nmaximum and V OH minimum voltages do not viol ate the applicable Stratix II V IL maximum and V IH minimum \nvoltage specifications.\n(3) Although V CCIO specifies the voltage necessary for the Stratix II de vice to drive out, a receiving device powered at \na different level can still interface with the Stratix II device if it has inputs that tolerate the V CCIO value.\n(4) Stratix II devices do not support 1.2-V LVTTL and 1.2-V LVCMOS. Stratix II de vices support 1.2-V HSTL.\nAltera Corporation 2–95\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFor JTAG chains, the TDO pin of the first device drives the TDI pin of the \nsecond device in the chain. The V CCSEL  input on JTAG input I/O cells \n(TCK, TMS, TDI, and TRST ) is internally hardwired to GND selecting the \n3.3-V/2.5-V input buffer powered by V CCPD . The ideal case is to have the \nVCCIO of the TDO bank from the first device to match the V CCSEL  settings \nfor TDI on the second device, but that may not be possible depending on \nthe application. Table 2–20  contains board design recommendations to \nensure proper JTAG chain operation.Table 2–19. Board Design Recommendations for nCEO\nnCE Input Buffer Power in I/O \nBank 3Stratix II nCEO V CCIO Voltage Level in I/O Bank 7\nVCCIO = \n3.3 VVCCIO =\n2.5 VVCCIO =\n1.8 VVCCIO =\n1.5 VVCCIO =\n1.2 V\nVCCSEL  high \n(VCCIO  Bank 3 = 1.5 V)v(1), (2)v (3), (4) v (5) vv\nVCCSEL  high \n(VCCIO  Bank 3 = 1.8 V)v (1), (2)v (3), (4) vv Level shifter \nrequired\nVCCSEL  low \n(nCE Powered by V CCPD  = 3.3V)v v (4) v (6) Level shifter \nrequiredLevel shifter \nrequired\nNotes to Table 2–19 :\n(1) Input buffer is 3.3-V tolerant.\n(2) The nCEO  output buffer meets V OH (MIN) = 2.4 V .\n(3) Input buffer is 2.5-V tolerant.\n(4) The nCEO  output buffer meets V OH (MIN) = 2.0 V .\n(5) Input buffer is 1.8-V tolerant.\n(6) An external 250- Ω pull-up resistor is not required, but recommended  if signal levels on the board are not optimal.\nTable 2–20. Supported TDO/TDI Voltage Combinations (Part 1 of 2)\nDeviceTDI Input \nBuffer PowerStratix II TDO V CCIO Voltage Level in I/O Bank 4\nVCCIO = 3.3 V V CCIO = 2.5 V V CCIO = 1.8 V V CCIO = 1.5 V V CCIO = 1.2 V\nStratix II Always \nVCCPD  (3.3V)v (1) v (2) v (3) Level shifter \nrequiredLevel shifter \nrequired\n2–96 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007High-Speed Differential I/O with DPA Support\nHigh-Speed \nDifferential I/O \nwith DPA \nSupportStratix II devices contain dedicated circuitry for supporting differential \nstandards at speeds up to 1 Gbps. The LVDS and HyperTransport \ndifferential I/O standards are supported in the Stratix II device. In addition, the LVPECL I/O standard is supported on input and output \nclock pins on the top and bottom I/O banks.\nThe high-speed differential I/O ci rcuitry supports the following high \nspeed I/O interconnect standards and applications:\n■ SPI-4 Phase 2 (POS-PHY Level 4)\n■ SFI-4\n■ Parallel RapidIO\n■ HyperTransport technology\nThere are four dedicated high-spe ed PLLs in the EP2S15 to EP2S30 \ndevices and eight dedicated high-speed PLLs in the EP2S60 to EP2S180 \ndevices to multiply reference clocks and drive high-speed differential \nSERDES channels.\nTables 2–21  through 2–26  show the number of channels that each fast PLL \ncan clock in each of the Stratix II devices. In Tables 2–21  through 2–26  the \nfirst row for each transmitter or receiv er provides the number of channels \ndriven directly by the PLL. The second row below it shows the maximum \nchannels a PLL can drive if cross bank channels are used from the adjacent center PLL. For example, in the 484-pin FineLine BGA EP2S15 Non-Stratix II VCC = 3.3 V v (1) v (2) v (3) Level shifter \nrequiredLevel shifter \nrequired\nVCC = 2.5 V v (1), (4) v (2) v (3) Level shifter \nrequiredLevel shifter \nrequired\nVCC = 1.8 V v (1), (4)v (2), (5) v Level shifter \nrequiredLevel shifter \nrequired\nVCC = 1.5 V v (1), (4)v (2), (5) v (6) vv\nNotes to Table 2–20 :\n(1) The TDO output buffer meets V OH (MIN) = 2.4 V .\n(2) The TDO output buffer meets V OH (MIN) = 2.0 V .\n(3) An external 250- Ω pull-up resistor is not required, but recommended if signal levels on the board are not optimal.\n(4) Input buffer must be 3.3-V tolerant.\n(5) Input buffer must be 2.5-V tolerant.\n(6) Input buffer must be 1.8-V tolerant.Table 2–20. Supported TDO/TDI Voltage Combinations (Part 2 of 2)\nDeviceTDI Input \nBuffer PowerStratix II TDO V CCIO Voltage Level in I/O Bank 4\nVCCIO = 3.3 V V CCIO = 2.5 V V CCIO = 1.8 V V CCIO = 1.5 V V CCIO = 1.2 V\nAltera Corporation 2–97\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\ndevice, PLL 1 can drive a maximum of 10 transmitter channels in I/O \nbank 1 or a maximum of 19 transmitter channels in I/O banks 1 and 2. The \nQuartus II software may also merge re ceiver and transmitter PLLs when \na receiver is driving a transmitter. In this case, one fast PLL can drive both \nthe maximum numbers of receiver and transmitter channels.\nTable 2–21. EP2S15 Device Differential Channels Note (1)\nPackageTransmitter/\nReceiverTotal \nChannelsCenter Fast PLLs\nPLL 1 PLL 2 PLL 3 PLL 4\n484-pin FineLine BGA Transmitter 38 (2) 10 9 9 10\n(3) 19 19 19 19\nReceiver 42 (2) 11 10 10 11\n(3) 21 21 21 21\n672-pin FineLine BGA Transmitter 38 (2) 10 9 9 10\n(3) 19 19 19 19\nReceiver 42 (2) 11 10 10 11\n(3) 21 21 21 21\nTable 2–22. EP2S30 Device Differential Channels Note (1)\nPackageTransmitter/\nReceiverTotal \nChannelsCenter Fast PLLs\nPLL 1 PLL 2 PLL 3 PLL 4\n484-pin FineLine BGA Transmitter 38 (2) 10 9 9 10\n(3) 19 19 19 19\nReceiver 42 (2) 11 10 10 11\n(3) 21 21 21 21\n672-pin FineLine BGA Transmitter 58 (2) 16 13 13 16\n(3) 29 29 29 29\nReceiver 62 (2) 17 14 14 17\n(3) 31 31 31 31\n2–98 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007High-Speed Differential I/O with DPA Support\nTable 2–23. EP2S60 Differential Channels Note (1)\nPackageTransmitter/\nReceiverTotal \nChannelsCenter Fast PLLs Corner Fast PLLs (4)\nPLL 1 PLL 2 PLL 3 PLL 4 PLL 7 PLL 8 PLL 9 PLL 10\n484-pin \nFineLine BGATransmitter 38 (2) 10 9 9 10 10 9 9 10\n (3) 19 19 19 19 - - - -\nReceiver 42 (2) 11 10 10 11 11 10 10 11\n (3) 21 21 21 21 - - - -\n672-pin \nFineLine BGATransmitter 58 (2) 16 13 13 16 16 13 13 16\n (3) 29 29 29 29 - - - -\nReceiver 62 (2) 17 14 14 17 17 14 14 17\n (3) 31 31 31 31 - - - -\n1,020-pin \nFineLine BGATransmitter 84 (2) 21 21 21 21 21 21 21 21\n (3) 42 42 42 42 - - - -\nReceiver 84 (2) 21 21 21 21 21 21 21 21\n (3) 42 42 42 42 - - - -\nTable 2–24. EP2S90 Differential Channels Note (1)\nPackageTransmitter/\nReceiverTotal \nChannelsCenter Fast PLLs Corner Fast PLLs (4)\nPLL 1 PLL 2 PLL 3 PLL 4 PLL 7 PLL 8 PLL 9 PLL 10\n484-pin Hybrid \nFineLine BGATransmitter 38 (2) 10 9 9 10 - - - -\n(3) 19 19 19 19 - - - -\nReceiver 42 (2) 11 10 10 11 - - - -\n(3) 21 21 21 21 - - - -\n780-pin \nFineLine BGATransmitter 64 (2) 16 16 16 16 - - -\n(3) 32 32 32 32 - - - -\nReceiver 68 (2) 17 17 17 17 - - - -\n(3) 34 34 34 34 - - -\n1,020-pin \nFineLine BGATransmitter 90 (2) 23 22 22 23 23 22 22 23\n (3) 45 45 45 45 - - - -\nReceiver 94 (2) 23 24 24 23 23 24 24 23\n (3) 46 46 46 46 - - - -\n1,508-pin \nFineLine BGATransmitter 118 (2) 30 29 29 30 30 29 29 30\n (3) 59 59 59 59 - - - -\nReceiver 118 (2) 30 29 29 30 30 29 29 30\n (3) 59 59 59 59 - - - -\nAltera Corporation 2–99\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nTable 2–25. EP2S130 Differential Channels Note (1)\nPackageTransmitter/\nReceiverTotal \nChannelsCenter Fast PLLs Corner Fast PLLs (4)\nPLL 1 PLL 2 PLL 3 PLL 4 PLL 7 PLL 8 PLL 9 PLL 10\n780-pin \nFineLine BGATransmitter 64 (2) 16 16 16 16 - - -\n(3) 32 32 32 32 - - - -\nReceiver 68 (2) 17 17 17 17 - - - -\n(3) 34 34 34 34 - - -\n1,020-pin \nFineLine BGATransmitter 88 (2) 22 22 22 22 22 22 22 22\n (3) 44 44 44 44 - - - -\nReceiver 92 (2) 23 23 23 23 23 23 23 23\n (3) 46 46 46 46 - - - -\n1,508-pin \nFineLine BGATransmitter 156 (2) 37 41 41 37 37 41 41 37\n (3) 78 78 78 78 - - - -\nReceiver 156 (2) 37 41 41 37 37 41 41 37\n (3) 78 78 78 78 - - - -\nTable 2–26. EP2S180 Differential Channels Note (1)\nPackageTransmitter/\nReceiverTotal \nChannelsCenter Fast PLLs Corner Fast PLLs (4)\nPLL 1 PLL 2 PLL 3 PLL 4 PLL 7 PLL 8 PLL 9 PLL 10\n1,020-pin \nFineLine BGATransmitter 88 (2) 22 22 22 22 22 22 22 22\n (3) 44 44 44 44 - - - -\nReceiver 92 (2) 23 23 23 23 23 23 23 23\n (3) 46 46 46 46 - - - -\n1,508-pin \nFineLine BGATransmitter 156 (2) 37 41 41 37 37 41 41 37\n (3) 78 78 78 78 - - - -\nReceiver 156 (2) 37 41 41 37 37 41 41 37\n (3) 78 78 78 78 - - - -\nNotes to Tables 2–21  to 2–26 :\n(1) The total number of receiver channels  includes the four non-dedicated clock channels that can be optionally used \nas data channels.\n(2) This is the maximum number of channels the PLLs can directly drive.\n(3) This is the maximum number of channels if the device  uses cross bank channels from the adjacent center PLL.\n(4) The channels accessible by the cent er fast PLL overlap with the channels  accessible by the corner fast PLL. \nTherefore, the total number of channels is not the addition of the number of channels accessible by PLLs 1, 2, 3, and \n4 with the number of channels accessible by PLLs 7, 8, 9, and 10.\n2–100 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007High-Speed Differential I/O with DPA Support\nDedicated Circuitry with DPA Support\nStratix II devices support source-synchronous interfacing with LVDS or \nHyperTransport signaling at up to 1 Gbps. Stratix II devices can transmit \nor receive serial channels along with  a low-speed or high-speed clock. \nThe receiving device PLL multiplies the clock by an integer factor W = 1 \nthrough 32. For example, a HyperT ransport technology application \nwhere the data rate is 1,000 Mbps and the clock rate is 500 MHz would \nrequire that W be set to 2. The SERDES factor J determines the parallel \ndata width to deserialize from receiv ers or to serialize for transmitters. \nThe SERDES factor J can be set to 4, 5, 6, 7, 8, 9, or 10 and does not have to \nequal the PLL clock-multiplication W value. A design using the dynamic \nphase aligner also supports all of these J factor values. For a J factor of 1, \nthe Stratix II device bypasses the SERDES block. For a J factor of 2, the \nStratix II device bypasses the SERD ES block, and the DDR input and \noutput registers are used in the IOE. Figure 2–58  shows the block diagram \nof the Stratix II transmitter channel.\nFigure 2–58. Stratix II Transmitter Channel \nEach Stratix II receiver channel features a DPA block for phase detection \nand selection, a SERDES, a synchronizer , and a data realigner circuit. You \ncan bypass the dynamic phase aligner without affecting the basic source-synchronous operation of the channel.  In addition, you can dynamically \nswitch between using the DPA block or bypassing the block via a control \nsignal from the logic array. Figure 2–59  shows the block diagram of the \nStratix II receiver channel.Fast\nPLLrefclkdiffioclkDedicated\nTransmitter\nInterfaceLocal\nInterconnect10+\n–Up to 1 Gbps\nload_en\nRegional or\nglobal clockData from R4, R24, C4, or\ndirect link interconnect\n10\nAltera Corporation 2–101\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–59. Stratix II Receiver Channel\nAn external pin or global or regional  clock can drive the fast PLLs, which \ncan output up to three clocks: two mu ltiplied high-speed clocks to drive \nthe SERDES block and/or external pin, and a low-speed clock to drive the logic array. In addition, eight phase- shifted clocks from  the VCO can feed \nto the DPA circuitry. \nf For more information on the fast PLL, see the PLLs in Stratix II & \nStratix II GX Devices  chapter in volume 2 of the Stratix II Device Handbook  \nor the Stratix II GX Device Handbook .\nThe eight phase-shifted clocks from th e fast PLL feed to  the DPA block. \nThe DPA block selects the closest phase to the center of the serial data eye \nto sample the incoming data. This allows the source-synchronous circuitry to capture incoming data co rrectly regardless of the channel-to-\nchannel or clock-to-channel skew. Th e DPA block locks to a phase closest \nto the serial data phase. The phase- aligned DPA clock is used to write the \ndata into the synchronizer.\nThe synchronizer sits between the DPA block and the data realignment \nand SERDES circuitry. Since every channel utilizing the DPA block can \nhave a different phase selected to sa mple the data, the synchronizer is \nneeded to synchronize th e data to the high-speed  clock domain of the \ndata realignment and the SERDES circuitry.+\n–\nFast\nPLLrefclk\nload_endiffioclk\nRegional or\nglobal clockData to R4, R24, C4, or\ndirect link interconnect\nUp to 1 Gbps\n10\nDedicated\nReceiver\nInterface\nEight Phase Clocksdata retimed_data\nDPA_clkDPA Synchronizer\n8DQ\nData Realignment\nCircuitry\n2–102 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007High-Speed Differential I/O with DPA Support\nFor high-speed source synchronous interfaces such as POS-PHY 4, \nParallel RapidIO, and HyperTransport , the source synchr onous clock rate \nis not a byte- or SERDES-rate multiple of the data rate. Byte alignment is \nnecessary for these protocols since th e source synchronous clock does not \nprovide a byte or word boundary since the clock is one half the data rate, \nnot one eighth. The Stratix II device ’s high-speed differential I/O \ncircuitry provides dedicated data  realignment circuitry for user-\ncontrolled byte boundary shifting. This simplifies designs while saving ALM resources. You can use an ALM-based state machine to signal the \nshift of receiver byte boundaries until a specified pattern is detected to \nindicate byte alignment.\nFast PLL & Channel Layout\nThe receiver and transmitter channels are interleaved such that each I/O \nbank on the left and right side of th e device has one receiver channel and \none transmitter channel per LAB row. Figure 2–60  shows the fast PLL and \nchannel layout in the EP 2S15 and EP2S30 devices. Figure 2–61  shows the \nfast PLL and channel layout in the EP2S60 to EP2S180 devices.\nFigure 2–60. Fast PLL & Channel Layout in the EP2S15 & EP2S30 Devices Note (1)\nNote to Figure 2–60 :\n(1) See Table 2–21  for the number of channels each device supports.LVDS\nClockDPA\nClock\nFast\nPLL 1\nFast\nPLL 2\nLVDS\nClockDPA\nClockLVDS\nClockDPA\nClock\nFast\nPLL 4\nFast\nPLL 3\nLVDS\nClockDPA\nClockQuadrant\nQuadrantQuadrant\nQuadrant4\n4\n4 44\n4\n2\n22\n2\nAltera Corporation 2–103\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nFigure 2–61. Fast PLL & Channel Layout in the EP2S60 to EP2S180 Devices Note (1)\nNote to Figure 2–61 :\n(1) See Tables 2–22  through 2–26  for the number of channe ls each device supports.LVDS\nClockDPA\nClock\nFast\nPLL 1\nFast\nPLL 2\nLVDS\nClockDPA\nClockLVDS\nClockDPA\nClock\nFast\nPLL 4Fast\nPLL 7Fast\nPLL 10\nFast\nPLL 3\nLVDS\nClockDPA\nClockQuadrant\nQuadrantQuadrant\nQuadrant4\n42\n4 44\n42\n2\n22\n2\nFast\nPLL 8Fast\nPLL 92 2\n2–104 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Document Revision History\nDocument \nRevision HistoryTable 2–27  shows the revision history for this chapter.\nTable 2–27. Document Revision History (Part 1 of 2)\nDate and \nDocument \nVersionChanges Made Summary of Changes\nMay 2007, v4.3 Updated “Clock Control Block”  section. —\nUpdated note in the “Clock Control Block”  section. —\nDeleted Tables 2-11 and 2-12. —\nUpdated notes to:\n●Figure 2–41\n●Figure 2–42\n●Figure 2–43\n●Figure 2–45—\nUpdated notes to Table 2–18 . —\nMoved Document Revision History to end of the chapter. —\nAugust 2006, \nv4.2Updated Table 2–18 with note. —\nApril 2006, \nv4.1●Updated Table 2–13.\n●Removed Note 2 from Table 2–16.\n●Updated “On-Chip Termination” section and Table 2–19 to \ninclude parallel termination wi th calibration information.\n●Added new “On-Chip Parallel Termination with Calibration” \nsection.\n●Updated Figure 2–44.●Added parallel on-chip termination description and \nspecification.\n●Changed RCLK \nnames to match the \nQuartus II software in \nTable 2–13.\nDecember \n2005, v4.0Updated “Clock Control Block” section. —\nJuly 2005, v3.1 ●Updated HyperTransport technology information in Table 2–18.\n●Updated HyperTransport technology information in \nFigure 2–57.\n●Added information on the a synchronous clear signal.—\nMay 2005, v3.0 ●Updated “Functional Description” section.\n●Updated Table 2–3.\n●Updated “Clock Control Block” section.\n●Updated Tables 2–17 through 2–19.\n●Updated Tables 2–20 through 2–22.\n●Updated Figure 2–57.—\nMarch 2005, \n2.1●Updated “Functional Description” section.\n●Updated Table 2–3.—\nAltera Corporation 2–105\nMay 2007 Stratix II Device Handbook, Volume 1Stratix II Architecture\nJanuary 2005, \nv2.0●Updated the “MultiVolt I/O Interface” and “TriMatrix Memory” sections.\n●Updated Tables 2–3, 2–17, and 2–19.—\nOctober 2004, \nv1.2●Updated Tables 2–9, 2–16, 2–26, and 2–27. —\nJuly 2004, v1.1 ●Updated note to Tables 2–9 and 2–16.\n●Updated Tables 2–16, 2–17, 2–18, 2–19, and 2–20.\n●Updated Figures 2–41, 2–42, and 2–57.\n●Removed 3 from list of SERDES factor J.\n●Updated “High-Speed Differential I/O with DPA Support” \nsection.\n●In “Dedicated Circuitry with DPA Support” section, removed XSBI and changed RapidIO to Parallel RapidIO.—\nFebruary 2004, \nv1.0Added document to the Stratix II Device Handbook. —Table 2–27. Document Revision History (Part 2 of 2)\nDate and \nDocument \nVersionChanges Made Summary of Changes\n2–106 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Document Revision History\nAltera Corporation  3–1\nMay 2007\n3. Configuration & Testing\nIEEE Std. 1149.1 \nJTAG Boundary-\nScan SupportAll Stratix®II devices provide Joint Test Action Group (JTAG) \nboundary-scan test (BST) circuitry that complies with the IEEE \nStd. 1149.1. JTAG boundary-scan testing can be performed either before \nor after, but not during configuratio n. Stratix II devices can also use the \nJTAG port for configuration with the Quartus®II software or hardware \nusing either Jam Files ( .jam ) or Jam Byte-Code Files ( .jbc).\nStratix II devices support IOE I/O standard setting reconfiguration \nthrough the JTAG BST chain. The JTAG chain can update the I/O \nstandard for all input and output pins any time before or during user mode through the CONFIG_IO instruction. You can use this capability \nfor JTAG testing before configuratio n when some of the Stratix II pins \ndrive or receive from other devices on  the board using voltage-referenced \nstandards. Because the Stratix II devi ce may not be configured before \nJTAG testing, the I/O pins may not be configured for appropriate \nelectrical standards for chip-to-chip  communication. Programming those \nI/O standards via JTAG allows you to  fully test I/O connections to other \ndevices.\nA device operating in JTAG mode uses four required pins, TDI,TDO, TMS, \nand TCK, and one optional pin, TRST . The TCK pin has an internal weak \npull-down resistor, while the TDI,TMS and \nTRST  pins have weak internal \npull-ups. The JTAG input pins are powered by the 3.3-V VCCPD pins. The \nTDO output pin is powered by the V CCIO power supply of bank 4.\nStratix II devices also use the JTAG po rt to monitor the logic operation of \nthe device with the SignalTap®II embedded logic analyzer. Stratix II \ndevices support the JTAG instructions shown in Table 3–1 .\n1 Stratix II, Stra tix, Cyclone®II, and Cyclone devices must be \nwithin the first 17 devices in a JT AG chain. All of these devices \nhave the same JTAG controller. If any of the Stratix II, Stratix, \nCyclone II, or Cyclone devices are in the 18th of further position, \nthey fail configuration. This does not affect SignalTap II.\nThe Stratix II device instruction re gister length is 10 bits and the \nUSERCODE  register length is 32 bits. Tables 3–2  and 3–3 show the \nboundary-scan register length and device IDCODE information for \nStratix II devices.SII51003-4.2\n3–2 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007IEEE Std. 1149.1 JTAG Boundary-Scan Support\nTable 3–1. Stratix II JTAG Instructions\nJTAG Instruction Instr uction Code Description\nSAMPLE/PRELOAD 00 0000 0101 Allows a snapshot of signals at t he device pins to be captured and \nexamined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the \nSignalTap II embedded logic analyzer.\nEXTEST (1) 00 0000 1111 Allows the external circuitry and board-level interconnects to be \ntested by forcing a test pattern at the output pins and capturing test \nresults at the input pins.\nBYPASS 11 1111 1111 Places the 1-bit bypass register between the TDI and TDO pins, \nwhich allows the BST data to pass synchronously through selected \ndevices to adjacent devices during normal device operation.\nUSERCODE 00 0000 0111 Selects the 32-bit USERCODE  register and places it between the \nTDI and TDO pins, allowing the USERCODE  to be serially shifted \nout of TDO.\nIDCODE 00 0000 0110 Selects the IDCODE  register and places it between TDI and TDO, \nallowing the IDCODE  to be serially shifted out of TDO.\nHIGHZ (1) 00 0000 1011 Places the 1-bit bypass register between the TDI and TDO pins, \nwhich allows the BST data to pass synchronously through selected \ndevices to adjacent devices during  normal device operation, while \ntri-stating all of the I/O pins.\nCLAMP (1) 00 0000 1010 Places the 1-bit bypass register between the TDI and TDO pins, \nwhich allows the BST data to pass synchronously through selected \ndevices to adjacent devices during normal device operation while \nholding I/O pins to a state defined by the data in the boundary-scan register.\nICR instructions Used when configuring a Stra tix II device via the JTAG port with a \nUSB Blaster, MasterBlaster™, ByteBlasterMV™, or ByteBlaster II \ndownload cable, or when using a .jam or .jbc via an embedded \nprocessor or JRunner.\nPULSE_NCONFIG 00 0000 0001 Emulates pulsing the nCONFIG  pin low to trigger reconfiguration \neven though the physical pin is unaffected.\nCONFIG_IO (2)00 0000 1101 Allows configuration of I/O standards through the JTAG chain for \nJTAG testing. Can be executed before, during, or after \nconfiguration. Stops configuration if executed during configuration. \nOnce issued, the CONFIG_IO  instruction holds nSTATUS  low to \nreset the configuration device. nSTATUS  is held low until the IOE \nconfiguration register is loaded and the TAP controller state \nmachine transitions to the UPDATE_DR  state.\nSignalTap II \ninstructionsMonitors internal device oper ation with the SignalTap II embedded \nlogic analyzer.\nNotes to Table 3–1 :\n(1) Bus hold and weak pull-up resistor feat ures override the high-impedance state of HIGHZ , CLAMP , and EXTEST .\n(2) For more informa tion on using the CONFIG_IO  instruction, see the MorphIO: An I/O Reconfiguration Solution for \nAltera Devices White Paper .\nAltera Corporation 3–3\nMay 2007 Stratix II Device Handbook, Volume 1Configuration & Testing\nThe Quartus II software has an Auto Usercode feature where you can \nchoose to use the checksum value of a programming file as the JTAG user \ncode. If selected, the checksum is automatically loaded to the USERCODE  \nregister. Turn on the Auto Usercode  option by clicking Device & Pin \nOptions , then General,  in the Settings  dialog box (Ass ignments menu).\n1 Stratix, Stratix II, Cyclone, and Cyclone II devices must be \nwithin the first 17 devices in a JT AG chain. All of these devices \nhave the same JTAG controller. If any of the Stratix, Stratix II, \nCyclone, and Cyclone II devices are in the 18th or after they fail \nconfiguration. This does not affect SignalTap II. Table 3–2. Stratix II Boundary-Scan Register Length\nDevice Boundary-Scan Register Length\nEP2S15 1,140\nEP2S30 1,692\nEP2S60 2,196EP2S90 2,748\nEP2S130 3,420\nEP2S180 3,948\nTable 3–3. 32-Bit Stratix II Device IDCODE\nDeviceIDCODE (32 Bits) (1)\nVersion \n(4 Bits)Part Number (16 Bits)Manufacturer Identity (11 \nBits)LSB (1 Bit) (2)\nEP2S15 0000 0010 0000 1001 0001 000 0110 1110 1\nEP2S30 0000 0010 0000 1001 0010 000 0110 1110 1\nEP2S60 0001 0010 0000 1001 0011 000 0110 1110 1\nEP2S90 0000 0010 0000 1001 0100 000 0110 1110 1\nEP2S130 0000 0010 0000 1001 0101 000 0110 1110 1\nEP2S180 0000 0010 0000 1001 0110 000 0110 1110 1\nNotes to Table 3–3 :\n(1) The most significant bit (MSB) is on the left.\n(2) The IDCODE's  least significant bit (LSB) is always 1.\n3–4 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007SignalTap II Embedded Logic Analyzer\nf For more information on JTAG, see the following documents:\n■ The IEEE Std. 1149.1 (JTAG) Boundary -Scan Testing for Stratix II & \nStratix II GX Devices  chapter of the Stratix II Devi ce Handbook, \nVolume 2  or the Stratix II GX Device Handbook, Volume 2\n■ Jam Programming & Test Language Specification\nSignalTap II \nEmbedded Logic \nAnalyzerStratix II devices feature the SignalTap II embedded logic analyzer, which \nmonitors design operation over a period of time through the IEEE \nStd. 1149.1 (JTAG) circuitry. You can analyze internal logic at speed \nwithout bringing intern al signals to the I/O pi ns. This feature is \nparticularly important for advanced  packages, such as FineLine BGA® \npackages, because it can be difficul t to add a connection to a pin during \nthe debugging process after a board is designed and manufactured.\nConfigurationThe logic, circuitry, and interconnect s in the Stratix II architecture are \nconfigured with CMOS SRAM elements. Altera® FPGA devices are \nreconfigurable and every device is tested with a high coverage production test program so you do not have to perform fault testing and \ncan instead focus on simulation and design verification.\nStratix II devices are configured at system power-up with data stored in \nan Altera configuration device or provid ed by an external controller (e.g., \na MAX\n®II device or microprocessor). Stra tix II devices can be configured \nusing the fast passive parallel (FPP), ac tive serial (AS), passive serial (PS), \npassive parallel asynchronous (PPA),  and JTAG configuration schemes. \nThe Stratix II device’s optimized in terface allows microprocessors to \nconfigure it serially or in parallel , and synchronously or asynchronously. \nThe interface also enables microproce ssors to treat Stratix II devices as \nmemory and configure them by writ ing to a virtual memory location, \nmaking reconfiguration easy.\nIn addition to the number of conf iguration methods su pported, Stratix II \ndevices also offer the design security, decompression, and remote system \nupgrade features. The design securi ty feature, using configuration \nbitstream encryption and AES tech nology, provides a mechanism to \nprotect your designs. The decompress ion feature allows Stratix II FPGAs \nto receive a compressed configuration bitstream and decompress this \ndata in real-time, reducing storage requirements and configuration time. \nThe remote system upgrade feature allows real-time system upgrades \nfrom remote locations of your Strati x II designs. For more information, \nsee “Configuration Schemes” on page 3–7 .\nAltera Corporation 3–5\nMay 2007 Stratix II Device Handbook, Volume 1Configuration & Testing\nOperating Modes\nThe Stratix II architecture uses SRAM configuration elements that require \nconfiguration data to be loaded each  time the circuit powers up. The \nprocess of physically loading the SR AM data into the device is called \nconfiguration. During initialization, which occurs immediately after \nconfiguration, the device resets regist ers, enables I/O pins, and begins to \noperate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and \ninitialization processes are called command mode. Normal device \noperation is called user mode.\nSRAM configuration elements allow Stratix II devices to be reconfigured \nin-circuit by loading new configuratio n data into the device. With real-\ntime reconfiguration, the device is  forced into command mode with a \ndevice pin. The configuration process loads different configuration data, \nreinitializes the device, and resumes user-mode operation. You can perform in-field upgrades by distribu ting new configuration files either \nwithin the system or remotely.\nPORSEL  is a dedicated input pin used to  select POR delay times of 12 ms \nor 100 ms during power-up. When the PORSEL  pin is connected to \nground, the POR time is 100 ms; when the PORSEL  pin is connected to \nV\nCC, the POR time is 12 ms.\nThe nIO PULLUP  pin is a dedicated input that chooses whether the \ninternal pull-ups on the user I/O pins and dual-purpose configuration \nI/O pins (nCSO , ASDO , DATA[7..0] , nWS, nRS, RDYnBSY , nCS, CS, \nRUnLU , PGM[2..0] , CLKUSR , INIT_DONE , DEV_OE , DEV_CLR ) are on or \noff before and during configuration. A lo gic high (1.5, 1.8, 2.5, 3.3 V) turns \noff the weak internal pull-ups, while a logic low turns them on.\nStratix II devices also of fer a new power supply, V CCPD , which must be \nconnected to 3.3 V in order to power the 3.3-V/2.5-V buffer available on \nthe configuration input pins and JTAG pins. V CCPD  applies to all the JTAG \ninput pins ( TCK, TMS, TDI, and TRST ) and the configuration input pins \nwhen VCCSEL  is connected to ground. See Table 3–4  for more information \non the pins affected by VCCSEL .\nThe VCCSEL  pin allows the V CCIO setting (of the banks where the \nconfiguration inputs reside) to be independent of the voltage required by \nthe configuration inputs. Therefore, when selecting the V CCIO, the V IL and \nVIH levels driven to the configuration in puts do not have to be a concern. \n3–6 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Configuration\nThe PLL_ENA  pin and the configuration input pins ( Table 3–4 ) have a \ndual buffer design: a 3.3-V/2.5-V in put buffer and a 1.8-V/1.5-V input \nbuffer. The VCCSEL  input pin selects which input buffer is used. The 3.3-\nV/2.5-V input buffer is powered by V CCPD,  while the 1.8-V/1.5-V input \nbuffer is powered by V CCIO. Table 3–4  shows the pins affected by VCCSEL .\nVCCSEL  is sampled during power-up. Therefore, the VCCSEL  setting \ncannot change on the fly or during a reconfiguration. The VCCSEL  input \nbuffer is powered by V CCINT  and must be hardwired to V CCPD  or ground. \nA logic high VCCSEL  connection selects the 1.8-V/1.5-V input buffer, and \na logic low selects the 3.3-V/2.5-V input buffer. VCCSEL  should be set to \ncomply with the logic levels driven out of the configuration device or \nMAX® II/microprocessor.\nIf you need to support configuration input voltages of 3.3 V/2.5 V , you \nshould set the VCCSEL  to a logic low; you can set the V CCIO of the I/O \nbank that contains the configuration inputs to any supported voltage. If Table 3–4. Pins Affected by the Voltage Level at VCCSEL\nPinVCCSEL = LOW (connected \nto GND)VCCSEL = HIGH (connected \nto V CCPD)\nnSTATUS  (when \nused as an input)\n3.3/2.5-V input buffer is \nselected. Input buffer is \npowered by V CCPD .1.8/1.5-V input buffer is \nselected. Input buffer is powered by V\nCCIO  of the I/O \nbank.nCONFIG\nCONF_DONE  \n(when used as an \ninput)\nDATA[7..0]\nnCEDCLK\n (when used \nas an input)\nCS\nnWS\nnRS\nnCSCLKUSR\nDEV_OE\nDEV_CLRnRUnLUPLL_ENA\nAltera Corporation 3–7\nMay 2007 Stratix II Device Handbook, Volume 1Configuration & Testing\nyou need to support configuration input voltages of 1.8 V/1.5 V , you \nshould set the VCCSEL  to a logic high and the V CCIO of the bank that \ncontains the configuration inputs to 1.8 V/1.5 V .\nf For more information on multi-volt support, including information on \nusing TDO and nCEO  in multi-volt systems, refer to the Stratix II \nArchitecture  chapter in volume 1 of the Stratix II Device Handbook .\nConfiguration Schemes\nYou can load the configuration data for a Stratix II device with one of five \nconfiguration schemes (see Table 3–5 ), chosen on the basis of the target \napplication. You can use a configuration device, intelligent controller, or \nthe JTAG port to configure a Stratix I I device. A configuration device can \nautomatically configure a Stratix I I device at system power-up.\nYou can configure multiple Stratix II devices in any of the five \nconfiguration schemes by connect ing the configuration enable ( nCE) and \nconfiguration enable output ( nCEO ) pins on each device.\nStratix II FPGAs offer the following:\n■ Configuration data decompression to reduce configuration file \nstorage\n■ Design security using configuratio n data encryption to protect your \ndesigns\n■ Remote system upgrades for rem otely updating your Stratix II \ndesigns\nTable 3–5  summarizes which configuration features can be used in each \nconfiguration scheme.\nTable 3–5. Stratix II Configur ation Features (Part 1 of 2)\nConfiguration \nSchemeConfiguration Method Desi gn Security DecompressionRemote System \nUpgrade\nFPP MAX II device or microprocessor and \nflash devicev (1) v (1) v\nEnhanced configuration device v (2) v\nAS Serial configuration device vv v  (3)\nPS MAX II device or microprocessor and \nflash devicevvv\nEnhanced configuration device vvv\nDownload cable (4) vv\n3–8 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Configuration\nf See the Configuring Stratix II & Stratix II GX Devices  chapter in volume 2 \nof the  Stratix II Device Handbook  or the Stratix II GX Device Handbook  for \nmore information about configur ation schemes in Stratix II and \nStratix II GX devices.\nDevice Security Using Configuration Bitstream Encryption\nStratix II FPGAs are the industry’s fi rst FPGAs with the ability to decrypt \na configuration bitstream using th e Advanced Encryption Standard \n(AES) algorithm. When using the de sign security feature, a 128-bit \nsecurity key is stored in the Stratix II FPGA. To successfully configure a \nStratix II FPGA that has the design se curity feature enabled, it must be \nconfigured with a configuration file that was encrypted using the same \n128-bit security key. The security ke y can be stored in non-volatile \nmemory inside the Stratix II device. This non-volatile memory does not \nrequire any external devices, such as a battery back-up, for storage.PPA MAX II device or microprocessor and \nflash devicev\nJTAG Download cable (4)\nMAX II device or microprocessor and \nflash device\nNotes for Table 3–5 :\n(1) In these modes, the host system must send a DCLK  that is 4× the data rate.\n(2) The enhanced configuration device decompression featur e is available, while the Stratix II decompression feature \nis not available.\n(3) Only remote update mode is supported when using the  AS configuration scheme. Local update mode is not \nsupported.\n(4) The supported download cables inc lude the Altera USB Blaster universal se rial bus (USB) port download cable, \nMasterBlaster serial/USB communications cable, By teBlaster II parallel port download cable, and the \nByteBlasterMV parallel port download cable.Table 3–5. Stratix II Configur ation Features (Part 2 of 2)\nConfiguration \nSchemeConfiguration Method Desi gn Security DecompressionRemote System \nUpgrade\nAltera Corporation 3–9\nMay 2007 Stratix II Device Handbook, Volume 1Configuration & Testing\n1 An encryption configuration file  is the same size as a non-\nencryption configuration file. Wh en using a serial configuration \nscheme such as passive serial (PS) or active serial (AS), \nconfiguration time is the same  whether or not the design \nsecurity feature is enabled. If the fast passive parallel (FPP) scheme us used with the design security or decompression \nfeature, a 4× DCLK  is required. This results in a slower \nconfiguration time when compared  to the configuration time of \nan FPGA that has neither the design security, nor \ndecompression feature enabled. For more information about \nthis feature, refer to AN 341: Using the Design  Security Feature in \nStratix II Devices . Contact your local Altera sales representative \nto request this document.\nDevice Configuration Data Decompression\nStratix II FPGAs support decompress ion of configuration data, which \nsaves configuration memory space an d time. This feature allows you to \nstore compressed configuration data in configuration devices or other \nmemory, and transmit this compressed bit stream to Stratix II FPGAs. \nDuring configuration, the Stratix II FP GA decompresses the bit stream in \nreal time and programs its SRAM cells.\nStratix II FPGAs support decompression in the FPP (when using a \nMAX II device/microprocessor and flash memory), AS and PS \nconfiguration schemes. Decompression is not supported in the PPA \nconfiguration scheme nor in JTAG-based configuration.\nRemote System Upgrades\nShortened design cycles, evolving standards, and system deployments in remote locations are difficult chal lenges faced by modern system \ndesigners. Stratix II devices can he lp effectively deal with these \nchallenges with their inherent re-programmability and dedicated circuitry to perform remote system updates. Remote system updates help \ndeliver feature enhancements and bug fixes without costly recalls, reduce \ntime to market, and extend product life.\nStratix II FPGAs feature dedicated remote system upgrade circuitry to \nfacilitate remote system updates. Soft logic (Nios\n® processor or user logic) \nimplemented in the Stratix II device can download a new configuration \nimage from a remote location, store it in configuration memory, and direct \nthe dedicated remote system upgrade circuitry to initiate a reconfiguration cycle. The dedicated circuitry performs error detection \nduring and after the configuration process, recovers from any error \ncondition by reverting back to a safe configuration image, and provides \n3–10 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Configuration\nerror status information. This dedicated remote system upgrade circuitry \navoids system downtime and is the critical component for successful \nremote system upgrades.\nRSC is supported in the following Stratix II configuration schemes: FPP, \nAS, PS, and PPA. RSC can also be implemented in conjunction with \nadvanced Stratix II features such  as real-time decompression of \nconfiguration data and design security using AES for secure and efficient field upgrades.\nf See the Remote System Upgrades With Stratix II & Stratix II GX Devices  \nchapter in volume 2 of the Stratix II Device Handbook  or the Stratix II GX \nDevice Handbook for more information about remote configuration in \nStratix II devices.\nConfiguring Stratix II FPGAs with JRunner\nJRunner is a software driver that configures Altera FPGAs, including \nStratix II FPGAs, through the ByteBlaster II or ByteBlasterMV cables in \nJTAG mode. The programming input file supported is in Raw Binary File (.rbf) format. JRunner also requires a Chain Description File (.cdf) \ngenerated by the Quartus II software. JRunner is targeted for embedded \nJTAG configuration. The source code is developed for the Windows NT operating system (OS), but can be customized to run on other platforms.\nf For more information on the JRunner software driver, see the JRunner \nSoftware Driver: An Embedded Soluti on to the JTAG Configuration White \nPaper  and the source files on the Altera web site (www.altera.com) .\nProgramming Serial Configur ation Devices with SRunner\nA serial configuration device can be programmed in-system by an \nexternal microprocessor using SRunner. SRunner is a software driver \ndeveloped for embedded serial configuration device programming that \ncan be easily customized to fit in di fferent embedded systems. SRunner is \nable to read a .rpd file (Raw Programming Data) and write to the serial \nconfiguration devices. The serial configuration device programming time \nusing SRunner is comparable to the programming time when using the Quartus II software.\nf For more information about SRunner, see the  SRunner: An Embedded \nSolution for EPCS Programming White Paper and the source code on the \nAltera web site at www.altera.com .\nf For more information on programming serial configuration devices, see \nthe Serial Configuration Devices (E PCS1 & EPCS4) Data Sheet in the \nConfiguration Handbook.\nAltera Corporation 3–11\nMay 2007 Stratix II Device Handbook, Volume 1Configuration & Testing\nConfiguring Stratix II FPGAs with the MicroBlaster Driver\nThe MicroBlasterTM software driver supports an RBF programming input \nfile and is ideal for embedded FPP or PS configuration. The source code \nis developed for the Windows NT operating system, although it can be customized to run on other operating systems. For more information on \nthe MicroBlaster software driver, see the Configuring the MicroBlaster Fast \nPassive Parallel  Software Driver White Paper  or the Configuring the \nMicroBlaster Passive Serial So ftware Driver White Paper  on the Altera web \nsite ( www.altera.com ).\nPLL Reconfiguration\nThe phase-locked loops (PLLs) in the Stratix II device family support \nreconfiguration of their multiply, divide, VCO-phase selection, and \nbandwidth selection settings without reconfiguring the entire device. You can use either serial data from th e logic array or regular I/O pins to \nprogram the PLL’s counter settings in a serial chain. This  option provides \nconsiderable flexibility for freque ncy synthesis, allowing real-time \nvariation of the PLL frequency and delay. The rest of the device is \nfunctional while re configuring the PLL.\nf See the PLLs in Stratix II & Stratix II GX Devices  chapter in volume 2 of \nthe Stratix II Device Handbook or the Stratix II GX Device Handbook  for \nmore information on Stratix II PLLs.\nTemperature \nSensing Diode \n(TSD)Stratix II devices include a diode-co nnected transistor for use as a \ntemperature sensor in power manageme nt. This diode is used with an \nexternal digital thermometer device. These devices steer bias current through the Stratix II diode, measur ing forward voltage and converting \nthis reading to temperature in the form  of an 8-bit signed number (7 bits \nplus sign). The external device's  output represents the junction \ntemperature of the Stratix II device an d can be used for intelligent power \nmanagement.\nThe diode requires two pins ( tempdiodep  and tempdioden ) on the \nStratix II device to connect to the external temperature-sensing device, as \nshown in Figure 3–1 . The temperature sensing diode is a passive element \nand therefore can be used before the Stratix II device is powered. \n3–12 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Temperature Sensing Diode (TSD)\nFigure 3–1. External Temperature-Sensing Diode\nTable 3–6  shows the specifications for bias voltage and current of the \nStratix II temperature sensing diode.\nTable 3–6. Temperature-Sensing Di ode Electrical Characteristics\nParameter Minimum Typical Maximum Unit\nIBIAS high 80 100 120  μA\nIBIAS low 8 10 12  μA\nVBP - VBN 0.3 0.9 V\nVBN 0.7 VSeries resistance 3 ΩStratix II Device\nTemperature-Sensing \nDevice\ntempdiodep\ntempdioden\nAltera Corporation 3–13\nMay 2007 Stratix II Device Handbook, Volume 1Configuration & Testing\nThe temperature-sensing diode works for the entire operating range, as \nshown in Figure 3–2 .\nFigure 3–2. Temperature vs. Temperature-Sensing Diode Voltage\nThe temperature sensing diode is a very sensitive circuit which can be \ninfluenced by noise coupled from other traces on the board, and possibly within the device package itself, depending on device usage. The \ninterfacing device registers temperatur e based on milivolts of difference \nas seen at the TSD. Switching I/O near the TSD pins can affect the \ntemperature reading. Altera recomme nds you take temperature readings \nduring periods of no ac tivity in the device (for example, standby mode \nwhere no clocks are toggling in the de vice), such as when the nearby I/Os \nare at a DC state, and disable clock networks in the device.\nAutomated \nSingle Event Upset (SEU) \nDetectionStratix II devices offer on-chip circuitr y for automated checking of single \nevent upset (SEU) detection. Some appl ications that require the device to \noperate error free at high elevations or in close proximity to Earth’s North \nor South Pole require periodic checks to ensure continued data integrity. The error detection cyclic redundancy check (CRC) feature controlled by 0.90\n0.850.95\n0.75\n0.65Voltage\n(Across Diode)\nTemperature (˚C)0.55\n0.450.60\n0.500.400.700.80\n–55 –30 –5 20 45 70 95 12010 μA Bias Current100 μA Bias Current\n3–14 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Document Revision History\nthe Device & Pin Options dialog box in the Quartus II software uses a \n32-bit CRC circuit to ensure data reliab ility and is one of the best options \nfor mitigating SEU.\nYou can implement the error detection CRC feature with ex isting circuitry \nin Stratix II devices, eliminating the n eed for external lo gic. For Stratix II \ndevices, CRC is computed by the device during configuration and \nchecked against an automatically  computed CRC during normal \noperation. The CRC_ERROR  pin reports a soft error when configuration \nSRAM data is corrupted, triggering device reconfiguration.\nCustom-Built Circuitry\nDedicated circuitry is built in the Stratix II devices to perform error \ndetection automatically. This error dete ction circuitry in Stratix II devices \nconstantly checks for errors in the configuration SRAM cells while the device is in user mode. You can monitor one external pin for the error and \nuse it to trigger a re-configuration cy cle. You can select the desired time \nbetween checks by adjusting a built-in clock divider.\nSoftware Interface\nIn the Quartus II software version 4.1 and later, you can turn on the \nautomated error detection CRC feature in the Device & Pin Options dialog box. This dialog  box allows you to enable the feature and set the \ninternal frequency of the CRC between 400 kHz to 50 MHz. This controls \nthe rate that the CRC circuitry verifi es the internal configuration SRAM \nbits in the FPGA device.\nFor more information on CRC, refer to AN 357: Error Detection Using CRC \nin Altera FPGA Devices .\nDocument \nRevision HistoryTable 3–7  shows the revision history for this chapter.\nTable 3–7. Document Revision History (Part 1 of 2)\nDate and \nDocument \nVersionChanges Made Summary of Changes\nMay 2007, v4.2 Moved Document Revision History section to the end \nof the chapter.—\nUpdated the “Temperature Sensing Diode (TSD)”  \nsection.—\nAltera Corporation 3–15\nMay 2007 Stratix II Device Handbook, Volume 1Configuration & Testing\nApril 2006, \nv4.1Updated “Device Security Using Configuration \nBitstream Encryption” section.—\nDecember \n2005, v4.0Updated “Software Interface” section. —\nMay 2005, v3.0 ●Updated “IEEE Std. 1149.1 JTAG Boundary-Scan \nSupport” section.\n●Updated “Operating Modes” section.—\nJanuary 2005, \nv2.1Updated JTAG chain device limits. —\nJanuary 2005, \nv2.0Updated Table 3–3. —\nJuly 2004, v1.1 ●Added “Automated Single Event Upset (SEU) \nDetection” section.\n●Updated “Device Security Using Configuration Bitstream Encryption” section.\n●Updated Figure 3–2.—\nFebruary 2004, \nv1.0Added document to the Stratix II Device Handbook. —Table 3–7. Document Revision History (Part 2 of 2)\nDate and \nDocument \nVersionChanges Made Summary of Changes\n3–16 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Document Revision History\nAltera Corporation  4–1\nMay 2007\n4. Hot Socketing &\nPower-On Reset\nStratix® II devices offer hot socketing, wh ich is also known as hot plug-in \nor hot swap, and power sequencing  support without the use of any \nexternal devices. You can insert or remove a Stratix II board in a system \nduring system operation without ca using undesirable effects to the \nrunning system bus or the board th at was inserted into the system. \nThe hot socketing feature also remove s some of the difficulty when you \nuse Stratix II devices on printed circui t boards (PCBs) that also contain a \nmixture of 5.0-, 3.3-, 2.5-, 1.8-, 1.5- an d 1.2-V devices. With the Stratix II hot \nsocketing feature, you no longer need to ensure a proper power-up \nsequence for each device on the board.\nThe Stratix II hot socketing feature provides:\n■ Board or device insertion and removal without external components \nor board manipulation \n■ Support for any power-up sequence\n■ Non-intrusive I/O buffers to system buses during hot insertion\nThis chapter also discusses the power- on reset (POR) circuitry in Stratix II \ndevices. The POR circuitry keeps the devices in the reset state until the \nVCC is within operating range.\nStratix II\nHot-Socketing \nSpecificationsStratix II devices offer hot socketing capability with al l three features \nlisted above without any external  components or special design \nrequirements. The hot socketing feature in Stratix II devices allows:\n■ The device can be driven before power-up without any damage to the device itself.\n■ I/O pins remain tri-stated during  power-up. The device does not \ndrive out before or during power-up, thereby affecting other buses in operation.\n■ Signal pins do not drive the V CCIO, VCCPD , or V CCINT  power supplies. \nExternal input signals to I/O pins of the device do not internally \npower the V CCIO or V CCINT  power supplies of the device via internal \npaths within the device.SII51004-3.2\n4–2 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Stratix II Hot-Socketing Specifications\nDevices Can Be Driven Before Power-Up\nYou can drive signals into the I/O pins, dedicated input pins and \ndedicated clock pins of Stratix II de vices before or during power-up or \npower-down without damaging the devi ce. Stratix II devices support any \npower-up or power- down sequence (V CCIO, VCCINT , and V CCPD ) in order \nto simplify system level design.\nI/O Pins Remain Tri-Stated During Power-Up\nA device that does not support hot-socketing may interrupt system \noperation or cause contention by driv ing out before or during power-up. \nIn a hot socketing situation, Stratix II  device's output buffers are turned \noff during system power-up or power- down. Stratix II device also does \nnot drive out until the device is co nfigured and has attained proper \noperating conditions.\nSignal Pins Do Not Drive the V CCIO, VCCINT or V CCPD Power \nSupplies\nDevices that do not support hot-socketing can short power supplies \ntogether when powered-up through the device signal pins. This irregular \npower-up can damage both the driving and driven devices and can \ndisrupt card power-up.\nStratix II devices do not have a current path from I/O pins, dedicated \ninput pins, or dedicated clock pins to the V CCIO, VCCINT , or V CCPD  pins \nbefore or during power-up. A Stratix II device may be inserted into (or \nremoved from) a powered-up system board without damaging or \ninterfering with system-board operatio n. When hot-socketing, Stratix II \ndevices may have a minimal effect on the signal integrity of the backplane.\n1 You can power up or power down the V\nCCIO, VCCINT , and V CCPD  \npins in any sequence. The powe r supply ramp rates can range \nfrom 100 μs to 100 ms. All V CC supplies must power down \nwithin 100 ms of each other to prevent I/O pins from driving \nout. During hot socketing, the I /O pin capacitance is less than 15 \npF and the clock pin capacitance is less than 20 pF. Stratix II \ndevices meet the following hot socketing specification.\n■ The hot socketing DC specification is: | I IOPIN  | < 300 μA.\n■ The hot socketing AC specification is: | I IOPIN | < 8 mA for 10 ns or \nless.\nAltera Corporation 4–3\nMay 2007 Stratix II Device Handbook, Volume 1Hot Socketing & Power-On Reset\nIIOPIN  is the current at any user I/O pi n on the device. This specification \ntakes into account the pin capacitance, but not board trace and external \nloading capacitance. Additional capacitance for trace, connector, and \nloading needs must be considered se parately. For the AC specification, \nthe peak current duration is 10 ns or less because of power-up transients. \nFor more information, refer to the Hot-Socketing & Power-Sequencing \nFeature & Testing for Altera Devices  white paper.\nA possible concern regarding hot-socketing is the potential for latch-up. \nLatch-up can occur when electrical su bsystems are hot-socketed into an \nactive system. During hot-socketing,  the signal pins may be connected \nand driven by the active system before the power supply can provide \ncurrent to the device's V CC and ground planes. This condition can lead to \nlatch-up and cause a low-impedance path from V CC to ground within the \ndevice. As a result, the device extends a large amount of current, possibly \ncausing electrical damage. Nevertheless, Stratix II devices are immune to \nlatch-up when hot-socketing.\nHot Socketing \nFeature \nImplementation in Stratix II \nDevicesThe hot socketing feature turns off the output buffer during the power-up \nevent (either V CCINT , VCCIO, or V CCPD  supplies) or power down. The hot-\nsocket circuit will generate an internal HOTSCKT  signal when either \nVCCINT , VCCIO, or V CCPD  is below threshold voltage. The HOTSCKT  signal \nwill cut off the output buffer to make sure that no DC current (except for \nweak pull up leaking) leaks through the pin. When V CC ramps up very \nslowly, V CC is still relatively low even after the POR signal is released and \nthe configuration is finished. The CONF_DONE , nCEO , and nSTATUS  pins \nfail to respond, as the output buffer can not flip from the state set by the \nhot socketing circuit at this low V CC voltage. Therefore, the hot socketing \ncircuit has been removed on these co nfiguration pins to make sure that \nthey are able to operate during configur ation. It is expected behavior for \nthese pins to drive out during po wer-up and power-down sequences.\nEach I/O pin has the foll owing circuitry shown in Figure 4–1 . \n4–4 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Hot Socketing Feature Implementation in Stratix II Devices\nFigure 4–1. Hot Socketing Circuit Block Diagram for Stratix II Devices\nThe POR circuit monitors V CCINT  voltage level and keeps I/O pins tri-\nstated until the device is in user mode. The weak pull-up resistor (R) from \nthe I/O pin to V CCIO is present to keep the I /O pins from floating. The \n3.3-V tolerance control circuit permits the I/O pins to be driven by 3.3 V \nbefore V CCIO and/or V CCINT  and/or V CCPD  are powered, and it prevents \nthe I/O pins from driving out when th e device is not in user mode. The \nhot socket circuit prevents I/O pi ns from internally powering V CCIO, \nVCCINT , and V CCPD  when driven by external signals before the device is \npowered.\nFigure 4–2  shows a transistor level cross section of the Stratix II device \nI/O buffers. This design ensures th at the output buffers do not drive \nwhen V CCIO is powered before V CCINT  or if the I/O pad voltage is higher \nthan V CCIO. This also applies for sudden voltage spikes during hot \ninsertion. There is no current path from signal I/O pins to V CCINT  or V CCIO \nor V CCPD  during hot insertion. The V PAD leakage current charges the 3.3-V \ntolerant circuit capacitance.Output EnableOutput\nHot Socket\nOutput\nPre-DriverVoltage\nTolerance\nControlPower On\nReset\nMonitor\nWeak\nPull-Up\nResistor\nPAD\nInput Bufferto Logic ArrayR\nAltera Corporation 4–5\nMay 2007 Stratix II Device Handbook, Volume 1Hot Socketing & Power-On Reset\nFigure 4–2. Transistor Level Diagram of FPGA Device I/O Buffers\nNotes to Figure 4–2 :\n(1) This is the logic array signal or the larger of either the V CCIO or V PAD signal.\n(2) This is the larger of either the V CCIO or V PAD signal.\nPower-On Reset \nCircuitryStratix II devices have a POR circuit to keep the whole device system in \nreset state until the power supply voltage levels have stabilized during power-up. The POR circuit monitors the V\nCCINT , VCCIO, and V CCPD  voltage \nlevels and tri-states all the user I/O pins while V CC is ramping up until \nnormal user levels are reached. The POR circuitry also ensures that all \neight I/O bank V CCIO voltages, V CCPD  voltage, as well as the logic array \nVCCINT  voltage, reach an acceptable level before configuration is \ntriggered. After the Stratix II device  enters user mode, the POR circuit \ncontinues to monitor the V CCINT  voltage level so that a brown-out \ncondition during user  mode can be detected. If there is a V CCINT  voltage \nsag below the Stratix II operational level during user mode, the POR \ncircuit resets the device.\nWhen power is applied to a Stratix II device, a power-on-reset event \noccurs if V CC reaches the recommended operating range within a certain \nperiod of time (specified as a maximum V CC rise time). The maximum \nVCC rise time for Stratix II device is  100 ms. Stratix II devices provide a \ndedicated input pin ( PORSEL ) to select POR delay times of 12 or 100 ms \nduring power-up. When the PORSEL  pin is connected to ground, the POR \ntime is 100 ms. When the PORSEL  pin is connected to V CC, the POR time \nis 12 ms.Logic Array\nSignal (1) (2)\nVCCIOVPAD\nn+ n+\nn-welln+ p+ p+\np-well\np-substrate\n4–6 Altera Corporation\nStratix II Device Handbook, Volume 1 May 2007Document Revision History\nDocument \nRevision HistoryTable 4–1  shows the revision history for this chapter.\nTable 4–1. Document Revision History \nDate and \nDocument \nVersionChanges Made Summary of Changes\nMay 2007, v3.2 Moved the Document Revision History section to the \nend of the chapter.—\nApril 2006, \nv3.1●Updated “Signal Pins Do Not Drive the VCCIO, VCCINT or VCCPD Power Supplies” section. ●Updated hot socketing AC specification.\nMay 2005, v3.0\n●Updated “Signal Pins Do Not Drive the VCCIO, \nVCCINT or VCCPD Power Supplies” section.\n●Removed information on ESD protection.—\nJanuary 2005, \nv2.1Updated input rise and fall time. —\nJanuary 2005, \nv2.0Updated the “Hot Socketing Feature Implementation in \nStratix II Devices”, “ESD Protection”, and “Power-On \nReset Circuitry” sections.—\nJuly 2004, v1.1 ●Updated all tables.\n●Added tables.—\nFebruary 2004, \nv1.0Added document to the Stratix II Device Handbook. —\nAltera Corporation  5–1\nApril 2011\n5. DC & Switching\nCharacteristics\nOperating \nConditionsStratix®II devices are offered in both co mmercial and industrial grades. \nIndustrial devices are offered in -4 speed grades and commercial devices \nare offered in -3 (fastest), -4, -5 speed grades.\nTables 5–1  through 5–32  provide information about absolute maximum \nratings, recommended operating conditions, DC electrical characteristics, \nand other specifications for Stratix II devices.\nAbsolute Maximum Ratings\nTable 5–1  contains the absolute maximum ratings for the Stratix II device \nfamily.\nTable 5–1. Stratix II Device Absolute Maximum Ratings Notes (1) , (2), (3)\nSymbol Parameter Conditions Minimum Maximum Unit\nVCCINT Supply voltage With respect to ground –0.5 1.8 V\nVCCIO Supply voltage With respect to ground –0.5 4.6 V\nVCCPD Supply voltage With respect to ground –0.5 4.6 V\nVCCA Analog power supply for \nPLLsWith respect to ground –0.5 1.8 V\nVCCD Digital power supply for PLLs Wi th respect to ground –0.5 1.8 V\nVI DC input voltage (4) –0.5 4.6 V\nIOUT DC output current, per pin –25 40 mA\nTSTG Storage temperature No bias –65 150 °C\nTJ Junction temperature BGA packages under bias –55 125 °C\nNotes to Tables 5–1\n(1) See the Operating Requirements for Altera Devices Data Sheet .\n(2) Conditions beyond those listed in Table 5–1  may cause permanent damage to a device. Additionally, device \noperation at the absolute maximum ratings for extended pe riods of time may have adve rse affects on the device.\n(3) Supply voltage specifications apply to voltage readin gs taken at the device pins, not at the power supply.\n(4) During transitions, the inputs may overshoot to the voltage shown in Table 5–2  based upon the input duty cycle. \nThe DC case is equivalent to 100% dut y cycle. During transitions, the inputs may undershoot to –2.0 V for input \ncurrents less than 100 mA and periods shorter than 20 ns.SII51005-4.5\n5–2 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Operating Conditions\nRecommended Oper ating Conditions\nTable 5–3  contains the Stratix II device family recommended operating \nconditions.Table 5–2. Maximum Duty Cy cles in Voltage Transitions\nSymbol Parameter ConditionMaximum \nDuty CyclesUnit\nVI Maximum duty cycles \nin voltage transitionsVI = 4.0 V 100 %\nVI = 4.1 V 90 %\nVI = 4.2 V 50 %\nVI = 4.3 V 30 %\nVI = 4.4 V 17 %\nVI = 4.5 V 10 %\nTable 5–3. Stratix II Device Recomm ended Operating Conditions (Part 1 of 2) Note (1)\nSymbol Parameter Conditions Minimum  Maximum Unit\nVCCINT Supply voltage for internal logic 100 μs ≤ risetime ≤ 100 ms (3) 1.15 1.25 V\nVCCIO Supply voltage for input and \noutput buffers, 3.3-V operation100 μs ≤ risetime ≤ 100 ms (3), (6) 3.135 \n(3.00)3.465 \n(3.60)V\nSupply voltage for input and \noutput buffers, 2.5-V operation100 μs ≤ risetime ≤ 100 ms (3) 2.375 2.625 V\nSupply voltage for input and \noutput buffers, 1.8-V operation100 μs ≤ risetime ≤ 100 ms (3) 1.71 1.89 V\nSupply voltage for output buffers, \n1.5-V operation100 μs ≤ risetime ≤ 100 ms (3) 1.425 1.575 V\nSupply voltage for input and \noutput buffers, 1.2-V operation100 μs ≤ risetime ≤ 100 ms (3) 1.14 1.26 V\nVCCPD Supply voltage for pre-drivers as \nwell as configuration and JTAG I/O buffers.100 μs ≤ risetime ≤ 100 ms (4) 3.135 3.465 V\nV\nCCA Analog power supply for PLLs 100 μs ≤ risetime ≤ 100 ms (3) 1.15 1.25 V\nVCCD Digital power supply for PLLs 100 μs ≤ risetime ≤ 100 ms (3) 1.15 1.25 V\nVI Input voltage (see Table 5–2 ) (2), (5) –0.5 4.0 V\nVO Output voltage 0 V CCIO V\nAltera Corporation 5–3\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nDC Electrical Characteristics\nTable 5–4  shows the Stratix II device family  DC electrical characteristics.TJ Operating junction temperature For commercial use 0 85 °C\nFor industrial use –40 100 °C\nFor military use (7) –55 125 °C\nNotes to Table 5–3 :\n(1) Supply voltage specifications apply to voltage readin gs taken at the device pins, not at the power supply.\n(2) During transitions, the inputs may overshoot to the voltage shown in Table 5–2  based upon the input duty cycle. \nThe DC case is equivalent to 100% dut y cycle. During transitions, the inputs may undershoot to –2.0 V for input \ncurrents less than 100 mA and periods shorter than 20 ns.\n(3) Maximum V CC rise time is 100 ms, and V CC must rise monotonically from ground to V CC.\n(4) V CCPD  must ramp-up from 0 V to 3.3 V within 100 μs to 100 ms. If V CCPD  is not ramped up within this specified \ntime, your Stratix II device does not configure succ essfully. If your system  does not allow for a V CCPD  ramp-up time \nof 100 ms or less, you must hold nCONFIG  low until all power supplies are reliable.\n(5) All pins, including dedicated inputs, clock,  I/O, and JTAG pins, may be driven before V CCINT , VCCPD , and V CCIO \nare powered.\n(6) V CCIO  maximum and minimum conditions for PC I and PCI-X are shown in parentheses.\n(7) For more information, refer to the Stratix II Military Temperature Range Support  technical brief.Table 5–3. Stratix II Device Recomm ended Operating Conditions (Part 2 of 2) Note (1)\nSymbol Parameter Conditions Minimum  Maximum Unit\nTable 5–4. Stratix II Device DC Operating Conditions (Part 1 of 2) Note (1)\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nII Input pin leakage current V I = V CCIOmax  to 0 V (2) –10 10 μA\nIOZ Tri-stated I/O pin \nleakage currentVO = V CCIOmax  to 0 V (2) –10 10 μA\nICCINT0 VCCINT  supply current \n(standby)VI = ground, no \nload, no toggling \ninputs\nTJ = 25° CEP2S15 0.25 (3) A\nEP2S30 0.30 (3) A\nEP2S60 0.50 (3) A\nEP2S90 0.62 (3) A\nEP2S130 0.82 (3) A\nEP2S180 1.12 (3) A\nICCPD0 VCCPD supply current \n(standby)VI = ground, no \nload, no toggling \ninputsT\nJ = 25° C, \nVCCPD = 3.3VEP2S15 2.2 (3) mA\nEP2S30 2.7 (3) mA\nEP2S60 3.6 (3) mA\nEP2S90 4.3 (3) mA\nEP2S130 5.4 (3) mA\nEP2S180 6.8 (3) mA\n5–4 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Operating Conditions\nI/O Standard Specifications\nTables 5–5  through 5–32  show the Stratix II device family I/O standard \nspecifications.ICCI00 VCCIO supply current \n(standby)VI = ground, no \nload, no toggling \ninputsT\nJ = 25° CEP2S15 4.0 (3) mA\nEP2S30 4.0 (3) mA\nEP2S60 4.0 (3) mA\nEP2S90 4.0 (3) mA\nEP2S130 4.0 (3) mA\nEP2S180 4.0 (3) mA\nRCONF (4)Value of I/O pin pull-up \nresistor before and during configurationVi = 0; V\nCCIO = 3.3 V 10 25 50 k Ω\nVi = 0; V CCIO = 2.5 V 15 35 70 k Ω\nVi = 0; V CCIO = 1.8 V 30 50 100 k Ω\nVi = 0; V CCIO = 1.5 V 40 75 150 k Ω\nVi = 0; V CCIO = 1.2 V 50 90 170 k Ω\nRecommended value of \nI/O pin external pull-down resistor before \nand during configuration12 k Ω\nNotes to Table 5–4 :\n(1) Typical values are for T A = 25°C, V CCINT  = 1.2 V , and V CCIO = 1.5 V , 1.8 V , 2.5 V , and 3.3 V .\n(2) This value is specified for normal device operation. The value may vary during power-up. This applies for all \nVCCIO settings (3.3, 2.5, 1.8, and 1.5 V).\n(3) Maximum values depend on the actual T J and design utilization. See the Excel-based PowerPlay Early Power \nEstimator (available at www.altera.com ) or the Quartus II PowerPlay Power Analyzer feature for maximum \nvalues. See the section “Power Consumption” on page 5–20  for more information.\n(4) Pin pull-up resistance values are lower if an external source drives the pin higher than V CCIO.Table 5–4. Stratix II Device DC Operating Conditions (Part 2 of 2) Note (1)\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nTable 5–5. LVTTL Specifications (Part 1 of 2)\nSymbol Parameter Conditions Minimum Maximum Unit\nVCCIO (1) Output supply voltage 3.135 3.465 V\nVIH High-level input voltage 1.7 4.0 V\nVIL Low-level input voltage –0.3 0.8 V\nVOH High-level output voltage I OH = –4 mA (2) 2.4 V\nAltera Corporation 5–5\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nVOL Low-level output voltage I OL = 4 mA (2) 0.45 V\nNotes to Tables 5–5 :\n(1) Stratix II devices comply to the narrow range for the supply voltage as specified in the EIA/JEDEC Standard, \nJESD8-B.\n(2) This specification is supported across all the programmabl e drive strength settings available for this I/O standard \nas shown in the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .\nTable 5–6. LVCMOS Specifications\nSymbol Parameter Conditions Minimum Maximum Unit\nVCCIO (1) Output supply voltage 3.135 3.465 V\nVIH High-level input voltage 1.7 4.0 V\nVIL Low-level input voltage –0.3 0.8 V\nVOH High-level output voltage V CCIO = 3.0, \nIOH = –0.1 mA (2)VCCIO – 0.2 V\nVOL Low-level output voltage V CCIO = 3.0,\nIOL = 0.1 mA (2)0.2 V\nNotes to Table 5–6 :\n(1) Stratix II devices comply to the narrow range for the supply voltage as specified in the EIA/JEDEC Standard, \nJESD8-B.\n(2) This specification is supported acro ss all the programmable drive strength available for this I/O standard as \nshown in the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .\nTable 5–7. 2.5-V I/O Specifications\nSymbol Parameter Conditions Minimum Maximum Unit\nVCCIO (1) Output supply voltage 2.375 2.625 V\nVIH High-level input voltage 1.7 4.0 V\nVIL Low-level input voltage –0.3 0.7 V\nVOHHigh-level output voltage I OH = –1mA (2) 2.0 V\nVOLLow-level output voltage I OL = 1 mA (2) 0.4 V\nNotes to Table 5–7 :\n(1) Stratix II devices V CCIO  voltage level support of 2.5 ± -5% is narrow er than defined in the Normal Range of the \nEIA/JEDEC standard.\n(2) This specification is supported across all the programmab le drive settings available fo r this I/O standard as shown \nin the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .Table 5–5. LVTTL Specifications (Part 2 of 2)\nSymbol Parameter Conditions Minimum Maximum Unit\n5–6 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Operating Conditions\nFigures 5–1  and 5–2 show receiver input and transmitter output \nwaveforms, respectively, for all differential I/O standards (LVDS, \nLVPECL, and HyperTransport technology).Table 5–8. 1.8-V I/O Specifications\nSymbol Parameter Conditions Minimum Maximum Unit\nVCCIO (1) Output supply voltage 1.71 1.89 V\nVIH High-level input voltage 0.65 × VCCIO 2.25 V\nVIL Low-level input voltage –0.30 0.35 × VCCIO V\nVOH High-level output voltage I OH = –2 mA (2) VCCIO – 0.45 V\nVOL Low-level output voltage I OL = 2 mA (2) 0.45 V\nNotes to Table 5–8 :\n(1) The Stratix II device family’s V CCIO  voltage level support of 1.8 ± -5% is  narrower than defined in the Normal \nRange of the EIA/JEDEC standard.\n(2) This specification is supported across all the programmab le drive settings available fo r this I/O standard as shown \nin the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .\nTable 5–9. 1.5-V I/O Specifications\nSymbol Parameter Conditions Minimum Maximum Unit\nVCCIO (1) Output supply voltage 1.425 1.575 V\nVIH High-level input voltage 0.65 × VCCIO VCCIO + 0.30 V\nVIL Low-level input voltage –0.30 0.35 × VCCIO V\nVOH High-level output voltage I OH = –2 mA (2) 0.75 × VCCIO V\nVOL Low-level output voltage I OL = 2 mA (2) 0.25 × VCCIO V\nNotes to Table 5–9 :\n(1) The Stratix II device family’s V CCIO  voltage level support of 1.5 ± -5% is  narrower than defined in the Normal \nRange of the EIA/JEDEC standard.\n(2) This specification is supported across all the programmab le drive settings available fo r this I/O standard as shown \nin the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .\nAltera Corporation 5–7\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nFigure 5–1. Receiver Input Waveform s for Differential I/O Standards\nFigure 5–2. Transmitter Output Wavefo rms for Differential I/O StandardsSingle-Ended Waveform\nDifferential WaveformPositive Channel (p) = VIH\nNegative Channel (n) = VIL\nGroundVID\nVID\nVIDp − n = 0 VVCM\nSingle-Ended Waveform\nDifferential WaveformPositive Channel (p) = VOH\nNegative Channel (n) = VOL\nGroundVOD\nVOD\nVODp − n = 0 VVCM\n5–8 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Operating Conditions\nTable 5–10. 2.5-V LVDS I/O Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO I/O supply voltage for left and \nright I/O banks (1, 2, 5, and \n6)2.375 2.500 2.625 V\nVID Input differential voltage \nswing (single-ended)100 350 900 mV\nVICM Input common mode voltage 200 1,250 1,800 mV\nVOD Output differential voltage \n(single-ended)RL = 100 Ω 250 450 mV\nVOCM Output common mode \nvoltageRL = 100 Ω 1.125 1.375 V\nRL Receiver differential input \ndiscrete resistor (external to \nStratix II devices)90 100 110 Ω\nTable 5–11. 3.3-V LVDS I/O Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO (1) I/O supply voltage for top \nand bottom PLL banks (9, 10, 11, and 12)3.135 3.300 3.465 V\nV\nID Input differential voltage \nswing (single-ended)100 350 900 mV\nVICM Input common mode voltage 200 1,250 1,800 mV\nVOD Output differential voltage \n(single-ended)RL = 100 Ω 250 710 mV\nVOCM Output common mode \nvoltageRL = 100 Ω 840 1,570 mV\nRL Receiver differential input \ndiscrete resistor (external to \nStratix II devices)90 100 110 Ω\nNote to Table 5–11 :\n(1) The top and bottom clock input differential buffer s in I/O banks 3, 4, 7, and 8 are powered by V CCINT , not V CCIO. \nThe PLL clock output/feedback differential buffers are powered by VCC_PLL_OUT . For differential clock \noutput/feedback operation, VCC_PLL_OUT  should be connected to 3.3 V .\nAltera Corporation 5–9\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–12. LVPECL Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO (1) I/O supply voltage 3.135 3.300 3.465 V\nVID Input differential voltage \nswing (single-ended)300 600 1,000 mV\nVICM Input common mode voltage 1.0 2.5 V\nVOD Output differential voltage \n(single-ended)RL = 100 Ω 525 970 mV\nVOCM Output common mode \nvoltageRL = 100 Ω 1,650 2,250 mV\nRL Receiver differential input \nresistor90 100 110 Ω\nNote to Table 5–12 :\n(1) The top and bottom clock input differential buffer s in I/O banks 3, 4, 7, and 8 are powered by V CCINT , not V CCIO. \nThe PLL clock output/feedback differential buffers are powered by VCC_PLL_OUT . For differential clock \noutput/feedback operation, VCC_PLL_OUT  should be connected to 3.3 V .\nTable 5–13. HyperTransport Te chnology Spec ifications\nSymbol Parameter Conditions Mi nimum Typical Maximum Unit\nVCCIO I/O supply voltage for left and \nright I/O banks (1, 2, 5, and 6)2.375 2.500 2.625 V\nVID Input differential voltage swing \n(single-ended)RL = 100 Ω 300 600 900 mV\nVICM Input common mode voltage R L = 100 Ω 385 600 845 mV\nVOD Output differential voltage \n(single-ended)RL = 100 Ω 400 600 820 mV\nΔ VOD Change in V OD between high \nand lowRL = 100 Ω 75 mV\nVOCM Output common mode voltage R L = 100 Ω 440 600 780 mV\nΔ VOCM Change in V OCM between high \nand lowRL = 100 Ω 50 mV\nRL Receiver differential input \nresistor90 100 110 Ω\nTable 5–14. 3.3-V PCI Specifications (Part 1 of 2)\nSymbol Parameter Conditions Mi nimum Typical Maximum Unit\nVCCIO Output supply voltage 3.0 3.3 3.6 V\nVIH High-level input voltage 0.5 × VCCIO VCCIO + 0.5 V\n5–10 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Operating Conditions\nVIL Low-level input voltage –0.3 0.3 × VCCIO V\nVOH High-level output voltage I OUT = –500 μA0 . 9  × VCCIO V\nVOL Low-level output voltage I OUT = 1,500 μA0 . 1  × VCCIO V\nTable 5–15. PCI-X Mode  1 Specifications\nSymbol Parameter Conditions Mi nimum Typical Maximum Unit\nVCCIO Output supply voltage 3.0 3.6 V\nVIH High-level input voltage 0.5 × VCCIO VCCIO + 0.5 V\nVIL Low-level input voltage –0.30 0.35 × VCCIO V\nVIPU Input pull-up voltage 0.7 × VCCIO V\nVOH High-level output voltage I OUT = –500 μA0 . 9  × VCCIO V\nVOL Low-level output voltage I OUT = 1,500 μA0 . 1  × VCCIO V\nTable 5–16. SSTL-18 Clas s I Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO Output supply voltage 1.71 1.80 1.89 V\nVREF Reference voltage 0.855 0.900 0.945 V\nVTT Termination voltage V REF – 0.04 V REF VREF + 0.04 V\nVIH (DC) High-level DC input voltage V REF + 0.125 V\nVIL (DC) Low-level DC input voltage V REF – 0.125 V\nVIH (AC) High-level AC input voltage V REF + 0.25 V\nVIL (AC) Low-level AC input voltage V REF – 0.25 V\nVOH High-level output voltage I OH = –6.7 mA (1) VTT + 0.475 V\nVOL Low-level output voltage I OL = 6.7 mA (1) VTT – 0.475 V\nNote to Table 5–16 :\n(1) This specification is supported across all the programmable  drive settings available for this I/O standard as shown \nin the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .Table 5–14. 3.3-V PCI Specifications (Part 2 of 2)\nSymbol Parameter Conditions Mi nimum Typical Maximum Unit\nAltera Corporation 5–11\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–17. SSTL-18 Clas s II Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO Output supply voltage 1.71 1.80 1.89 V\nVREF Reference voltage 0.855 0.900 0.945 V\nVTT Termination voltage V REF – 0.04 V REF VREF + 0.04 V\nVIH (DC) High-level DC input voltage V REF + 0.125 V\nVIL (DC) Low-level DC input voltage V REF – 0.125 V\nVIH (AC) High-level AC input voltage V REF + 0.25 V\nVIL (AC) Low-level AC input voltage V REF – 0.25 V\nVOH High-level output voltage I OH = –13.4 mA (1) VCCIO – 0.28 V\nVOL Low-level output voltage I OL = 13.4 mA (1) 0.28 V\nNote to Table 5–17 :\n(1) This specification is supported across all the programmable  drive settings available for this I/O standard as shown \nin the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .\nTable 5–18. SSTL-18 Class I & II  Differential Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO Output supply voltage 1.71 1.80 1.89 V\nVSWING \n(DC)DC differential input voltage 0.25 V\nVX (AC) AC differential input cross \npoint voltage(VCCIO/2) – 0.175 (V CCIO/2) + 0.175 V\nVSWING \n(AC)AC differential input voltage 0.5 V\nVISO Input clock signal offset \nvoltage0.5 × V CCIO V\nΔVISO Input clock signal offset \nvoltage variation±200 mV\nVOX \n(AC)AC differential cross point \nvoltage(VCCIO/2) – 0.125 (V CCIO/2) + 0.125 V\n5–12 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Operating Conditions\nTable 5–19. SSTL-2 Class I Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO Output supply voltage 2.375 2.500 2.625 V\nVTT Termination voltage V REF – 0.04 V REF VREF + 0.04 V\nVREF Reference voltage 1.188 1.250 1.313 V\nVIH (DC) High-level DC input voltage V REF + 0.18 3.00 V\nVIL (DC) Low-level DC input voltage –0.30 V REF – 0.18 V\nVIH (AC) High-level AC input voltage V REF + 0.35 V\nVIL (AC) Low-level AC input voltage V REF - 0.35 V\nVOH High-level output voltage I OH = –8.1 mA (1) VTT + 0.57 V\nVOL Low-level output voltage I OL = 8.1 mA (1) VTT – 0.57 V\nNote to Table 5–19 :\n(1) This specification is supported across all the programmable  drive settings available for this I/O standard as shown \nin the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .\nTable 5–20. SSTL-2 Class II Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO Output supply voltage 2.375 2.500 2.625 V\nVTT Termination voltage V REF – 0.04 V REF VREF + 0.04 V\nVREF Reference voltage 1.188 1.250 1.313 V\nVIH (DC) High-level DC input voltage V REF + 0.18 V CCIO + 0.30 V\nVIL (DC) Low-level DC input voltage –0.30 V REF – 0.18 V\nVIH (AC) High-level AC input voltage V REF + 0.35 V\nVIL (AC) Low-level AC input voltage V REF - 0.35 V\nVOH High-level output voltage I OH = –16.4 mA (1) VTT + 0.76 V\nVOL Low-level output voltage I OL = 16.4 mA (1) VTT – 0.76 V\nNote to Table 5–20 :\n(1) This specification is supported across all the programmable  drive settings available for this I/O standard as shown \nin the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .\nAltera Corporation 5–13\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–21. SSTL-2 Class I & II Differential Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO Output supply voltage 2.375 2.500 2.625 V\nVSWING \n(DC)DC differential input voltage 0.36 V\nVX (AC) AC differential input cross \npoint voltage(VCCIO/2) – 0.2 (V CCIO/2) + 0.2 V\nVSWING \n(AC)AC differential input voltage 0.7 V\nVISO Input clock signal offset \nvoltage0.5 × V CCIO V\nΔVISO Input clock signal offset \nvoltage variation±200 mV\nVOX \n(AC)AC differential output cross \npoint voltage(VCCIO/2) – 0.2 (V CCIO/2) + 0.2 V\nTable 5–22. 1.2-V HSTL Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO Output supply voltage 1.14 1.20 1.26 V\nVREF Reference voltage 0.48 × V CCIO 0.50 × V CCIO 0.52 × V CCIO V\nVIH (DC) High-level DC input voltage V REF + 0.08 V CCIO  + 0.15 V\nVIL (DC) Low-level DC input voltage –0.15 V REF – 0.08 V\nVIH (AC) High-level AC input voltage V REF + 0.15 V CCIO  + 0.24 V\nVIL (AC) Low-level AC input voltage –0.24 V REF – 0.15 V\nVOH High-level output voltage I OH = 8 mA V REF + 0.15 V CCIO  + 0.15 V\nVOL Low-level output voltage I OH = –8 mA –0.15 V REF – 0.15 V\n5–14 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Operating Conditions\nTable 5–23. 1.5-V HSTL Class I Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO Output supply voltage 1.425 1.500 1.575 V\nVREF Input reference voltage 0.713 0.750 0.788 V\nVTT Termination voltage 0.713 0.750 0.788 V\nVIH (DC) DC high-level input voltage V REF + 0.1 V\nVIL (DC) DC low-level input voltage –0.3 V REF – 0.1 V\nVIH (AC) AC high-level input voltage V REF + 0.2 V\nVIL (AC) AC low-level input voltage V REF – 0.2 V\nVOH High-level output voltage I OH = 8 mA (1) VCCIO – 0.4 V\nVOL Low-level output voltage I OH = –8 mA (1) 0.4 V\nNote to Table 5–23 :\n(1) This specification is supported across all the programmable  drive settings available for this I/O standard as shown \nin the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .\nTable 5–24. 1.5-V HSTL Class II Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO Output supply voltage 1.425 1.500 1.575 V\nVREF Input reference voltage 0.713 0.750 0.788 V\nVTT Termination voltage 0.713 0.750 0.788 V\nVIH (DC) DC high-level input voltage V REF + 0.1 V\nVIL (DC) DC low-level input voltage –0.3 V REF – 0.1 V\nVIH (AC) AC high-level input voltage V REF + 0.2 V\nVIL (AC) AC low-level input voltage V REF – 0.2 V\nVOH High-level output voltage I OH = 16 mA (1) VCCIO – 0.4 V\nVOL Low-level output voltage I OH = –16 mA (1) 0.4 V\nNote to Table 5–24 :\n(1) This specification is supported across all the programmable  drive settings available for this I/O standard as shown \nin the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .\nAltera Corporation 5–15\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–25. 1.5-V HSTL Class I & II Differential Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO I/O supply voltage 1.425 1.500 1.575 V\nVDIF (DC) DC input differential voltage 0.2 V\nVCM (DC) DC common mode input \nvoltage0.68 0.90 V\nVDIF (AC) AC differential input voltage 0.4 V\nVOX (AC) AC differential cross point \nvoltage0.68 0.90 V\nTable 5–26. 1.8-V HSTL Class I Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO Output supply voltage 1.71 1.80 1.89 V\nVREF Input reference voltage 0.85 0.90 0.95 V\nVTT Termination voltage 0.85 0.90 0.95 V\nVIH (DC) DC high-level input voltage V REF + 0.1 V\nVIL (DC) DC low-level input voltage –0.3 V REF – 0.1 V\nVIH (AC) AC high-level input voltage V REF + 0.2 V\nVIL (AC) AC low-level input voltage V REF – 0.2 V\nVOH High-level output voltage I OH = 8 mA (1) VCCIO – 0.4 V\nVOL Low-level output voltage I OH = –8 mA (1) 0.4 V\nNote to Table 5–26 :\n(1) This specification is supported across all the programmable  drive settings available for this I/O standard as shown \nin the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .\n5–16 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Operating Conditions\nTable 5–27. 1.8-V HSTL Class II Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO Output supply voltage 1.71 1.80 1.89 V\nVREF Input reference voltage 0.85 0.90 0.95 V\nVTT Termination voltage 0.85 0.90 0.95 V\nVIH (DC) DC high-level input voltage V REF + 0.1 V\nVIL (DC) DC low-level input voltage –0.3 V REF – 0.1 V\nVIH (AC) AC high-level input voltage V REF + 0.2 V\nVIL (AC) AC low-level input voltage V REF – 0.2 V\nVOH High-level output voltage I OH = 16 mA (1) VCCIO – 0.4 V\nVOL Low-level output voltage I OH = –16 mA (1) 0.4 V\nNote to Table 5–27 :\n(1) This specification is supported across all the programmable  drive settings available for this I/O standard as shown \nin the Stratix II Architecture  chapter in volume 1 of the Stratix II Device Handbook .\nTable 5–28. 1.8-V HSTL Class I & II Differential Specifications\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVCCIO I/O supply voltage 1.71 1.80 1.89 V\nVDIF (DC) DC input differential voltage 0.2 V CCIO + 0.6 V V\nVCM (DC) DC common mode input \nvoltage0.78 1.12 V\nVDIF (AC) AC differential input voltage 0.4 V CCIO + 0.6 V V\nVOX (AC) AC differential cross point \nvoltage0.68 0.90 V\nAltera Corporation 5–17\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nBus Hold Specifications\nTable 5–29  shows the Stratix II device family bus hold specifications.\nOn-Chip Termination Specifications\nTables 5–30  and 5–31  define the specification for internal termination \nresistance tolerance when using series  or differential on-chip termination.Table 5–29. Bus Hold Parameters\nParameter ConditionsVCCIO Level\nUnit 1.2 V 1.5 V 1.8 V 2.5 V 3.3 V\nMin Max Min Max Min Max Min Max Min Max\nLow \nsustaining \ncurrentVIN > V IL \n(maximum)22.5 25.0 30.0 50.0 70.0 μA\nHigh \nsustaining currentV\nIN < V IH \n(minimum)–22.5 –25.0 –30.0 –50.0 –70.0 μA\nLow \noverdrive current0 V < V\nIN < \nVCCIO120 160 200 300 500 μA\nHigh \noverdrive \ncurrent0 V < V IN < \nVCCIO–120 –160 –200 –300 –500 μA\nBus-hold \ntrip point0.45 0.95 0.50 1.00 0.68 1.07 0.70 1.70 0.80 2.00 V\nTable 5–30. Series On-Chip Termi nation Specification for Top & Bottom I/O Banks (Part 1 of 2)\nNotes (1) , 2\nSymbol Description ConditionsResistance Tolerance\nCommercial \nMaxIndustrial \nMaxUnit\n25-Ω RS \n3.3/2.5Internal series termination with \ncalibration (25- Ω setting)VCCIO  = 3.3/2.5 V ±5 ±10 %\nInternal series termination without \ncalibration (25- Ω setting)VCCIO  = 3.3/2.5 V ±30 ±30 %\n5–18 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Operating Conditions\n50-Ω RS \n3.3/2.5Internal series termination with \ncalibration (50- Ω setting)VCCIO  = 3.3/2.5 V ±5 ±10 %\nInternal series termination without \ncalibration (50- Ω setting)VCCIO  = 3.3/2.5 V ±30 ±30 %\n50-Ω RT \n2.5Internal parallel termination with \ncalibration (50- Ω setting) VCCIO  = 1.8 V ±30 ±30 %\n25-Ω RS \n1.8Internal series termination with \ncalibration (25- Ω setting)VCCIO  = 1.8 V ±5 ±10 %\nInternal series termination without \ncalibration (25- Ω setting)VCCIO  = 1.8 V ±30 ±30 %\n50-Ω RS \n1.8Internal series termination with \ncalibration (50- Ω setting)VCCIO  = 1.8 V ±5 ±10 %\nInternal series termination without \ncalibration (50- Ω setting)VCCIO  = 1.8 V ±30 ±30 %\n50-Ω RT \n1.8Internal parallel termination with \ncalibration (50- Ω setting)VCCIO  = 1.8 V ±10 ±15 %\n50−Ω RS \n1.5Internal series termination with \ncalibration (50- Ω setting)VCCIO  = 1.5 V ±8 ±10 %\nInternal series termination without \ncalibration (50- Ω setting)VCCIO  = 1.5 V ±36 ±36 %\n50-Ω RT \n1.5Internal parallel termination with \ncalibration (50- Ω setting)VCCIO  = 1.5 V ±10 ±15 %\n50−Ω RS \n1.2Internal series termination with \ncalibration (50- Ω setting)VCCIO  = 1.2 V ±8 ±10  %\nInternal series termination without \ncalibration (50- Ω setting)VCCIO  = 1.2 V ±50 ±50 %\n50-Ω RT \n1.2Internal parallel termination with \ncalibration (50- Ω setting)VCCIO  = 1.2 V ±10 ±15 %\nNotes for Table 5–30 :\n(1) The resistance tolerances for calibrated SOCT and POCT are for the moment of calibrat ion. If the temperature or \nvoltage changes over time, the tolerance may also change.\n(2) On-chip parallel termination with calibr ation is only supported for input pins.Table 5–30. Series On-Chip Termi nation Specification for Top & Bottom I/O Banks (Part 2 of 2)\nNotes (1) , 2\nSymbol Description ConditionsResistance Tolerance\nCommercial \nMaxIndustrial \nMaxUnit\nAltera Corporation 5–19\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nPin Capacitance\nTable 5–32  shows the Stratix II device family pin capacitance.Table 5–31. Series & Differential On-Chip Terminat ion Specification for Left & Right I/O Banks\nSymbol Description ConditionsResistance Tolerance\nCommercial \nMaxIndustrial \nMaxUnit\n25-Ω RS \n3.3/2.5Internal series termination without \ncalibration (25- Ω setting )VCCIO  = 3.3/2.5 V ±30 ±30 %\n50-Ω RS \n3.3/2.5/1.8Internal series termination without \ncalibration (50- Ω setting )VCCIO  = 3.3/2.5/1.8 V ±30 ±30 %\n50-Ω RS 1.5 Internal series termination without \ncalibration (50- Ω setting )VCCIO  = 1.5 V ±36 ±36 %\nRD Internal differential termination for \nLVDS or HyperTransport technology \n(100- Ω setting )VCCIO  = 2.5 V ±20 ±25 %\nTable 5–32. Stratix II Device Capacitance Note (1)\nSymbol Parameter Typical Unit\nCIOTB Input capacitance on I/O pins in I/O banks 3, 4, 7, and 8. 5.0 pF\nCIOLR Input capacitance on I/O pins in I/O banks 1, 2, 5, and 6, including high-\nspeed differential receiv er and transmitter pins.6.1 pF \nCCLKTB Input capacitance on top/bottom clock input pins: CLK[4..7]  and \nCLK[12..15] .6.0 pF \nCCLKLR Input capacitance on left/right clock inputs: CLK0 , CLK2 , CLK8 , CLK10 . 6.1 pF \nCCLKLR+ Input capacitance on left/right clock inputs: CLK1 , CLK3 , CLK9 , and \nCLK11 .3.3 pF\nCOUTFB Input capacitance on dual-purpose clock output/feedback pins in PLL \nbanks 9, 10, 11, and 12.6.7 pF\nNote to Table 5–32 :\n(1) Capacitance is sample-tested only. Capacitance is me asured using time-domain reflections (TDR). Measurement \naccuracy is within ±0.5pF\n5–20 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Power Consumption\nPower \nConsumptionAltera® offers two ways to calculate power for a design: the Excel-based \nPowerPlay Early Power Estimator po wer calculator and the Quartus®II \nPowerPlay Power Analyzer feature.\nThe interactive Excel-based PowerPlay Early Power Estimator is typically \nused prior to designing the FPGA in order to get an estimate of device \npower. The Quartus II PowerPlay Power Analyzer provides better \nquality estimates based on the specif ics of the design after place-and-\nroute is complete. The Power Analyzer can apply a combination of user-\nentered, simulation-derived and es timated signal ac tivities which, \ncombined with detailed circuit mode ls, can yield very accurate power \nestimates.\nIn both cases, these calculations should  only be used as an estimation of \npower, not as a specification.\nf For more information about PowerPlay tools, refer to the PowerPlay Early \nPower Estimator User Guide  and the PowerPlay Early Power Estimator  and \nPowerPlay Power Analyzer  chapters in volume 3 of the Quartus II \nHandbook .\nThe PowerPlay Early Power Estimator is  available on the Altera web site \nat www.altera.com . See Table 5–4 on page 5–3  for typical I CC standby \nspecifications.\nTiming ModelThe DirectDriveTM technology and MultiTrackTM interconnect ensure \npredictable performance, accurate simulation, and ac curate timing \nanalysis across al l Stratix II device densities and speed grades. This \nsection describes and specifies the performance, internal timing, external \ntiming, and PLL, high-speed I/O, ex ternal memory interface, and JTAG \ntiming specifications. \nAll specifications are representative of worst-case supply voltage and \njunction temperature conditions.\n1 The timing numbers listed in th e tables of this section are \nextracted from the Quartus II software version 5.0 SP1. \nPreliminary & Final Timing\nTiming models can have either preliminary or final status. The Quartus II \nsoftware issues an informational me ssage during the design compilation \nif the timing models are preliminary. Table 5–33  shows the status of the \nStratix II device timing models.\nAltera Corporation 5–21\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nPreliminary status means the timing model is subject to change. Initially, \ntiming numbers are created using simulation results, process data, and \nother known parameters. These tests are used to make the preliminary \nnumbers as close to the actual timing parameters as possible. \nFinal timing numbers are based on ac tual device operation and testing. \nThese numbers reflect the actual performance of the device under \nworst-case voltage and juncti on temperature conditions.\nI/O Timing Measurement Methodology\nAltera characterizes timing delays at the worst-case process, minimum \nvoltage, and maximum temperature for input register setup time (t SU) \nand hold time (t H). The Quartus II software uses the following equations \nto calculate t SU and t H timing for Stratix II devices input signals.\ntSU = + data delay from input pin to input register\n+ micro setup time of the input register\n– clock delay from input pin to input register\ntH = – data delay from input pin to input register\n+ micro hold time of the input register\n+ clock delay from input pin to input register \nFigure 5–3  shows the setup and hold timing diagram for input registers.Table 5–33. Stratix II Device Timing Model Status\nDevice Preliminary Final\nEP2S15 v\nEP2S30 v\nEP2S60 v\nEP2S90 v\nEP2S130 v\nEP2S180 v\n5–22 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nFigure 5–3. Input Register Setup & Hold Timing Diagram\nFor output timing, different I/O standards require different baseline \nloading techniques for reporting ti ming delays. Altera characterizes \ntiming delays with the required termination for each I/O standard and \nwith 0 pF (except for PCI and PCI- X which use 10 pF) loading and the \ntiming is specified up  to the output pin of the FPGA device. The \nQuartus II software calculates the I/O timing for each I /O standard with \na default baseline loading as specified by the I/O standards.\nThe following measurements are made  during device characterization. \nAltera measures clock-to-output delays (t CO) at worst-case process, \nminimum voltage, and maximum temperature (PVT) for default loading \nconditions shown in Table 5–34 . Use the following equations to calculate \nclock pin to output pin timing for Stratix II devices.\ntCO from clock pin to I/O pin = dela y from clock pad to I/O output \nregister + IOE output register clock-to-output delay + delay from \noutput register to output pin + I/O output delay\ntxz/tzx from clock pin to I/O pin = delay from clock pad to I/O \noutput register + IOE output regi ster clock-to-output delay + delay \nfrom output register to output pin + I/O output delay + output \nenable pin delay\nSimulation using IBIS models is required to determine the delays on the \nPCB traces in addition to the output  pin delay timing reported by the \nQuartus II software and the timing  model in the device handbook.\n1. Simulate the output driver of choi ce into the generalized test setup, \nusing values from Table 5–34 .\n2. Record the time to V MEAS .\n3. Simulate the output driver of ch oice into the actual PCB trace and \nload, using the appropriate IBIS  model or capacitance value to \nrepresent the load.Input Data Delay\nInput Clock Delaymicro tSU\nmicro tH\nAltera Corporation 5–23\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\n4. Record the time to V MEAS .\n5. Compare the results of steps 2 and 4. The increase or decrease in \ndelay should be added to or subt racted from the I/O Standard \nOutput Adder delays to yield the actual worst-case propagation \ndelay (clock-to-output) of the PCB trace.\nThe Quartus II software reports the ti ming with the conditions shown in \nTable 5–34  using the above equation. Figure 5–4  shows the model of the \ncircuit that is represented by the outp ut timing of the Quartus II software.\nFigure 5–4. Output Delay Timing Reporting Setup Modeled by Quartus II\nNotes to Figure 5–4 :\n(1) Output pin timing is reported at the ou tput pin of the FPGA device. Additional \ndelays for loading and board trace delay need to be accounted for with IBIS model \nsimulations.\n(2) V CCPD  is 3.085 V unless otherwise specified.\n(3) V CCINT  is 1.12 V unless otherwise specified.\nFigures 5–5  and 5–6 show the measurement setup for output disable and \noutput enable timing.Output\nBufferVTT\nVCCIO\nRDOutputnOutputp RT\nCLRS\nVMEASOutput\nGND GND\n5–24 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nTable 5–34. Output Timing Measurem ent Methodology for Output Pins Notes (1) , (2), (3)\nI/O StandardLoading and TerminationMeasurement \nPoint\nRS (Ω)R D (Ω)R T (Ω)V CCIO (V) V TT (V) C L (pF) V MEAS (V)\nLVTTL (4) 3.135 0 1.5675\nLVCMOS (4) 3.135 0 1.5675\n2.5 V (4) 2.375 0 1.1875\n1.8 V (4) 1.710 0 0.855\n1.5 V (4) 1.425 0 0.7125\nPCI (5) 2.970 10 1.485\nPCI-X (5) 2.970 10 1.485\nSSTL-2 Class I 25 50 2.325 1.123 0 1.1625\nSSTL-2 Class II 25 25 2.325 1.123 0 1.1625\nSSTL-18 Class I 25 50 1.660 0.790 0 0.83SSTL-18 Class II 25 25 1.660 0.790 0 0.83\n1.8-V HSTL Class I 50 50 1.660 0.790 0 0.83\n1.8-V HSTL Class II 25 25 1.660 0.790 0 0.831.5-V HSTL Class I 50 50 1.375 0.648 0 0.6875\n1.5-V HSTL Class II 25 1.375 0.648 0 0.6875\n1.2-V HSTL with OCT 50 1.140 0 0.570Differential SSTL-2 Class I 50 50 2.325 1.123 0 1.1625\nDifferential SSTL-2 Class II 25 25 2.325 1.123 0 1.1625\nDifferential SSTL-18 Class I 50 50 1.660 0.790 0 0.83Differential SSTL-18 Class II 25 25 1.660 0.790 0 0.83\n1.5-V Differential HSTL Class I 50 50 1.375 0.648 0 0.6875\n1.5-V Differential HSTL Class II 25 1.375 0.648 0 0.68751.8-V Differential HSTL Class I 50 50 1.660 0.790 0 0.83\n1.8-V Differential HSTL Class II 25 25 1.660 0.790 0 0.83\nLVDS 100 2.325 0 1.1625HyperTransport 100 2.325 0 1.1625\nLVPECL 100 3.135 0 1.5675\nNotes to Table 5–34 :\n(1) Input measurement point at internal node is 0.5 × VCCINT .\n(2) Output measuring point for V MEAS  at buffer output is 0.5 × VCCIO.\n(3) Input stimulus edge rate is 0 to V CC in 0.2 ns (internal signal) from the driver preceding the I/O buffer.\n(4) Less than 50-mV ripple on V CCIO and V CCPD , VCCINT  = 1.15 V with less than 30-mV ripple\n(5) V CCPD  = 2.97 V , less than 50-mV ripple on V CCIO and V CCPD , VCCINT  = 1.15 V\nAltera Corporation 5–25\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nFigure 5–5. Measurement Setup for t xz Note (1)\nNote to Figure 5–5 :\n(1) V CCINT  is 1.12 V for this measurement.tXZ, Driving High to Tristate \ntXZ, Driving Low to Tristate \n100 Ω\nDinOE\nDout\nVCCIOOEEnable Disable\nDoutDin\ntlz\n100 mv½ VCCINT\n“0”100 ΩDinOE\nDoutOEEnable Disable\nDoutDin\nthz100 mv½ VCCINT\n“1”\nGND\n5–26 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nFigure 5–6. Measurement Setup for t zx\nTable 5–35  specifies the input ti ming measurement setup.tZX, Tristate to Driving High \ntZX, Tristate to Driving Low \n1 MΩ\nDinOE\nDout1 MΩDinOE\nDoutOEDisable Enable\nDoutDin\ntzh½ VCCINT\n“1”\n½ VCCIO\nOEDisable Enable\nDoutDin½ VCCINT\n“0”\ntzl½ VCCIO\nTable 5–35. Timing Measurement Metho dology for Input Pins (Part 1 of 2) Notes (1) –(4)\nI/O StandardMeasurement Conditions Measurement Point\nVCCIO (V) V REF (V) Edge Rate (ns) VMEAS  (V)\nLVTTL (5) 3.135 3.135 1.5675\nLVCMOS (5) 3.135 3.135 1.5675\n2.5 V (5) 2.375 2.375 1.1875\n1.8 V (5) 1.710 1.710 0.855\n1.5 V (5) 1.425 1.425 0.7125\nPCI (6) 2.970 2.970 1.485\nPCI-X (6) 2.970 2.970 1.485\nSSTL-2 Class I 2.325 1.163 2.325 1.1625\nSSTL-2 Class II 2.325 1.163 2.325 1.1625SSTL-18 Class I 1.660 0.830 1.660 0.83\nSSTL-18 Class II 1.660 0.830 1.660 0.83\n1.8-V HSTL Class I 1.660 0.830 1.660 0.83\nAltera Corporation 5–27\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nPerformance\nTable 5–36  shows Stratix II performance for some common designs. All \nperformance values were obtained with the Quartus II software \ncompilation of library of paramete rized modules (LPM), or MegaCore® \nfunctions for the finite impulse respon se (FIR) and fast Fourier transform \n(FFT) designs.1.8-V HSTL Class II 1.660 0.830 1.660 0.83\n1.5-V HSTL Class I 1.375 0.688 1.375 0.6875\n1.5-V HSTL Class II 1.375 0.688 1.375 0.68751.2-V HSTL with OCT 1.140 0.570 1.140 0.570\nDifferential SSTL-2 Class I 2.325 1.163 2.325 1.1625\nDifferential SSTL-2 Class II 2.325 1.163 2.325 1.1625Differential SSTL-18 Class I 1.660 0.830 1.660 0.83\nDifferential SSTL-18 Class II 1.660 0.830 1.660 0.83\n1.5-V Differential HSTL Class I 1.375 0.688 1.375 0.6875\n1.5-V Differential HSTL Class II 1.375 0.688 1.375 0.6875\n1.8-V Differential HSTL Class I 1.660 0.830 1.660 0.831.8-V Differential HSTL Class II 1.660 0.830 1.660 0.83\nLVDS 2.325 0.100 1.1625\nHyperTransport 2.325 0.400 1.1625LVPECL 3.135 0.100 1.5675\nNotes to Table 5–35 :\n(1) Input buffer sees no load at buffer input.\n(2) Input measuring point at buffer input is 0.5 × VCCIO.\n(3) Output measuring point is 0.5 × VCC at internal node.\n(4) Input edge rate is 1 V/ns.\n(5) Less than 50-mV ripple on V CCIO and V CCPD , VCCINT  = 1.15 V with less than 30-mV ripple\n(6) V CCPD  = 2.97 V , less than 50-mV ripple on V CCIO and V CCPD , VCCINT  = 1.15 VTable 5–35. Timing Measurement Metho dology for Input Pins (Part 2 of 2) Notes (1) –(4)\nI/O StandardMeasurement Conditions Measurement Point\nVCCIO (V) V REF (V) Edge Rate (ns) VMEAS  (V)\n5–28 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\n1 The performance numbers in Table 5–36  are extracted from the \nQuartus II software version 5.1 SP1.\nTable 5–36. Stratix II Performance Notes (Part 1 of 6) Note (1)\nApplications  Resources Used Performance\nALUTsTriMatrix \nMemory \nBlocksDSP \nBlocks-3 \nSpeed \nGrade \n(2)-3 \nSpeed \nGrade \n(3)-4 \nSpeed \nGrade-5 \nSpeed \nGradeUnit \nLE 16-to-1 multiplexer (4) 21 0 0 654.87 625.0 523.83 460.4 MHz \n32-to-1 multiplexer (4) 38 0 0 519.21 473.26 464.25 384.17 MHz \n16-bit counter 16 0 0 566.57 538.79 489.23 421.05 MHz 64-bit counter 64 0 0 244.31 232.07 209.11 181.38 MHz \nTr iMatr ix \nMemory \nM512 \nblock Simple dual-port RAM \n32 × 18 bit 0 1 0 500.00 476.19 434.02 373.13 MHz \nFIFO 32 x 18 bit 22 1 0 500.00 476.19 434.78 373.13 MHz \nTr iMatr ix \nMemory M4K \nblockSimple dual-port RAM \n128 x 36 bit (8)0 1 0 540.54 515.46 469.48 401.60 MHz \nTrue dual-port RAM \n128 × 18 bit (8)0 1 0 540.54 515.46 469.48 401.60 MHz \nFIFO \n128 × 36 bit 22 1 0 530.22 499.00 469.48 401.60 MHz \nSimple dual-port RAM \n128 × 36 bit (9)0 1 0 475.28 453.30 413.22 354.10 MHz\nTrue dual-port RAM \n128 × 18 bit (9)0 1 0 475.28 453.30 413.22 354.10 MHz\nAltera Corporation 5–29\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTr iMatr ix \nMemory M-RAM \nblockSingle port \nRAM 4K × 144 bit 0 1 0 349.65 333.33 303.95 261.09 MHz\nSimple dual-port \nRAM 4K × 144 bit 0 1 0 420.16 400.00 364.96 313.47 MHz\nTrue dual-port \nRAM 4K × 144 bit0 1 0 349.65 333.33 303.95 261.09 MHz\nSingle port \nRAM 8K × 72 bit 0 1 0 354.60 337.83 307.69 263.85 MHz\nSimple dual-port \nRAM 8K × 72 bit 0 1 0 420.16 400.00 364.96 313.47 MHz\nTrue dual-port\nRAM 8K × 72 bit 0 1 0 349.65 333.33 303.95 261.09 MHz\nSingle port\nRAM 16K × 36 bit0 1 0 364.96 347.22 317.46 271.73 MHz\nSimple dual-port\nRAM 16K × 36 bit 0 1 0 420.16 400.00 364.96 313.47 MHz\nTrue dual-port \nRAM 16K × 36 bit0 1 0 359.71 342.46 313.47 268.09 MHz\nSingle port\nRAM 32K × 18 bit 0 1 0 364.96 347.22 317.46 271.73 MHz\nSimple dual-port \nRAM 32K × 18 bit 0 1 0 420.16 400.0 364.96 313.47 MHz\nTrue dual-port \nRAM 32K × 18 bit0 1 0 359.71 342.46 313.47 268.09 MHz\nSingle port \nRAM 64K × 9 bit 0 1 0 364.96 347.22 317.46 271.73 MHz\nSimple dual-port \nRAM 64K × 9 bit 0 1 0 420.16 400.0 364.96 313.47 MHz\nTrue dual-port \nRAM 64K × 9 bit 0 1 0 359.71 342.46 313.47 268.09 MHzTable 5–36. Stratix II Performance Notes (Part 2 of 6) Note (1)\nApplications  Resources Used Performance\nALUTsTriMatrix \nMemory \nBlocksDSP \nBlocks-3 \nSpeed \nGrade \n(2)-3 \nSpeed \nGrade \n(3)-4 \nSpeed \nGrade-5 \nSpeed \nGradeUnit \n5–30 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nDSP \nblock 9 × 9-bit multiplier (5) 0 0 1 430.29 409.16 373.13 320.10 MHz \n18 × 18-bit \nmultiplier (5) 0 0 1 410.17 390.01 356.12 305.06 MHz \n18 × 18-bit \nmultiplier (7) 0 0 1 450.04 428.08 391.23 335.12 MHz\n36 × 36-bit \nmultiplier (5) 0 0 1 250.00 238.15 217.48 186.60 MHz \n36 × 36-bit multiplier \n(6)0 0 1 410.17 390.01 356.12 305.06 MHz \n18-bit, four-tap FIR \nfilter 0 0 1 410.17 390.01 356.12 305.06 MHz \nLarger \ndesigns 8-bit,16-tap parallel \nFIR filter 58 0 4 259.06 240.61 217.15 185.01 MHz \n8-bit, 1024-point, \nstreaming, three \nmultipliers and five \nadders FFT function2976 22 9 398.72 364.03 355.23 306.37 MHz \n8-bit, 1024-point, \nstreaming, four multipliers and two \nadders FFT function2781 22 12 398.56 409.16 347.22 311.13 MHz \n8-bit, 1024-point, \nsingle output, one \nparallel FFT engine, burst, three multipliers \nand five adders FFT \nfunction 984 5 3 425.17 365.76 346.98 292.39 MHz \n8-bit, 1024-point, \nsingle output, one parallel FFT engine, \nburst, four multipliers \nand two adders FFT function919 5 4 427.53 378.78 357.14 307.59 MHz Table 5–36. Stratix II Performance Notes (Part 3 of 6) Note (1)\nApplications  Resources Used Performance\nALUTsTriMatrix \nMemory \nBlocksDSP \nBlocks-3 \nSpeed \nGrade \n(2)-3 \nSpeed \nGrade \n(3)-4 \nSpeed \nGrade-5 \nSpeed \nGradeUnit \nAltera Corporation 5–31\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nLarger \ndesigns 8-bit, 1024-point, \nsingle output, two parallel FFT engines, \nburst, three multiplier \nand five adders FFT function1725 10 6 430.29 401.92 373.13 319.08 MHz \n8-bit, 1024-point, \nsingle output, two \nparallel FFT engines, \nburst, four multipliers and two adders FFT function 1594 10 8 422.65 407.33 373.13 329.10 MHz \n8-bit, 1024-point, \nquadrant output, one \nparallel FFT engine, \nburst, three multipliers and five adders FFT \nfunction2361 10 9 315.45 342.81 325.73 284.25 MHz \n8-bit, 1024-point, \nquadrant output, one \nparallel FFT engine, burst, four multipliers \nand two adders FFT \nfunction2165 10 12 373.13 369.54 317.96 256.14 MHz \n8-bit, 1024-point, \nquadrant output, two parallel FFT engines, \nburst, three multipliers \nand five adders FFT function3996 14 18 378.50 367.10 332.33 288.68 MHz \n8-bit, 1024-point, \nquadrant output, two \nparallel FFT engines, \nburst, four multipliers and two adders FFT \nfunction 3604 14 24 391.38 361.14 340.25 280.89 MHz Table 5–36. Stratix II Performance Notes (Part 4 of 6) Note (1)\nApplications  Resources Used Performance\nALUTsTriMatrix \nMemory \nBlocksDSP \nBlocks-3 \nSpeed \nGrade \n(2)-3 \nSpeed \nGrade \n(3)-4 \nSpeed \nGrade-5 \nSpeed \nGradeUnit \n5–32 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nLarger \ndesigns 8-bit, 1024-point, \nquadrant output, four parallel FFT engines, \nburst, three multipliers \nand five adders FFT function6850 28 36 334.11 345.66 308.54 276.31 MHz \n8-bit, 1024-point, \nquadrant output, four \nparallel FFT engines, \nburst, four multipliers two adders FFT function6067 28 48 367.91 349.04 327.33 268.24 MHz \n8-bit, 1024-point, \nquadrant output, one \nparallel FFT engine, \nbuffered burst, three multipliers and adders \nFFT function2730 18 9 387.44 388.34 364.56 306.84 MHz \n8-bit, 1024-point, \nquadrant output, one \nparallel FFT engine, buffered burst, four \nmultipliers and two \nadders FFT function 2534 18 12 419.28 369.66 364.96 307.88 MHz \n8-bit, 1024-point, \nquadrant output, two parallel FFT engines, \nbuffered burst, three \nmultipliers five adders FFT function 4358 30 18 396.51 378.07 340.13 291.29 MHz \n8-bit, 1024-point, \nquadrant output, two \nparallel FFT engines, \nbuffered burst four multipliers and two \nadders FFT function 3966 30 24 389.71 398.08 356.53 280.74 MHz Table 5–36. Stratix II Performance Notes (Part 5 of 6) Note (1)\nApplications  Resources Used Performance\nALUTsTriMatrix \nMemory \nBlocksDSP \nBlocks-3 \nSpeed \nGrade \n(2)-3 \nSpeed \nGrade \n(3)-4 \nSpeed \nGrade-5 \nSpeed \nGradeUnit \nAltera Corporation 5–33\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nLarger \ndesigns 8-bit, 1024-point, \nquadrant output, four parallel FFT engines, \nbuffered burst, three \nmultipliers five adders FFT function 7385 60 36 359.58 352.98 312.01 278.00 MHz \n8-bit, 1024-point, \nquadrant output, four \nparallel FFT engines, \nbuffered burst, four multipliers and two adders FFT function6601 60 48 371.88 355.74 327.86 277.62 MHz \nNotes for Table 5–36 :\n(1) These design performance numbers were obtain ed using the Quartus II software version 5.0 SP1.\n(2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.(3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.\n(4) This application uses regi stered inputs and outputs.\n(5) This application uses registered multiplier input and output stages  within the DSP block.\n(6) This application uses registered multiplier input,  pipeline, and output stages within the DSP block.\n(7) This application uses registered multi plier input with output of the multip lier stage feeding the accumulator or \nsubtractor within the DSP block.\n(8) This application uses the same clock source that is globally routed and connected to ports A and B.\n(9) This application uses locally routed clocks or differently sourced clocks for ports A and B.Table 5–36. Stratix II Performance Notes (Part 6 of 6) Note (1)\nApplications  Resources Used Performance\nALUTsTriMatrix \nMemory \nBlocksDSP \nBlocks-3 \nSpeed \nGrade \n(2)-3 \nSpeed \nGrade \n(3)-4 \nSpeed \nGrade-5 \nSpeed \nGradeUnit \n5–34 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nInternal Timing Parameters\nSee Tables 5–37  through 5–42  for internal timing parameters.\nTable 5–37. LE_FF Internal Timing Microparameters\nSymbol Parameter-3 Speed \nGrade (1)-3 Speed \nGrade (2) -4 Speed \nGrade-5 Speed \nGrade\nUnit\nMin \n(3)MaxMin \n(3)MaxMin \n(4)MaxMin \n(3)Max\ntSU LE register setup time before \nclock90  95  104\n104 121  ps \ntH LE register hold time after clock 149  157  172\n172 200  ps \ntCO LE register clock-to-output \ndelay62 94 62 99 59\n62109 62 127 ps \ntCLR Minimum clear pulse width 204  214  234\n234 273  ps \ntPRE Minimum preset pulse width 204  214  234\n234 273  ps \ntCLKL  Minimum clock low time 612  642  703\n703 820  ps \ntCLKH Minimum clock high time 612  642  703\n703 820  ps \ntLUT 162 378 162 397 162\n170435 162 507 ps\ntADDER 354 619 354 650 354\n372712 354 829 ps\nNotes to Table 5–37 :\n(1) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.\n(2) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.\n(3) For the -3 and -5 speed grades, the minimum timing is fo r the commercial temperature grade. Only -4 speed grade \ndevices offer the industrial temperature grade.\n(4) For the -4 speed grade, the first number is the mi nimum timing parameter for indu strial devices. The second \nnumber is the minimum timing pa rameter for commercial devices.\nAltera Corporation 5–35\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–38. IOE Internal Timing Microparameters\nSymbol Parameter-3 Speed \nGrade (1)-3 Speed \nGrade (2)-4 Speed \nGrade-5 Speed \nGrade\nUnit\nMin \n(3)MaxMin \n(3)MaxMin \n(4)MaxMin \n(3)Max\ntSU IOE input and output \nregister setup time \nbefore clock122   128  140\n140 163  ps \ntH IOE input and output \nregister hold time after \nclock72   75  82\n82 96  ps \ntCO IOE input and output \nregister clock-to-output delay 101 169  101 177  97\n101194  101 226 ps \nt\nPIN2COMBOUT_R Row input pin to IOE \ncombinational output410 760 410 798 391\n410873 410 1,018 ps \ntPIN2COMBOUT_C Column input pin to \nIOE combinational output428 787 428 825  408\n428904 428 1,054 ps \nt\nCOMBIN2PIN_R Row IOE data input to \ncombinational output \npin1,101 2,026 1,101 2,127 1,049\n1,1012,329 1,101 2,439 ps \ntCOMBIN2PIN_C Column IOE data \ninput to combinational \noutput pin991 1,854 991 1,946 944\n9912,131 991 2,246 ps\ntCLR Minimum clear pulse \nwidth 200  210 229\n229 268  ps \ntPRE Minimum preset pulse \nwidth200  210  229\n229 268  ps \ntCLKL Minimum clock low \ntime600  630  690\n690 804  ps \ntCLKH Minimum clock high \ntime600  630  690\n690 804  ps \nNotes to Table 5–38 :\n(1) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.\n(2) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.\n(3) For the -3 and -5 speed grades, the minimum timing is fo r the commercial temperature grade. Only -4 speed grade \ndevices offer the industrial temperature grade.\n(4) For the -4 speed grade, the first number is the mi nimum timing parameter for indu strial devices. The second \nnumber is the minimum timing pa rameter for commercial devices.\n5–36 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nTable 5–39. DSP Block Internal Timing Microparameters (Part 1 of 2)\nSymbol Parameter-3 Speed \nGrade (1)-3 Speed \nGrade (2)-4 Speed \nGrade-5 Speed \nGrade\nUnit\nMin \n(3)MaxMin \n(3)MaxMin \n(4)MaxMin \n(3)Max\ntSU Input, pipeline, and \noutput register setup \ntime before clock50  52  57\n57 67  ps \ntH Input, pipeline, and \noutput register hold \ntime after clock180  189  206\n206 241  ps \ntCO Input, pipeline, and \noutput register clock-to-output delay00  00  0\n00 0 0 ps \nt\nINREG2PIPE9  Input register to DSP \nblock pipeline register in 9 × 9-bit mode1,312 2,030 1,312 2,030 1,250\n1,3122,334 1,312 2,720 ps \nt\nINREG2PIPE18  Input register to DSP \nblock pipeline register \nin 18 × 18-bit mode1,302 2,010 1,302 2,110 1,240\n1,3022,311 1,302 2,693 ps \ntINREG2PIPE36  Input register to DSP \nblock pipeline register \nin 36 × 36-bit mode1,302 2,010 1,302 2,110 1,240\n1,3022,311 1,302 2,693 ps \ntPIPE2OUTREG2ADD DSP block pipeline \nregister to output register delay in two-\nmultipliers adder \nmode924 1,450 924 1,522 880\n9241,667 924 1,943 ps \nt\nPIPE2OUTREG4ADD DSP block pipeline \nregister to output register delay in four-\nmultipliers adder \nmode1,134 1,850 1,134 1,942 1,080\n1,1342,127 1,134 2,479 ps \nt\nPD9 Combinational input \nto output delay for 9×92,100 2,880 2,100 3,024 2,000\n2,1003,312 2,100 3,859 ps \nt\nPD18  Combinational input \nto output delay for \n18 × 182,110 2,990 2,110 3,139 2,010\n2,1103,438 2,110 4,006 ps \ntPD36  Combinational input \nto output delay for \n36 × 362,939 4,450 2,939 4,672 2,800\n2,9395,117 2,939 5,962 ps \ntCLR Minimum clear pulse \nwidth2,212  2,322  2,543\n2,543 2,964  ps \nAltera Corporation 5–37\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\ntCLKL  Minimum clock low \ntime1,190  1,249  1,368\n1,368 1,594  ps \ntCLKH Minimum clock high \ntime1,190  1,249  1,368\n1,368 1,594  ps \nNotes to Table 5–39 :\n(1) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.\n(2) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.\n(3) For the -3 and -5 speed grades, the minimum timing is fo r the commercial temperature grade. Only -4 speed grade \ndevices offer the industrial temperature grade.\n(4) For the -4 speed grade, the first number is the mi nimum timing parameter for indu strial devices. The second \nnumber is the minimum timing pa rameter for commercial devices.\nTable 5–40. M512 Block Internal Timing Microparameters (Part 1 of 2) Note (1)\nSymbol Parameter-3 Speed \nGrade (2)-3 Speed \nGrade (3)-4 Speed \nGrade-5 Speed \nGrade\nUnit\nMin \n(4)MaxMin \n(4)MaxMin \n(5)MaxMin \n(4)Max\ntM512RC Synchronous read cycle \ntime2,089 2,318 2,089 2.433 1,989\n2,0892,664 2,089 3,104 ps\ntM512WERESU Write or read enable \nsetup time before clock22  23  25\n25 29  ps\ntM512WEREH Write or read enable \nhold time after clock203  213  233\n233 272  ps\ntM512DATASU Data setup time before \nclock22  23  25\n25 29  ps\ntM512DATAH Data hold time after \nclock203  213  233\n233 272  ps\ntM512WADDRSU Write address setup \ntime before clock22  23  25\n25 29  ps\ntM512WADDRH Write address hold time \nafter clock203  213  233\n233 272  ps\ntM512RADDRSU Read address setup \ntime before clock22  23  25\n25 29  ps\ntM512RADDRH Read address hold time \nafter clock203  213  233\n233 272  psTable 5–39. DSP Block Internal Timing Microparameters (Part 2 of 2)\nSymbol Parameter-3 Speed \nGrade (1)-3 Speed \nGrade (2)-4 Speed \nGrade-5 Speed \nGrade\nUnit\nMin \n(3)MaxMin \n(3)MaxMin \n(4)MaxMin \n(3)Max\n5–38 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\ntM512DATACO1 Clock-to-output delay \nwhen using output \nregisters298 478 298 501 284\n298548 298 640 ps\ntM512DATACO2 Clock-to-output delay \nwithout output registers2,102 2,345 2,102 2,461 2,003\n2,1022,695 2,102 3,141 ps\ntM512CLKL Minimum clock low time 1,315  1,380  1,512\n1,512 1,762  ps\ntM512CLKH Minimum clock high time 1,315  1,380  1,512\n1,512 1,762  ps\ntM512CLR Minimum clear pulse \nwidth144  151  165\n165 192  ps\nNotes to Table 5–40 :\n(1) F MAX of M512 block obtained using the Quartus II soft ware does not necessarily equal to 1/TM512RC.\n(2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.\n(3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.\n(4) For the -3 and -5 speed grades, the minimum timing is fo r the commercial temperature grade. Only -4 speed grade \ndevices offer the industrial temperature grade.\n(5) For the -4 speed grade, the first number is the mi nimum timing parameter for indu strial devices. The second \nnumber is the minimum timing pa rameter for commercial devices.\nTable 5–41. M4K Block Internal Timing Microparameters (Part 1 of 2) Note (1)\nSymbol Parameter-3 Speed \nGrade (2)-3 Speed \nGrade (3)-4 Speed \nGrade-5 Speed \nGrade\nUnit\nMin \n(4)MaxMin \n(4)MaxMin \n(5)MaxMin \n(4)Max\ntM4KRC  Synchronous read cycle \ntime1,462 2,240 1,462 2,351 1,393\n1,4622,575 1,462 3,000 ps \ntM4KWERESU Write or read enable \nsetup time before clock22  23  25\n25 29  ps \ntM4KWEREH Write or read enable \nhold time after clock203  213  233\n233 272  ps \ntM4KBESU Byte enable setup time \nbefore clock22  23  25\n25 29  ps \ntM4KBEH Byte enable hold time \nafter clock203  213  233\n233 272  ps Table 5–40. M512 Block Internal Timing Microparameters (Part 2 of 2) Note (1)\nSymbol Parameter-3 Speed \nGrade (2)-3 Speed \nGrade (3)-4 Speed \nGrade-5 Speed \nGrade\nUnit\nMin \n(4)MaxMin \n(4)MaxMin \n(5)MaxMin \n(4)Max\nAltera Corporation 5–39\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\ntM4KDATAASU A port data setup time \nbefore clock22  23  25\n25 29  ps \ntM4KDATAAH  A port data hold time \nafter clock203  213  233\n233 272  ps \ntM4KADDRASU A port address setup \ntime before clock22  23  25\n25 29  ps \ntM4KADDRAH  A port address hold time \nafter clock203  213  233\n233 272  ps \ntM4KDATABSU B port data setup time \nbefore clock22  23  25\n25 29  ps \ntM4KDATABH B port data hold time \nafter clock203  213  233\n233 272  ps \ntM4KRADDRBSU B port address setup \ntime before clock22  23  25\n25 29  ps \ntM4KRADDRBH B port address hold time \nafter clock203  213  233\n233 272  ps \ntM4KDATACO1 Clock-to-output delay \nwhen using output registers334 524 334 549 319\n334601 334 701 ps \nt\nM4KDATACO2 \n(6)Clock-to-output delay \nwithout output registers1,616 2,453 1,616 2,574 1,540\n1,6162,820 1,616 3,286 ps \ntM4KCLKH Minimum clock high time 1,250  1,312  1,437\n1,437 1,675  ps \ntM4KCLKL  Minimum clock low time 1,250  1,312  1,437\n1,437 1,675  ps \ntM4KCLR  Minimum clear pulse \nwidth144  151  165\n165 192  ps \nNotes to Table 5–41 :\n(1) F MAX of M4K Block obtained using the Quartus II so ftware does not necessarily equal to 1/TM4KRC.\n(2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.\n(3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.\n(4) For the -3 and -5 speed grades, the minimum timing is fo r the commercial temperature grade. Only -4 speed grade \ndevices offer the industrial temperature grade.\n(5) For the -4 speed grade, the first number is the mi nimum timing parameter for indu strial devices. The second \nnumber is the minimum timing pa rameter for commercial devices.\n(6) Numbers apply to unpacked memory modes, true dual-p ort memory modes, and simple dual-port memory modes \nthat use locally routed or non-identical sources for the A and B port registers.Table 5–41. M4K Block Internal Timing Microparameters (Part 2 of 2) Note (1)\nSymbol Parameter-3 Speed \nGrade (2)-3 Speed \nGrade (3)-4 Speed \nGrade-5 Speed \nGrade\nUnit\nMin \n(4)MaxMin \n(4)MaxMin \n(5)MaxMin \n(4)Max\n5–40 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nTable 5–42. M-RAM Block Internal Ti ming Microparameters (Part 1 of 2) Note (1)\nSymbol Parameter-3 Speed \nGrade (2)-3 Speed \nGrade (3)-4 Speed \nGrade-5 Speed \nGrade\nUnit\nMin \n(4)MaxMin \n(4)MaxMin \n(5)MaxMin \n(4)Max\ntMEGARC  Synchronous read cycle \ntime1,866 2,774 1,866 2,911 1,777\n1,8663,189 1,777\n1,8663,716 ps \ntMEGAWERESU Write or read enable \nsetup time before clock144  151  165\n165 192  ps \ntMEGAWEREH Write or read enable \nhold time after clock39  40  44\n44 52  ps \ntMEGABESU  Byte enable setup time \nbefore clock50  52  57\n57 67  ps \ntMEGABEH  Byte enable hold time \nafter clock39  40  44\n44 52  ps \ntMEGADATAASU A port data setup time \nbefore clock50  52  57\n57 67  ps \ntMEGADATAAH A port data hold time \nafter clock243  255  279\n279 325  ps \ntMEGAADDRASU A port address setup \ntime before clock589  618  677\n677 789  ps \ntMEGAADDRAH  A port address hold time \nafter clock241  253  277\n277 322  ps \ntMEGADATABSU B port setup time before \nclock50  52  57\n57 67  ps \ntMEGADATABH B port hold time after \nclock243  255  279\n279 325  ps \ntMEGAADDRBSU B port address setup \ntime before clock589  618  677\n677 789  ps \ntMEGAADDRBH  B port address hold time \nafter clock241  253  277\n277 322  ps \ntMEGADATACO1 Clock-to-output delay \nwhen using output registers480 715 480 749 457\n480821 480 957 ps \nt\nMEGADATACO2 Clock-to-output delay \nwithout output registers1,950 2,899 1,950 3,042 1,857\n1,9503,332 1,950 3,884 ps \ntMEGACLKL  Minimum clock low time 1,250  1,312  1,437\n1,437 1,675  ps \nAltera Corporation 5–41\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nStratix II Clock Timing Parameters\nSee Tables 5–43  through 5–67  for Stratix II clock timing parameters.tMEGACLKH  Minimum clock high \ntime1,250  1,312  1,437\n1,437 1,675  ps \ntMEGACLR Minimum clear pulse \nwidth144  151  165\n165 192  ps \nNotes to Table 5–42 :\n(1) F MAX of M-RAM Block obtained using the Quartus II so ftware does not necessarily equal to 1/TMEGARC.\n(2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.\n(3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.(4) For the -3 and -5 speed grades, the minimum timing is fo r the commercial temperature grade. Only -4 speed grade \ndevices offer the industrial temperature grade.\n(5) For the -4 speed grade, the first number is the mi nimum timing parameter for indu strial devices. The second \nnumber is the minimum timing pa rameter for commercial devices.Table 5–42. M-RAM Block Internal Ti ming Microparameters (Part 2 of 2) Note (1)\nSymbol Parameter-3 Speed \nGrade (2)-3 Speed \nGrade (3)-4 Speed \nGrade-5 Speed \nGrade\nUnit\nMin \n(4)MaxMin \n(4)MaxMin \n(5)MaxMin \n(4)Max\nTable 5–43. Stratix II Clock Timing Parameters\nSymbol Parameter\ntCIN Delay from clock pad to I/O input register\ntCOUT  Delay from clock pad to I/O output register\ntPLLCIN  Delay from PLL inclk  pad to I/O input register\ntPLLCOUT  Delay from PLL inclk  pad to I/O output register\n5–42 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nEP2S15 Clock Timing Parameters\nTables 5–44  though 5–47  show the maximum clock timing parameters for \nEP2S15 devices.\nTable 5–44. EP2S15 Column Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.445 1.512 2.487 2.848 3.309 ns \ntCOUT  1.288 1.347 2.245 2.570 2.985 ns \ntPLLCIN  0.104 0.102 0.336 0.373 0.424 ns \ntPLLCOUT  -0.053 -0.063 0.094 0.095 0.1 ns \nTable 5–45. EP2S15 Column Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.419 1.487 2.456 2.813 3.273 ns \ntCOUT  1.262 1.322 2.214 2.535 2.949 ns \ntPLLCIN  0.094 0.092 0.326 0.363 0.414 ns \ntPLLCOUT  -0.063 -0.073 0.084 0.085 0.09 ns \nTable 5–46. EP2S15 Row Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.232 1.288 2.144 2.454 2.848 ns \ntCOUT  1.237 1.293 2.140 2.450 2.843 ns \ntPLLCIN  -0.109 -0.122 -0.007 -0.021 -0.037 ns \ntPLLCOUT  -0.104 -0.117 -0.011 -0.025 -0.042 ns \nAltera Corporation 5–43\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nEP2S30 Clock Timing Parameters\nTables 5–48  through 5–51  show the maximum clock timing parameters \nfor EP2S30 devices.Table 5–47. EP2S15 Row Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.206 1.262 2.113 2.422 2.815 ns \ntCOUT  1.211 1.267 2.109 2.418 2.810 ns \ntPLLCIN  -0.125 -0.138 -0.023 -0.038 -0.056 ns \ntPLLCOUT  -0.12 -0.133 -0.027 -0.042 -0.061 ns \nTable 5–48. EP2S30 Column Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.553 1.627 2.639 3.025 3.509 ns \ntCOUT  1.396 1.462 2.397 2.747 3.185 ns \ntPLLCIN  0.114 0.113 0.225 0.248 0.28 ns \ntPLLCOUT  -0.043 -0.052 -0.017 -0.03 -0.044 ns \nTable 5–49. EP2S30 Column Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.539 1.613 2.622 3.008 3.501 ns \ntCOUT  1.382 1.448 2.380 2.730 3.177 ns \ntPLLCIN  0.101 0.098 0.209 0.229 0.267 ns \ntPLLCOUT  -0.056 -0.067 -0.033 -0.049 -0.057 ns \n5–44 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nEP2S60 Clock Timing Parameters\nTables 5–52  through 5–55  show the maximum clock timing parameters \nfor EP2S60 devices.Table 5–50. EP2S30 Row Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.304 1.184 1.966 2.251 2.616 ns \ntCOUT  1.309 1.189 1.962 2.247 2.611 ns \ntPLLCIN  -0.135 –0.158 –0.208 –0.254 –0.302 ns \ntPLLCOUT  -0.13 –0.153 –0.212 –0.258 –0.307 ns \nTable 5–51. EP2S30 Row Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.289 1.352 2.238 2.567 2.990 ns \ntCOUT  1.294 1.357 2.234 2.563 2.985 ns \ntPLLCIN  -0.14 -0.154 -0.169 -0.205 -0.254 ns \ntPLLCOUT  -0.135 -0.149 -0.173 -0.209 -0.259 ns \nTable 5–52. EP2S60 Column Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.681 1.762 2.945 3.381 3.931 ns \ntCOUT  1.524 1.597 2.703 3.103 3.607 ns \ntPLLCIN  0.066 0.064 0.279 0.311 0.348 ns \ntPLLCOUT  -0.091 -0.101 0.037 0.033 0.024 ns \nAltera Corporation 5–45\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–53. EP2S60 Column Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.658 1.739 2.920 3.350 3.899 ns\ntCOUT  1.501 1.574 2.678 3.072  3.575 ns \ntPLLCIN  0.06 0.057  0.278 0.304 0.355 ns \ntPLLCOUT  -0.097 -0.108 0.036 0.026 0.031 ns \nTable 5–54. EP2S60 Row Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.463 1.532 2.591 2.972 3.453 ns \ntCOUT  1.468 1.537 2.587 2.968 3.448 ns \ntPLLCIN  -0.153 -0.167 -0.079 -0.099 -0.128 ns \ntPLLCOUT  -0.148 -0.162 -0.083 -0.103 -0.133 ns \nTable 5–55. EP2S60 Row Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.439 1.508 2.562 2.940 3.421 ns \ntCOUT  1.444 1.513 2.558 2.936 3.416 ns \ntPLLCIN  -0.161 -0.174 -0.083 -0.107 -0.126 ns \ntPLLCOUT  -0.156 -0.169 -0.087 -0.111 -0.131 ns \n5–46 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nEP2S90 Clock Timing Parameters\nTables 5–56  through 5–59  show the maximum clock timing parameters \nfor EP2S90 devices.\nTable 5–56. EP2S90 Column Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.768 1.850 3.033 3.473 4.040 ns \ntCOUT  1.611 1.685 2.791 3.195 3.716 ns \ntPLLCIN  -0.127 -0.117 0.125 0.129 0.144 ns \ntPLLCOUT  -0.284 -0.282 -0.117 -0.149 -0.18 ns \nTable 5–57. EP2S90 Column Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.783 1.868 3.058 3.502 4.070 ns \ntCOUT  1.626 1.703 2.816 3.224 3.746 ns \ntPLLCIN  -0.137 -0.127 0.115 0.119 0.134 ns \ntPLLCOUT  -0.294 -0.292 -0.127 -0.159 -0.19 ns \nTable 5–58. EP2S90 Row Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.566 1.638 2.731 3.124 3.632 ns \ntCOUT  1.571 1.643 2.727 3.120 3.627 ns \ntPLLCIN  -0.326 -0.326 -0.178 -0.218 -0.264 ns \ntPLLCOUT  -0.321 -0.321 -0.182 -0.222 -0.269 ns \nAltera Corporation 5–47\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nEP2S130 Clock Timing Parameters\nTables 5–60  through 5–63  show the maximum clock timing parameters \nfor EP2S130 devices.Table 5–59. EP2S90 Row Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.585 1.658 2.757 3.154 3.665 ns \ntCOUT  1.590 1.663 2.753 3.150 3.660 ns \ntPLLCIN  -0.341 -0.341 -0.193 -0.235 -0.278 ns \ntPLLCOUT  -0.336 -0.336 -0.197 -0.239 -0.283 ns \nTable 5–60. EP2S130 Column Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.889 1.981 3.405 3.722 4.326 ns \ntCOUT  1.732 1.816 3.151 3.444 4.002 ns \ntPLLCIN  0.105 0.106 0.226 0.242 0.277 ns \ntPLLCOUT  -0.052 -0.059 -0.028 -0.036 -0.047 ns \nTable 5–61. EP2S130 Column Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.907 1.998 3.420 3.740 4.348 ns \ntCOUT  1.750 1.833 3.166 3.462 4.024 ns \ntPLLCIN  0.134 0.136 0.276 0.296 0.338 ns \ntPLLCOUT  -0.023 -0.029 0.022 0.018 0.014 ns \n5–48 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nEP2S1 80 Clock Timing Parameters\nTables 5–64  through 5–67  show the maximum clock timing parameters \nfor EP2S180 devices.Table 5–62. EP2S130 Row Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.680 1.760 3.070 3.351 3.892 ns \ntCOUT  1.685 1.765 3.066 3.347 3.887 ns \ntPLLCIN  -0.113 -0.124 -0.12 -0.138 -0.168 ns \ntPLLCOUT  -0.108 -0.119 -0.124 -0.142 -0.173 ns \nTable 5–63. EP2S130 Row Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.690 1.770 3.075 3.362 3.905 ns \ntCOUT  1.695 1.775 3.071 3.358 3.900 ns \ntPLLCIN  -0.087 -0.097 -0.075 -0.089 -0.11 ns \ntPLLCOUT  -0.082 -0.092 -0.079 -0.093 -0.115 ns \nTable 5–64. EP2S180 Column Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 2.001 2.095 3.643 3.984 4.634 ns \ntCOUT  1.844 1.930 3.389 3.706 4.310 ns \ntPLLCIN  -0.307 -0.297 0.053 0.046 0.048 ns \ntPLLCOUT  -0.464 -0.462 -0.201 -0.232 -0.276 ns \nAltera Corporation 5–49\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–65. EP2S180 Column Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 2.003 2.100 3.652 3.993 4.648 ns \ntCOUT  1.846 1.935 3.398 3.715 4.324 ns \ntPLLCIN  -0.3 -0.29 0.053 0.054 0.058 ns \ntPLLCOUT  -0.457 -0.455 -0.201 -0.224 -0.266 ns \nTable 5–66. EP2S180 Row Pins Regional Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.759 1.844 3.273 3.577 4.162 ns \ntCOUT  1.764 1.849 3.269 3.573 4.157 ns \ntPLLCIN  -0.542 -0.541 -0.317 -0.353 -0.414 ns \ntPLLCOUT  -0.537 -0.536 -0.321 -0.357 -0.419 ns \nTable 5–67. EP2S180 Row Pins Global Clock Timing Parameters\nParameterMinimum Timing-3 Speed \nGrade-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.763 1.850 3.285 3.588 4.176 ns \ntCOUT  1.768 1.855 3.281 3.584 4.171 ns \ntPLLCIN  -0.542 -0.542 -0.319 -0.355 -0.42 ns \ntPLLCOUT  -0.537 -0.537 -0.323 -0.359 -0.425 ns \n5–50 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nClock Network Skew Adders\nThe Quartus II software models skew  within dedicated clock networks \nsuch as global and regi onal clocks. Therefore, intra-clock network skew \nadder is not specified. Table 5–68  specifies the clock skew between any \ntwo clock networks driving registers in the IOE.\nTable 5–68. Clock Network Specifications\nName Description Min Typ Max Unit\nClock skew adder\nEP2S15, EP2S30, \nEP2S60 (1)Inter-clock network, same side ±50 ps\nInter-clock network, entire chip ±100 ps\nClock skew adder\nEP2S90 (1)Inter-clock network, same side ±55 ps\nInter-clock network, entire chip ±110 ps\nClock skew adder\nEP2S130 (1)Inter-clock network, same side ±63 ps\nInter-clock network, entire chip ±125 ps\nClock skew adder\nEP2S180 (1)Inter-clock network, same side ±75 ps\nInter-clock network, entire chip ±150 ps\nNote to Table 5–68 :\n(1) This is in addition to intra-clock network sk ew, which is modeled in the Quartus II software.\nAltera Corporation 5–51\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nIOE Programmable Delay\nSee Tables 5–69  and 5–70  for IOE programmable delay.\nTable 5–69. Stratix II IOE Progra mmable Delay on Column Pins Note (1)\nParameter Paths AffectedAvailable \nSettingsMinimum \nTiming (2)-3 Speed \nGrade (3)-4 Speed \nGrade-5 Speed \nGrade\nMin \nOffset \n(ps)Max \nOffset \n(ps)Min \nOffset \n(ps)Max \nOffset \n(ps)Min \nOffset \n(ps)Max \nOffset \n(ps)Min \nOffset \n(ps)Max \nOffset \n(ps)\nInput delay from \npin to internal \ncells Pad to I/O \ndataout to logic \narray80\n01,696\n1,7810\n02,881\n3,0250 3,313 0 3,860\nInput delay from \npin to input register Pad to I/O input \nregister 64 0\n01,955\n2,0530\n03,275\n3,4390 3,766 0 4,388\nDelay from \noutput register to output pin I/O output \nregister to pad 20\n0316\n3320\n0500\n5250 575 0 670\nOutput enable \npin delay t\nXZ, tZX 20\n0305\n3200\n0483\n5070 556 0 647\nNotes to Table 5–69 :\n(1) The incremental values for the settings are generally linea r. For the exact delay associated with each setting, use the \nlatest version of the Quartus II software.\n(2) The first number is the minimum timing parameter for industrial devices.  The second number is the minimum \ntiming parameter for commercial devices.\n(3) The first number applies to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices. The second number \napplies to -3 speed grade EP2S130 and EP2S180 devices.\n5–52 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nDefault Capacitive  Loading of Different I/O Standards\nSee Table 5–71  for default capacitive loading of different I/O standards.Table 5–70. Stratix II IOE Prog rammable Delay on Row Pins Note (1)\nParameter Paths AffectedAvailable \nSettingsMinimum \nTiming (2)-3 Speed \nGrade (3)-4 Speed \nGrade-5 Speed \nGrade\nMin \nOffset \n(ps)Max \nOffset \n(ps)Min \nOffset \n(ps)Max \nOffset \n(ps)Min \nOffset \n(ps)Max \nOffset \n(ps)Min \nOffset \n(ps)Max \nOffset \n(ps)\nInput delay from \npin to internal cells Pad to I/O \ndataout to logic array80\n01,697\n1,7820\n02,876\n3,0200 3,308 0 3,853\nInput delay from \npin to input \nregister Pad to I/O input \nregister 64 0\n01,956\n2,0540\n03,270\n3,4340 3,761 0 4,381 \nDelay from \noutput register \nto output pin I/O output \nregister to pad 20\n0316\n3320\n0525\n5250 575 0 670 \nOutput enable \npin delay t\nXZ, tZX 20\n0305\n3200\n0507\n5070 556 0 647\nNotes to Table 5–70 :\n(1) The incremental values for the settings are generally linear.  For the exact delay associated  with each setting, use the \nlatest version of the Quartus II software.\n(2) The first number is the minimum timing parameter for industrial devices.  The second number is the minimum \ntiming parameter for commercial devices.\n(3) The first number applies to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices. The second number \napplies to -3 speed grade EP2S130 and EP2S180 devices.\nTable 5–71. Default Loading of Different I/ O Standards for Stratix II (Part 1 \nof 2)\nI/O Standard Capacitive Load Unit \nLVTTL 0 pF \nLVCMOS 0 pF 2.5 V 0 pF \n1.8 V 0 pF \n1.5 V 0 pF PCI 10 pF \nPCI-X 10 pF \nSSTL-2 Class I 0 pF \nAltera Corporation 5–53\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nSSTL-2 Class II 0 pF \nSSTL-18 Class I 0 pF SSTL-18 Class II 0 pF \n1.5-V HSTL Class I 0 pF \n1.5-V HSTL Class II 0 pF 1.8-V HSTL Class I 0 pF \n1.8-V HSTL Class II 0 pF \n1.2-V HSTL with OCT 0 pFDifferential SSTL-2 Class I 0 pF \nDifferential SSTL-2 Class II 0 pF \nDifferential SSTL-18 Class I 0 pF \nDifferential SSTL-18 Class II 0 pF \n1.5-V Differential HSTL Class I 0 pF 1.5-V Differential HSTL Class II 0 pF \n1.8-V Differential HSTL Class I 0 pF \n1.8-V Differential HSTL Class II 0 pF LVDS 0 pF \nHyperTransport 0 pF \nLVPECL 0 pF Table 5–71. Default Loading of Different I/ O Standards for Stratix II (Part 2 \nof 2)\nI/O Standard Capacitive Load Unit \n5–54 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nI/O Delays \nSee Tables 5–72  through 5–76  for I/O delays.\nTable 5–72. I/O Delay Parameters\nSymbol Parameter\ntDIP Delay from I/O datain to output pad\ntOP Delay from I/O output register to output pad\ntPCOUT Delay from input pad to I/O dataout to core\ntPI Delay from input pad to I/O input register\nTable 5–73. Stratix II I/O Input Delay for Column Pins (Part 1 of 3)\nI/O Standard ParameterMinimum Timing -3 Speed \nGrade \n(2)-3 Speed \nGrade \n(3)-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\nLVTTL t PI 674 707 1223 1282 1405 1637 ps\ntPCOUT  408 428 787 825 904 1054 ps\n2.5 V t PI 684 717 1210 1269 1390 1619 ps\ntPCOUT  418 438 774 812 889 1036 ps\n1.8 V t PI 747 783 1366 1433 1570 1829 ps\ntPCOUT  481 504 930 976 1069 1246 ps\n1.5 V t PI 749 786 1436 1506 1650 1922 ps\ntPCOUT  483 507 1000 1049 1149 1339 ps\nLVCMOS t PI 674 707 1223 1282 1405 1637 ps\ntPCOUT  408 428 787 825 904 1054 ps\nSSTL-2 Class I t PI 507 530 818 857 939 1094 ps\ntPCOUT  241 251 382 400 438 511 ps\nSSTL-2 Class II t PI 507 530 818 857 939 1094 ps\ntPCOUT  241 251 382 400 438 511 ps\nSSTL-18 Class I t PI 543 569 898 941 1031 1201 ps\ntPCOUT 277 290 462 484 530 618 ps\nSSTL-18 Class II t PI 543 569 898 941 1031 1201 ps\ntPCOUT  277 290 462 484 530 618 ps\n1.5-V HSTL \nClass ItPI 560 587 993 1041 1141 1329 ps\ntPCOUT  294 308 557 584 640 746 ps\nAltera Corporation 5–55\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\n1.5-V HSTL \nClass IItPI 560 587 993 1041 1141 1329 ps\ntPCOUT  294 308 557 584 640 746 ps\n1.8-V HSTL \nClass ItPI 543 569 898 941 1031 1201 ps\ntPCOUT  277 290 462 484 530 618 ps\n1.8-V HSTL \nClass IItPI 543 569 898 941 1031 1201 ps\ntPCOUT  277 290 462 484 530 618 ps\nPCI t PI 679 712 1214 1273 1395 1625 ps\ntPCOUT  413 433 778 816 894 1042 ps\nPCI-X t PI 679 712 1214 1273 1395 1625 ps\ntPCOUT  413 433 778 816 894 1042 ps\nDifferential \nSSTL-2 Class I \n(1)tPI 507 530 818 857 939 1094 ps\ntPCOUT  241 251 382 400 438 511 ps\nDifferential \nSSTL-2 Class II \n(1)tPI 507 530 818 857 939 1094 ps\ntPCOUT  241 251 382 400 438 511 ps\nDifferential \nSSTL-18 Class I (1)t\nPI 543 569 898 941 1031 1201 ps\ntPCOUT  277 290 462 484 530 618 ps\nDifferential \nSSTL-18 Class II \n(1)tPI 543 569 898 941 1031 1201 ps\ntPCOUT  277 290 462 484 530 618 ps\n1.8-V Differential \nHSTL Class I (1)tPI 543 569 898 941 1031 1201 ps\ntPCOUT  277 290 462 484 530 618 ps\n1.8-V Differential \nHSTL Class II (1)tPI 543 569 898 941 1031 1201 ps\ntPCOUT  277 290 462 484 530 618 ps\n1.5-V Differential \nHSTL Class I (1)tPI 560 587 993 1041 1141 1329 ps\ntPCOUT  294 308 557 584 640 746 ps\n1.5-V Differential \nHSTL Class II (1)tPI 560 587 993 1041 1141 1329 ps\ntPCOUT  294 308 557 584 640 746 psTable 5–73. Stratix II I/O Input Delay for Column Pins (Part 2 of 3)\nI/O Standard ParameterMinimum Timing -3 Speed \nGrade \n(2)-3 Speed \nGrade \n(3)-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\n5–56 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\n1.2-V HSTL t PI 645 677 1194 1252 - - ps\ntPCOUT  379 398 758 795 - - ps\nNotes for Table 5–73 :\n(1) These I/O standards are only supported on DQS pins.\n(2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.\n(3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.\nTable 5–74. Stratix II I/O Input De lay for Row Pins (Part 1 of 2)\nI/O Standard Parameter Minimum Timing -3 Speed \nGrade \n(1)-3 Speed \nGrade \n(2)-4 Speed \nGrade -5 Speed \nGrade Unit \nIndustrial Commercial\nLVTTL t PI 715 749 1287 1350 1477 1723 ps\ntPCOUT  391 410 760 798 873 1018 ps\n2.5 V t PI 726 761 1273 1335 1461 1704 ps\ntPCOUT  402 422 746 783 857 999 ps\n1.8 V t PI 788 827 1427 1497 1639 1911 ps\ntPCOUT  464 488 900 945 1035 1206 ps\n1.5 V t PI 792 830 1498 1571 1720 2006 ps\ntPCOUT  468 491 971 1019 1116 1301 ps\nLVCMOS t PI 715 749 1287 1350 1477 1723 ps\ntPCOUT  391 410 760 798 873 1018 ps\nSSTL-2 Class I t PI 547 573 879 921 1008 1176 ps\ntPCOUT  223 234 352 369 404 471 ps\nSSTL-2 Class II t PI 547 573 879 921 1008 1176 ps\ntPCOUT  223 234 352 369 404 471 ps\nSSTL-18 Class I t PI 577 605 960 1006 1101 1285 ps\ntPCOUT  253 266 433 454 497 580 ps\nSSTL-18 Class II t PI 577 605 960 1006 1101 1285 ps\ntPCOUT  253 266 433 454 497 580 ps\n1.5-V HSTL \nClass ItPI 602 631 1056 1107 1212 1413 ps\ntPCOUT  278 292 529 555 608 708 psTable 5–73. Stratix II I/O Input Delay for Column Pins (Part 3 of 3)\nI/O Standard ParameterMinimum Timing -3 Speed \nGrade \n(2)-3 Speed \nGrade \n(3)-4 Speed \nGrade-5 Speed \nGradeUnit\nIndustrial Commercial\nAltera Corporation 5–57\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\n1.5-V HSTL \nClass IItPI 602 631 1056 1107 1212 1413 ps\ntPCOUT  278 292 529 555 608 708 ps\n1.8-V HSTL \nClass ItPI 577 605 960 1006 1101 1285 ps\ntPCOUT  253 266 433 454 497 580 ps\n1.8-V HSTL \nClass IItPI 577 605 960 1006 1101 1285 ps\ntPCOUT  253 266 433 454 497 580 ps\nLVDS t PI 515 540 948 994 1088 1269 ps\ntPCOUT  191 201 421 442 484 564 ps\nHyperTransport t PI 515 540 948 994 1088 1269 ps\ntPCOUT 191 201 421 442 484 564 ps\nNotes for Table 5–74 :\n(1) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.\n(2) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.\nTable 5–75. Stratix II I/O Output De lay for Column Pins (Part 1 of 8)\nI/O Standard Drive \nStrengthParameterMinimum Timing -3 \nSpeed \nGrade \n(3)-3 \nSpeed \nGrade \n(4)-4 \nSpeed \nGrade -5 \nSpeed \nGrade Unit \nIndustrial Commercial\nLVTTL 4 mA t OP 1178 1236 2351 2467 2702 2820 ps\ntDIP 1198 1258 2417 2537 2778 2910 ps\n8 mA t OP 1041 1091 2036 2136 2340 2448 ps\ntDIP 1061 1113 2102 2206 2416 2538 ps\n12 mA t OP 976 1024 2036 2136 2340 2448 ps\ntDIP 996 1046 2102 2206 2416 2538 ps\n16 mA t OP 951 998 1893 1986 2176 2279 ps\ntDIP 971 1020 1959 2056 2252 2369 ps\n20 mA t OP 931 976 1787 1875 2054 2154 ps\ntDIP 951 998 1853 1945 2130 2244 ps\n24 mA \n(1)tOP 924 969 1788 1876 2055 2156 ps\ntDIP 944 991 1854 1946 2131 2246 psTable 5–74. Stratix II I/O Input De lay for Row Pins (Part 2 of 2)\nI/O Standard Parameter Minimum Timing -3 Speed \nGrade \n(1)-3 Speed \nGrade \n(2)-4 Speed \nGrade -5 Speed \nGrade Unit \nIndustrial Commercial\n5–58 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nLVCMOS 4 mA t OP 1041 1091 2036 2136 2340 2448 ps\ntDIP 1061 1113 2102 2206 2416 2538 ps\n8 mA t OP 952 999 1786 1874 2053 2153 ps\ntDIP 972 1021 1852 1944 2129 2243 ps\n12 mA t OP 926 971 1720 1805 1977 2075 ps\ntDIP 946 993 1786 1875 2053 2165 ps\n16 mA t OP 933 978 1693 1776 1946 2043 ps\ntDIP 953 1000 1759 1846 2022 2133 ps\n20 mA t OP 921 965 1677 1759 1927 2025 ps\ntDIP 941 987 1743 1829 2003 2115 ps\n24 mA \n(1)tOP 909 954 1659 1741 1906 2003 ps\ntDIP 929 976 1725 1811 1982 2093 ps\n2.5 V 4 mA t OP 1004 1053 2063 2165 2371 2480 ps\ntDIP 1024 1075 2129 2235 2447 2570 ps\n8 mA t OP 955 1001 1841 1932 2116 2218 ps\ntDIP 975 1023 1907 2002 2192 2308 ps\n12 mA t OP 934 980 1742 1828 2002 2101 ps\ntDIP 954 1002 1808 1898 2078 2191 ps\n16 mA \n(1)tOP 918 962 1679 1762 1929 2027 ps\ntDIP 938 984 1745 1832 2005 2117 psTable 5–75. Stratix II I/O Output De lay for Column Pins (Part 2 of 8)\nI/O Standard Drive \nStrengthParameterMinimum Timing -3 \nSpeed \nGrade \n(3)-3 \nSpeed \nGrade \n(4)-4 \nSpeed \nGrade -5 \nSpeed \nGrade Unit \nIndustrial Commercial\nAltera Corporation 5–59\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\n1.8 V 2 mA t OP 1042 1093 2904 3048 3338 3472 ps\ntDIP 1062 1115 2970 3118 3414 3562 ps\n4 mA t OP 1047 1098 2248 2359 2584 2698 ps\ntDIP 1067 1120 2314 2429 2660 2788 ps\n6 mA t OP 974 1022 2024 2124 2326 2434 ps\ntDIP 994 1044 2090 2194 2402 2524 ps\n8 mA t OP 976 1024 1947 2043 2238 2343 ps\ntDIP 996 1046 2013 2113 2314 2433 ps\n10 mA t OP 933 978 1882 1975 2163 2266 ps\ntDIP 953 1000 1948 2045 2239 2356 ps\n12 mA \n(1)tOP 934 979 1833 1923 2107 2209 ps\ntDIP 954 1001 1899 1993 2183 2299 ps\n1.5 V 2 mA t OP 1023 1073 2505 2629 2879 3002 ps\ntDIP 1043 1095 2571 2699 2955 3092 ps\n4 mA t OP 963 1009 2023 2123 2325 2433 ps\ntDIP 983 1031 2089 2193 2401 2523 ps\n6 mA t OP 966 1012 1923 2018 2210 2315 ps\ntDIP 986 1034 1989 2088 2286 2405 ps\n8 mA (1) tOP 926 971 1878 1970 2158 2262 ps\ntDIP 946 993 1944 2040 2234 2352 ps\nSSTL-2 Class I 8 mA t OP 913 957 1715 1799 1971 2041 ps\ntDIP 933 979 1781 1869 2047 2131 ps\n12 mA \n(1)tOP 896 940 1672 1754 1921 1991 ps\ntDIP 916 962 1738 1824 1997 2081 ps\nSSTL-2 Class II 16 mA t OP 876 918 1609 1688 1849 1918 ps\ntDIP 896 940 1675 1758 1925 2008 ps\n20 mA t OP 877 919 1598 1676 1836 1905 ps\ntDIP 897 941 1664 1746 1912 1995 ps\n24 mA \n(1)tOP 872 915 1596 1674 1834 1903 ps\ntDIP 892 937 1662 1744 1910 1993 psTable 5–75. Stratix II I/O Output De lay for Column Pins (Part 3 of 8)\nI/O Standard Drive \nStrengthParameterMinimum Timing -3 \nSpeed \nGrade \n(3)-3 \nSpeed \nGrade \n(4)-4 \nSpeed \nGrade -5 \nSpeed \nGrade Unit \nIndustrial Commercial\n5–60 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nSSTL-18 \nClass I4 mA t OP 909 953 1690 1773 1942 2012 ps\ntDIP 929 975 1756 1843 2018 2102 ps\n6 mA t OP 914 958 1656 1737 1903 1973 ps\ntDIP 934 980 1722 1807 1979 2063 ps\n8 mA t OP 894 937 1640 1721 1885 1954 ps\ntDIP 914 959 1706 1791 1961 2044 ps\n10 mA t OP 898 942 1638 1718 1882 1952 ps\ntDIP 918 964 1704 1788 1958 2042 ps\n12 mA \n(1)tOP 891 936 1626 1706 1869 1938 ps\ntDIP 911 958 1692 1776 1945 2028 ps\nSSTL-18 \nClass II8 mA t OP 883 925 1597 1675 1835 1904 ps\ntDIP 903 947 1663 1745 1911 1994 ps\n16 mA t OP 894 937 1578 1655 1813 1882 ps\ntDIP 914 959 1644 1725 1889 1972 ps\n18 mA t OP 890 933 1585 1663 1821 1890 ps\ntDIP 910 955 1651 1733 1897 1980 ps\n20 mA \n(1)tOP 890 933 1583 1661 1819 1888 ps\ntDIP 910 955 1649 1731 1895 1978 ps\n1.8-V HSTL \nClass I4 mA t OP 912 956 1608 1687 1848 1943 ps\ntDIP 932 978 1674 1757 1924 2033 ps\n6 mA t OP 917 962 1595 1673 1833 1928 ps\ntDIP 937 984 1661 1743 1909 2018 ps\n8 mA t OP 896 940 1586 1664 1823 1917 ps\ntDIP 916 962 1652 1734 1899 2007 ps\n10 mA t OP 900 944 1591 1669 1828 1923 ps\ntDIP 920 966 1657 1739 1904 2013 ps\n12 mA \n(1)tOP 892 936 1585 1663 1821 1916 ps\ntDIP 912 958 1651 1733 1897 2006 psTable 5–75. Stratix II I/O Output De lay for Column Pins (Part 4 of 8)\nI/O Standard Drive \nStrengthParameterMinimum Timing -3 \nSpeed \nGrade \n(3)-3 \nSpeed \nGrade \n(4)-4 \nSpeed \nGrade -5 \nSpeed \nGrade Unit \nIndustrial Commercial\nAltera Corporation 5–61\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\n1.8-V HSTL \nClass II16 mA t OP 877 919 1385 1453 1591 1680 ps\ntDIP 897 941 1451 1523 1667 1770 ps\n18 mA t OP 879 921 1394 1462 1602 1691 ps\ntDIP 899 943 1460 1532 1678 1781 ps\n20 mA \n(1)tOP 879 921 1402 1471 1611 1700 ps\ntDIP 899 943 1468 1541 1687 1790 ps\n1.5-V HSTL \nClass I4 mA t OP 912 956 1607 1686 1847 1942 ps\ntDIP 932 978 1673 1756 1923 2032 ps\n6 mA t OP 917 961 1588 1666 1825 1920 ps\ntDIP 937 983 1654 1736 1901 2010 ps\n8 mA t OP 899 943 1590 1668 1827 1922 ps\ntDIP 919 965 1656 1738 1903 2012 ps\n10 mA t OP 900 943 1592 1670 1829 1924 ps\ntDIP 920 965 1658 1740 1905 2014 ps\n12 mA \n(1)tOP 893 937 1590 1668 1827 1922 ps\ntDIP 913 959 1656 1738 1903 2012 ps\n1.5-V HSTL \nClass II16 mA t OP 881 924 1431 1501 1644 1734 ps\ntDIP 901 946 1497 1571 1720 1824 ps\n18 mA t OP 884 927 1439 1510 1654 1744 ps\ntDIP 904 949 1505 1580 1730 1834 ps\n20 mA \n(1)tOP 886 929 1450 1521 1666 1757 ps\ntDIP 906 951 1516 1591 1742 1847 ps\n1.2-V HSTL t OP 958 1004 1602 1681 - - ps\ntDIP 978 1026 1668 1751 - - ps\nPCI t OP 1028 1082 1956 2051 2244 2070 ps\ntDIP 1048 1104 2022 2121 2320 2160 ps\nPCI-X t OP 1028 1082 1956 2051 2244 2070 ps\ntDIP 1048 1104 2022 2121 2320 2160 psTable 5–75. Stratix II I/O Output De lay for Column Pins (Part 5 of 8)\nI/O Standard Drive \nStrengthParameterMinimum Timing -3 \nSpeed \nGrade \n(3)-3 \nSpeed \nGrade \n(4)-4 \nSpeed \nGrade -5 \nSpeed \nGrade Unit \nIndustrial Commercial\n5–62 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nDifferential \nSSTL-2 Class I 8 mA t OP 913 957 1715 1799 1971 2041 ps\ntDIP 933 979 1781 1869 2047 2131 ps\n12 mA t OP 896 940 1672 1754 1921 1991 ps\ntDIP 916 962 1738 1824 1997 2081 ps\nDifferential \nSSTL-2 Class II 16 mA t OP 876 918 1609 1688 1849 1918 ps\ntDIP 896 940 1675 1758 1925 2008 ps\n20 mA t OP 877 919 1598 1676 1836 1905 ps\ntDIP 897 941 1664 1746 1912 1995 ps\n24 mA t OP 872 915 1596 1674 1834 1903 ps\ntDIP 892 937 1662 1744 1910 1993 ps\nDifferential \nSSTL-18 Class I 4 mA t\nOP 909 953 1690 1773 1942 2012 ps\ntDIP 929 975 1756 1843 2018 2102 ps\n6 mA t OP 914 958 1656 1737 1903 1973 ps\ntDIP 934 980 1722 1807 1979 2063 ps\n8 mA t OP 894 937 1640 1721 1885 1954 ps\ntDIP 914 959 1706 1791 1961 2044 ps\n10 mA t OP 898 942 1638 1718 1882 1952 ps\ntDIP 918 964 1704 1788 1958 2042 ps\n12 mA t OP 891 936 1626 1706 1869 1938 ps\ntDIP 911 958 1692 1776 1945 2028 ps\nDifferential \nSSTL-18 \nClass II 8 mA t OP 883 925 1597 1675 1835 1904 ps\ntDIP 903 947 1663 1745 1911 1994 ps\n16 mA t OP 894 937 1578 1655 1813 1882 ps\ntDIP 914 959 1644 1725 1889 1972 ps\n18 mA t OP 890 933 1585 1663 1821 1890 ps\ntDIP 910 955 1651 1733 1897 1980 ps\n20 mA t OP 890 933 1583 1661 1819 1888 ps\ntDIP 910 955 1649 1731 1895 1978 psTable 5–75. Stratix II I/O Output De lay for Column Pins (Part 6 of 8)\nI/O Standard Drive \nStrengthParameterMinimum Timing -3 \nSpeed \nGrade \n(3)-3 \nSpeed \nGrade \n(4)-4 \nSpeed \nGrade -5 \nSpeed \nGrade Unit \nIndustrial Commercial\nAltera Corporation 5–63\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\n1.8-V \nDifferential HSTL Class I 4 mA t\nOP 912 956 1608 1687 1848 1943 ps\ntDIP 932 978 1674 1757 1924 2033 ps\n6 mA t OP 917 962 1595 1673 1833 1928 ps\ntDIP 937 984 1661 1743 1909 2018 ps\n8 mA t OP 896 940 1586 1664 1823 1917 ps\ntDIP 916 962 1652 1734 1899 2007 ps\n10 mA t OP 900 944 1591 1669 1828 1923 ps\ntDIP 920 966 1657 1739 1904 2013 ps\n12 mA t OP 892 936 1585 1663 1821 1916 ps\ntDIP 912 958 1651 1733 1897 2006 ps\n1.8-V \nDifferential HSTL Class II 16 mA t\nOP 877 919 1385 1453 1591 1680 ps\ntDIP 897 941 1451 1523 1667 1770 ps\n18 mA t OP 879 921 1394 1462 1602 1691 ps\ntDIP 899 943 1460 1532 1678 1781 ps\n20 mA t OP 879 921 1402 1471 1611 1700 ps\ntDIP 899 943 1468 1541 1687 1790 ps\n1.5-V \nDifferential HSTL Class I 4 mA t\nOP 912 956 1607 1686 1847 1942 ps\ntDIP 932 978 1673 1756 1923 2032 ps\n6 mA t OP 917 961 1588 1666 1825 1920 ps\ntDIP 937 983 1654 1736 1901 2010 ps\n8 mA t OP 899 943 1590 1668 1827 1922 ps\ntDIP 919 965 1656 1738 1903 2012 ps\n10 mA t OP 900 943 1592 1670 1829 1924 ps\ntDIP 920 965 1658 1740 1905 2014 ps\n12 mA t OP 893 937 1590 1668 1827 1922 \ntDIP 913 959 1656 1738 1903 2012 Table 5–75. Stratix II I/O Output De lay for Column Pins (Part 7 of 8)\nI/O Standard Drive \nStrengthParameterMinimum Timing -3 \nSpeed \nGrade \n(3)-3 \nSpeed \nGrade \n(4)-4 \nSpeed \nGrade -5 \nSpeed \nGrade Unit \nIndustrial Commercial\n5–64 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\n1.5-V \nDifferential HSTL Class II 16 mA t\nOP 881 924 1431 1501 1644 1734 ps\ntDIP 901 946 1497 1571 1720 1824 ps\n18 mA t OP 884 927 1439 1510 1654 1744 \ntDIP 904 949 1505 1580 1730 1834 \n20 mA t OP 886 929 1450 1521 1666 1757 \ntDIP 906 951 1516 1591 1742 1847 \nNotes to Table 5–75 :\n(1) This is the default setting in the Quartus II software.\n(2) These I/O standards are only supported on DQS pins.\n(3) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.(4) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.\nTable 5–76. Stratix II I/O Output Delay for Row Pins (Part 1 of 3)\nI/O Standard Drive \nStrengthParameterMinimum Timing -3 \nSpeed \nGrade \n(2)-3 \nSpeed \nGrade \n(3)-4 \nSpeed \nGrade -5 \nSpeed \nGrade Unit \nIndustrial Commercial\nLVTTL 4 mA t OP 1267 1328 2655 2786 3052 3189 ps\ntDIP 1225 1285 2600 2729 2989 3116 ps\n8 mA t OP 1144 1200 2113 2217 2429 2549 ps\ntDIP 1102 1157 2058 2160 2366 2476 ps\n12 mA \n(1)tOP 1091 1144 2081 2184 2392 2512 ps\ntDIP 1049 1101 2026 2127 2329 2439 ps\nLVCMOS 4 mA t OP 1144 1200 2113 2217 2429 2549 ps\ntDIP 1102 1157 2058 2160 2366 2476 ps\n8 mA (1) tOP 1044 1094 1853 1944 2130 2243 ps\ntDIP 1002 1051 1798 1887 2067 2170 psTable 5–75. Stratix II I/O Output De lay for Column Pins (Part 8 of 8)\nI/O Standard Drive \nStrengthParameterMinimum Timing -3 \nSpeed \nGrade \n(3)-3 \nSpeed \nGrade \n(4)-4 \nSpeed \nGrade -5 \nSpeed \nGrade Unit \nIndustrial Commercial\nAltera Corporation 5–65\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\n2.5 V 4 mA t OP 1128 1183 2091 2194 2403 2523 ps\ntDIP 1086 1140 2036 2137 2340 2450 ps\n8 mA t OP 1030 1080 1872 1964 2152 2265 ps\ntDIP 988 1037 1817 1907 2089 2192 ps\n12 mA \n(1)tOP 1012 1061 1775 1862 2040 2151 ps\ntDIP 970 1018 1720 1805 1977 2078 ps\n1.8 V 2 mA t OP 1196 1253 2954 3100 3396 3542 ps\ntDIP 1154 1210 2899 3043 3333 3469 ps\n4 mA t OP 1184 1242 2294 2407 2637 2763 ps\ntDIP 1142 1199 2239 2350 2574 2690 ps\n6 mA t OP 1079 1131 2039 2140 2344 2462 ps\ntDIP 1037 1088 1984 2083 2281 2389 ps\n8 mA (1) tOP 1049 1100 1942 2038 2232 2348 ps\ntDIP 1007 1057 1887 1981 2169 2275 ps\n1.5 V 2 mA t OP 1158 1213 2530 2655 2908 3041 ps\ntDIP 1116 1170 2475 2598 2845 2968 ps\n4 mA t OP 1055 1106 2020 2120 2322 2440 ps\ntDIP 1013 1063 1965 2063 2259 2367 ps\nSSTL-2 Class I 8 mA t OP 1002 1050 1759 1846 2022 2104 ps\ntDIP 960 1007 1704 1789 1959 2031 ps\nSSTL-2 Class II 16 mA \n(1)tOP 947 992 1581 1659 1817 1897 ps\ntDIP 905 949 1526 1602 1754 1824 ps\nSSTL-18 \nClass I4 mA t OP 990 1038 1709 1793 1964 2046 ps\ntDIP 948 995 1654 1736 1901 1973 ps\n6 mA t OP 994 1042 1648 1729 1894 1975 ps\ntDIP 952 999 1593 1672 1831 1902 ps\n8 mA t OP 970 1018 1633 1713 1877 1958 ps\ntDIP 928 975 1578 1656 1814 1885 ps\n10 mA \n(1)tOP 974 1021 1615 1694 1856 1937 ps\ntDIP 932 978 1560 1637 1793 1864 psTable 5–76. Stratix II I/O Output Delay for Row Pins (Part 2 of 3)\nI/O Standard Drive \nStrengthParameterMinimum Timing -3 \nSpeed \nGrade \n(2)-3 \nSpeed \nGrade \n(3)-4 \nSpeed \nGrade -5 \nSpeed \nGrade Unit \nIndustrial Commercial\n5–66 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nMaximum Input & Output Clock Toggle Rate\nMaximum clock toggle rate is de fined as the maximum frequency \nachievable for a clock type signal at  an I/O pin. The I/O pin can be a \nregular I/O pin or a de dicated clock I/O pin. 1.8-V HSTL \nClass I4 mA t OP 972 1019 1610 1689 1850 1956 ps\ntDIP 930 976 1555 1632 1787 1883 ps\n6 mA t OP 975 1022 1580 1658 1816 1920 ps\ntDIP 933 979 1525 1601 1753 1847 ps\n8 mA t OP 958 1004 1576 1653 1811 1916 ps\ntDIP 916 961 1521 1596 1748 1843 ps\n10 mA t OP 962 1008 1567 1644 1801 1905 ps\ntDIP 920 965 1512 1587 1738 1832 ps\n12 mA \n(1)tOP 953 999 1566 1643 1800 1904 ps\ntDIP 911 956 1511 1586 1737 1831 ps\n1.5-V HSTL \nClass I4 mA t OP 970 1018 1591 1669 1828 1933 ps\ntDIP 928 975 1536 1612 1765 1860 ps\n6 mA t OP 974 1021 1579 1657 1815 1919 ps\ntDIP 932 978 1524 1600 1752 1846 ps\n8 mA (1) tOP 960 1006 1572 1649 1807 1911 ps\ntDIP 918 963 1517 1592 1744 1838 ps\nLVDS t OP 1018 1067 1723 1808 1980 2089 ps\ntDIP 976 1024 1668 1751 1917 2016 ps\nHyperTransport t OP 1005 1053 1723 1808 1980 2089 ps\ntDIP 963 1010 1668 1751 1917 2016 ps\nNotes to Table 5–76 :\n(1) This is the default setting in the Quartus II software.\n(2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.(3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.Table 5–76. Stratix II I/O Output Delay for Row Pins (Part 3 of 3)\nI/O Standard Drive \nStrengthParameterMinimum Timing -3 \nSpeed \nGrade \n(2)-3 \nSpeed \nGrade \n(3)-4 \nSpeed \nGrade -5 \nSpeed \nGrade Unit \nIndustrial Commercial\nAltera Corporation 5–67\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nThe maximum clock toggle rate is different from the maximum data bit \nrate. If the maximum clock toggle rate  on a regular I/O pin is 300 MHz, \nthe maximum data bit rate for dual data rate (DDR) could be potentially \nas high as 600 Mbps on the same I/O pin. \nTable 5–77  specifies the maximum in put clock toggle rates. Table 5–78  \nspecifies the maximum output clock toggle rates at 0pF load. Table 5–79  \nspecifies the derating factors for the output clock toggle rate for a non 0pF load. \nTo calculate the output toggle rate for a non 0pF load, use this formula:\nThe toggle rate for a non 0pF load\n= 1000 / (1000/ toggle rate at 0pF load  + derating factor * load value \nin pF /1000)\nFor example, the output toggle rate at 0pF load for SSTL-18 Class II 20mA \nI/O standard is 550 MHz on a -3 devi ce clock output pin. The derating \nfactor is 94ps/pF. For a 10pF load the toggle rate is calculated as:\n 1000 / (1000/550 + 94 × 10 /1000) = 363 (MHz)\nTables 5–77  through 5–79  show the I/O toggle rates for Stratix II \ndevices.\nTable 5–77. Maximum Input Toggle Rate on Stratix II Devices (Part 1 of 2)\nInput I/O StandardColumn I/O Pins (MHz ) Row I/O Pins (MHz)Dedicated Clock Inputs \n(MHz)\n-3 -4 -5 -3 -4 -5 -3 -4 -5\nLVTTL 500 500 450 500 500 450 500 500 400\n2.5-V LVTTL/CMOS 500 500 450 500 500 450 500 500 4001.8-V LVTTL/CMOS 500 500 450 500 500 450 500 500 400\n1.5-V LVTTL/CMOS 500 500 450 500 500 450 500 500 400\nLVCMOS 500 500 450 500 500 450 500 500 400SSTL-2 Class I 500 500 500 500 500 500 500 500 500\nSSTL-2 Class II 500 500 500 500 500 500 500 500 500\nSSTL-18 Class I 500 500 500 500 500 500 500 500 500SSTL-18 Class II 500 500 500 500 500 500 500 500 500\n1.5-V HSTL Class I 500 500 500 500 500 500 500 500 500\n1.5-V HSTL Class II 500 500 500 500 500 500 500 500 5001.8-V HSTL Class I 500 500 500 500 500 500 500 500 500\n5–68 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\n1.8-V HSTL Class II 500 500 500 500 500 500 500 500 500\nPCI (1) 500 500 450 - - - 500 500 400\nPCI-X (1) 500 500 450 - - - 500 500 400\n1.2-V HSTL (2) 280 - - - - - 280 - -\nDifferential SSTL-2 Class I \n(1), (3)500 500 500 - - - 500 500 500\nDifferential SSTL-2 Class II \n(1), (3)500 500 500 - - - 500 500 500\nDifferential SSTL-18 Class I \n(1), (3)500 500 500 - - - 500 500 500\nDifferential SSTL-18 Class II \n(1), (3)500 500 500 - - - 500 500 500\n1.8-V Differential HSTL \nClass I (1), (3)500 500 500 - - - 500 500 500\n1.8-V Differential HSTL \nClass II (1), (3)500 500 500 - - - 500 500 500\n1.5-V Differential HSTL \nClass I (1), (3)500 500 500 - - - 500 500 500\n1.5-V Differential HSTL \nClass II (1), (3)500 500 500 - - - 500 500 500\nHyperTransport technology \n(4)- - - 520 520 420 717 717 640\nLVPECL (1) - - - - - - 450 450 400\nLVDS (5) - - - 520 520 420 717 717 640\nLVDS (6) - - - - - - 450 450 400\nNotes to Table 5–77 :\n(1) Row clock inputs don’t support PCI, PCI-X, LV PECL, and differential HSTL and SSTL standards.\n(2) 1.2-V HSTL is only su pported on column I/O pins.\n(3) Differential HSTL and SSTL standards are on ly supported on column clock and DQS inputs.\n(4) HyperTransport technology is only supported on row I/O and row dedicated clock input pins.\n(5) These numbers apply to I/O pins and dedicate d clock pins in the left and right I/O banks.\n(6) These numbers apply to dedicated cloc k pins in the top and bottom I/O banks.Table 5–77. Maximum Input Toggle Rate on Stratix II Devices (Part 2 of 2)\nInput I/O StandardColumn I/O Pins (MHz ) Row I/O Pins (MHz)Dedicated Clock Inputs \n(MHz)\n-3 -4 -5 -3 -4 -5 -3 -4 -5\nAltera Corporation 5–69\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–78. Maximum Output Toggle Rate on Stratix II Devices (Part 1 of 5)  Note (1)\nI/O StandardDrive \nStrengthColumn I/O Pins (MHz) Row I/O Pins (MHz) Clock Outputs (MHz)\n-3 -4 -5 -3 -4 -5 -3 -4 -5\n3.3-V LVTTL 4 mA 270 225 210 270 225 210 270 225 210\n8 mA 435 355 325 435 355 325 435 355 325\n12 mA 580 475 420 580 475 420 580 475 42016 mA 720 594 520 - - - 720 594 520\n20 mA 875 700 610 - - - 875 700 610\n24 mA 1,030 794 670 - - - 1,030 794 670\n3.3-V LVCMOS 4 mA 290 250 230 290 250 230 290 250 230\n8 mA 565 480 440 565 480 440 565 480 440\n12 mA 790 710 670 - - - 790 710 670\n16 mA 1,020 925 875 - - - 1,020 925 875\n20 mA 1,066 985 935 - - - 1,066 985 93524 mA 1,100 1,040 1,000 - - - 1,100 1,040 1,000\n2.5-V \nLVTTL/LVCMOS4 mA 230 194 180 230 194 180 230 194 180\n8 mA 430 380 380 430 380 380 430 380 380\n12 mA 630 575 550 630 575 550 630 575 550\n16 mA 930 845 820 - - - 930 845 820\n1.8-V \nLVTTL/LVCMOS2 mA 120 109 104 120 109 104 120 109 104\n4 mA 285 250 230 285 250 230 285 250 230\n6 mA 450 390 360 450 390 360 450 390 360\n8 mA 660 570 520 660 570 520 660 570 520\n10 mA 905 805 755 - - - 905 805 755\n12 mA 1,131 1,040 990 - - - 1,131 1,040 990\n1.5-V \nLVTTL/LVCMOS2 mA 244 200 180 244 200 180 244 200 180\n4 mA 470 370 325 470 370 325 470 370 325\n6 mA 550 430 375 - - - 550 430 375\n8 mA 625 495 420 - - - 625 495 420\nSSTL-2 Class I 8 mA 400 300 300 - - - 400 300 300\n12 mA 400 400 350 400 350 350 400 400 350\nSSTL-2 Class II 16 mA 350 350 300 350 350 300 350 350 300\n20 mA 400 350 350 - - - 400 350 350\n24 mA 400 400 350 - - - 400 400 350\n5–70 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nSSTL-18 Class I 4 mA 200 150 150 200 150 150 200 150 150\n6 mA 350 250 200 350 250 200 350 250 200\n8 mA 450 300 300 450 300 300 450 300 300\n10 mA 500 400 400 500 400 400 500 400 400\n12 mA 700 550 400 - - - 650 550 400\nSSTL-18 Class II 8 mA 200 200 150 - - - 200 200 150\n16 mA 400 350 350 - - - 400 350 350\n18 mA 450 400 400 - - - 450 400 400\n20 mA 550 500 450 - - - 550 500 450\n1.8-V HSTL \nClass I4 mA 300 300 300 300 300 300 300 300 300\n6 mA 500 450 450 500 450 450 500 450 4508 mA 650 600 600 650 600 600 650 600 600\n10 mA 700 650 600 700 650 600 700 650 600\n12 mA 700 700 650 700 700 650 700 700 650\n1.8-V HSTL \nClass II16 mA 500 500 450 - - - 500 500 450\n18 mA 550 500 500 - - - 550 500 500\n20 mA 650 550 550 - - - 550 550 550\n1.5-V HSTL \nClass I4 mA 350 300 300 350 300 300 350 300 300\n6 mA 500 500 450 500 500 450 500 500 450\n8 mA 700 650 600 700 650 600 700 650 600\n10 mA 700 700 650 - - - 700 700 650\n12 mA 700 700 700 - - - 700 700 700\n1.5-V HSTL \nClass II16 mA 600 600 550 - - - 600 600 550\n18 mA 650 600 600 - - - 650 600 600\n20 mA 700 650 600 - - - 700 650 600\nDifferential \nSSTL-2 Class I (3)8 mA 400 300 300 400 300 300 400 300 300\n12 mA 400 400 350 400 400 350 400 400 350\nDifferential \nSSTL-2 Class II \n(3)16 mA 350 350 300 350 350 300 350 350 300\n20 mA 400 350 350 350 350 297 400 350 35024 mA 400 400 350 - - - 400 400 350Table 5–78. Maximum Output Toggle Rate on Stratix II Devices (Part 2 of 5)  Note (1)\nI/O StandardDrive \nStrengthColumn I/O Pins (MHz) Row I/O Pins (MHz) Clock Outputs (MHz)\n-3 -4 -5 -3 -4 -5 -3 -4 -5\nAltera Corporation 5–71\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nDifferential \nSSTL-18 Class I (3)4 mA 200 150 150 200 150 150 200 150 150\n6 mA 350 250 200 350 250 200 350 250 200\n8 mA 450 300 300 450 300 300 450 300 300\n10 mA 500 400 400 500 400 400 500 400 400\n12 mA 700 550 400 350 350 297 650 550 400\nDifferential \nSSTL-18 Class II \n(3)8 mA 200 200 150 - - - 200 200 150\n16 mA 400 350 350 - - - 400 350 350\n18 mA 450 400 400 - - - 450 400 400\n20 mA 550 500 450 - - - 550 500 450\n1.8-V Differential \nHSTL Class I (3)4 mA 300 300 300 - - - 300 300 300\n6 mA 500 450 450 - - - 500 450 4508 mA 650 600 600 - - - 650 600 600\n10 mA 700 650 600 - - - 700 650 600\n12 mA 700 700 650 - - - 700 700 650\n1.8-V Differential \nHSTL Class II (3)16 mA 500 500 450 - - - 500 500 450\n18 mA 550 500 500 - - - 550 500 500\n20 mA 650 550 550 - - - 550 550 550\n1.5-V Differential \nHSTL Class I (3)4 mA 350 300 300 - - - 350 300 300\n6 mA 500 500 450 - - - 500 500 450\n8 mA 700 650 600 - - - 700 650 600\n10 mA 700 700 650 - - - 700 700 650\n12 mA 700 700 700 - - - 700 700 700\n1.5-V Differential \nHSTL Class II (3)16 mA 600 600 550 - - - 600 600 550\n18 mA 650 600 600 - - - 650 600 600\n20 mA 700 650 600 - - - 700 650 600\n3.3-V PCI 1,000 790 670 - - - 1,000 790 6703.3-V PCI-X 1,000 790 670 - - - 1,000 790 670\nLVDS (6) - - - 500 500 500 450 400 300\nHyperTransport \ntechnology (4), (6)500 500 500 - - -\nLVPECL (5) - - - - - - 450 400 300\n3.3-V LVTTL OCT 50 Ω 400 400 350 400 400 350 400 400 350\n2.5-V LVTTL OCT 50 Ω 350 350 300 350 350 300 350 350 300Table 5–78. Maximum Output Toggle Rate on Stratix II Devices (Part 3 of 5)  Note (1)\nI/O StandardDrive \nStrengthColumn I/O Pins (MHz) Row I/O Pins (MHz) Clock Outputs (MHz)\n-3 -4 -5 -3 -4 -5 -3 -4 -5\n5–72 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\n1.8-V LVTTL OCT 50 Ω 700 550 450 700 550 450 700 550 450\n3.3-V LVCMOS OCT 50 Ω 350 350 300 350 350 300 350 350 300\n1.5-V LVCMOS OCT 50 Ω 550 450 400 550 450 400 550 450 400\nSSTL-2 Class I OCT 50 Ω 600 500 500 600 500 500 600 500 500\nSSTL-2 Class II OCT 25 Ω 600 550 500 600 550 500 600 550 500\nSSTL-18 Class I OCT 50 Ω 560 400 350 590 400 350 450 400 350\nSSTL-18 Class II OCT 25 Ω 550 500 450 - - - 550 500 450\n1.2-V HSTL (2) OCT 50 Ω 280 - - - - - 280 - -\n1.5-V HSTL \nClass IOCT 50 Ω 600 550 500 600 550 500 600 550 500\n1.8-V HSTL \nClass IOCT 50 Ω 650 600 600 650 600 600 650 600 600\n1.8-V HSTL \nClass IIOCT 25 Ω 500 500 450 - - - 500 500 450\nDifferential \nSSTL-2 Class IOCT 50 Ω 600 500 500 600 500 500 600 500 500\nDifferential \nSSTL-2 Class IIOCT 25 Ω 600 550 500 600 550 500 600 550 500\nDifferential \nSSTL-18 Class IOCT 50 Ω 560 400 350 590 400 350 560 400 350\nDifferential \nSSTL-18 Class IIOCT 25 Ω 550 500 450 - - - 550 500 450\n1.8-V Differential \nHSTL Class IOCT 50 Ω 650 600 600 650 600 600 650 600 600\n1.8-V Differential \nHSTL Class IIOCT 25 Ω 500 500 450 - - - 500 500 450\n1.5-V Differential \nHSTL Class IOCT 50 Ω 600 550 500 600 550 500 600 550 500Table 5–78. Maximum Output Toggle Rate on Stratix II Devices (Part 4 of 5)  Note (1)\nI/O StandardDrive \nStrengthColumn I/O Pins (MHz) Row I/O Pins (MHz) Clock Outputs (MHz)\n-3 -4 -5 -3 -4 -5 -3 -4 -5\nAltera Corporation 5–73\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\n1.2-V Differential \nHSTLOCT 50 Ω 280 - - - - - 280 - -\nNotes to Table 5–78 :\n(1) The toggle rate applies to 0-pF output load for all I/ O standards except for LVDS and HyperTransport technology \non row I/O pins. For LVDS and HyperTra nsport technology on row I/O pins, the toggle rates apply to load from \n0 to 5pF. \n(2) 1.2-V HSTL is only supported on co lumn I/O pins in I/O banks 4, 7, and 8.\n(3) Differential HSTL and SSTL is only supported on column clock and DQS outputs.\n(4) HyperTransport technology is only supported on row I/O and row dedicated clock input pins.\n(5) LVPECL is only supported on column clock pins.\n(6) Refer to Tables 5–81  through 5–91  if using SERDES block. Use the toggle rate values from the clock output column \nfor PLL output.\nTable 5–79. Maximum Output Clock Toggle Rate Derating Factors (Part 1 of 5)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate Derating Factors (ps/pF)\nColumn I/O Pins Row I/O Pi ns Dedicated Clock Outputs\n-3 -4 -5 -3 -4 -5 -3 -4 -5\n3.3-V LVTTL 4 mA 478 510 510 478 510 510 466 510 510\n8 mA 260 333 333 260 333 333 291 333 333\n12 mA 213 247 247 213 247 247 211 247 247\n16 mA 136 197 197 - - - 166 197 197\n20 mA 138 187 187 - - - 154 187 18724 mA 134 177 177 - - - 143 177 177\n3.3-V LVCMOS 4 mA 377 391 391 377 391 391 377 391 391\n8 mA 206 212 212 206 212 212 178 212 212\n12 mA 141 145 145 - - - 115 145 145\n16 mA 108 111 111 - - - 86 111 111\n20 mA 83 88 88 - - - 79 88 8824 mA 65 72 72 - - - 74 72 72\n2.5-V \nLVTTL/LVCMOS4 mA 387 427 427 387 427 427 391 427 427\n8 mA 163 224 224 163 224 224 170 224 224\n12 mA 142 203 203 142 203 203 152 203 203\n16 mA 120 182 182 - - - 134 182 182Table 5–78. Maximum Output Toggle Rate on Stratix II Devices (Part 5 of 5)  Note (1)\nI/O StandardDrive \nStrengthColumn I/O Pins (MHz) Row I/O Pins (MHz) Clock Outputs (MHz)\n-3 -4 -5 -3 -4 -5 -3 -4 -5\n5–74 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\n1.8-V \nLVTTL/LVCMOS2 mA 951 1421 1421 951 1421 1421 904 1421 1421\n4 mA 405 516 516 405 516 516 393 516 516\n6 mA 261 325 325 261 325 325 253 325 3258 mA 223 274 274 223 274 274 224 274 274\n10 mA 194 236 236 - - - 199 236 236\n12 mA 174 209 209 - - - 180 209 209\n1.5-V \nLVTTL/LVCMOS2 mA 652 963 963 652 963 963 618 963 963\n4 mA 333 347 347 333 347 347 270 347 347\n6 mA 182 247 247 - - - 198 247 247\n8 mA 135 194 194 - - - 155 194 194\nSSTL-2 Class I 8 mA 364 680 680 364 680 680 350 680 680\n12 mA 163 207 207 163 207 207 188 207 207\nSSTL-2 Class II 16 mA 118 147 147 118 147 147 94 147 147\n20 mA 99 122 122 - - - 87 122 12224 mA 91 116 116 - - - 85 116 116\nSSTL-18 Class I 4 mA 458 570 570 458 570 570 505 570 570\n6 mA 305 380 380 305 380 380 336 380 3808 mA 225 282 282 225 282 282 248 282 282\n10 mA 167 220 220 167 220 220 190 220 220\n12 mA 129 175 175 - - - 148 175 175\nSSTL-18 Class II 8 mA 173 206 206 - - - 155 206 206\n16 mA 150 160 160 - - - 140 160 160\n18 mA 120 130 130 - - - 110 130 13020 mA 109 127 127 - - - 94 127 127\nSSTL-2 Class I 8 mA 364 680 680 364 680 680 350 680 680\n12 mA 163 207 207 163 207 207 188 207 207\nSSTL-2 Class II 16 mA 118 147 147 118 147 147 94 147 147\n20 mA 99 122 122 - - - 87 122 122\n24 mA 91 116 116 - - - 85 116 116Table 5–79. Maximum Output Clock Toggle Rate Derating Factors (Part 2 of 5)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate Derating Factors (ps/pF)\nColumn I/O Pins Row I/O Pi ns Dedicated Clock Outputs\n-3 -4 -5 -3 -4 -5 -3 -4 -5\nAltera Corporation 5–75\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nSSTL-18 Class I 4 mA 458 570 570 458 570 570 505 570 570\n6 mA 305 380 380 305 380 380 336 380 380\n8 mA 225 282 282 225 282 282 248 282 282\n10 mA 167 220 220 167 220 220 190 220 220\n12 mA 129 175 175 - - - 148 175 175\nSSTL-18 Class II 8 mA 173 206 206 - - - 155 206 206\n16 mA 150 160 160 - - - 140 160 160\n18 mA 120 130 130 - - - 110 130 130\n20 mA 109 127 127 - - - 94 127 127\n1.8-V HSTL \nClass I4 mA 245 282 282 245 282 282 229 282 282\n6 mA 164 188 188 164 188 188 153 188 1888 mA 123 140 140 123 140 140 114 140 140\n10 mA 110 124 124 110 124 124 108 124 124\n12 mA 97 110 110 97 110 110 104 110 110\n1.8-V HSTL \nClass II16 mA 101 104 104 - - - 99 104 104\n18 mA 98 102 102 - - - 93 102 102\n20 mA 93 99 99 - - - 88 99 99\n1.5-V HSTL \nClass I4 mA 168 196 196 168 196 196 188 196 196\n6 mA 112 131 131 112 131 131 125 131 131\n8 mA 84 99 99 84 99 99 95 99 99\n10 mA 87 98 98 - - - 90 98 98\n12 mA 86 98 98 - - - 87 98 98\n1.5-V HSTL \nClass II16 mA 95 101 101 - - - 96 101 101\n18 mA 95 100 100 - - - 101 100 100\n20 mA 94 101 101 - - - 104 101 101\nDifferential \nSSTL-2 Class II \n(3)8 mA 364 680 680 - - - 350 680 680\n12 mA 163 207 207 - - - 188 207 207\n16 mA 118 147 147 - - - 94 147 147\n20 mA 99 122 122 - - - 87 122 12224 mA 91 116 116 - - - 85 116 116Table 5–79. Maximum Output Clock Toggle Rate Derating Factors (Part 3 of 5)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate Derating Factors (ps/pF)\nColumn I/O Pins Row I/O Pi ns Dedicated Clock Outputs\n-3 -4 -5 -3 -4 -5 -3 -4 -5\n5–76 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Timing Model\nDifferential \nSSTL-18 Class I (3)4 mA 458 570 570 - - - 505 570 570\n6 mA 305 380 380 - - - 336 380 380\n8 mA 225 282 282 - - - 248 282 282\n10 mA 167 220 220 - - - 190 220 220\n12 mA 129 175 175 - - - 148 175 175\nDifferential \nSSTL-18 Class II \n(3)8 mA 173 206 206 - - - 155 206 206\n16 mA 150 160 160 - - - 140 160 160\n18 mA 120 130 130 - - - 110 130 130\n20 mA 109 127 127 - - - 94 127 127\n1.8-V Differential \nHSTL Class I (3)4 mA 245 282 282 - - - 229 282 282\n6 mA 164 188 188 - - - 153 188 1888 mA 123 140 140 - - - 114 140 140\n10 mA 110 124 124 - - - 108 124 124\n12 mA 97 110 110 - - - 104 110 110\n1.8-V Differential \nHSTL Class II (3)16 mA 101 104 104 - - - 99 104 104\n18 mA 98 102 102 - - - 93 102 102\n20 mA 93 99 99 - - - 88 99 99\n1.5-V Differential \nHSTL Class I (3)4 mA 168 196 196 - - - 188 196 196\n6 mA 112 131 131 - - - 125 131 131\n8 mA 84 99 99 - - - 95 99 99\n10 mA 87 98 98 - - - 90 98 98\n12 mA 86 98 98 - - - 87 98 98\n1.5-V Differential \nHSTL Class II (3)16 mA 95 101 101 - - - 96 101 101\n18 mA 95 100 100 - - - 101 100 100\n20 mA 94 101 101 - - - 104 101 101\n3.3-V PCI 134 177 177 - - - 143 177 1773.3-V PCI-X 134 177 177 - - - 143 177 177\nLVDS  - - - 155 (1) 155 \n(1)155 \n(1)134 134 134\nHyperTransport \ntechnology- - - 155 (1) 155 \n(1)155 \n(1)-- -\nLVPECL (4)  - - - - - - 134 134 134Table 5–79. Maximum Output Clock Toggle Rate Derating Factors (Part 4 of 5)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate Derating Factors (ps/pF)\nColumn I/O Pins Row I/O Pi ns Dedicated Clock Outputs\n-3 -4 -5 -3 -4 -5 -3 -4 -5\nAltera Corporation 5–77\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nDuty Cycle \nDistortionDuty cycle distortion (DCD) describe s how much the falling edge of a \nclock is off from its idea l position. The ideal position is when both the \nclock high time (CLKH) and the clock low time (CLKL) equal half of the \nclock period (T), as shown in Figure 5–7 . DCD is the deviation of the \nnon-ideal falling edge from the ideal falling edge, such as D1 for the \nfalling edge A and D2 for the falling edge B ( Figure 5–7 ). The maximum \nDCD for a clock is the larger value of D1 and D2.3.3-V LVTTL OCT \n50Ω133 152 152 133 152 152 147 152 152\n2.5-V LVTTL OCT \n50Ω207 274 274 207 274 274 235 274 274\n1.8-V LVTTL OCT \n50Ω151 165 165 151 165 165 153 165 165\n3.3-V LVCMOS OCT \n50Ω300 316 316 300 316 316 263 316 316\n1.5-V LVCMOS OCT \n50Ω157 171 171 157 171 171 174 171 171\nSSTL-2 Class I OCT \n50Ω121 134 134 121 134 134 77 134 134\nSSTL-2 Class II OCT \n25Ω56 101 101 56 101 101 58 101 101\nSSTL-18 Class I OCT \n50Ω100 123 123 100 123 123 106 123 123\nSSTL-18 Class II OCT \n25Ω61 110 110 - - - 59 110 110\n1.2-V HSTL (2) OCT \n50Ω95 - - - - - - - 95\nNotes to Table 5–79 :\n(1) For LVDS and HyperTransport technology output on row I/O pins, the toggle rate derating factors apply to loads \nlarger than 5 pF. In the derating calculation, subtract 5 pF  from the intended load value in pF for the correct result. \nFor a load less than or equal to 5 pF, refer to Table 5–78  for output toggle rates.\n(2) 1.2-V HSTL is only supported on co lumn I/O pins in I/O banks 4,7, and 8.\n(3) Differential HSTL and SSTL is only supported on column clock and DQS outputs.\n(4) LVPECL is only supported on column clock outputs.Table 5–79. Maximum Output Clock Toggle Rate Derating Factors (Part 5 of 5)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate Derating Factors (ps/pF)\nColumn I/O Pins Row I/O Pi ns Dedicated Clock Outputs\n-3 -4 -5 -3 -4 -5 -3 -4 -5\n5–78 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Duty Cycle Distortion\nFigure 5–7. Duty Cycle Distortion\nDCD expressed in absolution deriva tion, for example, D1 or D2 in \nFigure 5–7 , is clock-period independent. DCD can also be expressed as a \npercentage, and the percentage number  is clock-period dependent. DCD \nas a percentage is defined as\n (T/2 – D1) / T (the low percentage boundary) \n (T/2 + D2) / T (the high percentage boundary)\nDCD Measurement Techniques\nDCD is measured at an FPGA output pin driven by registers inside the \ncorresponding I/O element (IOE) block. When the ou tput is a single data \nrate signal (non-DDIO), on ly one edge of the regist er input clock (positive \nor negative) triggers output transitions ( Figure 5–8 ). Therefore, any DCD \npresent on the input clock signal or caused by the clock input buffer or \ndifferent input I/O standard does no t transfer to the output signal.\nFigure 5–8. DCD Measurement Technique for Non-DDIO (Single-Da ta Rate) OutputsCLKH = T/2 CLKL = T/2\nD1 D2\nFalling Edge AIdeal Falling Edge\nClock Period (T)Falling Edge B\nDQ\ninstPRN\nCLRNinst1DFF\nINPUT\nVCCclkNOT\nOUTPUToutputIOE\nAltera Corporation 5–79\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nHowever, when the output is a doub le data rate input/output (DDIO) \nsignal, both edges of the input clock signal (posit ive and negative) trigger \noutput transitions ( Figure 5–9 ). Therefore, any dist ortion on the input \nclock and the input clock buff er affect the output DCD. \nFigure 5–9. DCD Measurement Technique fo r DDIO (Double-Data Rate) Outputs\nWhen an FPGA PLL generates the inte rnal clock, the PLL output clocks \nthe IOE block. As the PLL only monitors the positive  edge of the reference \nclock input and internally re-creates  the output cloc k signal, any DCD \npresent on the reference clock is filt ered out. Therefore, the DCD for a \nDDIO output with PLL in the clock path is better than the DCD for a \nDDIO output without PLL in the clock path.\nTables 5–80  through 5–87  give the maximum DCD in absolution \nderivation for different I/O standards on Stratix II devices. Examples are \nalso provided that show how to calculate DCD as a percentage.DQ\ninst2PRN\nCLRN\ninst8DFF\nINPUT\nVCCclk\nNOTOUTPUToutputIOE\nDQ\ninst3PRN\nCLRNDFFVCC\nGND\nTable 5–80. Maximum DCD for Non-DDIO  Output on Row I/O Pins (Part 1 \nof 2) Note (1)\nRow I/O Output \nStandardMaximum DCD for Non-DDIO Output\n-3 Devices -4 & -5 Devices Unit\n3.3-V LVTTTL 245 275 ps\n3.3-V LVCMOS 125 155 ps\n2.5 V 105 135 ps\n5–80 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Duty Cycle Distortion\nHere is an example for calculatin g the DCD as a percentage for a \nnon-DDIO output on a row I/O on a -3 device:\nIf the non-DDIO output I/O standard is SSTL-2 Class II, the maximum \nDCD is 95 ps (see Table 5–80 ). If the clock frequency is 267 MHz, the clock \nperiod T is:\nT = 1/ f = 1 / 267 MHz = 3.745 ns = 3745 ps\nTo calculate the DCD as a percentage: \n (T/2 – DCD) / T = (3745ps/2 – 95ps) / 3745ps = 47.5% (for low \nboundary)\n (T/2 + DCD) / T = (3745ps/2 + 95ps) / 3745ps = 52.5% (for high \nboundary)1.8 V 180 180 ps\n1.5-V LVCMOS 165 195 psSSTL-2 Class I 115 145 ps\nSSTL-2 Class II 95 125 ps\nSSTL-18 Class I 55 85 ps1.8-V HSTL Class I 80 100 ps\n1.5-V HSTL Class I 85 115 ps\nLVDS/ \nHyperTransport technology55 80 ps\nNote to Table 5–80 :\n(1) The DCD specification is based on  a no logic array noise condition.Table 5–80. Maximum DCD for Non-DDIO  Output on Row I/O Pins (Part 2 \nof 2) Note (1)\nRow I/O Output \nStandardMaximum DCD for Non-DDIO Output\n-3 Devices -4 & -5 Devices Unit\nAltera Corporation 5–81\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTherefore, the DCD percentage for the 267 MHz SSTL-2 Class II \nnon-DDIO row output clock on a –3 device ranges from 47.5% to 52.5%.\nTable 5–81. Maximum DCD for Non- DDIO Output on Column I/O \nPins Note (1)\nColumn I/O Output \nStandard I/O \nStandardMaximum DCD for Non-DDIO Output\nUnit\n-3 Devices -4 & -5 Devices\n3.3-V LVTTL 190 220 ps\n3.3-V LVCMOS 140 175 ps\n2.5 V 125 155 ps1.8 V 80 110 ps\n1.5-V LVCMOS 185 215 ps\nSSTL-2 Class I 105 135 ps\nSSTL-2 Class II 100 130 ps\nSSTL-18 Class I 90 115 psSSTL-18 Class II 70 100 ps\n1.8-V HSTL \nClass I80 110 ps\n1.8-V HSTL \nClass II80 110 ps\n1.5-V HSTL \nClass I85 115 ps\n1.5-V HSTL \nClass II50 80 ps\n1.2-V HSTL (2) 170 - ps\nLVPECL 55 80 ps\nNotes to Table 5–81 :\n(1) The DCD specification is based on  a no logic array noise condition.\n(2) 1.2-V HSTL is only supported in -3 devices.\n5–82 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Duty Cycle Distortion\nHere is an example for calculating the DCD in percentage for a DDIO \noutput on a row I/O on a -3 device:\nIf the input I/O standard is SSTL-2 and the DDIO output I/O standard is \nSSTL-2 Class II, the maximum DCD is 60 ps (see Table 5–82 ). If the clock \nfrequency is 267 MHz, the clock period T is:\nT = 1/ f = 1 / 267 MHz = 3.745 ns = 3745 ps\nCalculate the DCD as a percentage: \n (T/2 – DCD) / T = (3745ps/2 – 60ps) / 3745ps = 48.4% (for low \nboundary)\n (T/2 + DCD) / T = (3745 ps/2 + 60 ps) / 3745ps = 51.6% (for high \nboundary)Table 5–82. Maximum DCD for DDIO Output on Row I/ O Pins Without PLL in the Clock Path for -3 \nDevices Notes (1) , (2)\nRow DDIO Output I/O \nStandardMaximum DCD Based on I/O Standard of Input Feeding the DDIO Clock Port \n(No PLL in Clock Path)\nUnitTTL/CMOS SSTL-2 SSTL/HSTLLVDS/ \nHyperTransport \nTechnology\n3.3 & 2.5 V 1.8 & 1.5 V 2.5 V 1.8 & 1.5 V 3.3 V\n3.3-V LVTTL 260 380 145 145 110 ps\n3.3-V LVCMOS 210 330 100 100 65 ps2.5 V 195 315 85 85 75 ps\n1.8 V 150 265 85 85 120 ps\n1.5-V LVCMOS 255 370 140 140 105 ps\nSSTL-2 Class I 175 295 65 65 70 ps\nSSTL-2 Class II 170 290 60 60 75 psSSTL-18 Class I 155 275 55 50 90 ps\n1.8-V HSTL Class I 150 270 60 60 95 ps\n1.5-V HSTL Class I 150 270 55 55 90 psLVDS/ HyperTransport \ntechnology180 180 180 180 180 ps\nNotes to Table 5–82 :\n(1) The information in Table 5–82  assumes the input clock has zero DCD.\n(2) The DCD specification is based on a no logic array noise condition.\nAltera Corporation 5–83\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTherefore, the DCD percentage for the 267 MHz SSTL-2 Class II DDIO \nrow output clock on a –3 devi ce ranges from 48.4% to 51.6%.\nTable 5–83.  Maximum DCD for DDIO Output on Row I/O Pi ns Without PLL in the Clock Path for -4 & -5 \nDevices Notes (1) , (2)\nRow DDIO Output I/O \nStandardMaximum DCD Based on I/O Standard of Input Feeding th e DDIO Clock \nPort (No PLL in the Clock Path)\nUnitTTL/CMOS SSTL-2 SSTL/HSTLLVDS/ \nHyperTransport \nTechnology\n3.3/2.5 V 1.8/1.5 V 2.5 V 1.8/1.5 V 3.3 V\n3.3-V LVTTL 440 495 170 160 105 ps\n3.3-V LVCMOS 390 450 120 110 75 ps\n2.5 V 375 430 105 95 90 ps\n1.8 V 325 385 90 100 135 ps1.5-V LVCMOS 430 490 160 155 100 ps\nSSTL-2 Class I 355 410 85 75 85 ps\nSSTL-2 Class II 350 405 80 70 90 psSSTL-18 Class I 335 390 65 65 105 ps\n1.8-V HSTL Class I 330 385 60 70 110 ps\n1.5-V HSTL Class I 330 390 60 70 105 psLVDS/ HyperTransport \ntechnology180 180 180 180 180 ps\nNotes to Table 5–83 :\n(1) Table 5–83  assumes the input clock has zero DCD.\n(2) The DCD specification is based on a no logic array noise condition.\nTable 5–84. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -3 \nDevices (Part 1 of 2) Notes (1) , (2)\nDDIO Column Output I/O \nStandardMaximum DCD Based on I/O Standard of Input Feeding the DDIO \nClock Port (No PLL in the Clock Path)\nUnitTTL/CMOS SSTL-2 SSTL/HSTL1.2-V \nHSTL\n3.3/2.5 V 1.8/1.5 V 2.5 V 1.8/1.5 V 1.2 V\n3.3-V LVTTL 260 380 145 145 145 ps\n3.3-V LVCMOS 210 330 100 100 100 ps\n2.5 V 195 315 85 85 85 ps\n5–84 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Duty Cycle Distortion\n1.8 V 150 265 85 85 85 ps\n1.5-V LVCMOS 255 370 140 140 140 ps\nSSTL-2 Class I 175 295 65 65 65 psSSTL-2 Class II 170 290 60 60 60 ps\nSSTL-18 Class I 155 275 55 50 50 ps\nSSTL-18 Class II 140 260 70 70 70 ps\n1.8-V HSTL Class I 150 270 60 60 60 ps\n1.8-V HSTL Class II 150 270 60 60 60 ps1.5-V HSTL Class I 150 270 55 55 55 ps\n1.5-V HSTL Class II 125 240 85 85 85 ps\n1.2-V HSTL 240 360 155 155 155 psLVPECL 180 180 180 180 180 ps\nNotes to Table 5–84 :\n(1) Table 5–84  assumes the input clock has zero DCD.\n(2) The DCD specification is based on a no logic array noise condition.\nTable 5–85. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -4 & -5 \nDevices (Part 1 of 2) Notes (1) , (2)\nDDIO Column Output I/O \nStandardMaximum DCD Based on I/O Standar d of Input Feeding the DDIO \nClock Port (No PLL in the Clock Path)\nUnitTTL/CMOS SSTL-2 SSTL/HSTL\n3.3/2.5 V 1.8/1.5 V 2.5 V 1.8/1.5 V\n3.3-V LVTTL 440 495 170 160 ps\n3.3-V LVCMOS 390 450 120 110 ps\n2.5 V 375 430 105 95 ps\n1.8 V 325 385 90 100 ps1.5-V LVCMOS 430 490 160 155 ps\nSSTL-2 Class I 355 410 85 75 ps\nSSTL-2 Class II 350 405 80 70 psTable 5–84. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -3 \nDevices (Part 2 of 2) Notes (1) , (2)\nDDIO Column Output I/O \nStandardMaximum DCD Based on I/O Standard of Input Feeding the DDIO \nClock Port (No PLL in the Clock Path)\nUnitTTL/CMOS SSTL-2 SSTL/HSTL1.2-V \nHSTL\n3.3/2.5 V 1.8/1.5 V 2.5 V 1.8/1.5 V 1.2 V\nAltera Corporation 5–85\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nSSTL-18 Class I 335 390 65 65 ps\nSSTL-18 Class II 320 375 70 80 ps\n1.8-V HSTL Class I 330 385 60 70 ps\n1.8-V HSTL Class II 330 385 60 70 ps1.5-V HSTL Class I 330 390 60 70 ps\n1.5-V HSTL Class II 330 360 90 100 ps\n1.2-V HSTL 420 470 155 165 ps\nLVPECL 180 180 180 180 ps\nNotes to Table 5–85 :\n(1) Table 5–85  assumes the input clock has zero DCD.\n(2) The DCD specification is based on a no logic array noise condition.Table 5–85. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -4 & -5 \nDevices (Part 2 of 2) Notes (1) , (2)\nDDIO Column Output I/O \nStandardMaximum DCD Based on I/O Standar d of Input Feeding the DDIO \nClock Port (No PLL in the Clock Path)\nUnitTTL/CMOS SSTL-2 SSTL/HSTL\n3.3/2.5 V 1.8/1.5 V 2.5 V 1.8/1.5 V\nTable 5–86. Maximum DCD for DDIO Output  on Row I/O Pins with PLL in the \nClock Path (Part 1 of 2) Note (1)\nRow DDIO Output I/O \nStandardMaximum DCD (PLL Output Clock Feeding \nDDIO Clock Port)Unit\n-3 Device -4 & -5 Device\n3.3-V LVTTL 110 105 ps\n3.3-V LVCMOS 65 75 ps\n2.5V 75 90 ps1.8V 85 100 ps\n1.5-V LVCMOS 105 100 ps\nSSTL-2 Class I 65 75 psSSTL-2 Class II 60 70 ps\nSSTL-18 Class I 50 65 ps\n1.8-V HSTL Class I 50 70 ps1.5-V HSTL Class I 55 70 ps\n5–86 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Duty Cycle Distortion\nLVDS/ HyperTransport \ntechnology180 180 ps\nNote to Table 5–86 :\n(1) The DCD specification is based on  a no logic array noise condition.\nTable 5–87. Maximum DCD for DDIO Output  on Column I/O with PLL in the \nClock Path Note (1)\nColumn DDIO Output I/O \nStandardMaximum DCD (PLL Output Clock Feeding \nDDIO Clock Port)Unit\n-3 Device -4 & -5 Device\n3.3-V LVTTL 145 160 ps\n3.3-V LVCMOS 100 110 ps\n2.5V 85 95 ps1.8V 85 100 ps\n1.5-V LVCMOS 140 155 ps\nSSTL-2 Class I 65 75 psSSTL-2 Class II 60 70 ps\nSSTL-18 Class I 50 65 ps\nSSTL-18 Class II 70 80 ps1.8-V HSTL Class I 60 70 ps\n1.8-V HSTL Class II 60 70 ps\n1.5-V HSTL Class I 55 70 ps1.5-V HSTL Class II 85 100 ps\n1.2-V HSTL 155 - ps\nLVPECL 180 180 ps\nNotes to Table 5–87 :\n(1) The DCD specification is based on  a no logic array noise condition.\n(2) 1.2-V HSTL is only supported in -3 devices.Table 5–86. Maximum DCD for DDIO Output  on Row I/O Pins with PLL in the \nClock Path (Part 2 of 2) Note (1)\nRow DDIO Output I/O \nStandardMaximum DCD (PLL Output Clock Feeding \nDDIO Clock Port)Unit\n-3 Device -4 & -5 Device\nAltera Corporation 5–87\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nHigh-Speed I/O \nSpecificationsTable 5–88  provides high-speed timing specifications definitions.\nTable 5–89  shows the high-speed I/O timing specifications for -3 speed \ngrade Stratix II devices.Table 5–88. High-Speed Timing S pecifications & Definitions\nHigh-Speed Timing Spec ifications Definitions\ntC High-speed receiver/transmitter input and output clock period.\nfHSCLK High-speed receiver/transmitter input and output clock frequency.\nJ Deserialization factor (width of parallel data bus).\nW PLL multiplication factor.\ntRISE Low-to-high transmission time.\ntFALL High-to-low transmission time.\nTiming unit interval (TUI) The timing budget allowed for skew, propagation delays, and data \nsampling window. (TUI = 1/(Receiver Input Clock Frequency × Multiplication Factor) = t\nC/w).\nfHSDR Maximum/minimum LVDS data transfer rate (f HSDR  = 1/TUI), non-DPA.\nfHSDRDPA Maximum/minimum LVDS data transfer rate (f HSDRDPA  = 1/TUI), DPA.\nChannel-to-channel skew (TCCS) The timing difference between the fastest and slowest output edges, \nincluding t CO variation and clock skew. The clock is included in the TCCS \nmeasurement.\nSampling window (SW) The period of time during which the data must be valid in order to capture \nit correctly. The setup and hold ti mes determine the ideal strobe position \nwithin the sampling window.\nInput jitter Peak-to-peak inpu t jitter on high-speed PLLs.\nOutput jitter Peak-to-peak out put jitter on high-speed PLLs.\ntDUTY Duty cycle on high-speed transmitter output clock.\ntLOCK Lock time for high-speed transmitter and receiver PLLs.\nTable 5–89. High-Speed I/O S pecifications for -3 Speed Grade (Part 1 of 2) Notes (1) , (2)\nSymbol Conditions-3 Speed Grade\nUnit\nMin Typ Max\nfHSCLK  (clock frequency) \nfHSCLK  = fHSDR  / WW = 2 to 32 (LVDS, HyperTransport technology) \n(3)16 520 MHz\nW = 1 (SERDES bypass, LVDS only) 16 500 MHz\nW = 1 (SERDES used, LVDS only) 150 717 MHz\n5–88 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011High-Speed I/O Specifications\nfHSDR  (data rate) J = 4 to 10 (LVDS, HyperTransport technology) 150 1,040 Mbps\nJ = 2 (LVDS, HyperTransport technology) (4) 760 Mbps\nJ = 1 (LVDS only) (4) 500 Mbps\nfHSDRDPA  (DPA data rate) J = 4 to 10 (LVDS, HyperTransport technology) 150 1,040 Mbps\nTCCS All differential standards - 200 ps\nSW All differential standards 330 - ps\nOutput jitter   190 ps\nOutput t RISE All differential I/O standards  160 ps\nOutput t FALL All differential I/O standards  180 ps\ntDUTY  45 50 55 %\nDPA run length   6,400 UI\nDPA jitter tolerance Data channel peak-to-peak jitter 0.44 UI\nDPA lock time Standard Training \nPatternTransition \nDensity Number of \nrepetitions\nSPI-4 0000000000\n111111111110% 256\nParallel Rapid I/O 00001111 25% 256\n10010000 50% 256\nMiscellaneous 10101010 100% 256\n01010101 256\nNotes to Table 5–89 :\n(1) When J = 4 to 10, the SERDES block is used.\n(2) When J = 1 or 2, the SERDES block is bypassed.\n(3) The input clock frequency and the W factor must sa tisfy the following fast PLL VCO specification: 150 ≤ input clock \nfrequency × W ≤ 1,040.\n(4) The minimum specification is dependen t on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and \nthe clock routing resource (global, regional, or local) utili zed. The I/O differential buff er and input register do not \nhave a minimum toggle rate.Table 5–89. High-Speed I/O S pecifications for -3 Speed Grade (Part 2 of 2) Notes (1) , (2)\nSymbol Conditions-3 Speed Grade\nUnit\nMin Typ Max\nAltera Corporation 5–89\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–90  shows the high-speed I/O timing specifications for -4 speed \ngrade Stratix II devices.\nTable 5–90. High-Speed I/O Specifi cations for -4 Speed Grade Notes (1) , (2)\nSymbol Conditions-4 Speed Grade\nUnit\nMin Typ Max\nfHSCLK  (clock frequency) \nfHSCLK  = fHSDR  / WW = 2 to 32 (LVDS, HyperTransport technology) \n(3)16 520 MHz\nW = 1 (SERDES bypass, LVDS only) 16 500 MHz\nW = 1 (SERDES used, LVDS only) 150 717 MHz\nfHSDR  (data rate) J = 4 to 10 (LVDS, HyperTransport technology) 150 1,040 Mbps\nJ = 2 (LVDS, HyperTransport technology) (4) 760 Mbps\nJ = 1 (LVDS only) (4) 500 Mbps\nfHSDRDPA  (DPA data rate) J = 4 to 10 (LVDS, HyperTransport technology) 150 1,040 Mbps\nTCCS All differential standards - 200 ps\nSW All differential standards 330 - ps\nOutput jitter    190 ps\nOutput t RISE All differential I/O standards   160 ps\nOutput t FALL All differential I/O standards   180 ps\ntDUTY 45 50 55 %\nDPA run length  6,400 UI\nDPA jitter tolerance Data channel peak-to-peak jitter 0.44 UI\nDPA lock time Standard Training \nPatternTransition \nDensityNumber of \nrepetitions\nSPI-4 0000000000\n111111111110% 256\nParallel Rapid I/O 00001111 25% 256\n10010000 50% 256\nMiscellaneous 10101010 100% 256\n01010101 256\nNotes to Table 5–90 :\n(1) When J = 4 to 10, the SERDES block is used.\n(2) When J = 1 or 2, the SERDES block is bypassed.(3) The input clock frequency and the W factor must sa tisfy the following fast PLL VCO specification: 150 ≤ input clock \nfrequency × W ≤ 1,040.\n(4) The minimum specification is dependen t on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and \nthe clock routing resource (global, regional, or local) utili zed. The I/O differential buff er and input register do not \nhave a minimum toggle rate.\n5–90 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011High-Speed I/O Specifications\nTable 5–91  shows the high-speed I/O timing specifications for -5 speed \ngrade Stratix II devices.\nTable 5–91. High-Speed I/O Specifi cations for -5 Speed Grade  Notes (1) , (2)\nSymbol Conditions-5 Speed Grade\nUnit\nMin Typ Max\nfHSCLK  (clock frequency) \nfHSCLK  = fHSDR  / WW = 2 to 32 (LVDS, HyperTransport technology) \n(3)16 420 MHz\nW = 1 (SERDES bypass, LVDS only) 16 500 MHz\nW = 1 (SERDES used, LVDS only) 150 640 MHz\nfHSDR  (data rate) J = 4 to 10 (LVDS, HyperTransport technology) 150 840 Mbps\nJ = 2 (LVDS, HyperTransport technology) (4) 700 Mbps\nJ = 1 (LVDS only) (4) 500 Mbps\nfHSDRDPA  (DPA data rate) J = 4 to 10 (LVDS, HyperTransport technology) 150 840 Mbps\nTCCS All differential I/O standards - 200 ps\nSW All differential I/O standards 440 - ps\nOutput jitter   190 ps\nOutput t RISE All differential I/O standards  290 ps\nOutput t FALL All differential I/O standards  290 ps\ntDUTY 45 50 55 %\nDPA run length  6,400 UI\nDPA jitter tolerance Data channel peak-to-peak jitter 0.44 UI\nDPA lock time Standard Training \nPatternTransition \nDensityNumber of \nrepetitions\nSPI-4 0000000000\n111111111110% 256\nParallel Rapid I/O 00001111 25% 256\n10010000 50% 256\nMiscellaneous 10101010 100% 256\n01010101 256\nNotes to Table 5–91 :\n(1) When J = 4 to 10, the SERDES block is used.\n(2) When J = 1 or 2, the SERDES block is bypassed.(3) The input clock frequency and the W factor must sa tisfy the following fast PLL VCO specification: 150 ≤ input clock \nfrequency × W ≤ 1,040.\n(4) The minimum specification is dependen t on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and \nthe clock routing resource (global, regional, or local) utili zed. The I/O differential buff er and input register do not \nhave a minimum toggle rate.\nAltera Corporation 5–91\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nPLL Timing \nSpecificationsTables 5–92  and 5–93  describe the Stratix II PLL specifications when \noperating in both the commercial junc tion temperature range (0 to 85 °C) \nand the industrial junction temperature range (–40 to 100 °C).\nTable 5–92. Enhanced PLL Speci fications (Part 1 of 2)\nName Description Min Typ Max Unit\nfIN Input clock frequency 2 500 MHz\nfINPFD Input frequency to the \nPFD2 420 MHz\nfINDUTY Input clock duty cycle 40 60 %\nfEINDUTY External feedback \ninput clock duty cycle40 60 %\ntINJITTER Input or external \nfeedback clock input jitter tolerance in \nterms of period jitter.\nBandwidth ≤ \n0.85 MHz0.5 ns (p-p)\nInput or external \nfeedback clock input \njitter tolerance in \nterms of period jitter.Bandwidth > \n0.85 MHz1.0 ns (p-p)\nt\nOUTJITTER Dedicated clock \noutput period jitter250 ps for ≥ 100 MHz outclk\n25 mUI for < 100 MHz outclkps or mUI \n(p-p)\ntFCOMP External feedback \ncompensation time10 ns\nfOUT Output frequency for \ninternal global or regional clock1.5 \n(2)550.0 MHz\nt\nOUTDUTY Duty cycle for external \nclock output (when set \nto 50%).45 50 55 %\nfSCANCLK Scanclk frequency 100 MHz\ntCONFIGPLL Time required to \nreconfigure scan chains for enhanced \nPLLs174/f\nSCANCLK ns\nfOUT_EXT PLL external clock \noutput frequency1.5 \n(2)550.0 (1) MHz\n5–92 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011PLL Timing Specifications\ntLOCK Time required for the \nPLL to lock from the time it is enabled or \nthe end of device \nconfiguration0.03 1 ms\nt\nDLOCK Time required for the \nPLL to lock dynamically after \nautomatic clock \nswitchover between two identical clock \nfrequencies1m s\nf\nSWITCHOVER Frequency range \nwhere the clock \nswitchover performs properly 4 500 MHz\nf\nCLBW PLL closed-loop \nbandwidth0.13 1.20 16.90 MHz\nfVCO PLL VCO operating \nrange for –3 and –4 speed grade devices300 1,040 MHz\nPLL VCO operating \nrange for –5 speed \ngrade devices300 840 MHz\nf\nSS Spread-spectrum \nmodulation frequency30 150 kHz\n% spread Percent down spread \nfor a given clock \nfrequency0.4 0.5 0.6 %\ntPLL_PSERR Accuracy of PLL \nphase shift±15 ps\ntARESET Minimum pulse width \non areset  signal. 10 ns\ntARESET_RECONFIG Minimum pulse width \non the areset  signal \nwhen using PLL \nreconfiguration. Reset the PLL after \nscandone  goes \nhigh.500 ns\nNotes to Table 5–92 :\n(1) Limited by I/O f MAX . See Table 5–78 on page 5–69  for the maximum. Cannot exceed f OUT specification.\n(2) If the counter cascading feature of the PLL is ut ilized, there is no minimum output clock frequency.Table 5–92. Enhanced PLL Speci fications (Part 2 of 2)\nName Description Min Typ Max Unit\nAltera Corporation 5–93\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–93. Fast PLL Specifications\nName Description Min Typ Max Unit\nfIN Input clock frequency (for -3 and -4 speed \ngrade devices)16.08 717 MHz\nInput clock frequency (for -5 speed grade \ndevices)16.08 640 MHz\nfINPFD Input frequency to the PFD 16.08 500 MHz\nfINDUTY Input clock duty cycle 40 60 %\ntINJITTER Input clock jitter tolerance in terms of period \njitter. Bandwidth ≤ 2M H z0.5 ns (p-p)\nInput clock jitter tolerance in terms of period \njitter. Bandwidth > 2M H z1.0 ns (p-p)\nfVCO Upper VCO frequency range for –3 and –4 \nspeed grades300 1,040 MHz\nUpper VCO frequency range for –5 speed \ngrades300 840 MHz\nLower VCO frequency range for –3 and –4 \nspeed grades150 520 MHz\nLower VCO frequency range for –5 speed \ngrades150 420 MHz\nfOUT PLL output frequency to GCLK  or RCLK 4.6875 550 MHz\nPLL output frequency to LVDS or DPA clock 150 1,040 MHz\nfOUT_IO PLL clock output frequency to regular I/O \npin4.6875 (1) MHz\nfSCANCLK Scanclk frequency 100 MHz\ntCONFIGPLL Time required to rec onfigure scan chains \nfor fast PLLs75/f SCANCLK ns\nfCLBW PLL closed-loop bandwidth 1.16 5.00 28.00 MHz\ntLOCK Time required for the PLL to lock from the \ntime it is enabled or the end of the device configuration0.03 1.00 ms\nt\nPLL_PSERR Accuracy of PLL phase shift ±15 ps\ntARESET Minimum pulse width on areset  signal. 10 ns\ntARESET_RECONFIG Minimum pulse width on the areset  signal \nwhen using PLL reconfiguration. Reset the \nPLL after scandone  goes high.500 ns\nNote to Table 5–93 :\n(1) Limited by I/O f MAX . See Table 5–77 on page 5–67  for the maximum.\n5–94 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011External Memory Interface Specifications\nExternal \nMemory \nInterface \nSpecificationsTables 5–94  through 5–101  contain Stratix II device specifications for the \ndedicated circuitry used for interfac ing with external memory devices.\nTable 5–95  lists the maximum delay in th e fast timing model for the \nStratix II DQS delay buffer. Multiply th e number of delay buffers that you \nare using in the DQS logic block to ge t the maximum delay achievable in \nyour system. For example, if you im plement a 90° phase shift at 200 MHz, \nyou use three delay buffers in mode  2. The maximum achievable delay \nfrom the DQS block is th en 3 × .416 ps = 1.248 ns. Table 5–94. DLL Frequency Range Specifications\nFrequency Mode Frequency RangeResolution \n(Degrees)\n0 100 to 175 30\n1 150 to 230 22.52 200 to 310 30\n3 240 to 400 (–3 speed grade) 36\n240 to 350 (–4 and –5 speed grades) 36\nTable 5–95. DQS Delay Buffer Maximum Delay in Fast Timing Model\nFrequency ModeMaximum Delay Per Delay Buffer \n(Fast Timing Model)Unit\n0 0.833 ns\n1, 2, 3 0.416 ns\nTable 5–96. DQS Period Jitter Specifi cations for DLL-Delayed Clock \n(tDQS_JITTER)  Note (1)\nNumber of DQS Delay Buffer \nStages (2)Commercial Industrial Unit\n1 80 110 ps\n2 110 130 ps\n3 130 180 ps\n4 160 210 ps\nNotes to Table 5–96 :\n(1) Peak-to-peak period jitter on the phase shifted DQS clock.\n(2) Delay stages used for requested DQS ph ase shift are reported in your project’s \nCompilation Report in the Quartus II software.\nAltera Corporation 5–95\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–97. DQS Phase Jitter Specifi cations for DLL-Delayed Clock\n(tDQS PHASE_JITTER) Note (1)\nNumber of DQS Delay \nBuffer Stages (2)DQS Phase Jitter Unit\n13 0 p s\n26 0 p s\n39 0 p s\n4 120 ps\nNotes to Table 5–97 :\n(1) Peak-to-peak phase jitter on the phase sh ifted DDS clock (digital jitter is caused \nby DLL tracking).\n(2) Delay stages used for requested DQS ph ase shift are reported in your project’s \nCompilation Report in the Quartus II software.\nTable 5–98. DQS Phase-Shift Error Specificat ions for DLL-Delay ed Clock (tDQS_PSERR) (1)\nNumber of DQS Delay Buffer Stages (2) –3 Speed Grade –4 Speed Grade –5 Speed Grade Unit\n1 2 53 03 5 p s\n2 5 06 07 0 p s\n3 75 90 105 ps\n4 100 120 140 ps\nNotes to Table 5–98 :\n(1) This error specification is the absolute maximum and mi nimum error. For example, sk ew on three delay buffer \nstages in a C3 speed grade is 75 ps or ± 37.5 ps .\n(2) Delay stages used for requested DQS phase shift are reported in your project’s Compilation Report in the \nQuartus II software.\nTable 5–99. DQS Bus Clock Skew  Adder Specifications \n(tDQS_CLOCK_SKEW_ADDER)\nMode DQS Clock Skew Adder Unit\n×4 DQ per DQS 40 ps\n×9 DQ per DQS 70 ps\n×18 DQ per DQS 75 ps\n×36 DQ per DQS 95 ps\nNote to Table 5–99 :\n(1) This skew specification is the absolute maximum and minimum skew. For \nexample, skew on a ×4 DQ group is 40 ps or ±20 ps.\n5–96 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011JTAG Timing Specifications\nJTAG Timing \nSpecificationsFigure 5–10  shows the timing requirements for the JTAG signals.\nFigure 5–10. Stratix II JTAG WaveformsTable 5–100. DQS Phase Offset Delay Per Stage Notes (1) , (2), (3)\nSpeed Grade Min Max Unit\n-3 9 14 ps\n-4 9 14 ps\n-5 9 15 ps\nNotes to Table 5–100 :\n(1) The delay settings are linear.\n(2) The valid settings for phase offset are -64 to +63 for frequency mode 0 and -32 to \n+31 for frequency modes 1, 2, and 3.\n(3) The typical value equals the average of the minimum and maximum values.\nTable 5–101. DDIO Outputs Half-Period Jitter Notes (1) , (2)\nName Description Max Unit\ntOUTHALFJITTER Half-period jitter (PLL driving DDIO outputs) 200 ps\nNotes to Table 5–101 :\n(1) The worst-case half period is equal to th e ideal half period subtracted by the DCD \nand half-period jitter values.\n(2) The half-period jitter was characte rized using a PLL driving DDIO outputs.\nTDOTCK\ntJPZX tJPCOtJPH\ntJPXZ tJCP\n tJPSU  tJCL  tJCHTDITMS\nAltera Corporation 5–97\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nTable 5–102  shows the JTAG timing parame ters and values for Stratix II \ndevices.\nDocument \nRevision HistoryTable 5–103  shows the revision hi story for this chapter.Table 5–102. Stratix II JTAG Timing Parameters & Values\nSymbol Parameter Min Max Unit\ntJCPTCK clock period  30 ns\ntJCHTCK clock high time 13 ns\ntJCLTCK clock low time 13 ns\ntJPSU JTAG port setup time 3 ns\ntJPH JTAG port hold time 5 ns\ntJPCO JTAG port clock to output 11 (1) ns\ntJPZX JTAG port high impedance to valid output 14 (1) ns\ntJPXZ JTAG port valid output to high impedance 14 (1) ns\nNote to Table 5–102 :\n(1) A 1 ns adder is required for each V CCIO voltage step down from 3.3 V . For \nexample, tJPCO = 12 ns if V CCIO  of the TDO I/O bank = 2.5 V , or 13 ns if it equals \n1.8 V .\nTable 5–103. Document Revision History (Part 1 of 3)\nDate and \nDocument \nVersionChanges Made Summary of Changes\nApril 2011, v4.5 Updated Table 5–3 . Added operating junction temperature \nfor military use.\nJuly 2009, v4.4 Updated Table 5–92 . Updated the spread spectrum \nmodulation frequency (f SS) from \n(100 kHz–500 kHz) to \n(30 kHz–150 kHz).\nMay 2007, v4.3 ●Updated R CONF in Table 5–4.\n●Updated f IN (min) in Table 5–92.\n●Updated f IN and f INPFD  in Table 5–93.—\nMoved the Document Revision History section to the \nend of the chapter.—\n5–98 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Document Revision History\nAugust, 2006, \nv4.2Updated Table 5–73, Table 5–75, Table 5–77, \nTable 5–78, Table 5–79, Table 5–81, Table 5–85, and \nTable 5–87.—\nApril 2006, v4.1 ●Updated Table 5–3.\n●Updated Table 5–11.\n●Updated Figures 5–8 and 5–9.\n●Added parallel on-chip termination information to \n“On-Chip Termination S pecifications” section.\n●Updated Tables 5–28, 5–30,5–31, and 5–34.\n●Updated Table 5–78, Tables 5–81 through 5–90, \nand Tables 5–92, 5–93, and 5–98.\n●Updated “PLL Timing Specifications” section.\n●Updated “External Memory Interface \nSpecifications” section.\n●Added Tables 5–95 and 5–101.\n●Updated “JTAG Timing Specifications” section, including Figure 5–10 and Table 5–102.●Changed 0.2 MHz to 2 MHz in \nTable 5–93.\n●Added new spec for half period \njitter (Table 5–101).\n●Added support for PLL clock switchover for industrial temperature range.\n●Changed f INPFD  (min) spec from \n4 MHz to 2 MHz in Table 5–92.\n●Fixed typo in t OUTJITTER  \nspecification in Table 5–92.\n●Updated V DIF AC & DC max \nspecifications in Table 5–28.\n●Updated minimum values for t JCH, \ntJCL, and t JPSU  in Table 5–102.\n●Update maximum values for t JPCO , \ntJPZX , and t JPXZ  in Table 5–102.\nDecember 2005, \nv4.0●Updated “External Memory Interface Specifications” section.\n●Updated timing numbers throughout chapter.—\nJuly 2005, v3.1 ●Updated HyperTransport technology information in \nTable 5–13.\n●Updated “Timing Model” section.\n●Updated “PLL Timing Specifications” section.\n●Updated “External Memory Interface \nSpecifications” section.—\nMay 2005, v3.0 ●Updated tables throughout chapter.\n●Updated “Power Consumption” section.\n●Added various tables.\n●Replaced “Maximum Input & Output Clock Rate” \nsection with “Maximum Input & Output Clock Toggle \nRate” section.\n●Added “Duty Cycle Distortion” section.\n●Added “External Memory Interface Specifications” section.—\nMarch 2005, \nv2.2Updated tables in “Internal Timing Parameters” \nsection.—\nJanuary 2005, \nv2.1Updated input rise and fall time. —Table 5–103. Document Revision History (Part 2 of 3)\nDate and \nDocument \nVersionChanges Made Summary of Changes\nAltera Corporation 5–99\nApril 2011 Stratix II Device Handbook, Volume 1DC & Switching Characteristics\nJanuary 2005, \nv2.0●Updated the “Power Consumption” section.\n●Added the “High-Speed I/O Specifications” and \n“On-Chip Termination S pecifications” sections.\n●Removed the ESD Protection Specifications \nsection.\n●Updated Tables 5–3 through 5–13, 5–16 through 5–18, 5–21, 5–35, 5–39, and 5–40.\n●Updated tables in “Timing Model” section.\n●Added Tables 5–30 and 5–31.—\nOctober 2004, \nv1.2●Updated Table 5–3.\n●Updated introduction text in the “PLL Timing \nSpecifications” section.—\nJuly 2004, v1.1 ●Re-organized chapter.\n●Added typical values and C OUTFB  to Table 5–32.\n●Added undershoot specification to Note (4) for \nTables 5–1 through 5–9.\n●Added Note (1) to Tables 5–5 and 5–6.\n●Added V ID and V ICM to Table 5–10.\n●Added “I/O Timing Meas urement Methodology” \nsection.\n●Added Table 5–72.\n●Updated Tables 5–1 through 5–2 and Tables 5–24 through 5–29.—\nFebruary 2004, \nv1.0Added document to the Stratix II Device Handbook. —Table 5–103. Document Revision History (Part 3 of 3)\nDate and \nDocument \nVersionChanges Made Summary of Changes\n5–100 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Document Revision History\nAltera Corporation  6–1\nApril 2011\n6. Reference & Ordering\nInformation\nSoftware Stratix®II devices are supported by the Altera® Quartus®II design \nsoftware, which provides a comprehe nsive environment for system-on-a-\nprogrammable-chip (SOPC) design. The Quartus II software includes \nHDL and schematic design entry, comp ilation and logic synthesis, full \nsimulation and advanced ti ming analysis, SignalTap®II logic analyzer, \nand device configuration. See the Quartus II Handbook  for more \ninformation on the Quartus II software features.\nThe Quartus II software supports the Windows XP/2000/NT/98, Sun \nSolaris, Linux Red Hat v7.1 and HP-UX operating systems. It also supports seamless integr ation with industry-leading EDA tools through \nthe NativeLink\n® interface.\nDevice Pin-OutsDevice pin-outs for Stratix II devices are available on the Altera web site \nat (www.altera.com ). \nOrdering \nInformationFigure 6–1  describes the ordering codes for Stratix II devices. For more \ninformation on a specific package, refer to the Package Information for \nStratix II & Stratix II GX Devices  chapter in volume 2 of the Stratix II Device \nHandbook or the Stratix II GX Device Handbook .SII51006-2.2\n6–2 Altera Corporation\nStratix II Device Handbook, Volume 1 April 2011Document Revision History\nFigure 6–1. Stratix II Device Pa ckaging Ordering Information\nNote to Figure 6–1 :\n(1) Applicable to I4 devices. For more information, refer to the Stratix II Military Temperature Range Support  technical \nbrief.\nDocument \nRevision HistoryTable 6–1  shows the revision history for this chapter.Device Type\nPacka ge Type3, 4, or 5, with 3 being the fastest\nNumber of pins for a partic ular FineLine BGA packageES:\nF:FineLine BGA\nH:Hybrid FineLine BGAEP2S: Stratix II\n15\n306090130180Optional Suffix Family Si gnature\nOperatin g TemperatureSpeed Grade\nPin CountEngineering sample7 EP2S 90 C 1508 FE S\nIndicates specific de vice options or \nshipment method.\nC:I:Commercial temperat ure (t\nJ = 0° C to 85° C)\nIndustrial temperat ure (tJ = -40 ° C to 100 ° C)\nMilitary temperat ure (tJ = -55 ° C to 125 ° C) (1)\nTable 6–1. Document Revision History \nDate and \nDocument \nVersionChanges Made Summary of Changes\nApril 2011, \nv2.2Updated Figure 6–1 . Added operating junction temperature \nfor military use.\nMay 2007, \nv2.1Moved the Document Revision History section to the end \nof the chapter.—\nJanuary \n2005, v2.0Contact information was removed. —\nOctober \n2004, v1.1Updated Figure 6–1. —\nFebruary \n2004, v1.0Added document to the Stratix II Device Handbook. —\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Intel:   \n\xa0 EP2S90F1020C4\xa0 EP2S130F1508C4N\xa0 EP2S130F1020C5\xa0 EP2S90H484C4\xa0 EP2S30F672C4N\xa0 EP2S60F484I4N\xa0\nEP2S180F1020I4N\xa0 EP2S60F672C4\xa0 EP2S130F1020C3N\xa0 EP2S60F1020C5N\xa0 EP2S90F1508C5\xa0 EP2S15F672C5N\xa0\nEP2S130F1508I4\xa0 EP2S15F672C4\xa0 EP2S130F1508C3\xa0 EP2S60F672I4\xa0 EP2S15F484I4N\xa0 EP2S60F1020C4\xa0\nEP2S15F484C3\xa0 EP2S90F780C5N\xa0 EP2S30F484C3\xa0 EP2S180F1020C5\xa0 EP2S130F780C5\xa0 EP2S60F484C5\xa0\nEP2S90F780I4N\xa0 EP2S30F672C4\xa0 EP2S130F780I4N\xa0 EP2S15F484I4\xa0 EP2S180F1508I4\xa0 EP2S90F780C5\xa0\nEP2S30F484I4N\xa0 EP2S90F1020C3\xa0 EP2S30F484C5\xa0 EP2S90F1020C5N\xa0 EP2S130F780C4N\xa0 EP2S30F672I4\xa0\nEP2S60F1020C3N\xa0 EP2S130F780C5N\xa0 EP2S90F1508I4N\xa0 EP2S60F672I4N\xa0 EP2S130F780C4\xa0 EP2S180F1020C4\xa0\nEP2S130F1020I4\xa0 EP2S60F484C5N\xa0 EP2S90F1020I4N\xa0 EP2S60F1020I4N\xa0 EP2S90F1508I4\xa0 EP2S90F780I4\xa0\nEP2S60F672C5\xa0 EP2S130F1020C4N\xa0 EP2S15F484C5N\xa0 EP2S30F484C4\xa0 EP2S130F1508C5N\xa0 EP2S60F484C3N\xa0\nEP2S180F1020C3\xa0 EP2S30F672C5N\xa0 EP2S180F1020C3N\xa0 EP2S60F1020C4N\xa0 EP2S180F1508I4N\xa0 EP2S30F484C5N\n\xa0 EP2S90F1508C4\xa0 EP2S30F672C3N\xa0 EP2S130F1508C5\xa0 EP2S60F1020I4\xa0 EP2S60F672C3\xa0 EP2S90H484C5\xa0\nEP2S90F780C4N\xa0 EP2S130F1508C3N\xa0 EP2S15F484C4\xa0 EP2S30F484C4N\xa0 EP2S60F672C3N\xa0 EP2S15F672I4\xa0\nEP2S15F484C5\xa0 EP2S90F780C4\xa0 EP2S15F672C4N\xa0 EP2S130F1020C4\xa0 EP2S130F1020C3\xa0 EP2S180F1020C4N\xa0\nEP2S130F1508C4\xa0 EP2S15F672C3N\xa0 EP2S180F1508C5N\xa0 EP2S90F1508C4N\xa0 EP2S130F1020I4N\xa0 EP2S90F1508C3\n\xa0 EP2S60F672C5N\xa0 EP2S60F484C4\xa0 EP2S30F484I4\xa0 EP2S15F672C3\xa0 EP2S15F484C4N\xa0 EP2S15F672I4N\xa0\nEP2S180F1508C3\xa0 EP2S30F672I4N\xa0 EP2S130F1020C5N\xa0 EP2S180F1508C4N\xa0 EP2S30F672C5\xa0 EP2S90F1508C5N\xa0\nEP2S90F1020C4N\xa0 EP2S30F484C3N\xa0 EP2S60F484C3\xa0 EP2S30F672C3\n"}]
!==============================================================================!
### Component Summary: EP2S60F1020I4N (Altera Stratix II FPGA)

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCCINT: 1.15V to 1.25V
  - VCCIO: 3.135V to 3.465V (for 3.3V operation)
  - VCCPD: 3.135V to 3.465V
  - VCCA/VCCD: 1.15V to 1.25V (for PLLs)

- **Current Ratings:**
  - ICCINT (standby): Up to 0.50A
  - ICCPD (standby): Up to 3.6mA
  - I/O pin current: Up to 24mA (depending on drive strength)

- **Power Consumption:**
  - Varies based on configuration and usage; typical values can be estimated using the PowerPlay Early Power Estimator.

- **Operating Temperature Range:**
  - Commercial: 0°C to 85°C
  - Industrial: -40°C to 100°C

- **Package Type:**
  - 1020-pin FineLine BGA

- **Special Features:**
  - Supports up to 60,440 equivalent logic elements (LEs).
  - Up to 9 Mbits of on-chip TriMatrix memory.
  - Up to 36 DSP blocks with 384 multipliers for high-performance DSP applications.
  - Supports various I/O standards including LVTTL, LVCMOS, SSTL, HSTL, and differential standards like LVDS and HyperTransport.
  - Hot socketing capability allows insertion/removal without disrupting system operation.
  - On-chip termination options for improved signal integrity.
  - Advanced encryption standard (AES) for design security.

- **Moisture Sensitive Level (MSL):**
  - MSL is typically classified according to JEDEC J-STD-020E; specific level may vary based on packaging.

#### Description:
The **EP2S60F1020I4N** is a member of the Altera Stratix II FPGA family, designed for high-performance applications. It features a flexible architecture that allows for extensive customization and optimization for various digital logic applications. The device is built on a 90nm process technology and is capable of handling complex computations, making it suitable for applications in telecommunications, data processing, and high-speed networking.

#### Typical Applications:
- **Digital Signal Processing (DSP):** The FPGA's DSP blocks are ideal for implementing filters, FFTs, and other signal processing algorithms.
- **High-Speed Networking:** Supports protocols like LVDS and HyperTransport for high-speed data transfer.
- **Embedded Systems:** Can be used in embedded applications requiring real-time processing and control.
- **Data Acquisition Systems:** Suitable for applications that require fast data sampling and processing.
- **Custom Logic Implementations:** The flexibility of the FPGA allows for the implementation of custom logic circuits tailored to specific application needs.

This summary encapsulates the essential specifications and functionalities of the EP2S60F1020I4N, providing a clear understanding of its capabilities and potential applications.