

================================================================
== Vitis HLS Report for 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'
================================================================
* Date:           Thu Oct  2 21:25:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589830|   589830|  2.359 ms|  2.359 ms|  589829|  589829|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_53_2_VITIS_LOOP_63_4  |   589828|   589828|        21|         16|          1|  36864|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 16, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 24 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_203 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_204 = alloca i32 1"   --->   Operation 26 'alloca' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_205 = alloca i32 1"   --->   Operation 27 'alloca' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_206 = alloca i32 1"   --->   Operation 28 'alloca' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_207 = alloca i32 1"   --->   Operation 29 'alloca' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_208 = alloca i32 1"   --->   Operation 30 'alloca' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_209 = alloca i32 1"   --->   Operation 31 'alloca' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_210 = alloca i32 1"   --->   Operation 32 'alloca' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_211 = alloca i32 1"   --->   Operation 33 'alloca' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_212 = alloca i32 1"   --->   Operation 34 'alloca' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_213 = alloca i32 1"   --->   Operation 35 'alloca' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_214 = alloca i32 1"   --->   Operation 36 'alloca' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_215 = alloca i32 1"   --->   Operation 37 'alloca' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_216 = alloca i32 1"   --->   Operation 38 'alloca' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_217 = alloca i32 1"   --->   Operation 39 'alloca' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [kernel_MatMul.cpp:63]   --->   Operation 40 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 41 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.39ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 61 [1/1] (0.39ns)   --->   "%store_ln63 = store i10 0, i10 %i_4" [kernel_MatMul.cpp:63]   --->   Operation 61 'store' 'store_ln63' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_217"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_216"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_215"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_214"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_213"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_212"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_211"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_210"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_209"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_208"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_207"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_206"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_205"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_204"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_203"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln63 = br void %VITIS_LOOP_65_5" [kernel_MatMul.cpp:63]   --->   Operation 78 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [kernel_MatMul.cpp:53]   --->   Operation 79 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.78ns)   --->   "%add_ln53 = add i16 %indvar_flatten_load, i16 1" [kernel_MatMul.cpp:53]   --->   Operation 80 'add' 'add_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.64ns)   --->   "%icmp_ln53 = icmp_eq  i16 %indvar_flatten_load, i16 36864" [kernel_MatMul.cpp:53]   --->   Operation 81 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.64> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc46, void %for.end51.exitStub" [kernel_MatMul.cpp:53]   --->   Operation 82 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%i_4_load = load i10 %i_4" [kernel_MatMul.cpp:63]   --->   Operation 83 'load' 'i_4_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.59ns)   --->   "%icmp_ln63 = icmp_ult  i10 %i_4_load, i10 768" [kernel_MatMul.cpp:63]   --->   Operation 84 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln53)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.37ns)   --->   "%select_ln53 = select i1 %icmp_ln63, i10 %i_4_load, i10 0" [kernel_MatMul.cpp:53]   --->   Operation 85 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %select_ln53, i32 4, i32 9" [kernel_MatMul.cpp:63]   --->   Operation 86 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %lshr_ln1" [kernel_MatMul.cpp:63]   --->   Operation 87 'zext' 'zext_ln63' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 88 'getelementptr' 'vec_local_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_load = muxlogic i8 %vec_local_addr"   --->   Operation 89 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_load = load i8 %vec_local_addr" [kernel_MatMul.cpp:69]   --->   Operation 90 'load' 'vec_local_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%vec_local_1_addr = getelementptr i32 %vec_local_1, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 91 'getelementptr' 'vec_local_1_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_1_load = muxlogic i8 %vec_local_1_addr"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_vec_local_1_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_1_load = load i8 %vec_local_1_addr" [kernel_MatMul.cpp:69]   --->   Operation 93 'load' 'vec_local_1_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%vec_local_2_addr = getelementptr i32 %vec_local_2, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 94 'getelementptr' 'vec_local_2_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_2_load = muxlogic i8 %vec_local_2_addr"   --->   Operation 95 'muxlogic' 'muxLogicRAMAddr_to_vec_local_2_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_2_load = load i8 %vec_local_2_addr" [kernel_MatMul.cpp:69]   --->   Operation 96 'load' 'vec_local_2_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%vec_local_3_addr = getelementptr i32 %vec_local_3, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 97 'getelementptr' 'vec_local_3_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_3_load = muxlogic i8 %vec_local_3_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_vec_local_3_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_3_load = load i8 %vec_local_3_addr" [kernel_MatMul.cpp:69]   --->   Operation 99 'load' 'vec_local_3_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%vec_local_4_addr = getelementptr i32 %vec_local_4, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 100 'getelementptr' 'vec_local_4_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_4_load = muxlogic i8 %vec_local_4_addr"   --->   Operation 101 'muxlogic' 'muxLogicRAMAddr_to_vec_local_4_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_4_load = load i8 %vec_local_4_addr" [kernel_MatMul.cpp:69]   --->   Operation 102 'load' 'vec_local_4_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%vec_local_5_addr = getelementptr i32 %vec_local_5, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 103 'getelementptr' 'vec_local_5_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_5_load = muxlogic i8 %vec_local_5_addr"   --->   Operation 104 'muxlogic' 'muxLogicRAMAddr_to_vec_local_5_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_5_load = load i8 %vec_local_5_addr" [kernel_MatMul.cpp:69]   --->   Operation 105 'load' 'vec_local_5_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%vec_local_6_addr = getelementptr i32 %vec_local_6, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 106 'getelementptr' 'vec_local_6_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_6_load = muxlogic i8 %vec_local_6_addr"   --->   Operation 107 'muxlogic' 'muxLogicRAMAddr_to_vec_local_6_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_6_load = load i8 %vec_local_6_addr" [kernel_MatMul.cpp:69]   --->   Operation 108 'load' 'vec_local_6_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%vec_local_7_addr = getelementptr i32 %vec_local_7, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 109 'getelementptr' 'vec_local_7_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_7_load = muxlogic i8 %vec_local_7_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_vec_local_7_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_7_load = load i8 %vec_local_7_addr" [kernel_MatMul.cpp:69]   --->   Operation 111 'load' 'vec_local_7_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%vec_local_8_addr = getelementptr i32 %vec_local_8, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 112 'getelementptr' 'vec_local_8_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_8_load = muxlogic i8 %vec_local_8_addr"   --->   Operation 113 'muxlogic' 'muxLogicRAMAddr_to_vec_local_8_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_8_load = load i8 %vec_local_8_addr" [kernel_MatMul.cpp:69]   --->   Operation 114 'load' 'vec_local_8_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%vec_local_9_addr = getelementptr i32 %vec_local_9, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 115 'getelementptr' 'vec_local_9_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_9_load = muxlogic i8 %vec_local_9_addr"   --->   Operation 116 'muxlogic' 'muxLogicRAMAddr_to_vec_local_9_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_9_load = load i8 %vec_local_9_addr" [kernel_MatMul.cpp:69]   --->   Operation 117 'load' 'vec_local_9_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%vec_local_10_addr = getelementptr i32 %vec_local_10, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 118 'getelementptr' 'vec_local_10_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_10_load = muxlogic i8 %vec_local_10_addr"   --->   Operation 119 'muxlogic' 'muxLogicRAMAddr_to_vec_local_10_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_10_load = load i8 %vec_local_10_addr" [kernel_MatMul.cpp:69]   --->   Operation 120 'load' 'vec_local_10_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%vec_local_11_addr = getelementptr i32 %vec_local_11, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 121 'getelementptr' 'vec_local_11_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_11_load = muxlogic i8 %vec_local_11_addr"   --->   Operation 122 'muxlogic' 'muxLogicRAMAddr_to_vec_local_11_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_11_load = load i8 %vec_local_11_addr" [kernel_MatMul.cpp:69]   --->   Operation 123 'load' 'vec_local_11_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%vec_local_12_addr = getelementptr i32 %vec_local_12, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 124 'getelementptr' 'vec_local_12_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_12_load = muxlogic i8 %vec_local_12_addr"   --->   Operation 125 'muxlogic' 'muxLogicRAMAddr_to_vec_local_12_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_12_load = load i8 %vec_local_12_addr" [kernel_MatMul.cpp:69]   --->   Operation 126 'load' 'vec_local_12_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%vec_local_13_addr = getelementptr i32 %vec_local_13, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 127 'getelementptr' 'vec_local_13_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_13_load = muxlogic i8 %vec_local_13_addr"   --->   Operation 128 'muxlogic' 'muxLogicRAMAddr_to_vec_local_13_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_13_load = load i8 %vec_local_13_addr" [kernel_MatMul.cpp:69]   --->   Operation 129 'load' 'vec_local_13_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%vec_local_14_addr = getelementptr i32 %vec_local_14, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 130 'getelementptr' 'vec_local_14_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_14_load = muxlogic i8 %vec_local_14_addr"   --->   Operation 131 'muxlogic' 'muxLogicRAMAddr_to_vec_local_14_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_14_load = load i8 %vec_local_14_addr" [kernel_MatMul.cpp:69]   --->   Operation 132 'load' 'vec_local_14_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%vec_local_15_addr = getelementptr i32 %vec_local_15, i64 0, i64 %zext_ln63" [kernel_MatMul.cpp:69]   --->   Operation 133 'getelementptr' 'vec_local_15_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_vec_local_15_load = muxlogic i8 %vec_local_15_addr"   --->   Operation 134 'muxlogic' 'muxLogicRAMAddr_to_vec_local_15_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 135 [2/2] (0.62ns) (share mux size 2)   --->   "%vec_local_15_load = load i8 %vec_local_15_addr" [kernel_MatMul.cpp:69]   --->   Operation 135 'load' 'vec_local_15_load' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 136 [1/1] (0.71ns)   --->   "%add_ln63 = add i10 %select_ln53, i10 16" [kernel_MatMul.cpp:63]   --->   Operation 136 'add' 'add_ln63' <Predicate = (!icmp_ln53)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.59ns)   --->   "%icmp_ln63_1 = icmp_ult  i10 %add_ln63, i10 768" [kernel_MatMul.cpp:63]   --->   Operation 137 'icmp' 'icmp_ln63_1' <Predicate = (!icmp_ln53)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_1, void %last.iter.VITIS_LOOP_65_5.split, void %new.latch.VITIS_LOOP_65_5.split" [kernel_MatMul.cpp:63]   --->   Operation 138 'br' 'br_ln63' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.39ns)   --->   "%store_ln53 = store i16 %add_ln53, i16 %indvar_flatten" [kernel_MatMul.cpp:53]   --->   Operation 139 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.39>
ST_1 : Operation 140 [1/1] (0.39ns)   --->   "%store_ln63 = store i10 %add_ln63, i10 %i_4" [kernel_MatMul.cpp:63]   --->   Operation 140 'store' 'store_ln63' <Predicate = (!icmp_ln53)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_load30 = load i32 %empty" [kernel_MatMul.cpp:53]   --->   Operation 141 'load' 'p_load30' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.41ns)   --->   "%select_ln53_16 = select i1 %icmp_ln63, i32 %p_load30, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 142 'select' 'select_ln53_16' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read = muxlogic"   --->   Operation 143 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_2 : Operation 144 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 144 'read' 'mat_stream_read' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%mat_val = bitcast i32 %mat_stream_read" [kernel_MatMul.cpp:68]   --->   Operation 145 'bitcast' 'mat_val' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 146 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_load = load i8 %vec_local_addr" [kernel_MatMul.cpp:69]   --->   Operation 146 'load' 'vec_local_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 147 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add = muxlogic i32 %vec_local_load"   --->   Operation 147 'muxlogic' 'muxLogicI0_to_add' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_2 : Operation 148 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add = muxlogic i32 %mat_val"   --->   Operation 148 'muxlogic' 'muxLogicI1_to_add' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_2 : Operation 149 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add = muxlogic i32 %select_ln53_16"   --->   Operation 149 'muxlogic' 'muxLogicI2_to_add' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_2 : Operation 150 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_1_load = load i8 %vec_local_1_addr" [kernel_MatMul.cpp:69]   --->   Operation 150 'load' 'vec_local_1_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 151 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_2_load = load i8 %vec_local_2_addr" [kernel_MatMul.cpp:69]   --->   Operation 151 'load' 'vec_local_2_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 152 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_3_load = load i8 %vec_local_3_addr" [kernel_MatMul.cpp:69]   --->   Operation 152 'load' 'vec_local_3_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 153 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_4_load = load i8 %vec_local_4_addr" [kernel_MatMul.cpp:69]   --->   Operation 153 'load' 'vec_local_4_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 154 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_5_load = load i8 %vec_local_5_addr" [kernel_MatMul.cpp:69]   --->   Operation 154 'load' 'vec_local_5_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 155 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_6_load = load i8 %vec_local_6_addr" [kernel_MatMul.cpp:69]   --->   Operation 155 'load' 'vec_local_6_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 156 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_7_load = load i8 %vec_local_7_addr" [kernel_MatMul.cpp:69]   --->   Operation 156 'load' 'vec_local_7_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 157 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_8_load = load i8 %vec_local_8_addr" [kernel_MatMul.cpp:69]   --->   Operation 157 'load' 'vec_local_8_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 158 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_9_load = load i8 %vec_local_9_addr" [kernel_MatMul.cpp:69]   --->   Operation 158 'load' 'vec_local_9_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 159 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_10_load = load i8 %vec_local_10_addr" [kernel_MatMul.cpp:69]   --->   Operation 159 'load' 'vec_local_10_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 160 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_11_load = load i8 %vec_local_11_addr" [kernel_MatMul.cpp:69]   --->   Operation 160 'load' 'vec_local_11_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 161 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_12_load = load i8 %vec_local_12_addr" [kernel_MatMul.cpp:69]   --->   Operation 161 'load' 'vec_local_12_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 162 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_13_load = load i8 %vec_local_13_addr" [kernel_MatMul.cpp:69]   --->   Operation 162 'load' 'vec_local_13_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 163 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_14_load = load i8 %vec_local_14_addr" [kernel_MatMul.cpp:69]   --->   Operation 163 'load' 'vec_local_14_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 164 [1/2] ( I:0.86ns O:0.86ns ) (share mux size 2)   --->   "%vec_local_15_load = load i8 %vec_local_15_addr" [kernel_MatMul.cpp:69]   --->   Operation 164 'load' 'vec_local_15_load' <Predicate = (!icmp_ln53)> <Delay = 0.86> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.86>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%p_load29 = load i32 %empty_203" [kernel_MatMul.cpp:53]   --->   Operation 165 'load' 'p_load29' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.41ns)   --->   "%select_ln53_15 = select i1 %icmp_ln63, i32 %p_load29, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 166 'select' 'select_ln53_15' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 167 [2/2] (2.86ns) (share mux size 16)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_load, i32 %mat_val, i32 %select_ln53_16" [kernel_MatMul.cpp:69]   --->   Operation 167 'fmadd' 'add' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_16 = muxlogic"   --->   Operation 168 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_16' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_3 : Operation 169 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 169 'read' 'mat_stream_read_16' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%mat_val_16 = bitcast i32 %mat_stream_read_16" [kernel_MatMul.cpp:68]   --->   Operation 170 'bitcast' 'mat_val_16' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_s = muxlogic i32 %vec_local_1_load"   --->   Operation 171 'muxlogic' 'muxLogicI0_to_add31_s' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_3 : Operation 172 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_s = muxlogic i32 %mat_val_16"   --->   Operation 172 'muxlogic' 'muxLogicI1_to_add31_s' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_3 : Operation 173 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_s = muxlogic i32 %select_ln53_15"   --->   Operation 173 'muxlogic' 'muxLogicI2_to_add31_s' <Predicate = (!icmp_ln53)> <Delay = 0.79>

State 4 <SV = 3> <Delay = 2.86>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%p_load28 = load i32 %empty_204" [kernel_MatMul.cpp:53]   --->   Operation 174 'load' 'p_load28' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.41ns)   --->   "%select_ln53_14 = select i1 %icmp_ln63, i32 %p_load28, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 175 'select' 'select_ln53_14' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 176 [1/2] (0.28ns) (share mux size 16)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_load, i32 %mat_val, i32 %select_ln53_16" [kernel_MatMul.cpp:69]   --->   Operation 176 'fmadd' 'add' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_s = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_1_load, i32 %mat_val_16, i32 %select_ln53_15" [kernel_MatMul.cpp:69]   --->   Operation 177 'fmadd' 'add31_s' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_17 = muxlogic"   --->   Operation 178 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_17' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_4 : Operation 179 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 179 'read' 'mat_stream_read_17' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%mat_val_17 = bitcast i32 %mat_stream_read_17" [kernel_MatMul.cpp:68]   --->   Operation 180 'bitcast' 'mat_val_17' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_15 = muxlogic i32 %vec_local_2_load"   --->   Operation 181 'muxlogic' 'muxLogicI0_to_add31_15' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_4 : Operation 182 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_15 = muxlogic i32 %mat_val_17"   --->   Operation 182 'muxlogic' 'muxLogicI1_to_add31_15' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_4 : Operation 183 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_15 = muxlogic i32 %select_ln53_14"   --->   Operation 183 'muxlogic' 'muxLogicI2_to_add31_15' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_4 : Operation 184 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add, i32 %empty" [kernel_MatMul.cpp:69]   --->   Operation 184 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.86>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%p_load27 = load i32 %empty_205" [kernel_MatMul.cpp:53]   --->   Operation 185 'load' 'p_load27' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.41ns)   --->   "%select_ln53_13 = select i1 %icmp_ln63, i32 %p_load27, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 186 'select' 'select_ln53_13' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_s = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_1_load, i32 %mat_val_16, i32 %select_ln53_15" [kernel_MatMul.cpp:69]   --->   Operation 187 'fmadd' 'add31_s' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 188 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_15 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_2_load, i32 %mat_val_17, i32 %select_ln53_14" [kernel_MatMul.cpp:69]   --->   Operation 188 'fmadd' 'add31_15' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_18 = muxlogic"   --->   Operation 189 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_18' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_5 : Operation 190 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 190 'read' 'mat_stream_read_18' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%mat_val_18 = bitcast i32 %mat_stream_read_18" [kernel_MatMul.cpp:68]   --->   Operation 191 'bitcast' 'mat_val_18' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_16 = muxlogic i32 %vec_local_3_load"   --->   Operation 192 'muxlogic' 'muxLogicI0_to_add31_16' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_5 : Operation 193 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_16 = muxlogic i32 %mat_val_18"   --->   Operation 193 'muxlogic' 'muxLogicI1_to_add31_16' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_5 : Operation 194 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_16 = muxlogic i32 %select_ln53_13"   --->   Operation 194 'muxlogic' 'muxLogicI2_to_add31_16' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_5 : Operation 195 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result = muxlogic i32 %add"   --->   Operation 195 'muxlogic' 'muxLogicI0_to_result' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_5 : Operation 196 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result = muxlogic i32 0"   --->   Operation 196 'muxlogic' 'muxLogicI1_to_result' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_5 : Operation 197 [1/1] (1.92ns) (share mux size 16)   --->   "%result = fadd i32 %add, i32 0" [kernel_MatMul.cpp:77]   --->   Operation 197 'fadd' 'result' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_s, i32 %empty_203" [kernel_MatMul.cpp:69]   --->   Operation 198 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_5 : Operation 389 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 389 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.28>

State 6 <SV = 5> <Delay = 2.86>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%p_load26 = load i32 %empty_206" [kernel_MatMul.cpp:53]   --->   Operation 199 'load' 'p_load26' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.41ns)   --->   "%select_ln53_12 = select i1 %icmp_ln63, i32 %p_load26, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 200 'select' 'select_ln53_12' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 201 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_15 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_2_load, i32 %mat_val_17, i32 %select_ln53_14" [kernel_MatMul.cpp:69]   --->   Operation 201 'fmadd' 'add31_15' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 202 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_16 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_3_load, i32 %mat_val_18, i32 %select_ln53_13" [kernel_MatMul.cpp:69]   --->   Operation 202 'fmadd' 'add31_16' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_19 = muxlogic"   --->   Operation 203 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_19' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_6 : Operation 204 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_19 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 204 'read' 'mat_stream_read_19' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%mat_val_19 = bitcast i32 %mat_stream_read_19" [kernel_MatMul.cpp:68]   --->   Operation 205 'bitcast' 'mat_val_19' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_17 = muxlogic i32 %vec_local_4_load"   --->   Operation 206 'muxlogic' 'muxLogicI0_to_add31_17' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_6 : Operation 207 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_17 = muxlogic i32 %mat_val_19"   --->   Operation 207 'muxlogic' 'muxLogicI1_to_add31_17' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_6 : Operation 208 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_17 = muxlogic i32 %select_ln53_12"   --->   Operation 208 'muxlogic' 'muxLogicI2_to_add31_17' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_6 : Operation 209 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_1 = muxlogic i32 %result"   --->   Operation 209 'muxlogic' 'muxLogicI0_to_result_1' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_6 : Operation 210 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_1 = muxlogic i32 %add31_s"   --->   Operation 210 'muxlogic' 'muxLogicI1_to_result_1' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_6 : Operation 211 [1/1] (1.92ns) (share mux size 16)   --->   "%result_1 = fadd i32 %result, i32 %add31_s" [kernel_MatMul.cpp:77]   --->   Operation 211 'fadd' 'result_1' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_15, i32 %empty_204" [kernel_MatMul.cpp:69]   --->   Operation 212 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 2.86>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%p_load25 = load i32 %empty_207" [kernel_MatMul.cpp:53]   --->   Operation 213 'load' 'p_load25' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.41ns)   --->   "%select_ln53_11 = select i1 %icmp_ln63, i32 %p_load25, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 214 'select' 'select_ln53_11' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 215 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_16 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_3_load, i32 %mat_val_18, i32 %select_ln53_13" [kernel_MatMul.cpp:69]   --->   Operation 215 'fmadd' 'add31_16' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 216 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_17 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_4_load, i32 %mat_val_19, i32 %select_ln53_12" [kernel_MatMul.cpp:69]   --->   Operation 216 'fmadd' 'add31_17' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_20 = muxlogic"   --->   Operation 217 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_20' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_7 : Operation 218 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_20 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 218 'read' 'mat_stream_read_20' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%mat_val_20 = bitcast i32 %mat_stream_read_20" [kernel_MatMul.cpp:68]   --->   Operation 219 'bitcast' 'mat_val_20' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_18 = muxlogic i32 %vec_local_5_load"   --->   Operation 220 'muxlogic' 'muxLogicI0_to_add31_18' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_7 : Operation 221 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_18 = muxlogic i32 %mat_val_20"   --->   Operation 221 'muxlogic' 'muxLogicI1_to_add31_18' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_7 : Operation 222 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_18 = muxlogic i32 %select_ln53_11"   --->   Operation 222 'muxlogic' 'muxLogicI2_to_add31_18' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_7 : Operation 223 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_2 = muxlogic i32 %result_1"   --->   Operation 223 'muxlogic' 'muxLogicI0_to_result_2' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_7 : Operation 224 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_2 = muxlogic i32 %add31_15"   --->   Operation 224 'muxlogic' 'muxLogicI1_to_result_2' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_7 : Operation 225 [1/1] (1.92ns) (share mux size 16)   --->   "%result_2 = fadd i32 %result_1, i32 %add31_15" [kernel_MatMul.cpp:77]   --->   Operation 225 'fadd' 'result_2' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_16, i32 %empty_205" [kernel_MatMul.cpp:69]   --->   Operation 226 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 2.86>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%p_load24 = load i32 %empty_208" [kernel_MatMul.cpp:53]   --->   Operation 227 'load' 'p_load24' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.41ns)   --->   "%select_ln53_10 = select i1 %icmp_ln63, i32 %p_load24, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 228 'select' 'select_ln53_10' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 229 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_17 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_4_load, i32 %mat_val_19, i32 %select_ln53_12" [kernel_MatMul.cpp:69]   --->   Operation 229 'fmadd' 'add31_17' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 230 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_18 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_5_load, i32 %mat_val_20, i32 %select_ln53_11" [kernel_MatMul.cpp:69]   --->   Operation 230 'fmadd' 'add31_18' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_21 = muxlogic"   --->   Operation 231 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_21' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_8 : Operation 232 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 232 'read' 'mat_stream_read_21' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%mat_val_21 = bitcast i32 %mat_stream_read_21" [kernel_MatMul.cpp:68]   --->   Operation 233 'bitcast' 'mat_val_21' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_19 = muxlogic i32 %vec_local_6_load"   --->   Operation 234 'muxlogic' 'muxLogicI0_to_add31_19' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_8 : Operation 235 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_19 = muxlogic i32 %mat_val_21"   --->   Operation 235 'muxlogic' 'muxLogicI1_to_add31_19' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_8 : Operation 236 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_19 = muxlogic i32 %select_ln53_10"   --->   Operation 236 'muxlogic' 'muxLogicI2_to_add31_19' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_8 : Operation 237 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_3 = muxlogic i32 %result_2"   --->   Operation 237 'muxlogic' 'muxLogicI0_to_result_3' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_8 : Operation 238 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_3 = muxlogic i32 %add31_16"   --->   Operation 238 'muxlogic' 'muxLogicI1_to_result_3' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_8 : Operation 239 [1/1] (1.92ns) (share mux size 16)   --->   "%result_3 = fadd i32 %result_2, i32 %add31_16" [kernel_MatMul.cpp:77]   --->   Operation 239 'fadd' 'result_3' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_17, i32 %empty_206" [kernel_MatMul.cpp:69]   --->   Operation 240 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 2.86>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%p_load23 = load i32 %empty_209" [kernel_MatMul.cpp:53]   --->   Operation 241 'load' 'p_load23' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.41ns)   --->   "%select_ln53_9 = select i1 %icmp_ln63, i32 %p_load23, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 242 'select' 'select_ln53_9' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 243 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_18 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_5_load, i32 %mat_val_20, i32 %select_ln53_11" [kernel_MatMul.cpp:69]   --->   Operation 243 'fmadd' 'add31_18' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 244 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_19 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_6_load, i32 %mat_val_21, i32 %select_ln53_10" [kernel_MatMul.cpp:69]   --->   Operation 244 'fmadd' 'add31_19' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 245 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_22 = muxlogic"   --->   Operation 245 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_22' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_9 : Operation 246 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_22 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 246 'read' 'mat_stream_read_22' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%mat_val_22 = bitcast i32 %mat_stream_read_22" [kernel_MatMul.cpp:68]   --->   Operation 247 'bitcast' 'mat_val_22' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_20 = muxlogic i32 %vec_local_7_load"   --->   Operation 248 'muxlogic' 'muxLogicI0_to_add31_20' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_9 : Operation 249 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_20 = muxlogic i32 %mat_val_22"   --->   Operation 249 'muxlogic' 'muxLogicI1_to_add31_20' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_9 : Operation 250 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_20 = muxlogic i32 %select_ln53_9"   --->   Operation 250 'muxlogic' 'muxLogicI2_to_add31_20' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_9 : Operation 251 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_4 = muxlogic i32 %result_3"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_result_4' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_9 : Operation 252 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_4 = muxlogic i32 %add31_17"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_result_4' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_9 : Operation 253 [1/1] (1.92ns) (share mux size 16)   --->   "%result_4 = fadd i32 %result_3, i32 %add31_17" [kernel_MatMul.cpp:77]   --->   Operation 253 'fadd' 'result_4' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_18, i32 %empty_207" [kernel_MatMul.cpp:69]   --->   Operation 254 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 10 <SV = 9> <Delay = 2.86>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%p_load22 = load i32 %empty_210" [kernel_MatMul.cpp:53]   --->   Operation 255 'load' 'p_load22' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.41ns)   --->   "%select_ln53_8 = select i1 %icmp_ln63, i32 %p_load22, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 256 'select' 'select_ln53_8' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 257 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_19 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_6_load, i32 %mat_val_21, i32 %select_ln53_10" [kernel_MatMul.cpp:69]   --->   Operation 257 'fmadd' 'add31_19' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 258 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_20 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_7_load, i32 %mat_val_22, i32 %select_ln53_9" [kernel_MatMul.cpp:69]   --->   Operation 258 'fmadd' 'add31_20' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_23 = muxlogic"   --->   Operation 259 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_23' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_10 : Operation 260 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_23 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 260 'read' 'mat_stream_read_23' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%mat_val_23 = bitcast i32 %mat_stream_read_23" [kernel_MatMul.cpp:68]   --->   Operation 261 'bitcast' 'mat_val_23' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_21 = muxlogic i32 %vec_local_8_load"   --->   Operation 262 'muxlogic' 'muxLogicI0_to_add31_21' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_10 : Operation 263 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_21 = muxlogic i32 %mat_val_23"   --->   Operation 263 'muxlogic' 'muxLogicI1_to_add31_21' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_10 : Operation 264 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_21 = muxlogic i32 %select_ln53_8"   --->   Operation 264 'muxlogic' 'muxLogicI2_to_add31_21' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_10 : Operation 265 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_5 = muxlogic i32 %result_4"   --->   Operation 265 'muxlogic' 'muxLogicI0_to_result_5' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_10 : Operation 266 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_5 = muxlogic i32 %add31_18"   --->   Operation 266 'muxlogic' 'muxLogicI1_to_result_5' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_10 : Operation 267 [1/1] (1.92ns) (share mux size 16)   --->   "%result_5 = fadd i32 %result_4, i32 %add31_18" [kernel_MatMul.cpp:77]   --->   Operation 267 'fadd' 'result_5' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_19, i32 %empty_208" [kernel_MatMul.cpp:69]   --->   Operation 268 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 2.86>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%p_load21 = load i32 %empty_211" [kernel_MatMul.cpp:53]   --->   Operation 269 'load' 'p_load21' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.41ns)   --->   "%select_ln53_7 = select i1 %icmp_ln63, i32 %p_load21, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 270 'select' 'select_ln53_7' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 271 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_20 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_7_load, i32 %mat_val_22, i32 %select_ln53_9" [kernel_MatMul.cpp:69]   --->   Operation 271 'fmadd' 'add31_20' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 272 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_21 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_8_load, i32 %mat_val_23, i32 %select_ln53_8" [kernel_MatMul.cpp:69]   --->   Operation 272 'fmadd' 'add31_21' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_24 = muxlogic"   --->   Operation 273 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_24' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_11 : Operation 274 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_24 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 274 'read' 'mat_stream_read_24' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%mat_val_24 = bitcast i32 %mat_stream_read_24" [kernel_MatMul.cpp:68]   --->   Operation 275 'bitcast' 'mat_val_24' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_22 = muxlogic i32 %vec_local_9_load"   --->   Operation 276 'muxlogic' 'muxLogicI0_to_add31_22' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_11 : Operation 277 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_22 = muxlogic i32 %mat_val_24"   --->   Operation 277 'muxlogic' 'muxLogicI1_to_add31_22' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_11 : Operation 278 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_22 = muxlogic i32 %select_ln53_7"   --->   Operation 278 'muxlogic' 'muxLogicI2_to_add31_22' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_11 : Operation 279 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_6 = muxlogic i32 %result_5"   --->   Operation 279 'muxlogic' 'muxLogicI0_to_result_6' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_11 : Operation 280 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_6 = muxlogic i32 %add31_19"   --->   Operation 280 'muxlogic' 'muxLogicI1_to_result_6' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_11 : Operation 281 [1/1] (1.92ns) (share mux size 16)   --->   "%result_6 = fadd i32 %result_5, i32 %add31_19" [kernel_MatMul.cpp:77]   --->   Operation 281 'fadd' 'result_6' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_20, i32 %empty_209" [kernel_MatMul.cpp:69]   --->   Operation 282 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 12 <SV = 11> <Delay = 2.86>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%p_load20 = load i32 %empty_212" [kernel_MatMul.cpp:53]   --->   Operation 283 'load' 'p_load20' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.41ns)   --->   "%select_ln53_6 = select i1 %icmp_ln63, i32 %p_load20, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 284 'select' 'select_ln53_6' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 285 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_21 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_8_load, i32 %mat_val_23, i32 %select_ln53_8" [kernel_MatMul.cpp:69]   --->   Operation 285 'fmadd' 'add31_21' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 286 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_22 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_9_load, i32 %mat_val_24, i32 %select_ln53_7" [kernel_MatMul.cpp:69]   --->   Operation 286 'fmadd' 'add31_22' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 287 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_25 = muxlogic"   --->   Operation 287 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_25' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_12 : Operation 288 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_25 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 288 'read' 'mat_stream_read_25' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%mat_val_25 = bitcast i32 %mat_stream_read_25" [kernel_MatMul.cpp:68]   --->   Operation 289 'bitcast' 'mat_val_25' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_23 = muxlogic i32 %vec_local_10_load"   --->   Operation 290 'muxlogic' 'muxLogicI0_to_add31_23' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_12 : Operation 291 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_23 = muxlogic i32 %mat_val_25"   --->   Operation 291 'muxlogic' 'muxLogicI1_to_add31_23' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_12 : Operation 292 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_23 = muxlogic i32 %select_ln53_6"   --->   Operation 292 'muxlogic' 'muxLogicI2_to_add31_23' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_12 : Operation 293 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_7 = muxlogic i32 %result_6"   --->   Operation 293 'muxlogic' 'muxLogicI0_to_result_7' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_12 : Operation 294 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_7 = muxlogic i32 %add31_20"   --->   Operation 294 'muxlogic' 'muxLogicI1_to_result_7' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_12 : Operation 295 [1/1] (1.92ns) (share mux size 16)   --->   "%result_7 = fadd i32 %result_6, i32 %add31_20" [kernel_MatMul.cpp:77]   --->   Operation 295 'fadd' 'result_7' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_21, i32 %empty_210" [kernel_MatMul.cpp:69]   --->   Operation 296 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 13 <SV = 12> <Delay = 2.86>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%p_load19 = load i32 %empty_213" [kernel_MatMul.cpp:53]   --->   Operation 297 'load' 'p_load19' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.41ns)   --->   "%select_ln53_5 = select i1 %icmp_ln63, i32 %p_load19, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 298 'select' 'select_ln53_5' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 299 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_22 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_9_load, i32 %mat_val_24, i32 %select_ln53_7" [kernel_MatMul.cpp:69]   --->   Operation 299 'fmadd' 'add31_22' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 300 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_23 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_10_load, i32 %mat_val_25, i32 %select_ln53_6" [kernel_MatMul.cpp:69]   --->   Operation 300 'fmadd' 'add31_23' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 301 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_26 = muxlogic"   --->   Operation 301 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_26' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_13 : Operation 302 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_26 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 302 'read' 'mat_stream_read_26' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%mat_val_26 = bitcast i32 %mat_stream_read_26" [kernel_MatMul.cpp:68]   --->   Operation 303 'bitcast' 'mat_val_26' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_24 = muxlogic i32 %vec_local_11_load"   --->   Operation 304 'muxlogic' 'muxLogicI0_to_add31_24' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_13 : Operation 305 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_24 = muxlogic i32 %mat_val_26"   --->   Operation 305 'muxlogic' 'muxLogicI1_to_add31_24' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_13 : Operation 306 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_24 = muxlogic i32 %select_ln53_5"   --->   Operation 306 'muxlogic' 'muxLogicI2_to_add31_24' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_13 : Operation 307 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_8 = muxlogic i32 %result_7"   --->   Operation 307 'muxlogic' 'muxLogicI0_to_result_8' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_13 : Operation 308 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_8 = muxlogic i32 %add31_21"   --->   Operation 308 'muxlogic' 'muxLogicI1_to_result_8' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_13 : Operation 309 [1/1] (1.92ns) (share mux size 16)   --->   "%result_8 = fadd i32 %result_7, i32 %add31_21" [kernel_MatMul.cpp:77]   --->   Operation 309 'fadd' 'result_8' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 310 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_22, i32 %empty_211" [kernel_MatMul.cpp:69]   --->   Operation 310 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 14 <SV = 13> <Delay = 2.86>
ST_14 : Operation 311 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty_214" [kernel_MatMul.cpp:53]   --->   Operation 311 'load' 'p_load18' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 312 [1/1] (0.41ns)   --->   "%select_ln53_4 = select i1 %icmp_ln63, i32 %p_load18, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 312 'select' 'select_ln53_4' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 313 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_23 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_10_load, i32 %mat_val_25, i32 %select_ln53_6" [kernel_MatMul.cpp:69]   --->   Operation 313 'fmadd' 'add31_23' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 314 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_24 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_11_load, i32 %mat_val_26, i32 %select_ln53_5" [kernel_MatMul.cpp:69]   --->   Operation 314 'fmadd' 'add31_24' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 315 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_27 = muxlogic"   --->   Operation 315 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_27' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_14 : Operation 316 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_27 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 316 'read' 'mat_stream_read_27' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "%mat_val_27 = bitcast i32 %mat_stream_read_27" [kernel_MatMul.cpp:68]   --->   Operation 317 'bitcast' 'mat_val_27' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_25 = muxlogic i32 %vec_local_12_load"   --->   Operation 318 'muxlogic' 'muxLogicI0_to_add31_25' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_14 : Operation 319 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_25 = muxlogic i32 %mat_val_27"   --->   Operation 319 'muxlogic' 'muxLogicI1_to_add31_25' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_14 : Operation 320 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_25 = muxlogic i32 %select_ln53_4"   --->   Operation 320 'muxlogic' 'muxLogicI2_to_add31_25' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_14 : Operation 321 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_9 = muxlogic i32 %result_8"   --->   Operation 321 'muxlogic' 'muxLogicI0_to_result_9' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_14 : Operation 322 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_9 = muxlogic i32 %add31_22"   --->   Operation 322 'muxlogic' 'muxLogicI1_to_result_9' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_14 : Operation 323 [1/1] (1.92ns) (share mux size 16)   --->   "%result_9 = fadd i32 %result_8, i32 %add31_22" [kernel_MatMul.cpp:77]   --->   Operation 323 'fadd' 'result_9' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 324 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_23, i32 %empty_212" [kernel_MatMul.cpp:69]   --->   Operation 324 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.86>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%p_load17 = load i32 %empty_215" [kernel_MatMul.cpp:53]   --->   Operation 325 'load' 'p_load17' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (0.41ns)   --->   "%select_ln53_3 = select i1 %icmp_ln63, i32 %p_load17, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 326 'select' 'select_ln53_3' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 327 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_24 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_11_load, i32 %mat_val_26, i32 %select_ln53_5" [kernel_MatMul.cpp:69]   --->   Operation 327 'fmadd' 'add31_24' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 328 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_25 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_12_load, i32 %mat_val_27, i32 %select_ln53_4" [kernel_MatMul.cpp:69]   --->   Operation 328 'fmadd' 'add31_25' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 329 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_28 = muxlogic"   --->   Operation 329 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_28' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_15 : Operation 330 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_28 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 330 'read' 'mat_stream_read_28' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_15 : Operation 331 [1/1] (0.00ns)   --->   "%mat_val_28 = bitcast i32 %mat_stream_read_28" [kernel_MatMul.cpp:68]   --->   Operation 331 'bitcast' 'mat_val_28' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 332 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_26 = muxlogic i32 %vec_local_13_load"   --->   Operation 332 'muxlogic' 'muxLogicI0_to_add31_26' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_15 : Operation 333 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_26 = muxlogic i32 %mat_val_28"   --->   Operation 333 'muxlogic' 'muxLogicI1_to_add31_26' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_15 : Operation 334 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_26 = muxlogic i32 %select_ln53_3"   --->   Operation 334 'muxlogic' 'muxLogicI2_to_add31_26' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_15 : Operation 335 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_16 = muxlogic i32 %result_9"   --->   Operation 335 'muxlogic' 'muxLogicI0_to_result_16' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_15 : Operation 336 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_16 = muxlogic i32 %add31_23"   --->   Operation 336 'muxlogic' 'muxLogicI1_to_result_16' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_15 : Operation 337 [1/1] (1.92ns) (share mux size 16)   --->   "%result_16 = fadd i32 %result_9, i32 %add31_23" [kernel_MatMul.cpp:77]   --->   Operation 337 'fadd' 'result_16' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_24, i32 %empty_213" [kernel_MatMul.cpp:69]   --->   Operation 338 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 2.86>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "%p_load16 = load i32 %empty_216" [kernel_MatMul.cpp:53]   --->   Operation 339 'load' 'p_load16' <Predicate = (!icmp_ln53 & icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 340 [1/1] (0.41ns)   --->   "%select_ln53_2 = select i1 %icmp_ln63, i32 %p_load16, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 340 'select' 'select_ln53_2' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 341 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_25 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_12_load, i32 %mat_val_27, i32 %select_ln53_4" [kernel_MatMul.cpp:69]   --->   Operation 341 'fmadd' 'add31_25' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 342 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_26 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_13_load, i32 %mat_val_28, i32 %select_ln53_3" [kernel_MatMul.cpp:69]   --->   Operation 342 'fmadd' 'add31_26' <Predicate = (!icmp_ln53)> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 343 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_29 = muxlogic"   --->   Operation 343 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_29' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_16 : Operation 344 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_29 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 344 'read' 'mat_stream_read_29' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%mat_val_29 = bitcast i32 %mat_stream_read_29" [kernel_MatMul.cpp:68]   --->   Operation 345 'bitcast' 'mat_val_29' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_27 = muxlogic i32 %vec_local_14_load"   --->   Operation 346 'muxlogic' 'muxLogicI0_to_add31_27' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_16 : Operation 347 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_27 = muxlogic i32 %mat_val_29"   --->   Operation 347 'muxlogic' 'muxLogicI1_to_add31_27' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_16 : Operation 348 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_27 = muxlogic i32 %select_ln53_2"   --->   Operation 348 'muxlogic' 'muxLogicI2_to_add31_27' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_16 : Operation 349 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_17 = muxlogic i32 %result_16"   --->   Operation 349 'muxlogic' 'muxLogicI0_to_result_17' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_16 : Operation 350 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_17 = muxlogic i32 %add31_24"   --->   Operation 350 'muxlogic' 'muxLogicI1_to_result_17' <Predicate = (!icmp_ln53)> <Delay = 0.79>
ST_16 : Operation 351 [1/1] (1.92ns) (share mux size 16)   --->   "%result_17 = fadd i32 %result_16, i32 %add31_24" [kernel_MatMul.cpp:77]   --->   Operation 351 'fadd' 'result_17' <Predicate = (!icmp_ln53)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 352 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_25, i32 %empty_214" [kernel_MatMul.cpp:69]   --->   Operation 352 'store' 'store_ln69' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 17 <SV = 16> <Delay = 2.86>
ST_17 : Operation 353 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_217" [kernel_MatMul.cpp:53]   --->   Operation 353 'load' 'p_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_17 : Operation 354 [1/1] (0.41ns)   --->   "%select_ln53_1 = select i1 %icmp_ln63, i32 %p_load, i32 0" [kernel_MatMul.cpp:53]   --->   Operation 354 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 355 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_26 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_13_load, i32 %mat_val_28, i32 %select_ln53_3" [kernel_MatMul.cpp:69]   --->   Operation 355 'fmadd' 'add31_26' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 356 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_27 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_14_load, i32 %mat_val_29, i32 %select_ln53_2" [kernel_MatMul.cpp:69]   --->   Operation 356 'fmadd' 'add31_27' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 357 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicFIFOCE_to_mat_stream_read_30 = muxlogic"   --->   Operation 357 'muxlogic' 'muxLogicFIFOCE_to_mat_stream_read_30' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 358 [1/1] ( I:1.06ns O:0.81ns ) (share mux size 16)   --->   "%mat_stream_read_30 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream" [kernel_MatMul.cpp:68]   --->   Operation 358 'read' 'mat_stream_read_30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_17 : Operation 359 [1/1] (0.00ns)   --->   "%mat_val_30 = bitcast i32 %mat_stream_read_30" [kernel_MatMul.cpp:68]   --->   Operation 359 'bitcast' 'mat_val_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 360 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_add31_28 = muxlogic i32 %vec_local_15_load"   --->   Operation 360 'muxlogic' 'muxLogicI0_to_add31_28' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 361 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_add31_28 = muxlogic i32 %mat_val_30"   --->   Operation 361 'muxlogic' 'muxLogicI1_to_add31_28' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 362 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI2_to_add31_28 = muxlogic i32 %select_ln53_1"   --->   Operation 362 'muxlogic' 'muxLogicI2_to_add31_28' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 363 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_18 = muxlogic i32 %result_17"   --->   Operation 363 'muxlogic' 'muxLogicI0_to_result_18' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 364 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_18 = muxlogic i32 %add31_25"   --->   Operation 364 'muxlogic' 'muxLogicI1_to_result_18' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 365 [1/1] (1.92ns) (share mux size 16)   --->   "%result_18 = fadd i32 %result_17, i32 %add31_25" [kernel_MatMul.cpp:77]   --->   Operation 365 'fadd' 'result_18' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 366 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_26, i32 %empty_215" [kernel_MatMul.cpp:69]   --->   Operation 366 'store' 'store_ln69' <Predicate = true> <Delay = 0.42>

State 18 <SV = 17> <Delay = 2.86>
ST_18 : Operation 367 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_27 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_14_load, i32 %mat_val_29, i32 %select_ln53_2" [kernel_MatMul.cpp:69]   --->   Operation 367 'fmadd' 'add31_27' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 368 [2/2] (2.86ns) (share mux size 16)   --->   "%add31_28 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_15_load, i32 %mat_val_30, i32 %select_ln53_1" [kernel_MatMul.cpp:69]   --->   Operation 368 'fmadd' 'add31_28' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 369 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_19 = muxlogic i32 %result_18"   --->   Operation 369 'muxlogic' 'muxLogicI0_to_result_19' <Predicate = true> <Delay = 0.79>
ST_18 : Operation 370 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_19 = muxlogic i32 %add31_26"   --->   Operation 370 'muxlogic' 'muxLogicI1_to_result_19' <Predicate = true> <Delay = 0.79>
ST_18 : Operation 371 [1/1] (1.92ns) (share mux size 16)   --->   "%result_19 = fadd i32 %result_18, i32 %add31_26" [kernel_MatMul.cpp:77]   --->   Operation 371 'fadd' 'result_19' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 372 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_27, i32 %empty_216" [kernel_MatMul.cpp:69]   --->   Operation 372 'store' 'store_ln69' <Predicate = true> <Delay = 0.42>

State 19 <SV = 18> <Delay = 2.71>
ST_19 : Operation 373 [1/2] (0.28ns) (share mux size 16)   --->   "%add31_28 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_15_load, i32 %mat_val_30, i32 %select_ln53_1" [kernel_MatMul.cpp:69]   --->   Operation 373 'fmadd' 'add31_28' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 374 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_20 = muxlogic i32 %result_19"   --->   Operation 374 'muxlogic' 'muxLogicI0_to_result_20' <Predicate = true> <Delay = 0.79>
ST_19 : Operation 375 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_20 = muxlogic i32 %add31_27"   --->   Operation 375 'muxlogic' 'muxLogicI1_to_result_20' <Predicate = true> <Delay = 0.79>
ST_19 : Operation 376 [1/1] (1.92ns) (share mux size 16)   --->   "%result_20 = fadd i32 %result_19, i32 %add31_27" [kernel_MatMul.cpp:77]   --->   Operation 376 'fadd' 'result_20' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 377 [1/1] (0.42ns)   --->   "%store_ln69 = store i32 %add31_28, i32 %empty_217" [kernel_MatMul.cpp:69]   --->   Operation 377 'store' 'store_ln69' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln63 = br void %VITIS_LOOP_65_5" [kernel_MatMul.cpp:63]   --->   Operation 378 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.71>
ST_20 : Operation 379 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_2_VITIS_LOOP_63_4_str"   --->   Operation 379 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 380 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 380 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 381 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MatMul.cpp:64]   --->   Operation 381 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 382 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI0_to_result_21 = muxlogic i32 %result_20"   --->   Operation 382 'muxlogic' 'muxLogicI0_to_result_21' <Predicate = true> <Delay = 0.79>
ST_20 : Operation 383 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicI1_to_result_21 = muxlogic i32 %add31_28"   --->   Operation 383 'muxlogic' 'muxLogicI1_to_result_21' <Predicate = true> <Delay = 0.79>
ST_20 : Operation 384 [1/1] (1.92ns) (share mux size 16)   --->   "%result_21 = fadd i32 %result_20, i32 %add31_28" [kernel_MatMul.cpp:77]   --->   Operation 384 'fadd' 'result_21' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %result_21" [kernel_MatMul.cpp:80]   --->   Operation 385 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.98>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln80 = muxlogic i32 %bitcast_ln80"   --->   Operation 386 'muxlogic' 'muxLogicFIFOData_to_write_ln80' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>
ST_21 : Operation 387 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %res_stream, i32 %bitcast_ln80" [kernel_MatMul.cpp:80]   --->   Operation 387 'write' 'write_ln80' <Predicate = (!icmp_ln63_1)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_21 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln63 = br void %new.latch.VITIS_LOOP_65_5.split" [kernel_MatMul.cpp:63]   --->   Operation 388 'br' 'br_ln63' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.668ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln63', kernel_MatMul.cpp:63) of constant 0 on local variable 'i', kernel_MatMul.cpp:63 [56]  (0.393 ns)
	'load' operation 10 bit ('i_4_load', kernel_MatMul.cpp:63) on local variable 'i', kernel_MatMul.cpp:63 [96]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln63', kernel_MatMul.cpp:63) [99]  (0.592 ns)
	'select' operation 10 bit ('select_ln53', kernel_MatMul.cpp:53) [100]  (0.374 ns)
	'add' operation 10 bit ('add_ln63', kernel_MatMul.cpp:63) [280]  (0.717 ns)
	'icmp' operation 1 bit ('icmp_ln63_1', kernel_MatMul.cpp:63) [281]  (0.592 ns)

 <State 2>: 1.859ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicFIFOCE_to_mat_stream_read') [120]  (0.790 ns)
	fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) [121]  (1.069 ns)

 <State 3>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add', kernel_MatMul.cpp:69) [129]  (2.861 ns)

 <State 4>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_s', kernel_MatMul.cpp:69) [139]  (2.861 ns)

 <State 5>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_15', kernel_MatMul.cpp:69) [149]  (2.861 ns)

 <State 6>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_16', kernel_MatMul.cpp:69) [159]  (2.861 ns)

 <State 7>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_17', kernel_MatMul.cpp:69) [169]  (2.861 ns)

 <State 8>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_18', kernel_MatMul.cpp:69) [179]  (2.861 ns)

 <State 9>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_19', kernel_MatMul.cpp:69) [189]  (2.861 ns)

 <State 10>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_20', kernel_MatMul.cpp:69) [199]  (2.861 ns)

 <State 11>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_21', kernel_MatMul.cpp:69) [209]  (2.861 ns)

 <State 12>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_22', kernel_MatMul.cpp:69) [219]  (2.861 ns)

 <State 13>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_23', kernel_MatMul.cpp:69) [229]  (2.861 ns)

 <State 14>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_24', kernel_MatMul.cpp:69) [239]  (2.861 ns)

 <State 15>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_25', kernel_MatMul.cpp:69) [249]  (2.861 ns)

 <State 16>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_26', kernel_MatMul.cpp:69) [259]  (2.861 ns)

 <State 17>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_27', kernel_MatMul.cpp:69) [269]  (2.861 ns)

 <State 18>: 2.861ns
The critical path consists of the following:
	'fmadd' operation 32 bit ('add31_28', kernel_MatMul.cpp:69) [279]  (2.861 ns)

 <State 19>: 2.715ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_result_20') [324]  (0.790 ns)
	'fadd' operation 32 bit ('result', kernel_MatMul.cpp:77) [326]  (1.925 ns)

 <State 20>: 2.715ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_result_21') [327]  (0.790 ns)
	'fadd' operation 32 bit ('result', kernel_MatMul.cpp:77) [329]  (1.925 ns)

 <State 21>: 0.987ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln80') [333]  (0.000 ns)
	fifo write operation ('write_ln80', kernel_MatMul.cpp:80) on port 'res_stream' (kernel_MatMul.cpp:80) [334]  (0.987 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
