
RC_circuit_feedback.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009150  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  080092e0  080092e0  000192e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009808  08009808  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009808  08009808  00019808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009810  08009810  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009810  08009810  00019810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009814  08009814  00019814  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009818  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002dd0  200001dc  080099f4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002fac  080099f4  00022fac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a451  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e12  00000000  00000000  0003a65d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d0  00000000  00000000  0003d470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b8  00000000  00000000  0003e840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e38a  00000000  00000000  0003faf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000164dd  00000000  00000000  0005de82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bff32  00000000  00000000  0007435f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00134291  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006668  00000000  00000000  001342e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080092c8 	.word	0x080092c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080092c8 	.word	0x080092c8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee6:	f000 feb8 	bl	8001c5a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eea:	f000 f859 	bl	8000fa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eee:	f000 fa33 	bl	8001358 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ef2:	f000 fa13 	bl	800131c <MX_DMA_Init>
  MX_ADC1_Init();
 8000ef6:	f000 f8af 	bl	8001058 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000efa:	f000 f923 	bl	8001144 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000efe:	f000 f9dd 	bl	80012bc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialize data structures in the ADC module
  adc_init_adc_module();
 8000f02:	f000 fde5 	bl	8001ad0 <adc_init_adc_module>
  // When the buffer fills, the DMA will fire an interrupt
  // In the ISR, it is time to read out the buffer
  // In the ISR, set a flag that there is data to process
  // In the main, process the data
  // Once processed, clear the flag
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc1_buffer, ADC_BUFFER_LENGTH);
 8000f06:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f0a:	491b      	ldr	r1, [pc, #108]	; (8000f78 <main+0x98>)
 8000f0c:	481b      	ldr	r0, [pc, #108]	; (8000f7c <main+0x9c>)
 8000f0e:	f001 fa51 	bl	80023b4 <HAL_ADC_Start_DMA>

  // Start PWM
  HAL_StatusTypeDef status = HAL_TIM_PWM_Start( &htim1, TIM_CHANNEL_1 );
 8000f12:	2100      	movs	r1, #0
 8000f14:	481a      	ldr	r0, [pc, #104]	; (8000f80 <main+0xa0>)
 8000f16:	f003 fe8f 	bl	8004c38 <HAL_TIM_PWM_Start>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
  assert( HAL_OK == status );
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d005      	beq.n	8000f30 <main+0x50>
 8000f24:	4b17      	ldr	r3, [pc, #92]	; (8000f84 <main+0xa4>)
 8000f26:	4a18      	ldr	r2, [pc, #96]	; (8000f88 <main+0xa8>)
 8000f28:	21a2      	movs	r1, #162	; 0xa2
 8000f2a:	4818      	ldr	r0, [pc, #96]	; (8000f8c <main+0xac>)
 8000f2c:	f005 fa86 	bl	800643c <__assert_func>
  TIM1->CCR1 = pwm_calculate_CCRx( PWM_DUTY_CYCLE, PWM_ARRX );
 8000f30:	4c17      	ldr	r4, [pc, #92]	; (8000f90 <main+0xb0>)
 8000f32:	eddf 0a18 	vldr	s1, [pc, #96]	; 8000f94 <main+0xb4>
 8000f36:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8000f3a:	f000 fe43 	bl	8001bc4 <pwm_calculate_CCRx>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	6363      	str	r3, [r4, #52]	; 0x34

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if( data_to_process )
 8000f42:	4b15      	ldr	r3, [pc, #84]	; (8000f98 <main+0xb8>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d00b      	beq.n	8000f62 <main+0x82>
	{
		downsample_adc1_buffer();
 8000f4a:	f000 fae5 	bl	8001518 <downsample_adc1_buffer>
		process_adc_output_codes();
 8000f4e:	f000 fb05 	bl	800155c <process_adc_output_codes>
		data_to_process = false;
 8000f52:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <main+0xb8>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	701a      	strb	r2, [r3, #0]

		convert_data_to_messages_and_queue();
 8000f58:	f000 fb24 	bl	80015a4 <convert_data_to_messages_and_queue>
		queue_is_loaded = true;
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	; (8000f9c <main+0xbc>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	701a      	strb	r2, [r3, #0]
	}

	if( queue_is_loaded )
 8000f62:	4b0e      	ldr	r3, [pc, #56]	; (8000f9c <main+0xbc>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d0eb      	beq.n	8000f42 <main+0x62>
	{
		empty_queue();
 8000f6a:	f000 fa97 	bl	800149c <empty_queue>
		queue_is_loaded = false;
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <main+0xbc>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	701a      	strb	r2, [r3, #0]
	if( data_to_process )
 8000f74:	e7e5      	b.n	8000f42 <main+0x62>
 8000f76:	bf00      	nop
 8000f78:	20000800 	.word	0x20000800
 8000f7c:	20002e1c 	.word	0x20002e1c
 8000f80:	20002ec8 	.word	0x20002ec8
 8000f84:	080092e0 	.word	0x080092e0
 8000f88:	08009390 	.word	0x08009390
 8000f8c:	080092f4 	.word	0x080092f4
 8000f90:	40012c00 	.word	0x40012c00
 8000f94:	477fff00 	.word	0x477fff00
 8000f98:	20002e00 	.word	0x20002e00
 8000f9c:	200007fd 	.word	0x200007fd

08000fa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b0a4      	sub	sp, #144	; 0x90
 8000fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000faa:	2244      	movs	r2, #68	; 0x44
 8000fac:	2100      	movs	r1, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f005 faac 	bl	800650c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fc4:	1d3b      	adds	r3, r7, #4
 8000fc6:	2234      	movs	r2, #52	; 0x34
 8000fc8:	2100      	movs	r1, #0
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f005 fa9e 	bl	800650c <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fd0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000fd4:	f002 fd16 	bl	8003a04 <HAL_PWREx_ControlVoltageScaling>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <SystemClock_Config+0x42>
  {
    Error_Handler();
 8000fde:	f000 fb27 	bl	8001630 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000fe2:	2310      	movs	r3, #16
 8000fe4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000fee:	2360      	movs	r3, #96	; 0x60
 8000ff0:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ff6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f002 fd58 	bl	8003ab0 <HAL_RCC_OscConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001006:	f000 fb13 	bl	8001630 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800100a:	230f      	movs	r3, #15
 800100c:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800100e:	2300      	movs	r3, #0
 8001010:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001012:	2300      	movs	r3, #0
 8001014:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001016:	2300      	movs	r3, #0
 8001018:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800101a:	2300      	movs	r3, #0
 800101c:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800101e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001022:	2100      	movs	r1, #0
 8001024:	4618      	mov	r0, r3
 8001026:	f003 f9a5 	bl	8004374 <HAL_RCC_ClockConfig>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001030:	f000 fafe 	bl	8001630 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 8001034:	f244 0302 	movw	r3, #16386	; 0x4002
 8001038:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800103e:	1d3b      	adds	r3, r7, #4
 8001040:	4618      	mov	r0, r3
 8001042:	f003 fbbb 	bl	80047bc <HAL_RCCEx_PeriphCLKConfig>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800104c:	f000 faf0 	bl	8001630 <Error_Handler>
  }
}
 8001050:	bf00      	nop
 8001052:	3790      	adds	r7, #144	; 0x90
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08a      	sub	sp, #40	; 0x28
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800105e:	f107 031c 	add.w	r3, r7, #28
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800106a:	1d3b      	adds	r3, r7, #4
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
 8001078:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800107a:	4b2f      	ldr	r3, [pc, #188]	; (8001138 <MX_ADC1_Init+0xe0>)
 800107c:	4a2f      	ldr	r2, [pc, #188]	; (800113c <MX_ADC1_Init+0xe4>)
 800107e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001080:	4b2d      	ldr	r3, [pc, #180]	; (8001138 <MX_ADC1_Init+0xe0>)
 8001082:	2200      	movs	r2, #0
 8001084:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001086:	4b2c      	ldr	r3, [pc, #176]	; (8001138 <MX_ADC1_Init+0xe0>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800108c:	4b2a      	ldr	r3, [pc, #168]	; (8001138 <MX_ADC1_Init+0xe0>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001092:	4b29      	ldr	r3, [pc, #164]	; (8001138 <MX_ADC1_Init+0xe0>)
 8001094:	2200      	movs	r2, #0
 8001096:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001098:	4b27      	ldr	r3, [pc, #156]	; (8001138 <MX_ADC1_Init+0xe0>)
 800109a:	2204      	movs	r2, #4
 800109c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800109e:	4b26      	ldr	r3, [pc, #152]	; (8001138 <MX_ADC1_Init+0xe0>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010a4:	4b24      	ldr	r3, [pc, #144]	; (8001138 <MX_ADC1_Init+0xe0>)
 80010a6:	2201      	movs	r2, #1
 80010a8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010aa:	4b23      	ldr	r3, [pc, #140]	; (8001138 <MX_ADC1_Init+0xe0>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010b0:	4b21      	ldr	r3, [pc, #132]	; (8001138 <MX_ADC1_Init+0xe0>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010b8:	4b1f      	ldr	r3, [pc, #124]	; (8001138 <MX_ADC1_Init+0xe0>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010be:	4b1e      	ldr	r3, [pc, #120]	; (8001138 <MX_ADC1_Init+0xe0>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010c4:	4b1c      	ldr	r3, [pc, #112]	; (8001138 <MX_ADC1_Init+0xe0>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010cc:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <MX_ADC1_Init+0xe0>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80010d2:	4b19      	ldr	r3, [pc, #100]	; (8001138 <MX_ADC1_Init+0xe0>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010da:	4817      	ldr	r0, [pc, #92]	; (8001138 <MX_ADC1_Init+0xe0>)
 80010dc:	f001 f81a 	bl	8002114 <HAL_ADC_Init>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80010e6:	f000 faa3 	bl	8001630 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010ee:	f107 031c 	add.w	r3, r7, #28
 80010f2:	4619      	mov	r1, r3
 80010f4:	4810      	ldr	r0, [pc, #64]	; (8001138 <MX_ADC1_Init+0xe0>)
 80010f6:	f001 ff57 	bl	8002fa8 <HAL_ADCEx_MultiModeConfigChannel>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001100:	f000 fa96 	bl	8001630 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001104:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <MX_ADC1_Init+0xe8>)
 8001106:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001108:	2306      	movs	r3, #6
 800110a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800110c:	2300      	movs	r3, #0
 800110e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001110:	237f      	movs	r3, #127	; 0x7f
 8001112:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001114:	2304      	movs	r3, #4
 8001116:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800111c:	1d3b      	adds	r3, r7, #4
 800111e:	4619      	mov	r1, r3
 8001120:	4805      	ldr	r0, [pc, #20]	; (8001138 <MX_ADC1_Init+0xe0>)
 8001122:	f001 fa05 	bl	8002530 <HAL_ADC_ConfigChannel>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800112c:	f000 fa80 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001130:	bf00      	nop
 8001132:	3728      	adds	r7, #40	; 0x28
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	20002e1c 	.word	0x20002e1c
 800113c:	50040000 	.word	0x50040000
 8001140:	14f00020 	.word	0x14f00020

08001144 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b09a      	sub	sp, #104	; 0x68
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800114a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
 8001156:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001158:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001164:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
 8001174:	615a      	str	r2, [r3, #20]
 8001176:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001178:	463b      	mov	r3, r7
 800117a:	222c      	movs	r2, #44	; 0x2c
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f005 f9c4 	bl	800650c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  uint32_t prescaler = pwm_calculate_prescaler( PWM_CLOCK_FREQUENCY_HZ, PWM_PULSE_FREQUENCY_HZ, PWM_ARRX );
 8001184:	ed9f 1a48 	vldr	s2, [pc, #288]	; 80012a8 <MX_TIM1_Init+0x164>
 8001188:	eddf 0a48 	vldr	s1, [pc, #288]	; 80012ac <MX_TIM1_Init+0x168>
 800118c:	ed9f 0a48 	vldr	s0, [pc, #288]	; 80012b0 <MX_TIM1_Init+0x16c>
 8001190:	f000 fce2 	bl	8001b58 <pwm_calculate_prescaler>
 8001194:	6678      	str	r0, [r7, #100]	; 0x64
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001196:	4b47      	ldr	r3, [pc, #284]	; (80012b4 <MX_TIM1_Init+0x170>)
 8001198:	4a47      	ldr	r2, [pc, #284]	; (80012b8 <MX_TIM1_Init+0x174>)
 800119a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = prescaler;
 800119c:	4a45      	ldr	r2, [pc, #276]	; (80012b4 <MX_TIM1_Init+0x170>)
 800119e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80011a0:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a2:	4b44      	ldr	r3, [pc, #272]	; (80012b4 <MX_TIM1_Init+0x170>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80011a8:	4b42      	ldr	r3, [pc, #264]	; (80012b4 <MX_TIM1_Init+0x170>)
 80011aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b0:	4b40      	ldr	r3, [pc, #256]	; (80012b4 <MX_TIM1_Init+0x170>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011b6:	4b3f      	ldr	r3, [pc, #252]	; (80012b4 <MX_TIM1_Init+0x170>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80011bc:	4b3d      	ldr	r3, [pc, #244]	; (80012b4 <MX_TIM1_Init+0x170>)
 80011be:	2280      	movs	r2, #128	; 0x80
 80011c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011c2:	483c      	ldr	r0, [pc, #240]	; (80012b4 <MX_TIM1_Init+0x170>)
 80011c4:	f003 fc80 	bl	8004ac8 <HAL_TIM_Base_Init>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80011ce:	f000 fa2f 	bl	8001630 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011d6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011d8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011dc:	4619      	mov	r1, r3
 80011de:	4835      	ldr	r0, [pc, #212]	; (80012b4 <MX_TIM1_Init+0x170>)
 80011e0:	f003 ff1c 	bl	800501c <HAL_TIM_ConfigClockSource>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 80011ea:	f000 fa21 	bl	8001630 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011ee:	4831      	ldr	r0, [pc, #196]	; (80012b4 <MX_TIM1_Init+0x170>)
 80011f0:	f003 fcc1 	bl	8004b76 <HAL_TIM_PWM_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 80011fa:	f000 fa19 	bl	8001630 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011fe:	2300      	movs	r3, #0
 8001200:	64bb      	str	r3, [r7, #72]	; 0x48
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001202:	2300      	movs	r3, #0
 8001204:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001206:	2300      	movs	r3, #0
 8001208:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800120a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800120e:	4619      	mov	r1, r3
 8001210:	4828      	ldr	r0, [pc, #160]	; (80012b4 <MX_TIM1_Init+0x170>)
 8001212:	f004 fb6f 	bl	80058f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 800121c:	f000 fa08 	bl	8001630 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001220:	2360      	movs	r3, #96	; 0x60
 8001222:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8001224:	2300      	movs	r3, #0
 8001226:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001228:	2300      	movs	r3, #0
 800122a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800122c:	2300      	movs	r3, #0
 800122e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001230:	2300      	movs	r3, #0
 8001232:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001234:	2300      	movs	r3, #0
 8001236:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001238:	2300      	movs	r3, #0
 800123a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800123c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001240:	2200      	movs	r2, #0
 8001242:	4619      	mov	r1, r3
 8001244:	481b      	ldr	r0, [pc, #108]	; (80012b4 <MX_TIM1_Init+0x170>)
 8001246:	f003 fdd5 	bl	8004df4 <HAL_TIM_PWM_ConfigChannel>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001250:	f000 f9ee 	bl	8001630 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001254:	2300      	movs	r3, #0
 8001256:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001258:	2300      	movs	r3, #0
 800125a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800125c:	2300      	movs	r3, #0
 800125e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001264:	2300      	movs	r3, #0
 8001266:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001268:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800126c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001276:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800127a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001280:	2300      	movs	r3, #0
 8001282:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001284:	463b      	mov	r3, r7
 8001286:	4619      	mov	r1, r3
 8001288:	480a      	ldr	r0, [pc, #40]	; (80012b4 <MX_TIM1_Init+0x170>)
 800128a:	f004 fb99 	bl	80059c0 <HAL_TIMEx_ConfigBreakDeadTime>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8001294:	f000 f9cc 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001298:	4806      	ldr	r0, [pc, #24]	; (80012b4 <MX_TIM1_Init+0x170>)
 800129a:	f000 fa81 	bl	80017a0 <HAL_TIM_MspPostInit>

}
 800129e:	bf00      	nop
 80012a0:	3768      	adds	r7, #104	; 0x68
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	477fff00 	.word	0x477fff00
 80012ac:	3dcccccd 	.word	0x3dcccccd
 80012b0:	4a742400 	.word	0x4a742400
 80012b4:	20002ec8 	.word	0x20002ec8
 80012b8:	40012c00 	.word	0x40012c00

080012bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012c0:	4b14      	ldr	r3, [pc, #80]	; (8001314 <MX_USART2_UART_Init+0x58>)
 80012c2:	4a15      	ldr	r2, [pc, #84]	; (8001318 <MX_USART2_UART_Init+0x5c>)
 80012c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012c6:	4b13      	ldr	r3, [pc, #76]	; (8001314 <MX_USART2_UART_Init+0x58>)
 80012c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012ce:	4b11      	ldr	r3, [pc, #68]	; (8001314 <MX_USART2_UART_Init+0x58>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012d4:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <MX_USART2_UART_Init+0x58>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012da:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <MX_USART2_UART_Init+0x58>)
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <MX_USART2_UART_Init+0x58>)
 80012e2:	220c      	movs	r2, #12
 80012e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012e6:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <MX_USART2_UART_Init+0x58>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012ec:	4b09      	ldr	r3, [pc, #36]	; (8001314 <MX_USART2_UART_Init+0x58>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012f2:	4b08      	ldr	r3, [pc, #32]	; (8001314 <MX_USART2_UART_Init+0x58>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012f8:	4b06      	ldr	r3, [pc, #24]	; (8001314 <MX_USART2_UART_Init+0x58>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012fe:	4805      	ldr	r0, [pc, #20]	; (8001314 <MX_USART2_UART_Init+0x58>)
 8001300:	f004 fbd6 	bl	8005ab0 <HAL_UART_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800130a:	f000 f991 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20002f14 	.word	0x20002f14
 8001318:	40004400 	.word	0x40004400

0800131c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001322:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <MX_DMA_Init+0x38>)
 8001324:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001326:	4a0b      	ldr	r2, [pc, #44]	; (8001354 <MX_DMA_Init+0x38>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	6493      	str	r3, [r2, #72]	; 0x48
 800132e:	4b09      	ldr	r3, [pc, #36]	; (8001354 <MX_DMA_Init+0x38>)
 8001330:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	607b      	str	r3, [r7, #4]
 8001338:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	2100      	movs	r1, #0
 800133e:	200b      	movs	r0, #11
 8001340:	f001 ffb1 	bl	80032a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001344:	200b      	movs	r0, #11
 8001346:	f001 ffca 	bl	80032de <HAL_NVIC_EnableIRQ>

}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40021000 	.word	0x40021000

08001358 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800135e:	4b09      	ldr	r3, [pc, #36]	; (8001384 <MX_GPIO_Init+0x2c>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001362:	4a08      	ldr	r2, [pc, #32]	; (8001384 <MX_GPIO_Init+0x2c>)
 8001364:	f043 0301 	orr.w	r3, r3, #1
 8001368:	64d3      	str	r3, [r2, #76]	; 0x4c
 800136a:	4b06      	ldr	r3, [pc, #24]	; (8001384 <MX_GPIO_Init+0x2c>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]

}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40021000 	.word	0x40021000

08001388 <prepare_message>:
 * HUART2
 */


static void prepare_message(char* message, uint32_t message_length, float data)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	ed87 0a01 	vstr	s0, [r7, #4]
	// Only accept values below 10.0f
	float dividend = data / ( 10.0f );
 8001396:	ed97 7a01 	vldr	s14, [r7, #4]
 800139a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800139e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a2:	edc7 7a05 	vstr	s15, [r7, #20]
	assert( dividend < 10.0f );
 80013a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80013aa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80013ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b6:	d406      	bmi.n	80013c6 <prepare_message+0x3e>
 80013b8:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <prepare_message+0x70>)
 80013ba:	4a10      	ldr	r2, [pc, #64]	; (80013fc <prepare_message+0x74>)
 80013bc:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
 80013c0:	480f      	ldr	r0, [pc, #60]	; (8001400 <prepare_message+0x78>)
 80013c2:	f005 f83b 	bl	800643c <__assert_func>

	// Copy the data
	int sprintf_return = sprintf(message, "%.3f,", data);
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7ff f8be 	bl	8000548 <__aeabi_f2d>
 80013cc:	4602      	mov	r2, r0
 80013ce:	460b      	mov	r3, r1
 80013d0:	490c      	ldr	r1, [pc, #48]	; (8001404 <prepare_message+0x7c>)
 80013d2:	68f8      	ldr	r0, [r7, #12]
 80013d4:	f005 fe66 	bl	80070a4 <siprintf>
 80013d8:	6138      	str	r0, [r7, #16]
	assert(sprintf_return == message_length);
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d006      	beq.n	80013f0 <prepare_message+0x68>
 80013e2:	4b09      	ldr	r3, [pc, #36]	; (8001408 <prepare_message+0x80>)
 80013e4:	4a05      	ldr	r2, [pc, #20]	; (80013fc <prepare_message+0x74>)
 80013e6:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 80013ea:	4805      	ldr	r0, [pc, #20]	; (8001400 <prepare_message+0x78>)
 80013ec:	f005 f826 	bl	800643c <__assert_func>
}
 80013f0:	bf00      	nop
 80013f2:	3718      	adds	r7, #24
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	08009308 	.word	0x08009308
 80013fc:	08009398 	.word	0x08009398
 8001400:	080092f4 	.word	0x080092f4
 8001404:	0800931c 	.word	0x0800931c
 8001408:	08009324 	.word	0x08009324

0800140c <queue_message>:


static void queue_message(char* message, uint32_t message_length)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
	 * If the queue is not emptied before adding more messages, a Hard Fault will occur.
	 * Therefore, queue_is_full was added.
	 * If the queue_is_full, another message cannot be added.
	 * queue_is_full will be reset the next time that the queue is emptied.
	 */
	if( !queue_is_full )
 8001416:	4b12      	ldr	r3, [pc, #72]	; (8001460 <queue_message+0x54>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	f083 0301 	eor.w	r3, r3, #1
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2b00      	cmp	r3, #0
 8001422:	d011      	beq.n	8001448 <queue_message+0x3c>
	{
		memcpy(message_queue[message_queue_length], message, message_length);
 8001424:	4b0f      	ldr	r3, [pc, #60]	; (8001464 <queue_message+0x58>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	4613      	mov	r3, r2
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	4413      	add	r3, r2
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	4a0d      	ldr	r2, [pc, #52]	; (8001468 <queue_message+0x5c>)
 8001432:	4413      	add	r3, r2
 8001434:	683a      	ldr	r2, [r7, #0]
 8001436:	6879      	ldr	r1, [r7, #4]
 8001438:	4618      	mov	r0, r3
 800143a:	f005 f859 	bl	80064f0 <memcpy>
		message_queue_length++;
 800143e:	4b09      	ldr	r3, [pc, #36]	; (8001464 <queue_message+0x58>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	3301      	adds	r3, #1
 8001444:	4a07      	ldr	r2, [pc, #28]	; (8001464 <queue_message+0x58>)
 8001446:	6013      	str	r3, [r2, #0]
	}

	if( message_queue_length == ( MESSAGE_QUEUE_LENGTH - 1 ) )
 8001448:	4b06      	ldr	r3, [pc, #24]	; (8001464 <queue_message+0x58>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2bff      	cmp	r3, #255	; 0xff
 800144e:	d102      	bne.n	8001456 <queue_message+0x4a>
	{
		queue_is_full = true;
 8001450:	4b03      	ldr	r3, [pc, #12]	; (8001460 <queue_message+0x54>)
 8001452:	2201      	movs	r2, #1
 8001454:	701a      	strb	r2, [r3, #0]
	}
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	200007fc 	.word	0x200007fc
 8001464:	200007f8 	.word	0x200007f8
 8001468:	200001f8 	.word	0x200001f8

0800146c <dispatch_message_from_huart2>:


static HAL_StatusTypeDef dispatch_message_from_huart2(char* message, uint32_t message_length)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001476:	2300      	movs	r3, #0
 8001478:	73fb      	strb	r3, [r7, #15]
	status = HAL_UART_Transmit(&huart2, (uint8_t*) message, message_length, USART2_TIMEOUT);
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	b29a      	uxth	r2, r3
 800147e:	f242 7310 	movw	r3, #10000	; 0x2710
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	4804      	ldr	r0, [pc, #16]	; (8001498 <dispatch_message_from_huart2+0x2c>)
 8001486:	f004 fb61 	bl	8005b4c <HAL_UART_Transmit>
 800148a:	4603      	mov	r3, r0
 800148c:	73fb      	strb	r3, [r7, #15]
	return status;
 800148e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001490:	4618      	mov	r0, r3
 8001492:	3710      	adds	r7, #16
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	20002f14 	.word	0x20002f14

0800149c <empty_queue>:


static void empty_queue(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_OK;
 80014a2:	2300      	movs	r3, #0
 80014a4:	70fb      	strb	r3, [r7, #3]
	for( uint32_t i = 0u; i < message_queue_length; i++ )
 80014a6:	2300      	movs	r3, #0
 80014a8:	607b      	str	r3, [r7, #4]
 80014aa:	e019      	b.n	80014e0 <empty_queue+0x44>
	{
		status = dispatch_message_from_huart2(message_queue[i], MESSAGE_LENGTH);
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	4613      	mov	r3, r2
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	4413      	add	r3, r2
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	4a12      	ldr	r2, [pc, #72]	; (8001500 <empty_queue+0x64>)
 80014b8:	4413      	add	r3, r2
 80014ba:	2106      	movs	r1, #6
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ffd5 	bl	800146c <dispatch_message_from_huart2>
 80014c2:	4603      	mov	r3, r0
 80014c4:	70fb      	strb	r3, [r7, #3]
		assert( HAL_OK == status );
 80014c6:	78fb      	ldrb	r3, [r7, #3]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d006      	beq.n	80014da <empty_queue+0x3e>
 80014cc:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <empty_queue+0x68>)
 80014ce:	4a0e      	ldr	r2, [pc, #56]	; (8001508 <empty_queue+0x6c>)
 80014d0:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
 80014d4:	480d      	ldr	r0, [pc, #52]	; (800150c <empty_queue+0x70>)
 80014d6:	f004 ffb1 	bl	800643c <__assert_func>
	for( uint32_t i = 0u; i < message_queue_length; i++ )
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	3301      	adds	r3, #1
 80014de:	607b      	str	r3, [r7, #4]
 80014e0:	4b0b      	ldr	r3, [pc, #44]	; (8001510 <empty_queue+0x74>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d3e0      	bcc.n	80014ac <empty_queue+0x10>
	}
	message_queue_length = 0u;
 80014ea:	4b09      	ldr	r3, [pc, #36]	; (8001510 <empty_queue+0x74>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
	queue_is_full = false;
 80014f0:	4b08      	ldr	r3, [pc, #32]	; (8001514 <empty_queue+0x78>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
}
 80014f6:	bf00      	nop
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	200001f8 	.word	0x200001f8
 8001504:	080092e0 	.word	0x080092e0
 8001508:	080093a8 	.word	0x080093a8
 800150c:	080092f4 	.word	0x080092f4
 8001510:	200007f8 	.word	0x200007f8
 8001514:	200007fc 	.word	0x200007fc

08001518 <downsample_adc1_buffer>:
 * ADC1
 */


static void downsample_adc1_buffer(void)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
	for( uint32_t i = 0u; i < ADC_BUFFER_LENGTH; i += DOWNSAMPLE_FACTOR )
 800151e:	2300      	movs	r3, #0
 8001520:	607b      	str	r3, [r7, #4]
 8001522:	e00b      	b.n	800153c <downsample_adc1_buffer+0x24>
	{
		adc1_buffer_downsampled[i/DOWNSAMPLE_FACTOR] = adc1_buffer[i];
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	091b      	lsrs	r3, r3, #4
 8001528:	490a      	ldr	r1, [pc, #40]	; (8001554 <downsample_adc1_buffer+0x3c>)
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8001530:	4a09      	ldr	r2, [pc, #36]	; (8001558 <downsample_adc1_buffer+0x40>)
 8001532:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for( uint32_t i = 0u; i < ADC_BUFFER_LENGTH; i += DOWNSAMPLE_FACTOR )
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	3310      	adds	r3, #16
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001542:	d3ef      	bcc.n	8001524 <downsample_adc1_buffer+0xc>
	}
}
 8001544:	bf00      	nop
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	20000800 	.word	0x20000800
 8001558:	20002800 	.word	0x20002800

0800155c <process_adc_output_codes>:


static void process_adc_output_codes(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
	for( uint32_t i = 0u; i < ADC_BUFFER_DOWNSAMPLED_LENGTH; i++ )
 8001562:	2300      	movs	r3, #0
 8001564:	607b      	str	r3, [r7, #4]
 8001566:	e011      	b.n	800158c <process_adc_output_codes+0x30>
	{
		adc1_voltage[i] = adc_calculate_voltage_from_output_code( (uint32_t) adc1_buffer_downsampled[i] );
 8001568:	4a0c      	ldr	r2, [pc, #48]	; (800159c <process_adc_output_codes+0x40>)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001570:	4618      	mov	r0, r3
 8001572:	f000 fac5 	bl	8001b00 <adc_calculate_voltage_from_output_code>
 8001576:	eef0 7a40 	vmov.f32	s15, s0
 800157a:	4a09      	ldr	r2, [pc, #36]	; (80015a0 <process_adc_output_codes+0x44>)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	4413      	add	r3, r2
 8001582:	edc3 7a00 	vstr	s15, [r3]
	for( uint32_t i = 0u; i < ADC_BUFFER_DOWNSAMPLED_LENGTH; i++ )
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	3301      	adds	r3, #1
 800158a:	607b      	str	r3, [r7, #4]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2bff      	cmp	r3, #255	; 0xff
 8001590:	d9ea      	bls.n	8001568 <process_adc_output_codes+0xc>
	}
}
 8001592:	bf00      	nop
 8001594:	bf00      	nop
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20002800 	.word	0x20002800
 80015a0:	20002a00 	.word	0x20002a00

080015a4 <convert_data_to_messages_and_queue>:


static void convert_data_to_messages_and_queue(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
	char message[MESSAGE_LENGTH];
	for( uint32_t i = 0u; i < MESSAGE_QUEUE_LENGTH; i++ )
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	e014      	b.n	80015da <convert_data_to_messages_and_queue+0x36>
	{
		prepare_message(message, MESSAGE_LENGTH, adc1_voltage[i]);
 80015b0:	4a0e      	ldr	r2, [pc, #56]	; (80015ec <convert_data_to_messages_and_queue+0x48>)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	edd3 7a00 	vldr	s15, [r3]
 80015bc:	1d3b      	adds	r3, r7, #4
 80015be:	eeb0 0a67 	vmov.f32	s0, s15
 80015c2:	2106      	movs	r1, #6
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff fedf 	bl	8001388 <prepare_message>
		queue_message(message, MESSAGE_LENGTH);
 80015ca:	1d3b      	adds	r3, r7, #4
 80015cc:	2106      	movs	r1, #6
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff ff1c 	bl	800140c <queue_message>
	for( uint32_t i = 0u; i < MESSAGE_QUEUE_LENGTH; i++ )
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	3301      	adds	r3, #1
 80015d8:	60fb      	str	r3, [r7, #12]
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	2bff      	cmp	r3, #255	; 0xff
 80015de:	d9e7      	bls.n	80015b0 <convert_data_to_messages_and_queue+0xc>
	}
}
 80015e0:	bf00      	nop
 80015e2:	bf00      	nop
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20002a00 	.word	0x20002a00

080015f0 <HAL_ADC_ConvHalfCpltCallback>:


// Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  data_to_process = true;
 80015f8:	4b04      	ldr	r3, [pc, #16]	; (800160c <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 80015fa:	2201      	movs	r2, #1
 80015fc:	701a      	strb	r2, [r3, #0]
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	20002e00 	.word	0x20002e00

08001610 <HAL_ADC_ConvCpltCallback>:


// Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  data_to_process = true;
 8001618:	4b04      	ldr	r3, [pc, #16]	; (800162c <HAL_ADC_ConvCpltCallback+0x1c>)
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20002e00 	.word	0x20002e00

08001630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001634:	b672      	cpsid	i
}
 8001636:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001638:	e7fe      	b.n	8001638 <Error_Handler+0x8>
	...

0800163c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001642:	4b0f      	ldr	r3, [pc, #60]	; (8001680 <HAL_MspInit+0x44>)
 8001644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001646:	4a0e      	ldr	r2, [pc, #56]	; (8001680 <HAL_MspInit+0x44>)
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	6613      	str	r3, [r2, #96]	; 0x60
 800164e:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <HAL_MspInit+0x44>)
 8001650:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800165a:	4b09      	ldr	r3, [pc, #36]	; (8001680 <HAL_MspInit+0x44>)
 800165c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800165e:	4a08      	ldr	r2, [pc, #32]	; (8001680 <HAL_MspInit+0x44>)
 8001660:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001664:	6593      	str	r3, [r2, #88]	; 0x58
 8001666:	4b06      	ldr	r3, [pc, #24]	; (8001680 <HAL_MspInit+0x44>)
 8001668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800166a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166e:	603b      	str	r3, [r7, #0]
 8001670:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	40021000 	.word	0x40021000

08001684 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08a      	sub	sp, #40	; 0x28
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a2b      	ldr	r2, [pc, #172]	; (8001750 <HAL_ADC_MspInit+0xcc>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d14f      	bne.n	8001746 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80016a6:	4b2b      	ldr	r3, [pc, #172]	; (8001754 <HAL_ADC_MspInit+0xd0>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016aa:	4a2a      	ldr	r2, [pc, #168]	; (8001754 <HAL_ADC_MspInit+0xd0>)
 80016ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016b2:	4b28      	ldr	r3, [pc, #160]	; (8001754 <HAL_ADC_MspInit+0xd0>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80016ba:	613b      	str	r3, [r7, #16]
 80016bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016be:	4b25      	ldr	r3, [pc, #148]	; (8001754 <HAL_ADC_MspInit+0xd0>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c2:	4a24      	ldr	r2, [pc, #144]	; (8001754 <HAL_ADC_MspInit+0xd0>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ca:	4b22      	ldr	r3, [pc, #136]	; (8001754 <HAL_ADC_MspInit+0xd0>)
 80016cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-CK_IN     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016d6:	2301      	movs	r3, #1
 80016d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80016da:	230b      	movs	r3, #11
 80016dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	4619      	mov	r1, r3
 80016e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ec:	f002 f80a 	bl	8003704 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80016f0:	4b19      	ldr	r3, [pc, #100]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 80016f2:	4a1a      	ldr	r2, [pc, #104]	; (800175c <HAL_ADC_MspInit+0xd8>)
 80016f4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80016f6:	4b18      	ldr	r3, [pc, #96]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016fc:	4b16      	ldr	r3, [pc, #88]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001702:	4b15      	ldr	r3, [pc, #84]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 8001704:	2200      	movs	r2, #0
 8001706:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001708:	4b13      	ldr	r3, [pc, #76]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 800170a:	2280      	movs	r2, #128	; 0x80
 800170c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800170e:	4b12      	ldr	r3, [pc, #72]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 8001710:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001714:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001716:	4b10      	ldr	r3, [pc, #64]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 8001718:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800171c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800171e:	4b0e      	ldr	r3, [pc, #56]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 8001720:	2220      	movs	r2, #32
 8001722:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001724:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 8001726:	2200      	movs	r2, #0
 8001728:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800172a:	480b      	ldr	r0, [pc, #44]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 800172c:	f001 fdf2 	bl	8003314 <HAL_DMA_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8001736:	f7ff ff7b 	bl	8001630 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a06      	ldr	r2, [pc, #24]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 800173e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001740:	4a05      	ldr	r2, [pc, #20]	; (8001758 <HAL_ADC_MspInit+0xd4>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001746:	bf00      	nop
 8001748:	3728      	adds	r7, #40	; 0x28
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	50040000 	.word	0x50040000
 8001754:	40021000 	.word	0x40021000
 8001758:	20002e80 	.word	0x20002e80
 800175c:	40020008 	.word	0x40020008

08001760 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001760:	b480      	push	{r7}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a0a      	ldr	r2, [pc, #40]	; (8001798 <HAL_TIM_Base_MspInit+0x38>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d10b      	bne.n	800178a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001772:	4b0a      	ldr	r3, [pc, #40]	; (800179c <HAL_TIM_Base_MspInit+0x3c>)
 8001774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001776:	4a09      	ldr	r2, [pc, #36]	; (800179c <HAL_TIM_Base_MspInit+0x3c>)
 8001778:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800177c:	6613      	str	r3, [r2, #96]	; 0x60
 800177e:	4b07      	ldr	r3, [pc, #28]	; (800179c <HAL_TIM_Base_MspInit+0x3c>)
 8001780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001782:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800178a:	bf00      	nop
 800178c:	3714      	adds	r7, #20
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	40012c00 	.word	0x40012c00
 800179c:	40021000 	.word	0x40021000

080017a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b088      	sub	sp, #32
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	f107 030c 	add.w	r3, r7, #12
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a12      	ldr	r2, [pc, #72]	; (8001808 <HAL_TIM_MspPostInit+0x68>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d11d      	bne.n	80017fe <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c2:	4b12      	ldr	r3, [pc, #72]	; (800180c <HAL_TIM_MspPostInit+0x6c>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c6:	4a11      	ldr	r2, [pc, #68]	; (800180c <HAL_TIM_MspPostInit+0x6c>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ce:	4b0f      	ldr	r3, [pc, #60]	; (800180c <HAL_TIM_MspPostInit+0x6c>)
 80017d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	60bb      	str	r3, [r7, #8]
 80017d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80017da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	2302      	movs	r3, #2
 80017e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80017ec:	2301      	movs	r3, #1
 80017ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f0:	f107 030c 	add.w	r3, r7, #12
 80017f4:	4619      	mov	r1, r3
 80017f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017fa:	f001 ff83 	bl	8003704 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80017fe:	bf00      	nop
 8001800:	3720      	adds	r7, #32
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40012c00 	.word	0x40012c00
 800180c:	40021000 	.word	0x40021000

08001810 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08a      	sub	sp, #40	; 0x28
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001818:	f107 0314 	add.w	r3, r7, #20
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a20      	ldr	r2, [pc, #128]	; (80018b0 <HAL_UART_MspInit+0xa0>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d13a      	bne.n	80018a8 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001832:	4b20      	ldr	r3, [pc, #128]	; (80018b4 <HAL_UART_MspInit+0xa4>)
 8001834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001836:	4a1f      	ldr	r2, [pc, #124]	; (80018b4 <HAL_UART_MspInit+0xa4>)
 8001838:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800183c:	6593      	str	r3, [r2, #88]	; 0x58
 800183e:	4b1d      	ldr	r3, [pc, #116]	; (80018b4 <HAL_UART_MspInit+0xa4>)
 8001840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	613b      	str	r3, [r7, #16]
 8001848:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184a:	4b1a      	ldr	r3, [pc, #104]	; (80018b4 <HAL_UART_MspInit+0xa4>)
 800184c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184e:	4a19      	ldr	r2, [pc, #100]	; (80018b4 <HAL_UART_MspInit+0xa4>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001856:	4b17      	ldr	r3, [pc, #92]	; (80018b4 <HAL_UART_MspInit+0xa4>)
 8001858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001862:	2304      	movs	r3, #4
 8001864:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001866:	2302      	movs	r3, #2
 8001868:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800186e:	2303      	movs	r3, #3
 8001870:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001872:	2307      	movs	r3, #7
 8001874:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4619      	mov	r1, r3
 800187c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001880:	f001 ff40 	bl	8003704 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001884:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001888:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188a:	2302      	movs	r3, #2
 800188c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188e:	2300      	movs	r3, #0
 8001890:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001892:	2303      	movs	r3, #3
 8001894:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001896:	2303      	movs	r3, #3
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189a:	f107 0314 	add.w	r3, r7, #20
 800189e:	4619      	mov	r1, r3
 80018a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a4:	f001 ff2e 	bl	8003704 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018a8:	bf00      	nop
 80018aa:	3728      	adds	r7, #40	; 0x28
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40004400 	.word	0x40004400
 80018b4:	40021000 	.word	0x40021000

080018b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018bc:	e7fe      	b.n	80018bc <NMI_Handler+0x4>

080018be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018be:	b480      	push	{r7}
 80018c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018c2:	e7fe      	b.n	80018c2 <HardFault_Handler+0x4>

080018c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018c8:	e7fe      	b.n	80018c8 <MemManage_Handler+0x4>

080018ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ce:	e7fe      	b.n	80018ce <BusFault_Handler+0x4>

080018d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018d4:	e7fe      	b.n	80018d4 <UsageFault_Handler+0x4>

080018d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018d6:	b480      	push	{r7}
 80018d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018da:	bf00      	nop
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr

080018e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr

080018f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr

08001900 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001904:	f000 f9fe 	bl	8001d04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}

0800190c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001910:	4802      	ldr	r0, [pc, #8]	; (800191c <DMA1_Channel1_IRQHandler+0x10>)
 8001912:	f001 fe17 	bl	8003544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20002e80 	.word	0x20002e80

08001920 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
	return 1;
 8001924:	2301      	movs	r3, #1
}
 8001926:	4618      	mov	r0, r3
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <_kill>:

int _kill(int pid, int sig)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800193a:	f004 fd9d 	bl	8006478 <__errno>
 800193e:	4603      	mov	r3, r0
 8001940:	2216      	movs	r2, #22
 8001942:	601a      	str	r2, [r3, #0]
	return -1;
 8001944:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001948:	4618      	mov	r0, r3
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}

08001950 <_exit>:

void _exit (int status)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001958:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f7ff ffe7 	bl	8001930 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001962:	e7fe      	b.n	8001962 <_exit+0x12>

08001964 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
 8001974:	e00a      	b.n	800198c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001976:	f3af 8000 	nop.w
 800197a:	4601      	mov	r1, r0
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	1c5a      	adds	r2, r3, #1
 8001980:	60ba      	str	r2, [r7, #8]
 8001982:	b2ca      	uxtb	r2, r1
 8001984:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	3301      	adds	r3, #1
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	429a      	cmp	r2, r3
 8001992:	dbf0      	blt.n	8001976 <_read+0x12>
	}

return len;
 8001994:	687b      	ldr	r3, [r7, #4]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b086      	sub	sp, #24
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	60f8      	str	r0, [r7, #12]
 80019a6:	60b9      	str	r1, [r7, #8]
 80019a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]
 80019ae:	e009      	b.n	80019c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	1c5a      	adds	r2, r3, #1
 80019b4:	60ba      	str	r2, [r7, #8]
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	3301      	adds	r3, #1
 80019c2:	617b      	str	r3, [r7, #20]
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	dbf1      	blt.n	80019b0 <_write+0x12>
	}
	return len;
 80019cc:	687b      	ldr	r3, [r7, #4]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3718      	adds	r7, #24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <_close>:

int _close(int file)
{
 80019d6:	b480      	push	{r7}
 80019d8:	b083      	sub	sp, #12
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
	return -1;
 80019de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b083      	sub	sp, #12
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
 80019f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019fe:	605a      	str	r2, [r3, #4]
	return 0;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <_isatty>:

int _isatty(int file)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	b083      	sub	sp, #12
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
	return 1;
 8001a16:	2301      	movs	r3, #1
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
	return 0;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3714      	adds	r7, #20
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
	...

08001a40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a48:	4a14      	ldr	r2, [pc, #80]	; (8001a9c <_sbrk+0x5c>)
 8001a4a:	4b15      	ldr	r3, [pc, #84]	; (8001aa0 <_sbrk+0x60>)
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a54:	4b13      	ldr	r3, [pc, #76]	; (8001aa4 <_sbrk+0x64>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d102      	bne.n	8001a62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a5c:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <_sbrk+0x64>)
 8001a5e:	4a12      	ldr	r2, [pc, #72]	; (8001aa8 <_sbrk+0x68>)
 8001a60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a62:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <_sbrk+0x64>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4413      	add	r3, r2
 8001a6a:	693a      	ldr	r2, [r7, #16]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d207      	bcs.n	8001a80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a70:	f004 fd02 	bl	8006478 <__errno>
 8001a74:	4603      	mov	r3, r0
 8001a76:	220c      	movs	r2, #12
 8001a78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a7e:	e009      	b.n	8001a94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a80:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <_sbrk+0x64>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a86:	4b07      	ldr	r3, [pc, #28]	; (8001aa4 <_sbrk+0x64>)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	4a05      	ldr	r2, [pc, #20]	; (8001aa4 <_sbrk+0x64>)
 8001a90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a92:	68fb      	ldr	r3, [r7, #12]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	2000a000 	.word	0x2000a000
 8001aa0:	00000400 	.word	0x00000400
 8001aa4:	20002e04 	.word	0x20002e04
 8001aa8:	20002fb0 	.word	0x20002fb0

08001aac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <SystemInit+0x20>)
 8001ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ab6:	4a05      	ldr	r2, [pc, #20]	; (8001acc <SystemInit+0x20>)
 8001ab8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001abc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	e000ed00 	.word	0xe000ed00

08001ad0 <adc_init_adc_module>:

adc_t adc_1 = {0};


void adc_init_adc_module( void )
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
	adc_1.reference_voltage = VREF;
 8001ad4:	4b07      	ldr	r3, [pc, #28]	; (8001af4 <adc_init_adc_module+0x24>)
 8001ad6:	4a08      	ldr	r2, [pc, #32]	; (8001af8 <adc_init_adc_module+0x28>)
 8001ad8:	601a      	str	r2, [r3, #0]
	adc_1.output_code_range = OUTPUT_CODE_RANGE;
 8001ada:	4b06      	ldr	r3, [pc, #24]	; (8001af4 <adc_init_adc_module+0x24>)
 8001adc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ae0:	605a      	str	r2, [r3, #4]
	adc_1.single_lsb = SINGLE_LSB;
 8001ae2:	4b04      	ldr	r3, [pc, #16]	; (8001af4 <adc_init_adc_module+0x24>)
 8001ae4:	4a05      	ldr	r2, [pc, #20]	; (8001afc <adc_init_adc_module+0x2c>)
 8001ae6:	609a      	str	r2, [r3, #8]
}
 8001ae8:	bf00      	nop
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	20002e08 	.word	0x20002e08
 8001af8:	40666666 	.word	0x40666666
 8001afc:	3a666666 	.word	0x3a666666

08001b00 <adc_calculate_voltage_from_output_code>:


float adc_calculate_voltage_from_output_code( uint32_t output_code )
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
	// It is not necessary to check that the output code is non-negative because it is an unsigned integer
	assert(output_code <= adc_1.output_code_range);
 8001b08:	4b0f      	ldr	r3, [pc, #60]	; (8001b48 <adc_calculate_voltage_from_output_code+0x48>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d905      	bls.n	8001b1e <adc_calculate_voltage_from_output_code+0x1e>
 8001b12:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <adc_calculate_voltage_from_output_code+0x4c>)
 8001b14:	4a0e      	ldr	r2, [pc, #56]	; (8001b50 <adc_calculate_voltage_from_output_code+0x50>)
 8001b16:	211a      	movs	r1, #26
 8001b18:	480e      	ldr	r0, [pc, #56]	; (8001b54 <adc_calculate_voltage_from_output_code+0x54>)
 8001b1a:	f004 fc8f 	bl	800643c <__assert_func>
	float voltage = adc_1.single_lsb * (float) output_code;
 8001b1e:	4b0a      	ldr	r3, [pc, #40]	; (8001b48 <adc_calculate_voltage_from_output_code+0x48>)
 8001b20:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	ee07 3a90 	vmov	s15, r3
 8001b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b32:	edc7 7a03 	vstr	s15, [r7, #12]
	return voltage;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	ee07 3a90 	vmov	s15, r3
}
 8001b3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b40:	3710      	adds	r7, #16
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20002e08 	.word	0x20002e08
 8001b4c:	08009348 	.word	0x08009348
 8001b50:	080093fc 	.word	0x080093fc
 8001b54:	08009370 	.word	0x08009370

08001b58 <pwm_calculate_prescaler>:
* F_PWM = ( F_CLK )/( ( ARR + 1 ) * ( PSC + 1 ) )
* ( ARR + 1 ) * ( PSC + 1 ) = ( F_CLK ) / ( F_PWM )
* PSC = ( ( F_CLK ) / ( ( F_PWM ) * ( ARR + 1 ) ) ) - 1
*/
uint32_t pwm_calculate_prescaler(float clock_frequency_Hz, float pulse_frequency_Hz, float auto_reload)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b62:	edc7 0a02 	vstr	s1, [r7, #8]
 8001b66:	ed87 1a01 	vstr	s2, [r7, #4]
	return floor( ( clock_frequency_Hz ) / ( ( pulse_frequency_Hz ) * ( auto_reload + 1 ) ) ) - 1u;
 8001b6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001b76:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b7e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b82:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001b86:	ee16 0a90 	vmov	r0, s13
 8001b8a:	f7fe fcdd 	bl	8000548 <__aeabi_f2d>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	460b      	mov	r3, r1
 8001b92:	ec43 2b10 	vmov	d0, r2, r3
 8001b96:	f007 fb17 	bl	80091c8 <floor>
 8001b9a:	ec51 0b10 	vmov	r0, r1, d0
 8001b9e:	f04f 0200 	mov.w	r2, #0
 8001ba2:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <pwm_calculate_prescaler+0x68>)
 8001ba4:	f7fe fb70 	bl	8000288 <__aeabi_dsub>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	4610      	mov	r0, r2
 8001bae:	4619      	mov	r1, r3
 8001bb0:	f7fe fffa 	bl	8000ba8 <__aeabi_d2uiz>
 8001bb4:	4603      	mov	r3, r0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	3ff00000 	.word	0x3ff00000

08001bc4 <pwm_calculate_CCRx>:
* Calculate CCRx
* DUTY_CYCLE = ( CCRx ) / ( ARRx )
* CCRx = ( DUTY_CYCLE ) * ( ARRx )
*/
uint32_t pwm_calculate_CCRx(float duty_cycle, float auto_reload)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	ed87 0a01 	vstr	s0, [r7, #4]
 8001bce:	edc7 0a00 	vstr	s1, [r7]
	return floor( duty_cycle * auto_reload );
 8001bd2:	ed97 7a01 	vldr	s14, [r7, #4]
 8001bd6:	edd7 7a00 	vldr	s15, [r7]
 8001bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bde:	ee17 0a90 	vmov	r0, s15
 8001be2:	f7fe fcb1 	bl	8000548 <__aeabi_f2d>
 8001be6:	4602      	mov	r2, r0
 8001be8:	460b      	mov	r3, r1
 8001bea:	ec43 2b10 	vmov	d0, r2, r3
 8001bee:	f007 faeb 	bl	80091c8 <floor>
 8001bf2:	ec53 2b10 	vmov	r2, r3, d0
 8001bf6:	4610      	mov	r0, r2
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	f7fe ffd5 	bl	8000ba8 <__aeabi_d2uiz>
 8001bfe:	4603      	mov	r3, r0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c40 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c0c:	f7ff ff4e 	bl	8001aac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c10:	480c      	ldr	r0, [pc, #48]	; (8001c44 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c12:	490d      	ldr	r1, [pc, #52]	; (8001c48 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c14:	4a0d      	ldr	r2, [pc, #52]	; (8001c4c <LoopForever+0xe>)
  movs r3, #0
 8001c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c18:	e002      	b.n	8001c20 <LoopCopyDataInit>

08001c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c1e:	3304      	adds	r3, #4

08001c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c24:	d3f9      	bcc.n	8001c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c26:	4a0a      	ldr	r2, [pc, #40]	; (8001c50 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c28:	4c0a      	ldr	r4, [pc, #40]	; (8001c54 <LoopForever+0x16>)
  movs r3, #0
 8001c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c2c:	e001      	b.n	8001c32 <LoopFillZerobss>

08001c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c30:	3204      	adds	r2, #4

08001c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c34:	d3fb      	bcc.n	8001c2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c36:	f004 fc37 	bl	80064a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c3a:	f7ff f951 	bl	8000ee0 <main>

08001c3e <LoopForever>:

LoopForever:
    b LoopForever
 8001c3e:	e7fe      	b.n	8001c3e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c40:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c48:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001c4c:	08009818 	.word	0x08009818
  ldr r2, =_sbss
 8001c50:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001c54:	20002fac 	.word	0x20002fac

08001c58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c58:	e7fe      	b.n	8001c58 <ADC1_2_IRQHandler>

08001c5a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b082      	sub	sp, #8
 8001c5e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c60:	2300      	movs	r3, #0
 8001c62:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c64:	2003      	movs	r0, #3
 8001c66:	f001 fb13 	bl	8003290 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	f000 f80e 	bl	8001c8c <HAL_InitTick>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d002      	beq.n	8001c7c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	71fb      	strb	r3, [r7, #7]
 8001c7a:	e001      	b.n	8001c80 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c7c:	f7ff fcde 	bl	800163c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c80:	79fb      	ldrb	r3, [r7, #7]
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c94:	2300      	movs	r3, #0
 8001c96:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c98:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <HAL_InitTick+0x6c>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d023      	beq.n	8001ce8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001ca0:	4b16      	ldr	r3, [pc, #88]	; (8001cfc <HAL_InitTick+0x70>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4b14      	ldr	r3, [pc, #80]	; (8001cf8 <HAL_InitTick+0x6c>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	4619      	mov	r1, r3
 8001caa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cae:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f001 fb1f 	bl	80032fa <HAL_SYSTICK_Config>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d10f      	bne.n	8001ce2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2b0f      	cmp	r3, #15
 8001cc6:	d809      	bhi.n	8001cdc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001cd0:	f001 fae9 	bl	80032a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cd4:	4a0a      	ldr	r2, [pc, #40]	; (8001d00 <HAL_InitTick+0x74>)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6013      	str	r3, [r2, #0]
 8001cda:	e007      	b.n	8001cec <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	73fb      	strb	r3, [r7, #15]
 8001ce0:	e004      	b.n	8001cec <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	73fb      	strb	r3, [r7, #15]
 8001ce6:	e001      	b.n	8001cec <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000008 	.word	0x20000008
 8001cfc:	20000000 	.word	0x20000000
 8001d00:	20000004 	.word	0x20000004

08001d04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <HAL_IncTick+0x20>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <HAL_IncTick+0x24>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4413      	add	r3, r2
 8001d14:	4a04      	ldr	r2, [pc, #16]	; (8001d28 <HAL_IncTick+0x24>)
 8001d16:	6013      	str	r3, [r2, #0]
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	20000008 	.word	0x20000008
 8001d28:	20002f98 	.word	0x20002f98

08001d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d30:	4b03      	ldr	r3, [pc, #12]	; (8001d40 <HAL_GetTick+0x14>)
 8001d32:	681b      	ldr	r3, [r3, #0]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	20002f98 	.word	0x20002f98

08001d44 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	609a      	str	r2, [r3, #8]
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr

08001d6a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	b083      	sub	sp, #12
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
 8001d72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	609a      	str	r2, [r3, #8]
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b087      	sub	sp, #28
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	60b9      	str	r1, [r7, #8]
 8001db6:	607a      	str	r2, [r7, #4]
 8001db8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	3360      	adds	r3, #96	; 0x60
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	4413      	add	r3, r2
 8001dc6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <LL_ADC_SetOffset+0x44>)
 8001dce:	4013      	ands	r3, r2
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001dd6:	683a      	ldr	r2, [r7, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001de4:	bf00      	nop
 8001de6:	371c      	adds	r7, #28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	03fff000 	.word	0x03fff000

08001df4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	3360      	adds	r3, #96	; 0x60
 8001e02:	461a      	mov	r2, r3
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	4413      	add	r3, r2
 8001e0a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3714      	adds	r7, #20
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b087      	sub	sp, #28
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	3360      	adds	r3, #96	; 0x60
 8001e30:	461a      	mov	r2, r3
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	4413      	add	r3, r2
 8001e38:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	431a      	orrs	r2, r3
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001e4a:	bf00      	nop
 8001e4c:	371c      	adds	r7, #28
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
 8001e5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	695b      	ldr	r3, [r3, #20]
 8001e64:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	431a      	orrs	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	615a      	str	r2, [r3, #20]
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d101      	bne.n	8001e94 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001e90:	2301      	movs	r3, #1
 8001e92:	e000      	b.n	8001e96 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr

08001ea2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	b087      	sub	sp, #28
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	60f8      	str	r0, [r7, #12]
 8001eaa:	60b9      	str	r1, [r7, #8]
 8001eac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	3330      	adds	r3, #48	; 0x30
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	0a1b      	lsrs	r3, r3, #8
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	f003 030c 	and.w	r3, r3, #12
 8001ebe:	4413      	add	r3, r2
 8001ec0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	f003 031f 	and.w	r3, r3, #31
 8001ecc:	211f      	movs	r1, #31
 8001ece:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed2:	43db      	mvns	r3, r3
 8001ed4:	401a      	ands	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	0e9b      	lsrs	r3, r3, #26
 8001eda:	f003 011f 	and.w	r1, r3, #31
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	f003 031f 	and.w	r3, r3, #31
 8001ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee8:	431a      	orrs	r2, r3
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001eee:	bf00      	nop
 8001ef0:	371c      	adds	r7, #28
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr

08001efa <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b087      	sub	sp, #28
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	60f8      	str	r0, [r7, #12]
 8001f02:	60b9      	str	r1, [r7, #8]
 8001f04:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	3314      	adds	r3, #20
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	0e5b      	lsrs	r3, r3, #25
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	f003 0304 	and.w	r3, r3, #4
 8001f16:	4413      	add	r3, r2
 8001f18:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	0d1b      	lsrs	r3, r3, #20
 8001f22:	f003 031f 	and.w	r3, r3, #31
 8001f26:	2107      	movs	r1, #7
 8001f28:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	401a      	ands	r2, r3
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	0d1b      	lsrs	r3, r3, #20
 8001f34:	f003 031f 	and.w	r3, r3, #31
 8001f38:	6879      	ldr	r1, [r7, #4]
 8001f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3e:	431a      	orrs	r2, r3
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f44:	bf00      	nop
 8001f46:	371c      	adds	r7, #28
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	401a      	ands	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f003 0318 	and.w	r3, r3, #24
 8001f72:	4908      	ldr	r1, [pc, #32]	; (8001f94 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f74:	40d9      	lsrs	r1, r3
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	400b      	ands	r3, r1
 8001f7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f7e:	431a      	orrs	r2, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001f86:	bf00      	nop
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	0007ffff 	.word	0x0007ffff

08001f98 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f003 031f 	and.w	r3, r3, #31
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001fc4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	6093      	str	r3, [r2, #8]
}
 8001fcc:	bf00      	nop
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001fe8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001fec:	d101      	bne.n	8001ff2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e000      	b.n	8001ff4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002010:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002014:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002038:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800203c:	d101      	bne.n	8002042 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800203e:	2301      	movs	r3, #1
 8002040:	e000      	b.n	8002044 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002060:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002064:	f043 0201 	orr.w	r2, r3, #1
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	f003 0301 	and.w	r3, r3, #1
 8002088:	2b01      	cmp	r3, #1
 800208a:	d101      	bne.n	8002090 <LL_ADC_IsEnabled+0x18>
 800208c:	2301      	movs	r3, #1
 800208e:	e000      	b.n	8002092 <LL_ADC_IsEnabled+0x1a>
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800209e:	b480      	push	{r7}
 80020a0:	b083      	sub	sp, #12
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020ae:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020b2:	f043 0204 	orr.w	r2, r3, #4
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80020c6:	b480      	push	{r7}
 80020c8:	b083      	sub	sp, #12
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f003 0304 	and.w	r3, r3, #4
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	d101      	bne.n	80020de <LL_ADC_REG_IsConversionOngoing+0x18>
 80020da:	2301      	movs	r3, #1
 80020dc:	e000      	b.n	80020e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	f003 0308 	and.w	r3, r3, #8
 80020fc:	2b08      	cmp	r3, #8
 80020fe:	d101      	bne.n	8002104 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002100:	2301      	movs	r3, #1
 8002102:	e000      	b.n	8002106 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
	...

08002114 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002114:	b590      	push	{r4, r7, lr}
 8002116:	b089      	sub	sp, #36	; 0x24
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800211c:	2300      	movs	r3, #0
 800211e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002120:	2300      	movs	r3, #0
 8002122:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d101      	bne.n	800212e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e131      	b.n	8002392 <HAL_ADC_Init+0x27e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002138:	2b00      	cmp	r3, #0
 800213a:	d109      	bne.n	8002150 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f7ff faa1 	bl	8001684 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4618      	mov	r0, r3
 8002156:	f7ff ff3f 	bl	8001fd8 <LL_ADC_IsDeepPowerDownEnabled>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d004      	beq.n	800216a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff25 	bl	8001fb4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff ff5a 	bl	8002028 <LL_ADC_IsInternalRegulatorEnabled>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d115      	bne.n	80021a6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4618      	mov	r0, r3
 8002180:	f7ff ff3e 	bl	8002000 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002184:	4b85      	ldr	r3, [pc, #532]	; (800239c <HAL_ADC_Init+0x288>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	099b      	lsrs	r3, r3, #6
 800218a:	4a85      	ldr	r2, [pc, #532]	; (80023a0 <HAL_ADC_Init+0x28c>)
 800218c:	fba2 2303 	umull	r2, r3, r2, r3
 8002190:	099b      	lsrs	r3, r3, #6
 8002192:	3301      	adds	r3, #1
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002198:	e002      	b.n	80021a0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	3b01      	subs	r3, #1
 800219e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1f9      	bne.n	800219a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff ff3c 	bl	8002028 <LL_ADC_IsInternalRegulatorEnabled>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d10d      	bne.n	80021d2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ba:	f043 0210 	orr.w	r2, r3, #16
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021c6:	f043 0201 	orr.w	r2, r3, #1
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff ff75 	bl	80020c6 <LL_ADC_REG_IsConversionOngoing>
 80021dc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021e2:	f003 0310 	and.w	r3, r3, #16
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f040 80ca 	bne.w	8002380 <HAL_ADC_Init+0x26c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f040 80c6 	bne.w	8002380 <HAL_ADC_Init+0x26c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021f8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80021fc:	f043 0202 	orr.w	r2, r3, #2
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff ff35 	bl	8002078 <LL_ADC_IsEnabled>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d110      	bne.n	8002236 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002214:	4863      	ldr	r0, [pc, #396]	; (80023a4 <HAL_ADC_Init+0x290>)
 8002216:	f7ff ff2f 	bl	8002078 <LL_ADC_IsEnabled>
 800221a:	4604      	mov	r4, r0
 800221c:	4862      	ldr	r0, [pc, #392]	; (80023a8 <HAL_ADC_Init+0x294>)
 800221e:	f7ff ff2b 	bl	8002078 <LL_ADC_IsEnabled>
 8002222:	4603      	mov	r3, r0
 8002224:	4323      	orrs	r3, r4
 8002226:	2b00      	cmp	r3, #0
 8002228:	d105      	bne.n	8002236 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	4619      	mov	r1, r3
 8002230:	485e      	ldr	r0, [pc, #376]	; (80023ac <HAL_ADC_Init+0x298>)
 8002232:	f7ff fd87 	bl	8001d44 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	7e5b      	ldrb	r3, [r3, #25]
 800223a:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002240:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002246:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800224c:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002254:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d106      	bne.n	8002272 <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002268:	3b01      	subs	r3, #1
 800226a:	045b      	lsls	r3, r3, #17
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	4313      	orrs	r3, r2
 8002270:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002276:	2b00      	cmp	r3, #0
 8002278:	d009      	beq.n	800228e <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227e:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002286:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	4313      	orrs	r3, r2
 800228c:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	4b46      	ldr	r3, [pc, #280]	; (80023b0 <HAL_ADC_Init+0x29c>)
 8002296:	4013      	ands	r3, r2
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6812      	ldr	r2, [r2, #0]
 800229c:	69b9      	ldr	r1, [r7, #24]
 800229e:	430b      	orrs	r3, r1
 80022a0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff ff0d 	bl	80020c6 <LL_ADC_REG_IsConversionOngoing>
 80022ac:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff ff1a 	bl	80020ec <LL_ADC_INJ_IsConversionOngoing>
 80022b8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d13d      	bne.n	800233c <HAL_ADC_Init+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d13a      	bne.n	800233c <HAL_ADC_Init+0x228>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80022ca:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022d2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80022d4:	4313      	orrs	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022e2:	f023 0302 	bic.w	r3, r3, #2
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	6812      	ldr	r2, [r2, #0]
 80022ea:	69b9      	ldr	r1, [r7, #24]
 80022ec:	430b      	orrs	r3, r1
 80022ee:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d118      	bne.n	800232c <HAL_ADC_Init+0x218>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002304:	f023 0304 	bic.w	r3, r3, #4
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002310:	4311      	orrs	r1, r2
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002316:	4311      	orrs	r1, r2
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800231c:	430a      	orrs	r2, r1
 800231e:	431a      	orrs	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f042 0201 	orr.w	r2, r2, #1
 8002328:	611a      	str	r2, [r3, #16]
 800232a:	e007      	b.n	800233c <HAL_ADC_Init+0x228>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	691a      	ldr	r2, [r3, #16]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f022 0201 	bic.w	r2, r2, #1
 800233a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d10c      	bne.n	800235e <HAL_ADC_Init+0x24a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	f023 010f 	bic.w	r1, r3, #15
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	1e5a      	subs	r2, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	631a      	str	r2, [r3, #48]	; 0x30
 800235c:	e007      	b.n	800236e <HAL_ADC_Init+0x25a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f022 020f 	bic.w	r2, r2, #15
 800236c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002372:	f023 0303 	bic.w	r3, r3, #3
 8002376:	f043 0201 	orr.w	r2, r3, #1
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	655a      	str	r2, [r3, #84]	; 0x54
 800237e:	e007      	b.n	8002390 <HAL_ADC_Init+0x27c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002384:	f043 0210 	orr.w	r2, r3, #16
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002390:	7ffb      	ldrb	r3, [r7, #31]
}
 8002392:	4618      	mov	r0, r3
 8002394:	3724      	adds	r7, #36	; 0x24
 8002396:	46bd      	mov	sp, r7
 8002398:	bd90      	pop	{r4, r7, pc}
 800239a:	bf00      	nop
 800239c:	20000000 	.word	0x20000000
 80023a0:	053e2d63 	.word	0x053e2d63
 80023a4:	50040000 	.word	0x50040000
 80023a8:	50040100 	.word	0x50040100
 80023ac:	50040300 	.word	0x50040300
 80023b0:	fff0c007 	.word	0xfff0c007

080023b4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023c0:	4850      	ldr	r0, [pc, #320]	; (8002504 <HAL_ADC_Start_DMA+0x150>)
 80023c2:	f7ff fde9 	bl	8001f98 <LL_ADC_GetMultimode>
 80023c6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff fe7a 	bl	80020c6 <LL_ADC_REG_IsConversionOngoing>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	f040 808e 	bne.w	80024f6 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d101      	bne.n	80023e8 <HAL_ADC_Start_DMA+0x34>
 80023e4:	2302      	movs	r3, #2
 80023e6:	e089      	b.n	80024fc <HAL_ADC_Start_DMA+0x148>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d005      	beq.n	8002402 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	2b05      	cmp	r3, #5
 80023fa:	d002      	beq.n	8002402 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	2b09      	cmp	r3, #9
 8002400:	d172      	bne.n	80024e8 <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002402:	68f8      	ldr	r0, [r7, #12]
 8002404:	f000 fc90 	bl	8002d28 <ADC_Enable>
 8002408:	4603      	mov	r3, r0
 800240a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800240c:	7dfb      	ldrb	r3, [r7, #23]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d165      	bne.n	80024de <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002416:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800241a:	f023 0301 	bic.w	r3, r3, #1
 800241e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a37      	ldr	r2, [pc, #220]	; (8002508 <HAL_ADC_Start_DMA+0x154>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d002      	beq.n	8002436 <HAL_ADC_Start_DMA+0x82>
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	e000      	b.n	8002438 <HAL_ADC_Start_DMA+0x84>
 8002436:	4b35      	ldr	r3, [pc, #212]	; (800250c <HAL_ADC_Start_DMA+0x158>)
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	6812      	ldr	r2, [r2, #0]
 800243c:	4293      	cmp	r3, r2
 800243e:	d002      	beq.n	8002446 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d105      	bne.n	8002452 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800244a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002456:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d006      	beq.n	800246c <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002462:	f023 0206 	bic.w	r2, r3, #6
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	659a      	str	r2, [r3, #88]	; 0x58
 800246a:	e002      	b.n	8002472 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002476:	4a26      	ldr	r2, [pc, #152]	; (8002510 <HAL_ADC_Start_DMA+0x15c>)
 8002478:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800247e:	4a25      	ldr	r2, [pc, #148]	; (8002514 <HAL_ADC_Start_DMA+0x160>)
 8002480:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002486:	4a24      	ldr	r2, [pc, #144]	; (8002518 <HAL_ADC_Start_DMA+0x164>)
 8002488:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	221c      	movs	r2, #28
 8002490:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f042 0210 	orr.w	r2, r2, #16
 80024a8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68da      	ldr	r2, [r3, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f042 0201 	orr.w	r2, r2, #1
 80024b8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	3340      	adds	r3, #64	; 0x40
 80024c4:	4619      	mov	r1, r3
 80024c6:	68ba      	ldr	r2, [r7, #8]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f000 ffdb 	bl	8003484 <HAL_DMA_Start_IT>
 80024ce:	4603      	mov	r3, r0
 80024d0:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7ff fde1 	bl	800209e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80024dc:	e00d      	b.n	80024fa <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80024e6:	e008      	b.n	80024fa <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80024f4:	e001      	b.n	80024fa <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80024f6:	2302      	movs	r3, #2
 80024f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80024fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3718      	adds	r7, #24
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	50040300 	.word	0x50040300
 8002508:	50040100 	.word	0x50040100
 800250c:	50040000 	.word	0x50040000
 8002510:	08002e35 	.word	0x08002e35
 8002514:	08002f0d 	.word	0x08002f0d
 8002518:	08002f29 	.word	0x08002f29

0800251c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b0b6      	sub	sp, #216	; 0xd8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800253a:	2300      	movs	r3, #0
 800253c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002540:	2300      	movs	r3, #0
 8002542:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800254a:	2b01      	cmp	r3, #1
 800254c:	d101      	bne.n	8002552 <HAL_ADC_ConfigChannel+0x22>
 800254e:	2302      	movs	r3, #2
 8002550:	e3d5      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x7ce>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2201      	movs	r2, #1
 8002556:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff fdb1 	bl	80020c6 <LL_ADC_REG_IsConversionOngoing>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	f040 83ba 	bne.w	8002ce0 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	2b05      	cmp	r3, #5
 8002572:	d824      	bhi.n	80025be <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	3b02      	subs	r3, #2
 800257a:	2b03      	cmp	r3, #3
 800257c:	d81b      	bhi.n	80025b6 <HAL_ADC_ConfigChannel+0x86>
 800257e:	a201      	add	r2, pc, #4	; (adr r2, 8002584 <HAL_ADC_ConfigChannel+0x54>)
 8002580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002584:	08002595 	.word	0x08002595
 8002588:	0800259d 	.word	0x0800259d
 800258c:	080025a5 	.word	0x080025a5
 8002590:	080025ad 	.word	0x080025ad
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	220c      	movs	r2, #12
 8002598:	605a      	str	r2, [r3, #4]
          break;
 800259a:	e011      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	2212      	movs	r2, #18
 80025a0:	605a      	str	r2, [r3, #4]
          break;
 80025a2:	e00d      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	2218      	movs	r2, #24
 80025a8:	605a      	str	r2, [r3, #4]
          break;
 80025aa:	e009      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025b2:	605a      	str	r2, [r3, #4]
          break;
 80025b4:	e004      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	2206      	movs	r2, #6
 80025ba:	605a      	str	r2, [r3, #4]
          break;
 80025bc:	e000      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80025be:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6818      	ldr	r0, [r3, #0]
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	6859      	ldr	r1, [r3, #4]
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	461a      	mov	r2, r3
 80025ce:	f7ff fc68 	bl	8001ea2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff fd75 	bl	80020c6 <LL_ADC_REG_IsConversionOngoing>
 80025dc:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff fd81 	bl	80020ec <LL_ADC_INJ_IsConversionOngoing>
 80025ea:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025ee:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f040 81c1 	bne.w	800297a <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f040 81bc 	bne.w	800297a <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800260a:	d10f      	bne.n	800262c <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6818      	ldr	r0, [r3, #0]
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2200      	movs	r2, #0
 8002616:	4619      	mov	r1, r3
 8002618:	f7ff fc6f 	bl	8001efa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff fc16 	bl	8001e56 <LL_ADC_SetSamplingTimeCommonConfig>
 800262a:	e00e      	b.n	800264a <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6818      	ldr	r0, [r3, #0]
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	6819      	ldr	r1, [r3, #0]
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	461a      	mov	r2, r3
 800263a:	f7ff fc5e 	bl	8001efa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2100      	movs	r1, #0
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff fc06 	bl	8001e56 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	695a      	ldr	r2, [r3, #20]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	08db      	lsrs	r3, r3, #3
 8002656:	f003 0303 	and.w	r3, r3, #3
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	fa02 f303 	lsl.w	r3, r2, r3
 8002660:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	2b04      	cmp	r3, #4
 800266a:	d00a      	beq.n	8002682 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6818      	ldr	r0, [r3, #0]
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	6919      	ldr	r1, [r3, #16]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800267c:	f7ff fb96 	bl	8001dac <LL_ADC_SetOffset>
 8002680:	e17b      	b.n	800297a <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2100      	movs	r1, #0
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff fbb3 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 800268e:	4603      	mov	r3, r0
 8002690:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10a      	bne.n	80026ae <HAL_ADC_ConfigChannel+0x17e>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2100      	movs	r1, #0
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff fba8 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 80026a4:	4603      	mov	r3, r0
 80026a6:	0e9b      	lsrs	r3, r3, #26
 80026a8:	f003 021f 	and.w	r2, r3, #31
 80026ac:	e01e      	b.n	80026ec <HAL_ADC_ConfigChannel+0x1bc>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2100      	movs	r1, #0
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff fb9d 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 80026ba:	4603      	mov	r3, r0
 80026bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80026c4:	fa93 f3a3 	rbit	r3, r3
 80026c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80026cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80026d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80026d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d101      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 80026dc:	2320      	movs	r3, #32
 80026de:	e004      	b.n	80026ea <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 80026e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80026e4:	fab3 f383 	clz	r3, r3
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d105      	bne.n	8002704 <HAL_ADC_ConfigChannel+0x1d4>
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	0e9b      	lsrs	r3, r3, #26
 80026fe:	f003 031f 	and.w	r3, r3, #31
 8002702:	e018      	b.n	8002736 <HAL_ADC_ConfigChannel+0x206>
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002710:	fa93 f3a3 	rbit	r3, r3
 8002714:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002718:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800271c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002720:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002724:	2b00      	cmp	r3, #0
 8002726:	d101      	bne.n	800272c <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8002728:	2320      	movs	r3, #32
 800272a:	e004      	b.n	8002736 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 800272c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002730:	fab3 f383 	clz	r3, r3
 8002734:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002736:	429a      	cmp	r2, r3
 8002738:	d106      	bne.n	8002748 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2200      	movs	r2, #0
 8002740:	2100      	movs	r1, #0
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff fb6c 	bl	8001e20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2101      	movs	r1, #1
 800274e:	4618      	mov	r0, r3
 8002750:	f7ff fb50 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 8002754:	4603      	mov	r3, r0
 8002756:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800275a:	2b00      	cmp	r3, #0
 800275c:	d10a      	bne.n	8002774 <HAL_ADC_ConfigChannel+0x244>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2101      	movs	r1, #1
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff fb45 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 800276a:	4603      	mov	r3, r0
 800276c:	0e9b      	lsrs	r3, r3, #26
 800276e:	f003 021f 	and.w	r2, r3, #31
 8002772:	e01e      	b.n	80027b2 <HAL_ADC_ConfigChannel+0x282>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2101      	movs	r1, #1
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff fb3a 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 8002780:	4603      	mov	r3, r0
 8002782:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002786:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800278a:	fa93 f3a3 	rbit	r3, r3
 800278e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002792:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002796:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800279a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d101      	bne.n	80027a6 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 80027a2:	2320      	movs	r3, #32
 80027a4:	e004      	b.n	80027b0 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 80027a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80027aa:	fab3 f383 	clz	r3, r3
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d105      	bne.n	80027ca <HAL_ADC_ConfigChannel+0x29a>
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	0e9b      	lsrs	r3, r3, #26
 80027c4:	f003 031f 	and.w	r3, r3, #31
 80027c8:	e018      	b.n	80027fc <HAL_ADC_ConfigChannel+0x2cc>
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80027d6:	fa93 f3a3 	rbit	r3, r3
 80027da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80027de:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80027e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80027e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 80027ee:	2320      	movs	r3, #32
 80027f0:	e004      	b.n	80027fc <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 80027f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80027f6:	fab3 f383 	clz	r3, r3
 80027fa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d106      	bne.n	800280e <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2200      	movs	r2, #0
 8002806:	2101      	movs	r1, #1
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff fb09 	bl	8001e20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2102      	movs	r1, #2
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff faed 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 800281a:	4603      	mov	r3, r0
 800281c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002820:	2b00      	cmp	r3, #0
 8002822:	d10a      	bne.n	800283a <HAL_ADC_ConfigChannel+0x30a>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2102      	movs	r1, #2
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fae2 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 8002830:	4603      	mov	r3, r0
 8002832:	0e9b      	lsrs	r3, r3, #26
 8002834:	f003 021f 	and.w	r2, r3, #31
 8002838:	e01e      	b.n	8002878 <HAL_ADC_ConfigChannel+0x348>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2102      	movs	r1, #2
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff fad7 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 8002846:	4603      	mov	r3, r0
 8002848:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002850:	fa93 f3a3 	rbit	r3, r3
 8002854:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002858:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800285c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002860:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002864:	2b00      	cmp	r3, #0
 8002866:	d101      	bne.n	800286c <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8002868:	2320      	movs	r3, #32
 800286a:	e004      	b.n	8002876 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 800286c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002870:	fab3 f383 	clz	r3, r3
 8002874:	b2db      	uxtb	r3, r3
 8002876:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002880:	2b00      	cmp	r3, #0
 8002882:	d105      	bne.n	8002890 <HAL_ADC_ConfigChannel+0x360>
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	0e9b      	lsrs	r3, r3, #26
 800288a:	f003 031f 	and.w	r3, r3, #31
 800288e:	e016      	b.n	80028be <HAL_ADC_ConfigChannel+0x38e>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002898:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800289c:	fa93 f3a3 	rbit	r3, r3
 80028a0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80028a2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80028a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80028a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d101      	bne.n	80028b4 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 80028b0:	2320      	movs	r3, #32
 80028b2:	e004      	b.n	80028be <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80028b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80028b8:	fab3 f383 	clz	r3, r3
 80028bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80028be:	429a      	cmp	r2, r3
 80028c0:	d106      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2200      	movs	r2, #0
 80028c8:	2102      	movs	r1, #2
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7ff faa8 	bl	8001e20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2103      	movs	r1, #3
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff fa8c 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 80028dc:	4603      	mov	r3, r0
 80028de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d10a      	bne.n	80028fc <HAL_ADC_ConfigChannel+0x3cc>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2103      	movs	r1, #3
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff fa81 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 80028f2:	4603      	mov	r3, r0
 80028f4:	0e9b      	lsrs	r3, r3, #26
 80028f6:	f003 021f 	and.w	r2, r3, #31
 80028fa:	e017      	b.n	800292c <HAL_ADC_ConfigChannel+0x3fc>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2103      	movs	r1, #3
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff fa76 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 8002908:	4603      	mov	r3, r0
 800290a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800290e:	fa93 f3a3 	rbit	r3, r3
 8002912:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002914:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002916:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002918:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800291e:	2320      	movs	r3, #32
 8002920:	e003      	b.n	800292a <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002922:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002924:	fab3 f383 	clz	r3, r3
 8002928:	b2db      	uxtb	r3, r3
 800292a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002934:	2b00      	cmp	r3, #0
 8002936:	d105      	bne.n	8002944 <HAL_ADC_ConfigChannel+0x414>
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	0e9b      	lsrs	r3, r3, #26
 800293e:	f003 031f 	and.w	r3, r3, #31
 8002942:	e011      	b.n	8002968 <HAL_ADC_ConfigChannel+0x438>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800294c:	fa93 f3a3 	rbit	r3, r3
 8002950:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002952:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002954:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002956:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800295c:	2320      	movs	r3, #32
 800295e:	e003      	b.n	8002968 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002960:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002962:	fab3 f383 	clz	r3, r3
 8002966:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002968:	429a      	cmp	r2, r3
 800296a:	d106      	bne.n	800297a <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2200      	movs	r2, #0
 8002972:	2103      	movs	r1, #3
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff fa53 	bl	8001e20 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff fb7a 	bl	8002078 <LL_ADC_IsEnabled>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	f040 8140 	bne.w	8002c0c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6818      	ldr	r0, [r3, #0]
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	6819      	ldr	r1, [r3, #0]
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	461a      	mov	r2, r3
 800299a:	f7ff fad9 	bl	8001f50 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	4a8f      	ldr	r2, [pc, #572]	; (8002be0 <HAL_ADC_ConfigChannel+0x6b0>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	f040 8131 	bne.w	8002c0c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d10b      	bne.n	80029d2 <HAL_ADC_ConfigChannel+0x4a2>
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	0e9b      	lsrs	r3, r3, #26
 80029c0:	3301      	adds	r3, #1
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	2b09      	cmp	r3, #9
 80029c8:	bf94      	ite	ls
 80029ca:	2301      	movls	r3, #1
 80029cc:	2300      	movhi	r3, #0
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	e019      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x4d6>
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029da:	fa93 f3a3 	rbit	r3, r3
 80029de:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80029e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029e2:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80029e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 80029ea:	2320      	movs	r3, #32
 80029ec:	e003      	b.n	80029f6 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 80029ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029f0:	fab3 f383 	clz	r3, r3
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	3301      	adds	r3, #1
 80029f8:	f003 031f 	and.w	r3, r3, #31
 80029fc:	2b09      	cmp	r3, #9
 80029fe:	bf94      	ite	ls
 8002a00:	2301      	movls	r3, #1
 8002a02:	2300      	movhi	r3, #0
 8002a04:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d079      	beq.n	8002afe <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d107      	bne.n	8002a26 <HAL_ADC_ConfigChannel+0x4f6>
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	0e9b      	lsrs	r3, r3, #26
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	069b      	lsls	r3, r3, #26
 8002a20:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a24:	e015      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x522>
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a2e:	fa93 f3a3 	rbit	r3, r3
 8002a32:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002a34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a36:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002a38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d101      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8002a3e:	2320      	movs	r3, #32
 8002a40:	e003      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8002a42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a44:	fab3 f383 	clz	r3, r3
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	069b      	lsls	r3, r3, #26
 8002a4e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d109      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x542>
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	0e9b      	lsrs	r3, r3, #26
 8002a64:	3301      	adds	r3, #1
 8002a66:	f003 031f 	and.w	r3, r3, #31
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a70:	e017      	b.n	8002aa2 <HAL_ADC_ConfigChannel+0x572>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a7a:	fa93 f3a3 	rbit	r3, r3
 8002a7e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002a80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a82:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002a84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8002a8a:	2320      	movs	r3, #32
 8002a8c:	e003      	b.n	8002a96 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8002a8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a90:	fab3 f383 	clz	r3, r3
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	3301      	adds	r3, #1
 8002a98:	f003 031f 	and.w	r3, r3, #31
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa2:	ea42 0103 	orr.w	r1, r2, r3
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d10a      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x598>
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	0e9b      	lsrs	r3, r3, #26
 8002ab8:	3301      	adds	r3, #1
 8002aba:	f003 021f 	and.w	r2, r3, #31
 8002abe:	4613      	mov	r3, r2
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	4413      	add	r3, r2
 8002ac4:	051b      	lsls	r3, r3, #20
 8002ac6:	e018      	b.n	8002afa <HAL_ADC_ConfigChannel+0x5ca>
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ad0:	fa93 f3a3 	rbit	r3, r3
 8002ad4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002ad6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d101      	bne.n	8002ae4 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8002ae0:	2320      	movs	r3, #32
 8002ae2:	e003      	b.n	8002aec <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8002ae4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	3301      	adds	r3, #1
 8002aee:	f003 021f 	and.w	r2, r3, #31
 8002af2:	4613      	mov	r3, r2
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	4413      	add	r3, r2
 8002af8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002afa:	430b      	orrs	r3, r1
 8002afc:	e081      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d107      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x5ea>
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	0e9b      	lsrs	r3, r3, #26
 8002b10:	3301      	adds	r3, #1
 8002b12:	069b      	lsls	r3, r3, #26
 8002b14:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b18:	e015      	b.n	8002b46 <HAL_ADC_ConfigChannel+0x616>
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b22:	fa93 f3a3 	rbit	r3, r3
 8002b26:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b2a:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8002b32:	2320      	movs	r3, #32
 8002b34:	e003      	b.n	8002b3e <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8002b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b38:	fab3 f383 	clz	r3, r3
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	3301      	adds	r3, #1
 8002b40:	069b      	lsls	r3, r3, #26
 8002b42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d109      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x636>
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	0e9b      	lsrs	r3, r3, #26
 8002b58:	3301      	adds	r3, #1
 8002b5a:	f003 031f 	and.w	r3, r3, #31
 8002b5e:	2101      	movs	r1, #1
 8002b60:	fa01 f303 	lsl.w	r3, r1, r3
 8002b64:	e017      	b.n	8002b96 <HAL_ADC_ConfigChannel+0x666>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6c:	6a3b      	ldr	r3, [r7, #32]
 8002b6e:	fa93 f3a3 	rbit	r3, r3
 8002b72:	61fb      	str	r3, [r7, #28]
  return result;
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8002b7e:	2320      	movs	r3, #32
 8002b80:	e003      	b.n	8002b8a <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8002b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b84:	fab3 f383 	clz	r3, r3
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	f003 031f 	and.w	r3, r3, #31
 8002b90:	2101      	movs	r1, #1
 8002b92:	fa01 f303 	lsl.w	r3, r1, r3
 8002b96:	ea42 0103 	orr.w	r1, r2, r3
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10d      	bne.n	8002bc2 <HAL_ADC_ConfigChannel+0x692>
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	0e9b      	lsrs	r3, r3, #26
 8002bac:	3301      	adds	r3, #1
 8002bae:	f003 021f 	and.w	r2, r3, #31
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	4413      	add	r3, r2
 8002bb8:	3b1e      	subs	r3, #30
 8002bba:	051b      	lsls	r3, r3, #20
 8002bbc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bc0:	e01e      	b.n	8002c00 <HAL_ADC_ConfigChannel+0x6d0>
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	fa93 f3a3 	rbit	r3, r3
 8002bce:	613b      	str	r3, [r7, #16]
  return result;
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d104      	bne.n	8002be4 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002bda:	2320      	movs	r3, #32
 8002bdc:	e006      	b.n	8002bec <HAL_ADC_ConfigChannel+0x6bc>
 8002bde:	bf00      	nop
 8002be0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	fab3 f383 	clz	r3, r3
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	3301      	adds	r3, #1
 8002bee:	f003 021f 	and.w	r2, r3, #31
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	4413      	add	r3, r2
 8002bf8:	3b1e      	subs	r3, #30
 8002bfa:	051b      	lsls	r3, r3, #20
 8002bfc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c00:	430b      	orrs	r3, r1
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	6892      	ldr	r2, [r2, #8]
 8002c06:	4619      	mov	r1, r3
 8002c08:	f7ff f977 	bl	8001efa <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	4b3d      	ldr	r3, [pc, #244]	; (8002d08 <HAL_ADC_ConfigChannel+0x7d8>)
 8002c12:	4013      	ands	r3, r2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d06c      	beq.n	8002cf2 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c18:	483c      	ldr	r0, [pc, #240]	; (8002d0c <HAL_ADC_ConfigChannel+0x7dc>)
 8002c1a:	f7ff f8b9 	bl	8001d90 <LL_ADC_GetCommonPathInternalCh>
 8002c1e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a3a      	ldr	r2, [pc, #232]	; (8002d10 <HAL_ADC_ConfigChannel+0x7e0>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d127      	bne.n	8002c7c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002c30:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d121      	bne.n	8002c7c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a35      	ldr	r2, [pc, #212]	; (8002d14 <HAL_ADC_ConfigChannel+0x7e4>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d157      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002c46:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	482f      	ldr	r0, [pc, #188]	; (8002d0c <HAL_ADC_ConfigChannel+0x7dc>)
 8002c4e:	f7ff f88c 	bl	8001d6a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c52:	4b31      	ldr	r3, [pc, #196]	; (8002d18 <HAL_ADC_ConfigChannel+0x7e8>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	099b      	lsrs	r3, r3, #6
 8002c58:	4a30      	ldr	r2, [pc, #192]	; (8002d1c <HAL_ADC_ConfigChannel+0x7ec>)
 8002c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5e:	099b      	lsrs	r3, r3, #6
 8002c60:	1c5a      	adds	r2, r3, #1
 8002c62:	4613      	mov	r3, r2
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	4413      	add	r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c6c:	e002      	b.n	8002c74 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	3b01      	subs	r3, #1
 8002c72:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1f9      	bne.n	8002c6e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c7a:	e03a      	b.n	8002cf2 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a27      	ldr	r2, [pc, #156]	; (8002d20 <HAL_ADC_ConfigChannel+0x7f0>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d113      	bne.n	8002cae <HAL_ADC_ConfigChannel+0x77e>
 8002c86:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002c8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10d      	bne.n	8002cae <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a1f      	ldr	r2, [pc, #124]	; (8002d14 <HAL_ADC_ConfigChannel+0x7e4>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d12a      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ca0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	4819      	ldr	r0, [pc, #100]	; (8002d0c <HAL_ADC_ConfigChannel+0x7dc>)
 8002ca8:	f7ff f85f 	bl	8001d6a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cac:	e021      	b.n	8002cf2 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a1c      	ldr	r2, [pc, #112]	; (8002d24 <HAL_ADC_ConfigChannel+0x7f4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d11c      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002cb8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002cbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d116      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a12      	ldr	r2, [pc, #72]	; (8002d14 <HAL_ADC_ConfigChannel+0x7e4>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d111      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002cd2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	480c      	ldr	r0, [pc, #48]	; (8002d0c <HAL_ADC_ConfigChannel+0x7dc>)
 8002cda:	f7ff f846 	bl	8001d6a <LL_ADC_SetCommonPathInternalCh>
 8002cde:	e008      	b.n	8002cf2 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce4:	f043 0220 	orr.w	r2, r3, #32
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002cfa:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	37d8      	adds	r7, #216	; 0xd8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	80080000 	.word	0x80080000
 8002d0c:	50040300 	.word	0x50040300
 8002d10:	c7520000 	.word	0xc7520000
 8002d14:	50040000 	.word	0x50040000
 8002d18:	20000000 	.word	0x20000000
 8002d1c:	053e2d63 	.word	0x053e2d63
 8002d20:	cb840000 	.word	0xcb840000
 8002d24:	80000001 	.word	0x80000001

08002d28 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002d30:	2300      	movs	r3, #0
 8002d32:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff f99d 	bl	8002078 <LL_ADC_IsEnabled>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d169      	bne.n	8002e18 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689a      	ldr	r2, [r3, #8]
 8002d4a:	4b36      	ldr	r3, [pc, #216]	; (8002e24 <ADC_Enable+0xfc>)
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00d      	beq.n	8002d6e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d56:	f043 0210 	orr.w	r2, r3, #16
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d62:	f043 0201 	orr.w	r2, r3, #1
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e055      	b.n	8002e1a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff f96c 	bl	8002050 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002d78:	482b      	ldr	r0, [pc, #172]	; (8002e28 <ADC_Enable+0x100>)
 8002d7a:	f7ff f809 	bl	8001d90 <LL_ADC_GetCommonPathInternalCh>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d013      	beq.n	8002db0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d88:	4b28      	ldr	r3, [pc, #160]	; (8002e2c <ADC_Enable+0x104>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	099b      	lsrs	r3, r3, #6
 8002d8e:	4a28      	ldr	r2, [pc, #160]	; (8002e30 <ADC_Enable+0x108>)
 8002d90:	fba2 2303 	umull	r2, r3, r2, r3
 8002d94:	099b      	lsrs	r3, r3, #6
 8002d96:	1c5a      	adds	r2, r3, #1
 8002d98:	4613      	mov	r3, r2
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	4413      	add	r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002da2:	e002      	b.n	8002daa <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	3b01      	subs	r3, #1
 8002da8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d1f9      	bne.n	8002da4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002db0:	f7fe ffbc 	bl	8001d2c <HAL_GetTick>
 8002db4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002db6:	e028      	b.n	8002e0a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff f95b 	bl	8002078 <LL_ADC_IsEnabled>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d104      	bne.n	8002dd2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff f93f 	bl	8002050 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002dd2:	f7fe ffab 	bl	8001d2c <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d914      	bls.n	8002e0a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d00d      	beq.n	8002e0a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df2:	f043 0210 	orr.w	r2, r3, #16
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dfe:	f043 0201 	orr.w	r2, r3, #1
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e007      	b.n	8002e1a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d1cf      	bne.n	8002db8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3710      	adds	r7, #16
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	8000003f 	.word	0x8000003f
 8002e28:	50040300 	.word	0x50040300
 8002e2c:	20000000 	.word	0x20000000
 8002e30:	053e2d63 	.word	0x053e2d63

08002e34 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e40:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e46:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d14b      	bne.n	8002ee6 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e52:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0308 	and.w	r3, r3, #8
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d021      	beq.n	8002eac <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff f805 	bl	8001e7c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d032      	beq.n	8002ede <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d12b      	bne.n	8002ede <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d11f      	bne.n	8002ede <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ea2:	f043 0201 	orr.w	r2, r3, #1
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	655a      	str	r2, [r3, #84]	; 0x54
 8002eaa:	e018      	b.n	8002ede <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	f003 0302 	and.w	r3, r3, #2
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d111      	bne.n	8002ede <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ebe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d105      	bne.n	8002ede <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed6:	f043 0201 	orr.w	r2, r3, #1
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f7fe fb96 	bl	8001610 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002ee4:	e00e      	b.n	8002f04 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eea:	f003 0310 	and.w	r3, r3, #16
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f7ff fb12 	bl	800251c <HAL_ADC_ErrorCallback>
}
 8002ef8:	e004      	b.n	8002f04 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	4798      	blx	r3
}
 8002f04:	bf00      	nop
 8002f06:	3710      	adds	r7, #16
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f18:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f7fe fb68 	bl	80015f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f20:	bf00      	nop
 8002f22:	3710      	adds	r7, #16
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f34:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f3a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f46:	f043 0204 	orr.w	r2, r3, #4
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002f4e:	68f8      	ldr	r0, [r7, #12]
 8002f50:	f7ff fae4 	bl	800251c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f54:	bf00      	nop
 8002f56:	3710      	adds	r7, #16
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <LL_ADC_IsEnabled>:
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d101      	bne.n	8002f74 <LL_ADC_IsEnabled+0x18>
 8002f70:	2301      	movs	r3, #1
 8002f72:	e000      	b.n	8002f76 <LL_ADC_IsEnabled+0x1a>
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <LL_ADC_REG_IsConversionOngoing>:
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 0304 	and.w	r3, r3, #4
 8002f92:	2b04      	cmp	r3, #4
 8002f94:	d101      	bne.n	8002f9a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f96:	2301      	movs	r3, #1
 8002f98:	e000      	b.n	8002f9c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f9a:	2300      	movs	r3, #0
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002fa8:	b590      	push	{r4, r7, lr}
 8002faa:	b09f      	sub	sp, #124	; 0x7c
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d101      	bne.n	8002fc6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	e089      	b.n	80030da <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002fce:	2300      	movs	r3, #0
 8002fd0:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a42      	ldr	r2, [pc, #264]	; (80030e4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d102      	bne.n	8002fe6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002fe0:	4b41      	ldr	r3, [pc, #260]	; (80030e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002fe2:	60bb      	str	r3, [r7, #8]
 8002fe4:	e001      	b.n	8002fea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d10b      	bne.n	8003008 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ff4:	f043 0220 	orr.w	r2, r3, #32
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e068      	b.n	80030da <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	4618      	mov	r0, r3
 800300c:	f7ff ffb9 	bl	8002f82 <LL_ADC_REG_IsConversionOngoing>
 8003010:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4618      	mov	r0, r3
 8003018:	f7ff ffb3 	bl	8002f82 <LL_ADC_REG_IsConversionOngoing>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d14a      	bne.n	80030b8 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003022:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003024:	2b00      	cmp	r3, #0
 8003026:	d147      	bne.n	80030b8 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003028:	4b30      	ldr	r3, [pc, #192]	; (80030ec <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800302a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d027      	beq.n	8003084 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003034:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	6859      	ldr	r1, [r3, #4]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003046:	035b      	lsls	r3, r3, #13
 8003048:	430b      	orrs	r3, r1
 800304a:	431a      	orrs	r2, r3
 800304c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800304e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003050:	4824      	ldr	r0, [pc, #144]	; (80030e4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003052:	f7ff ff83 	bl	8002f5c <LL_ADC_IsEnabled>
 8003056:	4604      	mov	r4, r0
 8003058:	4823      	ldr	r0, [pc, #140]	; (80030e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800305a:	f7ff ff7f 	bl	8002f5c <LL_ADC_IsEnabled>
 800305e:	4603      	mov	r3, r0
 8003060:	4323      	orrs	r3, r4
 8003062:	2b00      	cmp	r3, #0
 8003064:	d132      	bne.n	80030cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003066:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800306e:	f023 030f 	bic.w	r3, r3, #15
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	6811      	ldr	r1, [r2, #0]
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	6892      	ldr	r2, [r2, #8]
 800307a:	430a      	orrs	r2, r1
 800307c:	431a      	orrs	r2, r3
 800307e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003080:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003082:	e023      	b.n	80030cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003084:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800308c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800308e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003090:	4814      	ldr	r0, [pc, #80]	; (80030e4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003092:	f7ff ff63 	bl	8002f5c <LL_ADC_IsEnabled>
 8003096:	4604      	mov	r4, r0
 8003098:	4813      	ldr	r0, [pc, #76]	; (80030e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800309a:	f7ff ff5f 	bl	8002f5c <LL_ADC_IsEnabled>
 800309e:	4603      	mov	r3, r0
 80030a0:	4323      	orrs	r3, r4
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d112      	bne.n	80030cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80030a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80030ae:	f023 030f 	bic.w	r3, r3, #15
 80030b2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80030b4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80030b6:	e009      	b.n	80030cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030bc:	f043 0220 	orr.w	r2, r3, #32
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80030ca:	e000      	b.n	80030ce <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80030cc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80030d6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80030da:	4618      	mov	r0, r3
 80030dc:	377c      	adds	r7, #124	; 0x7c
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd90      	pop	{r4, r7, pc}
 80030e2:	bf00      	nop
 80030e4:	50040000 	.word	0x50040000
 80030e8:	50040100 	.word	0x50040100
 80030ec:	50040300 	.word	0x50040300

080030f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f003 0307 	and.w	r3, r3, #7
 80030fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003100:	4b0c      	ldr	r3, [pc, #48]	; (8003134 <__NVIC_SetPriorityGrouping+0x44>)
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800310c:	4013      	ands	r3, r2
 800310e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003118:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800311c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003120:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003122:	4a04      	ldr	r2, [pc, #16]	; (8003134 <__NVIC_SetPriorityGrouping+0x44>)
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	60d3      	str	r3, [r2, #12]
}
 8003128:	bf00      	nop
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr
 8003134:	e000ed00 	.word	0xe000ed00

08003138 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800313c:	4b04      	ldr	r3, [pc, #16]	; (8003150 <__NVIC_GetPriorityGrouping+0x18>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	0a1b      	lsrs	r3, r3, #8
 8003142:	f003 0307 	and.w	r3, r3, #7
}
 8003146:	4618      	mov	r0, r3
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	e000ed00 	.word	0xe000ed00

08003154 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	4603      	mov	r3, r0
 800315c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800315e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003162:	2b00      	cmp	r3, #0
 8003164:	db0b      	blt.n	800317e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003166:	79fb      	ldrb	r3, [r7, #7]
 8003168:	f003 021f 	and.w	r2, r3, #31
 800316c:	4907      	ldr	r1, [pc, #28]	; (800318c <__NVIC_EnableIRQ+0x38>)
 800316e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003172:	095b      	lsrs	r3, r3, #5
 8003174:	2001      	movs	r0, #1
 8003176:	fa00 f202 	lsl.w	r2, r0, r2
 800317a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800317e:	bf00      	nop
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	e000e100 	.word	0xe000e100

08003190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	4603      	mov	r3, r0
 8003198:	6039      	str	r1, [r7, #0]
 800319a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800319c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	db0a      	blt.n	80031ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	b2da      	uxtb	r2, r3
 80031a8:	490c      	ldr	r1, [pc, #48]	; (80031dc <__NVIC_SetPriority+0x4c>)
 80031aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ae:	0112      	lsls	r2, r2, #4
 80031b0:	b2d2      	uxtb	r2, r2
 80031b2:	440b      	add	r3, r1
 80031b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031b8:	e00a      	b.n	80031d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	b2da      	uxtb	r2, r3
 80031be:	4908      	ldr	r1, [pc, #32]	; (80031e0 <__NVIC_SetPriority+0x50>)
 80031c0:	79fb      	ldrb	r3, [r7, #7]
 80031c2:	f003 030f 	and.w	r3, r3, #15
 80031c6:	3b04      	subs	r3, #4
 80031c8:	0112      	lsls	r2, r2, #4
 80031ca:	b2d2      	uxtb	r2, r2
 80031cc:	440b      	add	r3, r1
 80031ce:	761a      	strb	r2, [r3, #24]
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr
 80031dc:	e000e100 	.word	0xe000e100
 80031e0:	e000ed00 	.word	0xe000ed00

080031e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b089      	sub	sp, #36	; 0x24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f003 0307 	and.w	r3, r3, #7
 80031f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	f1c3 0307 	rsb	r3, r3, #7
 80031fe:	2b04      	cmp	r3, #4
 8003200:	bf28      	it	cs
 8003202:	2304      	movcs	r3, #4
 8003204:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	3304      	adds	r3, #4
 800320a:	2b06      	cmp	r3, #6
 800320c:	d902      	bls.n	8003214 <NVIC_EncodePriority+0x30>
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	3b03      	subs	r3, #3
 8003212:	e000      	b.n	8003216 <NVIC_EncodePriority+0x32>
 8003214:	2300      	movs	r3, #0
 8003216:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003218:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	fa02 f303 	lsl.w	r3, r2, r3
 8003222:	43da      	mvns	r2, r3
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	401a      	ands	r2, r3
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800322c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	fa01 f303 	lsl.w	r3, r1, r3
 8003236:	43d9      	mvns	r1, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800323c:	4313      	orrs	r3, r2
         );
}
 800323e:	4618      	mov	r0, r3
 8003240:	3724      	adds	r7, #36	; 0x24
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
	...

0800324c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	3b01      	subs	r3, #1
 8003258:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800325c:	d301      	bcc.n	8003262 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800325e:	2301      	movs	r3, #1
 8003260:	e00f      	b.n	8003282 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003262:	4a0a      	ldr	r2, [pc, #40]	; (800328c <SysTick_Config+0x40>)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3b01      	subs	r3, #1
 8003268:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800326a:	210f      	movs	r1, #15
 800326c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003270:	f7ff ff8e 	bl	8003190 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003274:	4b05      	ldr	r3, [pc, #20]	; (800328c <SysTick_Config+0x40>)
 8003276:	2200      	movs	r2, #0
 8003278:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800327a:	4b04      	ldr	r3, [pc, #16]	; (800328c <SysTick_Config+0x40>)
 800327c:	2207      	movs	r2, #7
 800327e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	e000e010 	.word	0xe000e010

08003290 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f7ff ff29 	bl	80030f0 <__NVIC_SetPriorityGrouping>
}
 800329e:	bf00      	nop
 80032a0:	3708      	adds	r7, #8
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b086      	sub	sp, #24
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	4603      	mov	r3, r0
 80032ae:	60b9      	str	r1, [r7, #8]
 80032b0:	607a      	str	r2, [r7, #4]
 80032b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80032b4:	2300      	movs	r3, #0
 80032b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80032b8:	f7ff ff3e 	bl	8003138 <__NVIC_GetPriorityGrouping>
 80032bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	68b9      	ldr	r1, [r7, #8]
 80032c2:	6978      	ldr	r0, [r7, #20]
 80032c4:	f7ff ff8e 	bl	80031e4 <NVIC_EncodePriority>
 80032c8:	4602      	mov	r2, r0
 80032ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032ce:	4611      	mov	r1, r2
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff ff5d 	bl	8003190 <__NVIC_SetPriority>
}
 80032d6:	bf00      	nop
 80032d8:	3718      	adds	r7, #24
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032de:	b580      	push	{r7, lr}
 80032e0:	b082      	sub	sp, #8
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	4603      	mov	r3, r0
 80032e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7ff ff31 	bl	8003154 <__NVIC_EnableIRQ>
}
 80032f2:	bf00      	nop
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}

080032fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b082      	sub	sp, #8
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7ff ffa2 	bl	800324c <SysTick_Config>
 8003308:	4603      	mov	r3, r0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
	...

08003314 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e098      	b.n	8003458 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	461a      	mov	r2, r3
 800332c:	4b4d      	ldr	r3, [pc, #308]	; (8003464 <HAL_DMA_Init+0x150>)
 800332e:	429a      	cmp	r2, r3
 8003330:	d80f      	bhi.n	8003352 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	461a      	mov	r2, r3
 8003338:	4b4b      	ldr	r3, [pc, #300]	; (8003468 <HAL_DMA_Init+0x154>)
 800333a:	4413      	add	r3, r2
 800333c:	4a4b      	ldr	r2, [pc, #300]	; (800346c <HAL_DMA_Init+0x158>)
 800333e:	fba2 2303 	umull	r2, r3, r2, r3
 8003342:	091b      	lsrs	r3, r3, #4
 8003344:	009a      	lsls	r2, r3, #2
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a48      	ldr	r2, [pc, #288]	; (8003470 <HAL_DMA_Init+0x15c>)
 800334e:	641a      	str	r2, [r3, #64]	; 0x40
 8003350:	e00e      	b.n	8003370 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	461a      	mov	r2, r3
 8003358:	4b46      	ldr	r3, [pc, #280]	; (8003474 <HAL_DMA_Init+0x160>)
 800335a:	4413      	add	r3, r2
 800335c:	4a43      	ldr	r2, [pc, #268]	; (800346c <HAL_DMA_Init+0x158>)
 800335e:	fba2 2303 	umull	r2, r3, r2, r3
 8003362:	091b      	lsrs	r3, r3, #4
 8003364:	009a      	lsls	r2, r3, #2
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a42      	ldr	r2, [pc, #264]	; (8003478 <HAL_DMA_Init+0x164>)
 800336e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2202      	movs	r2, #2
 8003374:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800338a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003394:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a1b      	ldr	r3, [r3, #32]
 80033b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80033b4:	68fa      	ldr	r2, [r7, #12]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033ca:	d039      	beq.n	8003440 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	4a27      	ldr	r2, [pc, #156]	; (8003470 <HAL_DMA_Init+0x15c>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d11a      	bne.n	800340c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80033d6:	4b29      	ldr	r3, [pc, #164]	; (800347c <HAL_DMA_Init+0x168>)
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033de:	f003 031c 	and.w	r3, r3, #28
 80033e2:	210f      	movs	r1, #15
 80033e4:	fa01 f303 	lsl.w	r3, r1, r3
 80033e8:	43db      	mvns	r3, r3
 80033ea:	4924      	ldr	r1, [pc, #144]	; (800347c <HAL_DMA_Init+0x168>)
 80033ec:	4013      	ands	r3, r2
 80033ee:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80033f0:	4b22      	ldr	r3, [pc, #136]	; (800347c <HAL_DMA_Init+0x168>)
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6859      	ldr	r1, [r3, #4]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033fc:	f003 031c 	and.w	r3, r3, #28
 8003400:	fa01 f303 	lsl.w	r3, r1, r3
 8003404:	491d      	ldr	r1, [pc, #116]	; (800347c <HAL_DMA_Init+0x168>)
 8003406:	4313      	orrs	r3, r2
 8003408:	600b      	str	r3, [r1, #0]
 800340a:	e019      	b.n	8003440 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800340c:	4b1c      	ldr	r3, [pc, #112]	; (8003480 <HAL_DMA_Init+0x16c>)
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003414:	f003 031c 	and.w	r3, r3, #28
 8003418:	210f      	movs	r1, #15
 800341a:	fa01 f303 	lsl.w	r3, r1, r3
 800341e:	43db      	mvns	r3, r3
 8003420:	4917      	ldr	r1, [pc, #92]	; (8003480 <HAL_DMA_Init+0x16c>)
 8003422:	4013      	ands	r3, r2
 8003424:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003426:	4b16      	ldr	r3, [pc, #88]	; (8003480 <HAL_DMA_Init+0x16c>)
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6859      	ldr	r1, [r3, #4]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003432:	f003 031c 	and.w	r3, r3, #28
 8003436:	fa01 f303 	lsl.w	r3, r1, r3
 800343a:	4911      	ldr	r1, [pc, #68]	; (8003480 <HAL_DMA_Init+0x16c>)
 800343c:	4313      	orrs	r3, r2
 800343e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2201      	movs	r2, #1
 800344a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	3714      	adds	r7, #20
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr
 8003464:	40020407 	.word	0x40020407
 8003468:	bffdfff8 	.word	0xbffdfff8
 800346c:	cccccccd 	.word	0xcccccccd
 8003470:	40020000 	.word	0x40020000
 8003474:	bffdfbf8 	.word	0xbffdfbf8
 8003478:	40020400 	.word	0x40020400
 800347c:	400200a8 	.word	0x400200a8
 8003480:	400204a8 	.word	0x400204a8

08003484 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b086      	sub	sp, #24
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
 8003490:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003492:	2300      	movs	r3, #0
 8003494:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800349c:	2b01      	cmp	r3, #1
 800349e:	d101      	bne.n	80034a4 <HAL_DMA_Start_IT+0x20>
 80034a0:	2302      	movs	r3, #2
 80034a2:	e04b      	b.n	800353c <HAL_DMA_Start_IT+0xb8>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d13a      	bne.n	800352e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2202      	movs	r2, #2
 80034bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f022 0201 	bic.w	r2, r2, #1
 80034d4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	68b9      	ldr	r1, [r7, #8]
 80034dc:	68f8      	ldr	r0, [r7, #12]
 80034de:	f000 f8e0 	bl	80036a2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d008      	beq.n	80034fc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f042 020e 	orr.w	r2, r2, #14
 80034f8:	601a      	str	r2, [r3, #0]
 80034fa:	e00f      	b.n	800351c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f022 0204 	bic.w	r2, r2, #4
 800350a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f042 020a 	orr.w	r2, r2, #10
 800351a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f042 0201 	orr.w	r2, r2, #1
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	e005      	b.n	800353a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003536:	2302      	movs	r3, #2
 8003538:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800353a:	7dfb      	ldrb	r3, [r7, #23]
}
 800353c:	4618      	mov	r0, r3
 800353e:	3718      	adds	r7, #24
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003560:	f003 031c 	and.w	r3, r3, #28
 8003564:	2204      	movs	r2, #4
 8003566:	409a      	lsls	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	4013      	ands	r3, r2
 800356c:	2b00      	cmp	r3, #0
 800356e:	d026      	beq.n	80035be <HAL_DMA_IRQHandler+0x7a>
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	f003 0304 	and.w	r3, r3, #4
 8003576:	2b00      	cmp	r3, #0
 8003578:	d021      	beq.n	80035be <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0320 	and.w	r3, r3, #32
 8003584:	2b00      	cmp	r3, #0
 8003586:	d107      	bne.n	8003598 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0204 	bic.w	r2, r2, #4
 8003596:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359c:	f003 021c 	and.w	r2, r3, #28
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a4:	2104      	movs	r1, #4
 80035a6:	fa01 f202 	lsl.w	r2, r1, r2
 80035aa:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d071      	beq.n	8003698 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80035bc:	e06c      	b.n	8003698 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c2:	f003 031c 	and.w	r3, r3, #28
 80035c6:	2202      	movs	r2, #2
 80035c8:	409a      	lsls	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	4013      	ands	r3, r2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d02e      	beq.n	8003630 <HAL_DMA_IRQHandler+0xec>
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d029      	beq.n	8003630 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0320 	and.w	r3, r3, #32
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d10b      	bne.n	8003602 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 020a 	bic.w	r2, r2, #10
 80035f8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003606:	f003 021c 	and.w	r2, r3, #28
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360e:	2102      	movs	r1, #2
 8003610:	fa01 f202 	lsl.w	r2, r1, r2
 8003614:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003622:	2b00      	cmp	r3, #0
 8003624:	d038      	beq.n	8003698 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800362e:	e033      	b.n	8003698 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003634:	f003 031c 	and.w	r3, r3, #28
 8003638:	2208      	movs	r2, #8
 800363a:	409a      	lsls	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4013      	ands	r3, r2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d02a      	beq.n	800369a <HAL_DMA_IRQHandler+0x156>
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f003 0308 	and.w	r3, r3, #8
 800364a:	2b00      	cmp	r3, #0
 800364c:	d025      	beq.n	800369a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 020e 	bic.w	r2, r2, #14
 800365c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003662:	f003 021c 	and.w	r2, r3, #28
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366a:	2101      	movs	r1, #1
 800366c:	fa01 f202 	lsl.w	r2, r1, r2
 8003670:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2201      	movs	r2, #1
 8003676:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2201      	movs	r2, #1
 800367c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800368c:	2b00      	cmp	r3, #0
 800368e:	d004      	beq.n	800369a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003698:	bf00      	nop
 800369a:	bf00      	nop
}
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036a2:	b480      	push	{r7}
 80036a4:	b085      	sub	sp, #20
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	60f8      	str	r0, [r7, #12]
 80036aa:	60b9      	str	r1, [r7, #8]
 80036ac:	607a      	str	r2, [r7, #4]
 80036ae:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b4:	f003 021c 	and.w	r2, r3, #28
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036bc:	2101      	movs	r1, #1
 80036be:	fa01 f202 	lsl.w	r2, r1, r2
 80036c2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	2b10      	cmp	r3, #16
 80036d2:	d108      	bne.n	80036e6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68ba      	ldr	r2, [r7, #8]
 80036e2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80036e4:	e007      	b.n	80036f6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	68ba      	ldr	r2, [r7, #8]
 80036ec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	60da      	str	r2, [r3, #12]
}
 80036f6:	bf00      	nop
 80036f8:	3714      	adds	r7, #20
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
	...

08003704 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003704:	b480      	push	{r7}
 8003706:	b087      	sub	sp, #28
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800370e:	2300      	movs	r3, #0
 8003710:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003712:	e14e      	b.n	80039b2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	2101      	movs	r1, #1
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	fa01 f303 	lsl.w	r3, r1, r3
 8003720:	4013      	ands	r3, r2
 8003722:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2b00      	cmp	r3, #0
 8003728:	f000 8140 	beq.w	80039ac <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f003 0303 	and.w	r3, r3, #3
 8003734:	2b01      	cmp	r3, #1
 8003736:	d005      	beq.n	8003744 <HAL_GPIO_Init+0x40>
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f003 0303 	and.w	r3, r3, #3
 8003740:	2b02      	cmp	r3, #2
 8003742:	d130      	bne.n	80037a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	2203      	movs	r2, #3
 8003750:	fa02 f303 	lsl.w	r3, r2, r3
 8003754:	43db      	mvns	r3, r3
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	4013      	ands	r3, r2
 800375a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	68da      	ldr	r2, [r3, #12]
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	fa02 f303 	lsl.w	r3, r2, r3
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800377a:	2201      	movs	r2, #1
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	43db      	mvns	r3, r3
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4013      	ands	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	091b      	lsrs	r3, r3, #4
 8003790:	f003 0201 	and.w	r2, r3, #1
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f003 0303 	and.w	r3, r3, #3
 80037ae:	2b03      	cmp	r3, #3
 80037b0:	d017      	beq.n	80037e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	2203      	movs	r2, #3
 80037be:	fa02 f303 	lsl.w	r3, r2, r3
 80037c2:	43db      	mvns	r3, r3
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	4013      	ands	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	005b      	lsls	r3, r3, #1
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	4313      	orrs	r3, r2
 80037da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d123      	bne.n	8003836 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	08da      	lsrs	r2, r3, #3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	3208      	adds	r2, #8
 80037f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	f003 0307 	and.w	r3, r3, #7
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	220f      	movs	r2, #15
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	43db      	mvns	r3, r3
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	4013      	ands	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	691a      	ldr	r2, [r3, #16]
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	fa02 f303 	lsl.w	r3, r2, r3
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	4313      	orrs	r3, r2
 8003826:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	08da      	lsrs	r2, r3, #3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3208      	adds	r2, #8
 8003830:	6939      	ldr	r1, [r7, #16]
 8003832:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	2203      	movs	r2, #3
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	43db      	mvns	r3, r3
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	4013      	ands	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f003 0203 	and.w	r2, r3, #3
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	4313      	orrs	r3, r2
 8003862:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	693a      	ldr	r2, [r7, #16]
 8003868:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003872:	2b00      	cmp	r3, #0
 8003874:	f000 809a 	beq.w	80039ac <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003878:	4b55      	ldr	r3, [pc, #340]	; (80039d0 <HAL_GPIO_Init+0x2cc>)
 800387a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800387c:	4a54      	ldr	r2, [pc, #336]	; (80039d0 <HAL_GPIO_Init+0x2cc>)
 800387e:	f043 0301 	orr.w	r3, r3, #1
 8003882:	6613      	str	r3, [r2, #96]	; 0x60
 8003884:	4b52      	ldr	r3, [pc, #328]	; (80039d0 <HAL_GPIO_Init+0x2cc>)
 8003886:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	60bb      	str	r3, [r7, #8]
 800388e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003890:	4a50      	ldr	r2, [pc, #320]	; (80039d4 <HAL_GPIO_Init+0x2d0>)
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	089b      	lsrs	r3, r3, #2
 8003896:	3302      	adds	r3, #2
 8003898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800389c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	f003 0303 	and.w	r3, r3, #3
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	220f      	movs	r2, #15
 80038a8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ac:	43db      	mvns	r3, r3
 80038ae:	693a      	ldr	r2, [r7, #16]
 80038b0:	4013      	ands	r3, r2
 80038b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80038ba:	d013      	beq.n	80038e4 <HAL_GPIO_Init+0x1e0>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a46      	ldr	r2, [pc, #280]	; (80039d8 <HAL_GPIO_Init+0x2d4>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d00d      	beq.n	80038e0 <HAL_GPIO_Init+0x1dc>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a45      	ldr	r2, [pc, #276]	; (80039dc <HAL_GPIO_Init+0x2d8>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d007      	beq.n	80038dc <HAL_GPIO_Init+0x1d8>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a44      	ldr	r2, [pc, #272]	; (80039e0 <HAL_GPIO_Init+0x2dc>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d101      	bne.n	80038d8 <HAL_GPIO_Init+0x1d4>
 80038d4:	2303      	movs	r3, #3
 80038d6:	e006      	b.n	80038e6 <HAL_GPIO_Init+0x1e2>
 80038d8:	2307      	movs	r3, #7
 80038da:	e004      	b.n	80038e6 <HAL_GPIO_Init+0x1e2>
 80038dc:	2302      	movs	r3, #2
 80038de:	e002      	b.n	80038e6 <HAL_GPIO_Init+0x1e2>
 80038e0:	2301      	movs	r3, #1
 80038e2:	e000      	b.n	80038e6 <HAL_GPIO_Init+0x1e2>
 80038e4:	2300      	movs	r3, #0
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	f002 0203 	and.w	r2, r2, #3
 80038ec:	0092      	lsls	r2, r2, #2
 80038ee:	4093      	lsls	r3, r2
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038f6:	4937      	ldr	r1, [pc, #220]	; (80039d4 <HAL_GPIO_Init+0x2d0>)
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	089b      	lsrs	r3, r3, #2
 80038fc:	3302      	adds	r3, #2
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003904:	4b37      	ldr	r3, [pc, #220]	; (80039e4 <HAL_GPIO_Init+0x2e0>)
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	43db      	mvns	r3, r3
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	4013      	ands	r3, r2
 8003912:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	4313      	orrs	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003928:	4a2e      	ldr	r2, [pc, #184]	; (80039e4 <HAL_GPIO_Init+0x2e0>)
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800392e:	4b2d      	ldr	r3, [pc, #180]	; (80039e4 <HAL_GPIO_Init+0x2e0>)
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	43db      	mvns	r3, r3
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	4013      	ands	r3, r2
 800393c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	4313      	orrs	r3, r2
 8003950:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003952:	4a24      	ldr	r2, [pc, #144]	; (80039e4 <HAL_GPIO_Init+0x2e0>)
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003958:	4b22      	ldr	r3, [pc, #136]	; (80039e4 <HAL_GPIO_Init+0x2e0>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	43db      	mvns	r3, r3
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	4013      	ands	r3, r2
 8003966:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	4313      	orrs	r3, r2
 800397a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800397c:	4a19      	ldr	r2, [pc, #100]	; (80039e4 <HAL_GPIO_Init+0x2e0>)
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003982:	4b18      	ldr	r3, [pc, #96]	; (80039e4 <HAL_GPIO_Init+0x2e0>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	43db      	mvns	r3, r3
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	4013      	ands	r3, r2
 8003990:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80039a6:	4a0f      	ldr	r2, [pc, #60]	; (80039e4 <HAL_GPIO_Init+0x2e0>)
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	3301      	adds	r3, #1
 80039b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	fa22 f303 	lsr.w	r3, r2, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	f47f aea9 	bne.w	8003714 <HAL_GPIO_Init+0x10>
  }
}
 80039c2:	bf00      	nop
 80039c4:	bf00      	nop
 80039c6:	371c      	adds	r7, #28
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr
 80039d0:	40021000 	.word	0x40021000
 80039d4:	40010000 	.word	0x40010000
 80039d8:	48000400 	.word	0x48000400
 80039dc:	48000800 	.word	0x48000800
 80039e0:	48000c00 	.word	0x48000c00
 80039e4:	40010400 	.word	0x40010400

080039e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80039ec:	4b04      	ldr	r3, [pc, #16]	; (8003a00 <HAL_PWREx_GetVoltageRange+0x18>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	40007000 	.word	0x40007000

08003a04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a12:	d130      	bne.n	8003a76 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a14:	4b23      	ldr	r3, [pc, #140]	; (8003aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a20:	d038      	beq.n	8003a94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a22:	4b20      	ldr	r3, [pc, #128]	; (8003aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a2a:	4a1e      	ldr	r2, [pc, #120]	; (8003aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a30:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a32:	4b1d      	ldr	r3, [pc, #116]	; (8003aa8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2232      	movs	r2, #50	; 0x32
 8003a38:	fb02 f303 	mul.w	r3, r2, r3
 8003a3c:	4a1b      	ldr	r2, [pc, #108]	; (8003aac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a42:	0c9b      	lsrs	r3, r3, #18
 8003a44:	3301      	adds	r3, #1
 8003a46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a48:	e002      	b.n	8003a50 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a50:	4b14      	ldr	r3, [pc, #80]	; (8003aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a52:	695b      	ldr	r3, [r3, #20]
 8003a54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a5c:	d102      	bne.n	8003a64 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1f2      	bne.n	8003a4a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a64:	4b0f      	ldr	r3, [pc, #60]	; (8003aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a66:	695b      	ldr	r3, [r3, #20]
 8003a68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a70:	d110      	bne.n	8003a94 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e00f      	b.n	8003a96 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a76:	4b0b      	ldr	r3, [pc, #44]	; (8003aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a82:	d007      	beq.n	8003a94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a84:	4b07      	ldr	r3, [pc, #28]	; (8003aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a8c:	4a05      	ldr	r2, [pc, #20]	; (8003aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a92:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3714      	adds	r7, #20
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	40007000 	.word	0x40007000
 8003aa8:	20000000 	.word	0x20000000
 8003aac:	431bde83 	.word	0x431bde83

08003ab0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b08a      	sub	sp, #40	; 0x28
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d102      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	f000 bc52 	b.w	8004368 <HAL_RCC_OscConfig+0x8b8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ac4:	4ba1      	ldr	r3, [pc, #644]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f003 030c 	and.w	r3, r3, #12
 8003acc:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ace:	4b9f      	ldr	r3, [pc, #636]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	f003 0303 	and.w	r3, r3, #3
 8003ad6:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0310 	and.w	r3, r3, #16
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 80e6 	beq.w	8003cb2 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d007      	beq.n	8003afc <HAL_RCC_OscConfig+0x4c>
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	2b0c      	cmp	r3, #12
 8003af0:	f040 808d 	bne.w	8003c0e <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	f040 8089 	bne.w	8003c0e <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003afc:	4b93      	ldr	r3, [pc, #588]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d006      	beq.n	8003b16 <HAL_RCC_OscConfig+0x66>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	69db      	ldr	r3, [r3, #28]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d102      	bne.n	8003b16 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	f000 bc29 	b.w	8004368 <HAL_RCC_OscConfig+0x8b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b1a:	4b8c      	ldr	r3, [pc, #560]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d004      	beq.n	8003b30 <HAL_RCC_OscConfig+0x80>
 8003b26:	4b89      	ldr	r3, [pc, #548]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b2e:	e005      	b.n	8003b3c <HAL_RCC_OscConfig+0x8c>
 8003b30:	4b86      	ldr	r3, [pc, #536]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b36:	091b      	lsrs	r3, r3, #4
 8003b38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d224      	bcs.n	8003b8a <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 fdd9 	bl	80046fc <RCC_SetFlashLatencyFromMSIRange>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d002      	beq.n	8003b56 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	f000 bc09 	b.w	8004368 <HAL_RCC_OscConfig+0x8b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b56:	4b7d      	ldr	r3, [pc, #500]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a7c      	ldr	r2, [pc, #496]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b5c:	f043 0308 	orr.w	r3, r3, #8
 8003b60:	6013      	str	r3, [r2, #0]
 8003b62:	4b7a      	ldr	r3, [pc, #488]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6e:	4977      	ldr	r1, [pc, #476]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b74:	4b75      	ldr	r3, [pc, #468]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	021b      	lsls	r3, r3, #8
 8003b82:	4972      	ldr	r1, [pc, #456]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	604b      	str	r3, [r1, #4]
 8003b88:	e025      	b.n	8003bd6 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b8a:	4b70      	ldr	r3, [pc, #448]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a6f      	ldr	r2, [pc, #444]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b90:	f043 0308 	orr.w	r3, r3, #8
 8003b94:	6013      	str	r3, [r2, #0]
 8003b96:	4b6d      	ldr	r3, [pc, #436]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	496a      	ldr	r1, [pc, #424]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ba8:	4b68      	ldr	r3, [pc, #416]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	021b      	lsls	r3, r3, #8
 8003bb6:	4965      	ldr	r1, [pc, #404]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d109      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 fd98 	bl	80046fc <RCC_SetFlashLatencyFromMSIRange>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e3c8      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bd6:	f000 fccd 	bl	8004574 <HAL_RCC_GetSysClockFreq>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	4b5b      	ldr	r3, [pc, #364]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	091b      	lsrs	r3, r3, #4
 8003be2:	f003 030f 	and.w	r3, r3, #15
 8003be6:	495a      	ldr	r1, [pc, #360]	; (8003d50 <HAL_RCC_OscConfig+0x2a0>)
 8003be8:	5ccb      	ldrb	r3, [r1, r3]
 8003bea:	f003 031f 	and.w	r3, r3, #31
 8003bee:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf2:	4a58      	ldr	r2, [pc, #352]	; (8003d54 <HAL_RCC_OscConfig+0x2a4>)
 8003bf4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003bf6:	4b58      	ldr	r3, [pc, #352]	; (8003d58 <HAL_RCC_OscConfig+0x2a8>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7fe f846 	bl	8001c8c <HAL_InitTick>
 8003c00:	4603      	mov	r3, r0
 8003c02:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8003c04:	7dfb      	ldrb	r3, [r7, #23]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d052      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8003c0a:	7dfb      	ldrb	r3, [r7, #23]
 8003c0c:	e3ac      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	69db      	ldr	r3, [r3, #28]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d032      	beq.n	8003c7c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c16:	4b4d      	ldr	r3, [pc, #308]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a4c      	ldr	r2, [pc, #304]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003c1c:	f043 0301 	orr.w	r3, r3, #1
 8003c20:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c22:	f7fe f883 	bl	8001d2c <HAL_GetTick>
 8003c26:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c28:	e008      	b.n	8003c3c <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c2a:	f7fe f87f 	bl	8001d2c <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e395      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c3c:	4b43      	ldr	r3, [pc, #268]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0302 	and.w	r3, r3, #2
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0f0      	beq.n	8003c2a <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c48:	4b40      	ldr	r3, [pc, #256]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a3f      	ldr	r2, [pc, #252]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003c4e:	f043 0308 	orr.w	r3, r3, #8
 8003c52:	6013      	str	r3, [r2, #0]
 8003c54:	4b3d      	ldr	r3, [pc, #244]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c60:	493a      	ldr	r1, [pc, #232]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c66:	4b39      	ldr	r3, [pc, #228]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	021b      	lsls	r3, r3, #8
 8003c74:	4935      	ldr	r1, [pc, #212]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	604b      	str	r3, [r1, #4]
 8003c7a:	e01a      	b.n	8003cb2 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c7c:	4b33      	ldr	r3, [pc, #204]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a32      	ldr	r2, [pc, #200]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003c82:	f023 0301 	bic.w	r3, r3, #1
 8003c86:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c88:	f7fe f850 	bl	8001d2c <HAL_GetTick>
 8003c8c:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c90:	f7fe f84c 	bl	8001d2c <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e362      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ca2:	4b2a      	ldr	r3, [pc, #168]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1f0      	bne.n	8003c90 <HAL_RCC_OscConfig+0x1e0>
 8003cae:	e000      	b.n	8003cb2 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cb0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d073      	beq.n	8003da6 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	2b08      	cmp	r3, #8
 8003cc2:	d005      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x220>
 8003cc4:	6a3b      	ldr	r3, [r7, #32]
 8003cc6:	2b0c      	cmp	r3, #12
 8003cc8:	d10e      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	2b03      	cmp	r3, #3
 8003cce:	d10b      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cd0:	4b1e      	ldr	r3, [pc, #120]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d063      	beq.n	8003da4 <HAL_RCC_OscConfig+0x2f4>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d15f      	bne.n	8003da4 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e33f      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cf0:	d106      	bne.n	8003d00 <HAL_RCC_OscConfig+0x250>
 8003cf2:	4b16      	ldr	r3, [pc, #88]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a15      	ldr	r2, [pc, #84]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003cf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cfc:	6013      	str	r3, [r2, #0]
 8003cfe:	e01d      	b.n	8003d3c <HAL_RCC_OscConfig+0x28c>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d08:	d10c      	bne.n	8003d24 <HAL_RCC_OscConfig+0x274>
 8003d0a:	4b10      	ldr	r3, [pc, #64]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a0f      	ldr	r2, [pc, #60]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003d10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d14:	6013      	str	r3, [r2, #0]
 8003d16:	4b0d      	ldr	r3, [pc, #52]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a0c      	ldr	r2, [pc, #48]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003d1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d20:	6013      	str	r3, [r2, #0]
 8003d22:	e00b      	b.n	8003d3c <HAL_RCC_OscConfig+0x28c>
 8003d24:	4b09      	ldr	r3, [pc, #36]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a08      	ldr	r2, [pc, #32]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003d2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d2e:	6013      	str	r3, [r2, #0]
 8003d30:	4b06      	ldr	r3, [pc, #24]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a05      	ldr	r2, [pc, #20]	; (8003d4c <HAL_RCC_OscConfig+0x29c>)
 8003d36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d01b      	beq.n	8003d7c <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d44:	f7fd fff2 	bl	8001d2c <HAL_GetTick>
 8003d48:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d4a:	e010      	b.n	8003d6e <HAL_RCC_OscConfig+0x2be>
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	080093b4 	.word	0x080093b4
 8003d54:	20000000 	.word	0x20000000
 8003d58:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d5c:	f7fd ffe6 	bl	8001d2c <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	2b64      	cmp	r3, #100	; 0x64
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e2fc      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d6e:	4ba0      	ldr	r3, [pc, #640]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d0f0      	beq.n	8003d5c <HAL_RCC_OscConfig+0x2ac>
 8003d7a:	e014      	b.n	8003da6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7c:	f7fd ffd6 	bl	8001d2c <HAL_GetTick>
 8003d80:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d82:	e008      	b.n	8003d96 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d84:	f7fd ffd2 	bl	8001d2c <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b64      	cmp	r3, #100	; 0x64
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e2e8      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d96:	4b96      	ldr	r3, [pc, #600]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1f0      	bne.n	8003d84 <HAL_RCC_OscConfig+0x2d4>
 8003da2:	e000      	b.n	8003da6 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d060      	beq.n	8003e74 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d005      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x314>
 8003db8:	6a3b      	ldr	r3, [r7, #32]
 8003dba:	2b0c      	cmp	r3, #12
 8003dbc:	d119      	bne.n	8003df2 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d116      	bne.n	8003df2 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dc4:	4b8a      	ldr	r3, [pc, #552]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d005      	beq.n	8003ddc <HAL_RCC_OscConfig+0x32c>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e2c5      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ddc:	4b84      	ldr	r3, [pc, #528]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	061b      	lsls	r3, r3, #24
 8003dea:	4981      	ldr	r1, [pc, #516]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003df0:	e040      	b.n	8003e74 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d023      	beq.n	8003e42 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dfa:	4b7d      	ldr	r3, [pc, #500]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a7c      	ldr	r2, [pc, #496]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e06:	f7fd ff91 	bl	8001d2c <HAL_GetTick>
 8003e0a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e0e:	f7fd ff8d 	bl	8001d2c <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e2a3      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e20:	4b73      	ldr	r3, [pc, #460]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0f0      	beq.n	8003e0e <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2c:	4b70      	ldr	r3, [pc, #448]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	061b      	lsls	r3, r3, #24
 8003e3a:	496d      	ldr	r1, [pc, #436]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	604b      	str	r3, [r1, #4]
 8003e40:	e018      	b.n	8003e74 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e42:	4b6b      	ldr	r3, [pc, #428]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a6a      	ldr	r2, [pc, #424]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003e48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4e:	f7fd ff6d 	bl	8001d2c <HAL_GetTick>
 8003e52:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e54:	e008      	b.n	8003e68 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e56:	f7fd ff69 	bl	8001d2c <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e27f      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e68:	4b61      	ldr	r3, [pc, #388]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1f0      	bne.n	8003e56 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0308 	and.w	r3, r3, #8
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d07f      	beq.n	8003f80 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d05f      	beq.n	8003f48 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8003e88:	4b59      	ldr	r3, [pc, #356]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003e8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e8e:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	699a      	ldr	r2, [r3, #24]
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	f003 0310 	and.w	r3, r3, #16
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d037      	beq.n	8003f0e <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d006      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e258      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d01b      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 8003ec0:	4b4b      	ldr	r3, [pc, #300]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ec6:	4a4a      	ldr	r2, [pc, #296]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003ec8:	f023 0301 	bic.w	r3, r3, #1
 8003ecc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ed0:	f7fd ff2c 	bl	8001d2c <HAL_GetTick>
 8003ed4:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ed8:	f7fd ff28 	bl	8001d2c <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b11      	cmp	r3, #17
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e23e      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003eea:	4b41      	ldr	r3, [pc, #260]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003eec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ef0:	f003 0302 	and.w	r3, r3, #2
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1ef      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8003ef8:	4b3d      	ldr	r3, [pc, #244]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003efe:	f023 0210 	bic.w	r2, r3, #16
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	493a      	ldr	r1, [pc, #232]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f0e:	4b38      	ldr	r3, [pc, #224]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003f10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f14:	4a36      	ldr	r2, [pc, #216]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003f16:	f043 0301 	orr.w	r3, r3, #1
 8003f1a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f1e:	f7fd ff05 	bl	8001d2c <HAL_GetTick>
 8003f22:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f24:	e008      	b.n	8003f38 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f26:	f7fd ff01 	bl	8001d2c <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b11      	cmp	r3, #17
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e217      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f38:	4b2d      	ldr	r3, [pc, #180]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003f3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d0ef      	beq.n	8003f26 <HAL_RCC_OscConfig+0x476>
 8003f46:	e01b      	b.n	8003f80 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f48:	4b29      	ldr	r3, [pc, #164]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003f4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f4e:	4a28      	ldr	r2, [pc, #160]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003f50:	f023 0301 	bic.w	r3, r3, #1
 8003f54:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f58:	f7fd fee8 	bl	8001d2c <HAL_GetTick>
 8003f5c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f60:	f7fd fee4 	bl	8001d2c <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b11      	cmp	r3, #17
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e1fa      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f72:	4b1f      	ldr	r3, [pc, #124]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003f74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f78:	f003 0302 	and.w	r3, r3, #2
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1ef      	bne.n	8003f60 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0304 	and.w	r3, r3, #4
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	f000 80c1 	beq.w	8004110 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f94:	4b16      	ldr	r3, [pc, #88]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d10e      	bne.n	8003fbe <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fa0:	4b13      	ldr	r3, [pc, #76]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fa4:	4a12      	ldr	r2, [pc, #72]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003fa6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003faa:	6593      	str	r3, [r2, #88]	; 0x58
 8003fac:	4b10      	ldr	r3, [pc, #64]	; (8003ff0 <HAL_RCC_OscConfig+0x540>)
 8003fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fb4:	60fb      	str	r3, [r7, #12]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fbe:	4b0d      	ldr	r3, [pc, #52]	; (8003ff4 <HAL_RCC_OscConfig+0x544>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d11c      	bne.n	8004004 <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fca:	4b0a      	ldr	r3, [pc, #40]	; (8003ff4 <HAL_RCC_OscConfig+0x544>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a09      	ldr	r2, [pc, #36]	; (8003ff4 <HAL_RCC_OscConfig+0x544>)
 8003fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fd6:	f7fd fea9 	bl	8001d2c <HAL_GetTick>
 8003fda:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fdc:	e00c      	b.n	8003ff8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fde:	f7fd fea5 	bl	8001d2c <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d905      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e1bb      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
 8003ff0:	40021000 	.word	0x40021000
 8003ff4:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ff8:	4bb1      	ldr	r3, [pc, #708]	; (80042c0 <HAL_RCC_OscConfig+0x810>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004000:	2b00      	cmp	r3, #0
 8004002:	d0ec      	beq.n	8003fde <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f003 0301 	and.w	r3, r3, #1
 800400c:	2b00      	cmp	r3, #0
 800400e:	d02c      	beq.n	800406a <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8004010:	4bac      	ldr	r3, [pc, #688]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004016:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004022:	49a8      	ldr	r1, [pc, #672]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004024:	4313      	orrs	r3, r2
 8004026:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f003 0304 	and.w	r3, r3, #4
 8004032:	2b00      	cmp	r3, #0
 8004034:	d010      	beq.n	8004058 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004036:	4ba3      	ldr	r3, [pc, #652]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800403c:	4aa1      	ldr	r2, [pc, #644]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 800403e:	f043 0304 	orr.w	r3, r3, #4
 8004042:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004046:	4b9f      	ldr	r3, [pc, #636]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404c:	4a9d      	ldr	r2, [pc, #628]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 800404e:	f043 0301 	orr.w	r3, r3, #1
 8004052:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004056:	e018      	b.n	800408a <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004058:	4b9a      	ldr	r3, [pc, #616]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 800405a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405e:	4a99      	ldr	r2, [pc, #612]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004060:	f043 0301 	orr.w	r3, r3, #1
 8004064:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004068:	e00f      	b.n	800408a <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800406a:	4b96      	ldr	r3, [pc, #600]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 800406c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004070:	4a94      	ldr	r2, [pc, #592]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004072:	f023 0301 	bic.w	r3, r3, #1
 8004076:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800407a:	4b92      	ldr	r3, [pc, #584]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 800407c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004080:	4a90      	ldr	r2, [pc, #576]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004082:	f023 0304 	bic.w	r3, r3, #4
 8004086:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d016      	beq.n	80040c0 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004092:	f7fd fe4b 	bl	8001d2c <HAL_GetTick>
 8004096:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004098:	e00a      	b.n	80040b0 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800409a:	f7fd fe47 	bl	8001d2c <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e15b      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040b0:	4b84      	ldr	r3, [pc, #528]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 80040b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d0ed      	beq.n	800409a <HAL_RCC_OscConfig+0x5ea>
 80040be:	e01d      	b.n	80040fc <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c0:	f7fd fe34 	bl	8001d2c <HAL_GetTick>
 80040c4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040c6:	e00a      	b.n	80040de <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c8:	f7fd fe30 	bl	8001d2c <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e144      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040de:	4b79      	ldr	r3, [pc, #484]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 80040e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1ed      	bne.n	80040c8 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80040ec:	4b75      	ldr	r3, [pc, #468]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 80040ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040f2:	4a74      	ldr	r2, [pc, #464]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 80040f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004100:	2b01      	cmp	r3, #1
 8004102:	d105      	bne.n	8004110 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004104:	4b6f      	ldr	r3, [pc, #444]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004108:	4a6e      	ldr	r2, [pc, #440]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 800410a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800410e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0320 	and.w	r3, r3, #32
 8004118:	2b00      	cmp	r3, #0
 800411a:	d03c      	beq.n	8004196 <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004120:	2b00      	cmp	r3, #0
 8004122:	d01c      	beq.n	800415e <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004124:	4b67      	ldr	r3, [pc, #412]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004126:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800412a:	4a66      	ldr	r2, [pc, #408]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 800412c:	f043 0301 	orr.w	r3, r3, #1
 8004130:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004134:	f7fd fdfa 	bl	8001d2c <HAL_GetTick>
 8004138:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800413a:	e008      	b.n	800414e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800413c:	f7fd fdf6 	bl	8001d2c <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d901      	bls.n	800414e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e10c      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800414e:	4b5d      	ldr	r3, [pc, #372]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004150:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0ef      	beq.n	800413c <HAL_RCC_OscConfig+0x68c>
 800415c:	e01b      	b.n	8004196 <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800415e:	4b59      	ldr	r3, [pc, #356]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004160:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004164:	4a57      	ldr	r2, [pc, #348]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004166:	f023 0301 	bic.w	r3, r3, #1
 800416a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800416e:	f7fd fddd 	bl	8001d2c <HAL_GetTick>
 8004172:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004174:	e008      	b.n	8004188 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004176:	f7fd fdd9 	bl	8001d2c <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e0ef      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004188:	4b4e      	ldr	r3, [pc, #312]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 800418a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1ef      	bne.n	8004176 <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419a:	2b00      	cmp	r3, #0
 800419c:	f000 80e3 	beq.w	8004366 <HAL_RCC_OscConfig+0x8b6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	f040 80b7 	bne.w	8004318 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80041aa:	4b46      	ldr	r3, [pc, #280]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	f003 0203 	and.w	r2, r3, #3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d124      	bne.n	8004208 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c8:	3b01      	subs	r3, #1
 80041ca:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d11b      	bne.n	8004208 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041da:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041dc:	429a      	cmp	r2, r3
 80041de:	d113      	bne.n	8004208 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ea:	085b      	lsrs	r3, r3, #1
 80041ec:	3b01      	subs	r3, #1
 80041ee:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d109      	bne.n	8004208 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fe:	085b      	lsrs	r3, r3, #1
 8004200:	3b01      	subs	r3, #1
 8004202:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004204:	429a      	cmp	r2, r3
 8004206:	d061      	beq.n	80042cc <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004208:	6a3b      	ldr	r3, [r7, #32]
 800420a:	2b0c      	cmp	r3, #12
 800420c:	d056      	beq.n	80042bc <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800420e:	4b2d      	ldr	r3, [pc, #180]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a2c      	ldr	r2, [pc, #176]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004214:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004218:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800421a:	f7fd fd87 	bl	8001d2c <HAL_GetTick>
 800421e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004220:	e008      	b.n	8004234 <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004222:	f7fd fd83 	bl	8001d2c <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e099      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004234:	4b23      	ldr	r3, [pc, #140]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1f0      	bne.n	8004222 <HAL_RCC_OscConfig+0x772>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004240:	4b20      	ldr	r3, [pc, #128]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004242:	68da      	ldr	r2, [r3, #12]
 8004244:	4b20      	ldr	r3, [pc, #128]	; (80042c8 <HAL_RCC_OscConfig+0x818>)
 8004246:	4013      	ands	r3, r2
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004250:	3a01      	subs	r2, #1
 8004252:	0112      	lsls	r2, r2, #4
 8004254:	4311      	orrs	r1, r2
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800425a:	0212      	lsls	r2, r2, #8
 800425c:	4311      	orrs	r1, r2
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004262:	0852      	lsrs	r2, r2, #1
 8004264:	3a01      	subs	r2, #1
 8004266:	0552      	lsls	r2, r2, #21
 8004268:	4311      	orrs	r1, r2
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800426e:	0852      	lsrs	r2, r2, #1
 8004270:	3a01      	subs	r2, #1
 8004272:	0652      	lsls	r2, r2, #25
 8004274:	430a      	orrs	r2, r1
 8004276:	4913      	ldr	r1, [pc, #76]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004278:	4313      	orrs	r3, r2
 800427a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800427c:	4b11      	ldr	r3, [pc, #68]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a10      	ldr	r2, [pc, #64]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 8004282:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004286:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004288:	4b0e      	ldr	r3, [pc, #56]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	4a0d      	ldr	r2, [pc, #52]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 800428e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004292:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004294:	f7fd fd4a 	bl	8001d2c <HAL_GetTick>
 8004298:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800429a:	e008      	b.n	80042ae <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800429c:	f7fd fd46 	bl	8001d2c <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e05c      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042ae:	4b05      	ldr	r3, [pc, #20]	; (80042c4 <HAL_RCC_OscConfig+0x814>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d0f0      	beq.n	800429c <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042ba:	e054      	b.n	8004366 <HAL_RCC_OscConfig+0x8b6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e053      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
 80042c0:	40007000 	.word	0x40007000
 80042c4:	40021000 	.word	0x40021000
 80042c8:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042cc:	4b28      	ldr	r3, [pc, #160]	; (8004370 <HAL_RCC_OscConfig+0x8c0>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d146      	bne.n	8004366 <HAL_RCC_OscConfig+0x8b6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80042d8:	4b25      	ldr	r3, [pc, #148]	; (8004370 <HAL_RCC_OscConfig+0x8c0>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a24      	ldr	r2, [pc, #144]	; (8004370 <HAL_RCC_OscConfig+0x8c0>)
 80042de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042e2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042e4:	4b22      	ldr	r3, [pc, #136]	; (8004370 <HAL_RCC_OscConfig+0x8c0>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	4a21      	ldr	r2, [pc, #132]	; (8004370 <HAL_RCC_OscConfig+0x8c0>)
 80042ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042ee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80042f0:	f7fd fd1c 	bl	8001d2c <HAL_GetTick>
 80042f4:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042f8:	f7fd fd18 	bl	8001d2c <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e02e      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800430a:	4b19      	ldr	r3, [pc, #100]	; (8004370 <HAL_RCC_OscConfig+0x8c0>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d0f0      	beq.n	80042f8 <HAL_RCC_OscConfig+0x848>
 8004316:	e026      	b.n	8004366 <HAL_RCC_OscConfig+0x8b6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004318:	6a3b      	ldr	r3, [r7, #32]
 800431a:	2b0c      	cmp	r3, #12
 800431c:	d021      	beq.n	8004362 <HAL_RCC_OscConfig+0x8b2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800431e:	4b14      	ldr	r3, [pc, #80]	; (8004370 <HAL_RCC_OscConfig+0x8c0>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a13      	ldr	r2, [pc, #76]	; (8004370 <HAL_RCC_OscConfig+0x8c0>)
 8004324:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004328:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800432a:	f7fd fcff 	bl	8001d2c <HAL_GetTick>
 800432e:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004330:	e008      	b.n	8004344 <HAL_RCC_OscConfig+0x894>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004332:	f7fd fcfb 	bl	8001d2c <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	2b02      	cmp	r3, #2
 800433e:	d901      	bls.n	8004344 <HAL_RCC_OscConfig+0x894>
          {
            return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e011      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004344:	4b0a      	ldr	r3, [pc, #40]	; (8004370 <HAL_RCC_OscConfig+0x8c0>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1f0      	bne.n	8004332 <HAL_RCC_OscConfig+0x882>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8004350:	4b07      	ldr	r3, [pc, #28]	; (8004370 <HAL_RCC_OscConfig+0x8c0>)
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	4a06      	ldr	r2, [pc, #24]	; (8004370 <HAL_RCC_OscConfig+0x8c0>)
 8004356:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800435a:	f023 0303 	bic.w	r3, r3, #3
 800435e:	60d3      	str	r3, [r2, #12]
 8004360:	e001      	b.n	8004366 <HAL_RCC_OscConfig+0x8b6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e000      	b.n	8004368 <HAL_RCC_OscConfig+0x8b8>
      }
    }
  }
  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3728      	adds	r7, #40	; 0x28
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	40021000 	.word	0x40021000

08004374 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e0e7      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004388:	4b75      	ldr	r3, [pc, #468]	; (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0307 	and.w	r3, r3, #7
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	429a      	cmp	r2, r3
 8004394:	d910      	bls.n	80043b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004396:	4b72      	ldr	r3, [pc, #456]	; (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f023 0207 	bic.w	r2, r3, #7
 800439e:	4970      	ldr	r1, [pc, #448]	; (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043a6:	4b6e      	ldr	r3, [pc, #440]	; (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0307 	and.w	r3, r3, #7
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d001      	beq.n	80043b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e0cf      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d010      	beq.n	80043e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	689a      	ldr	r2, [r3, #8]
 80043c8:	4b66      	ldr	r3, [pc, #408]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d908      	bls.n	80043e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043d4:	4b63      	ldr	r3, [pc, #396]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	4960      	ldr	r1, [pc, #384]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80043e2:	4313      	orrs	r3, r2
 80043e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d04c      	beq.n	800448c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2b03      	cmp	r3, #3
 80043f8:	d107      	bne.n	800440a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043fa:	4b5a      	ldr	r3, [pc, #360]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d121      	bne.n	800444a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e0a6      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	2b02      	cmp	r3, #2
 8004410:	d107      	bne.n	8004422 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004412:	4b54      	ldr	r3, [pc, #336]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d115      	bne.n	800444a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e09a      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d107      	bne.n	800443a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800442a:	4b4e      	ldr	r3, [pc, #312]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b00      	cmp	r3, #0
 8004434:	d109      	bne.n	800444a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e08e      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800443a:	4b4a      	ldr	r3, [pc, #296]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004442:	2b00      	cmp	r3, #0
 8004444:	d101      	bne.n	800444a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e086      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800444a:	4b46      	ldr	r3, [pc, #280]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f023 0203 	bic.w	r2, r3, #3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	4943      	ldr	r1, [pc, #268]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004458:	4313      	orrs	r3, r2
 800445a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800445c:	f7fd fc66 	bl	8001d2c <HAL_GetTick>
 8004460:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004462:	e00a      	b.n	800447a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004464:	f7fd fc62 	bl	8001d2c <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004472:	4293      	cmp	r3, r2
 8004474:	d901      	bls.n	800447a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e06e      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800447a:	4b3a      	ldr	r3, [pc, #232]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 020c 	and.w	r2, r3, #12
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	429a      	cmp	r2, r3
 800448a:	d1eb      	bne.n	8004464 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d010      	beq.n	80044ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	4b31      	ldr	r3, [pc, #196]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d208      	bcs.n	80044ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044a8:	4b2e      	ldr	r3, [pc, #184]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	492b      	ldr	r1, [pc, #172]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044ba:	4b29      	ldr	r3, [pc, #164]	; (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d210      	bcs.n	80044ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044c8:	4b25      	ldr	r3, [pc, #148]	; (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f023 0207 	bic.w	r2, r3, #7
 80044d0:	4923      	ldr	r1, [pc, #140]	; (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044d8:	4b21      	ldr	r3, [pc, #132]	; (8004560 <HAL_RCC_ClockConfig+0x1ec>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	683a      	ldr	r2, [r7, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d001      	beq.n	80044ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e036      	b.n	8004558 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0304 	and.w	r3, r3, #4
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d008      	beq.n	8004508 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044f6:	4b1b      	ldr	r3, [pc, #108]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	4918      	ldr	r1, [pc, #96]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004504:	4313      	orrs	r3, r2
 8004506:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 0308 	and.w	r3, r3, #8
 8004510:	2b00      	cmp	r3, #0
 8004512:	d009      	beq.n	8004528 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004514:	4b13      	ldr	r3, [pc, #76]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	4910      	ldr	r1, [pc, #64]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004524:	4313      	orrs	r3, r2
 8004526:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004528:	f000 f824 	bl	8004574 <HAL_RCC_GetSysClockFreq>
 800452c:	4602      	mov	r2, r0
 800452e:	4b0d      	ldr	r3, [pc, #52]	; (8004564 <HAL_RCC_ClockConfig+0x1f0>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	091b      	lsrs	r3, r3, #4
 8004534:	f003 030f 	and.w	r3, r3, #15
 8004538:	490b      	ldr	r1, [pc, #44]	; (8004568 <HAL_RCC_ClockConfig+0x1f4>)
 800453a:	5ccb      	ldrb	r3, [r1, r3]
 800453c:	f003 031f 	and.w	r3, r3, #31
 8004540:	fa22 f303 	lsr.w	r3, r2, r3
 8004544:	4a09      	ldr	r2, [pc, #36]	; (800456c <HAL_RCC_ClockConfig+0x1f8>)
 8004546:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004548:	4b09      	ldr	r3, [pc, #36]	; (8004570 <HAL_RCC_ClockConfig+0x1fc>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4618      	mov	r0, r3
 800454e:	f7fd fb9d 	bl	8001c8c <HAL_InitTick>
 8004552:	4603      	mov	r3, r0
 8004554:	72fb      	strb	r3, [r7, #11]

  return status;
 8004556:	7afb      	ldrb	r3, [r7, #11]
}
 8004558:	4618      	mov	r0, r3
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	40022000 	.word	0x40022000
 8004564:	40021000 	.word	0x40021000
 8004568:	080093b4 	.word	0x080093b4
 800456c:	20000000 	.word	0x20000000
 8004570:	20000004 	.word	0x20000004

08004574 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004574:	b480      	push	{r7}
 8004576:	b089      	sub	sp, #36	; 0x24
 8004578:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800457a:	2300      	movs	r3, #0
 800457c:	61fb      	str	r3, [r7, #28]
 800457e:	2300      	movs	r3, #0
 8004580:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004582:	4b3e      	ldr	r3, [pc, #248]	; (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f003 030c 	and.w	r3, r3, #12
 800458a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800458c:	4b3b      	ldr	r3, [pc, #236]	; (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	f003 0303 	and.w	r3, r3, #3
 8004594:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d005      	beq.n	80045a8 <HAL_RCC_GetSysClockFreq+0x34>
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	2b0c      	cmp	r3, #12
 80045a0:	d121      	bne.n	80045e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d11e      	bne.n	80045e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80045a8:	4b34      	ldr	r3, [pc, #208]	; (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0308 	and.w	r3, r3, #8
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d107      	bne.n	80045c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80045b4:	4b31      	ldr	r3, [pc, #196]	; (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 80045b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045ba:	0a1b      	lsrs	r3, r3, #8
 80045bc:	f003 030f 	and.w	r3, r3, #15
 80045c0:	61fb      	str	r3, [r7, #28]
 80045c2:	e005      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80045c4:	4b2d      	ldr	r3, [pc, #180]	; (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	091b      	lsrs	r3, r3, #4
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80045d0:	4a2b      	ldr	r2, [pc, #172]	; (8004680 <HAL_RCC_GetSysClockFreq+0x10c>)
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10d      	bne.n	80045fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045e4:	e00a      	b.n	80045fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	2b04      	cmp	r3, #4
 80045ea:	d102      	bne.n	80045f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80045ec:	4b25      	ldr	r3, [pc, #148]	; (8004684 <HAL_RCC_GetSysClockFreq+0x110>)
 80045ee:	61bb      	str	r3, [r7, #24]
 80045f0:	e004      	b.n	80045fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	2b08      	cmp	r3, #8
 80045f6:	d101      	bne.n	80045fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80045f8:	4b23      	ldr	r3, [pc, #140]	; (8004688 <HAL_RCC_GetSysClockFreq+0x114>)
 80045fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	2b0c      	cmp	r3, #12
 8004600:	d134      	bne.n	800466c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004602:	4b1e      	ldr	r3, [pc, #120]	; (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	f003 0303 	and.w	r3, r3, #3
 800460a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	2b02      	cmp	r3, #2
 8004610:	d003      	beq.n	800461a <HAL_RCC_GetSysClockFreq+0xa6>
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2b03      	cmp	r3, #3
 8004616:	d003      	beq.n	8004620 <HAL_RCC_GetSysClockFreq+0xac>
 8004618:	e005      	b.n	8004626 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800461a:	4b1a      	ldr	r3, [pc, #104]	; (8004684 <HAL_RCC_GetSysClockFreq+0x110>)
 800461c:	617b      	str	r3, [r7, #20]
      break;
 800461e:	e005      	b.n	800462c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004620:	4b19      	ldr	r3, [pc, #100]	; (8004688 <HAL_RCC_GetSysClockFreq+0x114>)
 8004622:	617b      	str	r3, [r7, #20]
      break;
 8004624:	e002      	b.n	800462c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	617b      	str	r3, [r7, #20]
      break;
 800462a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800462c:	4b13      	ldr	r3, [pc, #76]	; (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	091b      	lsrs	r3, r3, #4
 8004632:	f003 0307 	and.w	r3, r3, #7
 8004636:	3301      	adds	r3, #1
 8004638:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800463a:	4b10      	ldr	r3, [pc, #64]	; (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	0a1b      	lsrs	r3, r3, #8
 8004640:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	fb02 f203 	mul.w	r2, r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004650:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004652:	4b0a      	ldr	r3, [pc, #40]	; (800467c <HAL_RCC_GetSysClockFreq+0x108>)
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	0e5b      	lsrs	r3, r3, #25
 8004658:	f003 0303 	and.w	r3, r3, #3
 800465c:	3301      	adds	r3, #1
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004662:	697a      	ldr	r2, [r7, #20]
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	fbb2 f3f3 	udiv	r3, r2, r3
 800466a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800466c:	69bb      	ldr	r3, [r7, #24]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3724      	adds	r7, #36	; 0x24
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	40021000 	.word	0x40021000
 8004680:	080093cc 	.word	0x080093cc
 8004684:	00f42400 	.word	0x00f42400
 8004688:	007a1200 	.word	0x007a1200

0800468c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800468c:	b480      	push	{r7}
 800468e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004690:	4b03      	ldr	r3, [pc, #12]	; (80046a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004692:	681b      	ldr	r3, [r3, #0]
}
 8004694:	4618      	mov	r0, r3
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	20000000 	.word	0x20000000

080046a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80046a8:	f7ff fff0 	bl	800468c <HAL_RCC_GetHCLKFreq>
 80046ac:	4602      	mov	r2, r0
 80046ae:	4b06      	ldr	r3, [pc, #24]	; (80046c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	0a1b      	lsrs	r3, r3, #8
 80046b4:	f003 0307 	and.w	r3, r3, #7
 80046b8:	4904      	ldr	r1, [pc, #16]	; (80046cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80046ba:	5ccb      	ldrb	r3, [r1, r3]
 80046bc:	f003 031f 	and.w	r3, r3, #31
 80046c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	40021000 	.word	0x40021000
 80046cc:	080093c4 	.word	0x080093c4

080046d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80046d4:	f7ff ffda 	bl	800468c <HAL_RCC_GetHCLKFreq>
 80046d8:	4602      	mov	r2, r0
 80046da:	4b06      	ldr	r3, [pc, #24]	; (80046f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	0adb      	lsrs	r3, r3, #11
 80046e0:	f003 0307 	and.w	r3, r3, #7
 80046e4:	4904      	ldr	r1, [pc, #16]	; (80046f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80046e6:	5ccb      	ldrb	r3, [r1, r3]
 80046e8:	f003 031f 	and.w	r3, r3, #31
 80046ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	40021000 	.word	0x40021000
 80046f8:	080093c4 	.word	0x080093c4

080046fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004704:	2300      	movs	r3, #0
 8004706:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004708:	4b2a      	ldr	r3, [pc, #168]	; (80047b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800470a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800470c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d003      	beq.n	800471c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004714:	f7ff f968 	bl	80039e8 <HAL_PWREx_GetVoltageRange>
 8004718:	6178      	str	r0, [r7, #20]
 800471a:	e014      	b.n	8004746 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800471c:	4b25      	ldr	r3, [pc, #148]	; (80047b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800471e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004720:	4a24      	ldr	r2, [pc, #144]	; (80047b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004722:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004726:	6593      	str	r3, [r2, #88]	; 0x58
 8004728:	4b22      	ldr	r3, [pc, #136]	; (80047b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800472a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800472c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004730:	60fb      	str	r3, [r7, #12]
 8004732:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004734:	f7ff f958 	bl	80039e8 <HAL_PWREx_GetVoltageRange>
 8004738:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800473a:	4b1e      	ldr	r3, [pc, #120]	; (80047b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800473c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800473e:	4a1d      	ldr	r2, [pc, #116]	; (80047b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004740:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004744:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800474c:	d10b      	bne.n	8004766 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2b80      	cmp	r3, #128	; 0x80
 8004752:	d919      	bls.n	8004788 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2ba0      	cmp	r3, #160	; 0xa0
 8004758:	d902      	bls.n	8004760 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800475a:	2302      	movs	r3, #2
 800475c:	613b      	str	r3, [r7, #16]
 800475e:	e013      	b.n	8004788 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004760:	2301      	movs	r3, #1
 8004762:	613b      	str	r3, [r7, #16]
 8004764:	e010      	b.n	8004788 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2b80      	cmp	r3, #128	; 0x80
 800476a:	d902      	bls.n	8004772 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800476c:	2303      	movs	r3, #3
 800476e:	613b      	str	r3, [r7, #16]
 8004770:	e00a      	b.n	8004788 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2b80      	cmp	r3, #128	; 0x80
 8004776:	d102      	bne.n	800477e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004778:	2302      	movs	r3, #2
 800477a:	613b      	str	r3, [r7, #16]
 800477c:	e004      	b.n	8004788 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2b70      	cmp	r3, #112	; 0x70
 8004782:	d101      	bne.n	8004788 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004784:	2301      	movs	r3, #1
 8004786:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004788:	4b0b      	ldr	r3, [pc, #44]	; (80047b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f023 0207 	bic.w	r2, r3, #7
 8004790:	4909      	ldr	r1, [pc, #36]	; (80047b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	4313      	orrs	r3, r2
 8004796:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004798:	4b07      	ldr	r3, [pc, #28]	; (80047b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0307 	and.w	r3, r3, #7
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d001      	beq.n	80047aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e000      	b.n	80047ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3718      	adds	r7, #24
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	40021000 	.word	0x40021000
 80047b8:	40022000 	.word	0x40022000

080047bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b086      	sub	sp, #24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80047c4:	2300      	movs	r3, #0
 80047c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80047c8:	2300      	movs	r3, #0
 80047ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 809e 	beq.w	8004916 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047da:	2300      	movs	r3, #0
 80047dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80047de:	4b46      	ldr	r3, [pc, #280]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80047e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d101      	bne.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x32>
 80047ea:	2301      	movs	r3, #1
 80047ec:	e000      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
 80047ee:	2300      	movs	r3, #0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00d      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047f4:	4b40      	ldr	r3, [pc, #256]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80047f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047f8:	4a3f      	ldr	r2, [pc, #252]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80047fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047fe:	6593      	str	r3, [r2, #88]	; 0x58
 8004800:	4b3d      	ldr	r3, [pc, #244]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004808:	60bb      	str	r3, [r7, #8]
 800480a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800480c:	2301      	movs	r3, #1
 800480e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004810:	4b3a      	ldr	r3, [pc, #232]	; (80048fc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a39      	ldr	r2, [pc, #228]	; (80048fc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8004816:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800481a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800481c:	f7fd fa86 	bl	8001d2c <HAL_GetTick>
 8004820:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004822:	e009      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004824:	f7fd fa82 	bl	8001d2c <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b02      	cmp	r3, #2
 8004830:	d902      	bls.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	74fb      	strb	r3, [r7, #19]
        break;
 8004836:	e005      	b.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004838:	4b30      	ldr	r3, [pc, #192]	; (80048fc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004840:	2b00      	cmp	r3, #0
 8004842:	d0ef      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8004844:	7cfb      	ldrb	r3, [r7, #19]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d15a      	bne.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800484a:	4b2b      	ldr	r3, [pc, #172]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800484c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004850:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004854:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d01e      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0xde>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	429a      	cmp	r2, r3
 8004864:	d019      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004866:	4b24      	ldr	r3, [pc, #144]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800486c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004870:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004872:	4b21      	ldr	r3, [pc, #132]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004878:	4a1f      	ldr	r2, [pc, #124]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800487a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800487e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004882:	4b1d      	ldr	r3, [pc, #116]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004884:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004888:	4a1b      	ldr	r2, [pc, #108]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800488a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800488e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004892:	4a19      	ldr	r2, [pc, #100]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f003 0301 	and.w	r3, r3, #1
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d016      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a4:	f7fd fa42 	bl	8001d2c <HAL_GetTick>
 80048a8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048aa:	e00b      	b.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ac:	f7fd fa3e 	bl	8001d2c <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d902      	bls.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	74fb      	strb	r3, [r7, #19]
            break;
 80048c2:	e006      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048c4:	4b0c      	ldr	r3, [pc, #48]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80048c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d0ec      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 80048d2:	7cfb      	ldrb	r3, [r7, #19]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d10b      	bne.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048d8:	4b07      	ldr	r3, [pc, #28]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80048da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e6:	4904      	ldr	r1, [pc, #16]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80048ee:	e009      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80048f0:	7cfb      	ldrb	r3, [r7, #19]
 80048f2:	74bb      	strb	r3, [r7, #18]
 80048f4:	e006      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80048f6:	bf00      	nop
 80048f8:	40021000 	.word	0x40021000
 80048fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004900:	7cfb      	ldrb	r3, [r7, #19]
 8004902:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004904:	7c7b      	ldrb	r3, [r7, #17]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d105      	bne.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800490a:	4b6e      	ldr	r3, [pc, #440]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800490c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800490e:	4a6d      	ldr	r2, [pc, #436]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004910:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004914:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00a      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004922:	4b68      	ldr	r3, [pc, #416]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004928:	f023 0203 	bic.w	r2, r3, #3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	4964      	ldr	r1, [pc, #400]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004932:	4313      	orrs	r3, r2
 8004934:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00a      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004944:	4b5f      	ldr	r3, [pc, #380]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800494a:	f023 020c 	bic.w	r2, r3, #12
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	495c      	ldr	r1, [pc, #368]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004954:	4313      	orrs	r3, r2
 8004956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0304 	and.w	r3, r3, #4
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00a      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004966:	4b57      	ldr	r3, [pc, #348]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	4953      	ldr	r1, [pc, #332]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004976:	4313      	orrs	r3, r2
 8004978:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0320 	and.w	r3, r3, #32
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00a      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004988:	4b4e      	ldr	r3, [pc, #312]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800498a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800498e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	494b      	ldr	r1, [pc, #300]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00a      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049aa:	4b46      	ldr	r3, [pc, #280]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80049ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	4942      	ldr	r1, [pc, #264]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00a      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80049cc:	4b3d      	ldr	r3, [pc, #244]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80049ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049da:	493a      	ldr	r1, [pc, #232]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00a      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049ee:	4b35      	ldr	r3, [pc, #212]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80049f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	695b      	ldr	r3, [r3, #20]
 80049fc:	4931      	ldr	r1, [pc, #196]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00a      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a10:	4b2c      	ldr	r3, [pc, #176]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a16:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	4929      	ldr	r1, [pc, #164]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00a      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a32:	4b24      	ldr	r3, [pc, #144]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	69db      	ldr	r3, [r3, #28]
 8004a40:	4920      	ldr	r1, [pc, #128]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d015      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a54:	4b1b      	ldr	r3, [pc, #108]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a5a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a62:	4918      	ldr	r1, [pc, #96]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a6e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a72:	d105      	bne.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a74:	4b13      	ldr	r3, [pc, #76]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	4a12      	ldr	r2, [pc, #72]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004a7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a7e:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d015      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a8c:	4b0d      	ldr	r3, [pc, #52]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a92:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9a:	490a      	ldr	r1, [pc, #40]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004aaa:	d105      	bne.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aac:	4b05      	ldr	r3, [pc, #20]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	4a04      	ldr	r2, [pc, #16]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004ab2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ab6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004ab8:	7cbb      	ldrb	r3, [r7, #18]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3718      	adds	r7, #24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	40021000 	.word	0x40021000

08004ac8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e049      	b.n	8004b6e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d106      	bne.n	8004af4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f7fc fe36 	bl	8001760 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2202      	movs	r2, #2
 8004af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	3304      	adds	r3, #4
 8004b04:	4619      	mov	r1, r3
 8004b06:	4610      	mov	r0, r2
 8004b08:	f000 fb52 	bl	80051b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3708      	adds	r7, #8
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	b082      	sub	sp, #8
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d101      	bne.n	8004b88 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e049      	b.n	8004c1c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d106      	bne.n	8004ba2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 f841 	bl	8004c24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	3304      	adds	r3, #4
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	4610      	mov	r0, r2
 8004bb6:	f000 fafb 	bl	80051b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2201      	movs	r2, #1
 8004bee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3708      	adds	r7, #8
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c2c:	bf00      	nop
 8004c2e:	370c      	adds	r7, #12
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr

08004c38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d109      	bne.n	8004c5c <HAL_TIM_PWM_Start+0x24>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	bf14      	ite	ne
 8004c54:	2301      	movne	r3, #1
 8004c56:	2300      	moveq	r3, #0
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	e03c      	b.n	8004cd6 <HAL_TIM_PWM_Start+0x9e>
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	2b04      	cmp	r3, #4
 8004c60:	d109      	bne.n	8004c76 <HAL_TIM_PWM_Start+0x3e>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	bf14      	ite	ne
 8004c6e:	2301      	movne	r3, #1
 8004c70:	2300      	moveq	r3, #0
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	e02f      	b.n	8004cd6 <HAL_TIM_PWM_Start+0x9e>
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	2b08      	cmp	r3, #8
 8004c7a:	d109      	bne.n	8004c90 <HAL_TIM_PWM_Start+0x58>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	bf14      	ite	ne
 8004c88:	2301      	movne	r3, #1
 8004c8a:	2300      	moveq	r3, #0
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	e022      	b.n	8004cd6 <HAL_TIM_PWM_Start+0x9e>
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	2b0c      	cmp	r3, #12
 8004c94:	d109      	bne.n	8004caa <HAL_TIM_PWM_Start+0x72>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	bf14      	ite	ne
 8004ca2:	2301      	movne	r3, #1
 8004ca4:	2300      	moveq	r3, #0
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	e015      	b.n	8004cd6 <HAL_TIM_PWM_Start+0x9e>
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	2b10      	cmp	r3, #16
 8004cae:	d109      	bne.n	8004cc4 <HAL_TIM_PWM_Start+0x8c>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	bf14      	ite	ne
 8004cbc:	2301      	movne	r3, #1
 8004cbe:	2300      	moveq	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	e008      	b.n	8004cd6 <HAL_TIM_PWM_Start+0x9e>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	bf14      	ite	ne
 8004cd0:	2301      	movne	r3, #1
 8004cd2:	2300      	moveq	r3, #0
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e07e      	b.n	8004ddc <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d104      	bne.n	8004cee <HAL_TIM_PWM_Start+0xb6>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cec:	e023      	b.n	8004d36 <HAL_TIM_PWM_Start+0xfe>
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	2b04      	cmp	r3, #4
 8004cf2:	d104      	bne.n	8004cfe <HAL_TIM_PWM_Start+0xc6>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2202      	movs	r2, #2
 8004cf8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cfc:	e01b      	b.n	8004d36 <HAL_TIM_PWM_Start+0xfe>
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	2b08      	cmp	r3, #8
 8004d02:	d104      	bne.n	8004d0e <HAL_TIM_PWM_Start+0xd6>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2202      	movs	r2, #2
 8004d08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d0c:	e013      	b.n	8004d36 <HAL_TIM_PWM_Start+0xfe>
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	2b0c      	cmp	r3, #12
 8004d12:	d104      	bne.n	8004d1e <HAL_TIM_PWM_Start+0xe6>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2202      	movs	r2, #2
 8004d18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d1c:	e00b      	b.n	8004d36 <HAL_TIM_PWM_Start+0xfe>
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	2b10      	cmp	r3, #16
 8004d22:	d104      	bne.n	8004d2e <HAL_TIM_PWM_Start+0xf6>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2202      	movs	r2, #2
 8004d28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d2c:	e003      	b.n	8004d36 <HAL_TIM_PWM_Start+0xfe>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2202      	movs	r2, #2
 8004d32:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	6839      	ldr	r1, [r7, #0]
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f000 fdb2 	bl	80058a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a26      	ldr	r2, [pc, #152]	; (8004de4 <HAL_TIM_PWM_Start+0x1ac>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d009      	beq.n	8004d62 <HAL_TIM_PWM_Start+0x12a>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a25      	ldr	r2, [pc, #148]	; (8004de8 <HAL_TIM_PWM_Start+0x1b0>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d004      	beq.n	8004d62 <HAL_TIM_PWM_Start+0x12a>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a23      	ldr	r2, [pc, #140]	; (8004dec <HAL_TIM_PWM_Start+0x1b4>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d101      	bne.n	8004d66 <HAL_TIM_PWM_Start+0x12e>
 8004d62:	2301      	movs	r3, #1
 8004d64:	e000      	b.n	8004d68 <HAL_TIM_PWM_Start+0x130>
 8004d66:	2300      	movs	r3, #0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d007      	beq.n	8004d7c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d7a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a18      	ldr	r2, [pc, #96]	; (8004de4 <HAL_TIM_PWM_Start+0x1ac>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d009      	beq.n	8004d9a <HAL_TIM_PWM_Start+0x162>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d8e:	d004      	beq.n	8004d9a <HAL_TIM_PWM_Start+0x162>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a14      	ldr	r2, [pc, #80]	; (8004de8 <HAL_TIM_PWM_Start+0x1b0>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d115      	bne.n	8004dc6 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	4b13      	ldr	r3, [pc, #76]	; (8004df0 <HAL_TIM_PWM_Start+0x1b8>)
 8004da2:	4013      	ands	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2b06      	cmp	r3, #6
 8004daa:	d015      	beq.n	8004dd8 <HAL_TIM_PWM_Start+0x1a0>
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004db2:	d011      	beq.n	8004dd8 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f042 0201 	orr.w	r2, r2, #1
 8004dc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc4:	e008      	b.n	8004dd8 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f042 0201 	orr.w	r2, r2, #1
 8004dd4:	601a      	str	r2, [r3, #0]
 8004dd6:	e000      	b.n	8004dda <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dd8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004dda:	2300      	movs	r3, #0
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40012c00 	.word	0x40012c00
 8004de8:	40014000 	.word	0x40014000
 8004dec:	40014400 	.word	0x40014400
 8004df0:	00010007 	.word	0x00010007

08004df4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e00:	2300      	movs	r3, #0
 8004e02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d101      	bne.n	8004e12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e0e:	2302      	movs	r3, #2
 8004e10:	e0ff      	b.n	8005012 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2b14      	cmp	r3, #20
 8004e1e:	f200 80f0 	bhi.w	8005002 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004e22:	a201      	add	r2, pc, #4	; (adr r2, 8004e28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e28:	08004e7d 	.word	0x08004e7d
 8004e2c:	08005003 	.word	0x08005003
 8004e30:	08005003 	.word	0x08005003
 8004e34:	08005003 	.word	0x08005003
 8004e38:	08004ebd 	.word	0x08004ebd
 8004e3c:	08005003 	.word	0x08005003
 8004e40:	08005003 	.word	0x08005003
 8004e44:	08005003 	.word	0x08005003
 8004e48:	08004eff 	.word	0x08004eff
 8004e4c:	08005003 	.word	0x08005003
 8004e50:	08005003 	.word	0x08005003
 8004e54:	08005003 	.word	0x08005003
 8004e58:	08004f3f 	.word	0x08004f3f
 8004e5c:	08005003 	.word	0x08005003
 8004e60:	08005003 	.word	0x08005003
 8004e64:	08005003 	.word	0x08005003
 8004e68:	08004f81 	.word	0x08004f81
 8004e6c:	08005003 	.word	0x08005003
 8004e70:	08005003 	.word	0x08005003
 8004e74:	08005003 	.word	0x08005003
 8004e78:	08004fc1 	.word	0x08004fc1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68b9      	ldr	r1, [r7, #8]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 f9f8 	bl	8005278 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	699a      	ldr	r2, [r3, #24]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f042 0208 	orr.w	r2, r2, #8
 8004e96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	699a      	ldr	r2, [r3, #24]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f022 0204 	bic.w	r2, r2, #4
 8004ea6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6999      	ldr	r1, [r3, #24]
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	691a      	ldr	r2, [r3, #16]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	619a      	str	r2, [r3, #24]
      break;
 8004eba:	e0a5      	b.n	8005008 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68b9      	ldr	r1, [r7, #8]
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f000 fa54 	bl	8005370 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	699a      	ldr	r2, [r3, #24]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ed6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	699a      	ldr	r2, [r3, #24]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ee6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	6999      	ldr	r1, [r3, #24]
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	021a      	lsls	r2, r3, #8
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	619a      	str	r2, [r3, #24]
      break;
 8004efc:	e084      	b.n	8005008 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68b9      	ldr	r1, [r7, #8]
 8004f04:	4618      	mov	r0, r3
 8004f06:	f000 faad 	bl	8005464 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	69da      	ldr	r2, [r3, #28]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f042 0208 	orr.w	r2, r2, #8
 8004f18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	69da      	ldr	r2, [r3, #28]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f022 0204 	bic.w	r2, r2, #4
 8004f28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	69d9      	ldr	r1, [r3, #28]
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	691a      	ldr	r2, [r3, #16]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	430a      	orrs	r2, r1
 8004f3a:	61da      	str	r2, [r3, #28]
      break;
 8004f3c:	e064      	b.n	8005008 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68b9      	ldr	r1, [r7, #8]
 8004f44:	4618      	mov	r0, r3
 8004f46:	f000 fb05 	bl	8005554 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	69da      	ldr	r2, [r3, #28]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	69da      	ldr	r2, [r3, #28]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	69d9      	ldr	r1, [r3, #28]
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	021a      	lsls	r2, r3, #8
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	61da      	str	r2, [r3, #28]
      break;
 8004f7e:	e043      	b.n	8005008 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68b9      	ldr	r1, [r7, #8]
 8004f86:	4618      	mov	r0, r3
 8004f88:	f000 fb42 	bl	8005610 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0208 	orr.w	r2, r2, #8
 8004f9a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f022 0204 	bic.w	r2, r2, #4
 8004faa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	691a      	ldr	r2, [r3, #16]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004fbe:	e023      	b.n	8005008 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68b9      	ldr	r1, [r7, #8]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f000 fb7a 	bl	80056c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004fda:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fea:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	021a      	lsls	r2, r3, #8
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005000:	e002      	b.n	8005008 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	75fb      	strb	r3, [r7, #23]
      break;
 8005006:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005010:	7dfb      	ldrb	r3, [r7, #23]
}
 8005012:	4618      	mov	r0, r3
 8005014:	3718      	adds	r7, #24
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop

0800501c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005026:	2300      	movs	r3, #0
 8005028:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005030:	2b01      	cmp	r3, #1
 8005032:	d101      	bne.n	8005038 <HAL_TIM_ConfigClockSource+0x1c>
 8005034:	2302      	movs	r3, #2
 8005036:	e0b6      	b.n	80051a6 <HAL_TIM_ConfigClockSource+0x18a>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2202      	movs	r2, #2
 8005044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005056:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800505a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005062:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005074:	d03e      	beq.n	80050f4 <HAL_TIM_ConfigClockSource+0xd8>
 8005076:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800507a:	f200 8087 	bhi.w	800518c <HAL_TIM_ConfigClockSource+0x170>
 800507e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005082:	f000 8086 	beq.w	8005192 <HAL_TIM_ConfigClockSource+0x176>
 8005086:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800508a:	d87f      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x170>
 800508c:	2b70      	cmp	r3, #112	; 0x70
 800508e:	d01a      	beq.n	80050c6 <HAL_TIM_ConfigClockSource+0xaa>
 8005090:	2b70      	cmp	r3, #112	; 0x70
 8005092:	d87b      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x170>
 8005094:	2b60      	cmp	r3, #96	; 0x60
 8005096:	d050      	beq.n	800513a <HAL_TIM_ConfigClockSource+0x11e>
 8005098:	2b60      	cmp	r3, #96	; 0x60
 800509a:	d877      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x170>
 800509c:	2b50      	cmp	r3, #80	; 0x50
 800509e:	d03c      	beq.n	800511a <HAL_TIM_ConfigClockSource+0xfe>
 80050a0:	2b50      	cmp	r3, #80	; 0x50
 80050a2:	d873      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x170>
 80050a4:	2b40      	cmp	r3, #64	; 0x40
 80050a6:	d058      	beq.n	800515a <HAL_TIM_ConfigClockSource+0x13e>
 80050a8:	2b40      	cmp	r3, #64	; 0x40
 80050aa:	d86f      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x170>
 80050ac:	2b30      	cmp	r3, #48	; 0x30
 80050ae:	d064      	beq.n	800517a <HAL_TIM_ConfigClockSource+0x15e>
 80050b0:	2b30      	cmp	r3, #48	; 0x30
 80050b2:	d86b      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x170>
 80050b4:	2b20      	cmp	r3, #32
 80050b6:	d060      	beq.n	800517a <HAL_TIM_ConfigClockSource+0x15e>
 80050b8:	2b20      	cmp	r3, #32
 80050ba:	d867      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x170>
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d05c      	beq.n	800517a <HAL_TIM_ConfigClockSource+0x15e>
 80050c0:	2b10      	cmp	r3, #16
 80050c2:	d05a      	beq.n	800517a <HAL_TIM_ConfigClockSource+0x15e>
 80050c4:	e062      	b.n	800518c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6818      	ldr	r0, [r3, #0]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	6899      	ldr	r1, [r3, #8]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	685a      	ldr	r2, [r3, #4]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	68db      	ldr	r3, [r3, #12]
 80050d6:	f000 fbc7 	bl	8005868 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80050e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	68ba      	ldr	r2, [r7, #8]
 80050f0:	609a      	str	r2, [r3, #8]
      break;
 80050f2:	e04f      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6818      	ldr	r0, [r3, #0]
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	6899      	ldr	r1, [r3, #8]
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	685a      	ldr	r2, [r3, #4]
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f000 fbb0 	bl	8005868 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	689a      	ldr	r2, [r3, #8]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005116:	609a      	str	r2, [r3, #8]
      break;
 8005118:	e03c      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6818      	ldr	r0, [r3, #0]
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	6859      	ldr	r1, [r3, #4]
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	461a      	mov	r2, r3
 8005128:	f000 fb24 	bl	8005774 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2150      	movs	r1, #80	; 0x50
 8005132:	4618      	mov	r0, r3
 8005134:	f000 fb7d 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 8005138:	e02c      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6818      	ldr	r0, [r3, #0]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	6859      	ldr	r1, [r3, #4]
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	461a      	mov	r2, r3
 8005148:	f000 fb43 	bl	80057d2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2160      	movs	r1, #96	; 0x60
 8005152:	4618      	mov	r0, r3
 8005154:	f000 fb6d 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 8005158:	e01c      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6818      	ldr	r0, [r3, #0]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	6859      	ldr	r1, [r3, #4]
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	461a      	mov	r2, r3
 8005168:	f000 fb04 	bl	8005774 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2140      	movs	r1, #64	; 0x40
 8005172:	4618      	mov	r0, r3
 8005174:	f000 fb5d 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 8005178:	e00c      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4619      	mov	r1, r3
 8005184:	4610      	mov	r0, r2
 8005186:	f000 fb54 	bl	8005832 <TIM_ITRx_SetConfig>
      break;
 800518a:	e003      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	73fb      	strb	r3, [r7, #15]
      break;
 8005190:	e000      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005192:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80051a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
	...

080051b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4a2a      	ldr	r2, [pc, #168]	; (800526c <TIM_Base_SetConfig+0xbc>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d003      	beq.n	80051d0 <TIM_Base_SetConfig+0x20>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ce:	d108      	bne.n	80051e2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	4313      	orrs	r3, r2
 80051e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a21      	ldr	r2, [pc, #132]	; (800526c <TIM_Base_SetConfig+0xbc>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d00b      	beq.n	8005202 <TIM_Base_SetConfig+0x52>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051f0:	d007      	beq.n	8005202 <TIM_Base_SetConfig+0x52>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4a1e      	ldr	r2, [pc, #120]	; (8005270 <TIM_Base_SetConfig+0xc0>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d003      	beq.n	8005202 <TIM_Base_SetConfig+0x52>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a1d      	ldr	r2, [pc, #116]	; (8005274 <TIM_Base_SetConfig+0xc4>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d108      	bne.n	8005214 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005208:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	4313      	orrs	r3, r2
 8005212:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	4313      	orrs	r3, r2
 8005220:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	68fa      	ldr	r2, [r7, #12]
 8005226:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	689a      	ldr	r2, [r3, #8]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a0c      	ldr	r2, [pc, #48]	; (800526c <TIM_Base_SetConfig+0xbc>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d007      	beq.n	8005250 <TIM_Base_SetConfig+0xa0>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a0b      	ldr	r2, [pc, #44]	; (8005270 <TIM_Base_SetConfig+0xc0>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d003      	beq.n	8005250 <TIM_Base_SetConfig+0xa0>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a0a      	ldr	r2, [pc, #40]	; (8005274 <TIM_Base_SetConfig+0xc4>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d103      	bne.n	8005258 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	691a      	ldr	r2, [r3, #16]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	615a      	str	r2, [r3, #20]
}
 800525e:	bf00      	nop
 8005260:	3714      	adds	r7, #20
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr
 800526a:	bf00      	nop
 800526c:	40012c00 	.word	0x40012c00
 8005270:	40014000 	.word	0x40014000
 8005274:	40014400 	.word	0x40014400

08005278 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005278:	b480      	push	{r7}
 800527a:	b087      	sub	sp, #28
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a1b      	ldr	r3, [r3, #32]
 8005286:	f023 0201 	bic.w	r2, r3, #1
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a1b      	ldr	r3, [r3, #32]
 8005292:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f023 0303 	bic.w	r3, r3, #3
 80052b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f023 0302 	bic.w	r3, r3, #2
 80052c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4a24      	ldr	r2, [pc, #144]	; (8005364 <TIM_OC1_SetConfig+0xec>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d007      	beq.n	80052e8 <TIM_OC1_SetConfig+0x70>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	4a23      	ldr	r2, [pc, #140]	; (8005368 <TIM_OC1_SetConfig+0xf0>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d003      	beq.n	80052e8 <TIM_OC1_SetConfig+0x70>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a22      	ldr	r2, [pc, #136]	; (800536c <TIM_OC1_SetConfig+0xf4>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d10c      	bne.n	8005302 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	f023 0308 	bic.w	r3, r3, #8
 80052ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f023 0304 	bic.w	r3, r3, #4
 8005300:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a17      	ldr	r2, [pc, #92]	; (8005364 <TIM_OC1_SetConfig+0xec>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d007      	beq.n	800531a <TIM_OC1_SetConfig+0xa2>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a16      	ldr	r2, [pc, #88]	; (8005368 <TIM_OC1_SetConfig+0xf0>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d003      	beq.n	800531a <TIM_OC1_SetConfig+0xa2>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a15      	ldr	r2, [pc, #84]	; (800536c <TIM_OC1_SetConfig+0xf4>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d111      	bne.n	800533e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005320:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005328:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	4313      	orrs	r3, r2
 8005332:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	4313      	orrs	r3, r2
 800533c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	68fa      	ldr	r2, [r7, #12]
 8005348:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	685a      	ldr	r2, [r3, #4]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	621a      	str	r2, [r3, #32]
}
 8005358:	bf00      	nop
 800535a:	371c      	adds	r7, #28
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr
 8005364:	40012c00 	.word	0x40012c00
 8005368:	40014000 	.word	0x40014000
 800536c:	40014400 	.word	0x40014400

08005370 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005370:	b480      	push	{r7}
 8005372:	b087      	sub	sp, #28
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6a1b      	ldr	r3, [r3, #32]
 800537e:	f023 0210 	bic.w	r2, r3, #16
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	699b      	ldr	r3, [r3, #24]
 8005396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800539e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	021b      	lsls	r3, r3, #8
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	f023 0320 	bic.w	r3, r3, #32
 80053be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	011b      	lsls	r3, r3, #4
 80053c6:	697a      	ldr	r2, [r7, #20]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a22      	ldr	r2, [pc, #136]	; (8005458 <TIM_OC2_SetConfig+0xe8>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d10d      	bne.n	80053f0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	011b      	lsls	r3, r3, #4
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a19      	ldr	r2, [pc, #100]	; (8005458 <TIM_OC2_SetConfig+0xe8>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d007      	beq.n	8005408 <TIM_OC2_SetConfig+0x98>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a18      	ldr	r2, [pc, #96]	; (800545c <TIM_OC2_SetConfig+0xec>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d003      	beq.n	8005408 <TIM_OC2_SetConfig+0x98>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a17      	ldr	r2, [pc, #92]	; (8005460 <TIM_OC2_SetConfig+0xf0>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d113      	bne.n	8005430 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800540e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005416:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	695b      	ldr	r3, [r3, #20]
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	4313      	orrs	r3, r2
 8005422:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	699b      	ldr	r3, [r3, #24]
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	693a      	ldr	r2, [r7, #16]
 800542c:	4313      	orrs	r3, r2
 800542e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	685a      	ldr	r2, [r3, #4]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	621a      	str	r2, [r3, #32]
}
 800544a:	bf00      	nop
 800544c:	371c      	adds	r7, #28
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	40012c00 	.word	0x40012c00
 800545c:	40014000 	.word	0x40014000
 8005460:	40014400 	.word	0x40014400

08005464 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005464:	b480      	push	{r7}
 8005466:	b087      	sub	sp, #28
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a1b      	ldr	r3, [r3, #32]
 8005472:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a1b      	ldr	r3, [r3, #32]
 800547e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	69db      	ldr	r3, [r3, #28]
 800548a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005492:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f023 0303 	bic.w	r3, r3, #3
 800549e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	68fa      	ldr	r2, [r7, #12]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	021b      	lsls	r3, r3, #8
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a21      	ldr	r2, [pc, #132]	; (8005548 <TIM_OC3_SetConfig+0xe4>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d10d      	bne.n	80054e2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	021b      	lsls	r3, r3, #8
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a18      	ldr	r2, [pc, #96]	; (8005548 <TIM_OC3_SetConfig+0xe4>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d007      	beq.n	80054fa <TIM_OC3_SetConfig+0x96>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a17      	ldr	r2, [pc, #92]	; (800554c <TIM_OC3_SetConfig+0xe8>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d003      	beq.n	80054fa <TIM_OC3_SetConfig+0x96>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a16      	ldr	r2, [pc, #88]	; (8005550 <TIM_OC3_SetConfig+0xec>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d113      	bne.n	8005522 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005500:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005508:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	011b      	lsls	r3, r3, #4
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	4313      	orrs	r3, r2
 8005514:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	621a      	str	r2, [r3, #32]
}
 800553c:	bf00      	nop
 800553e:	371c      	adds	r7, #28
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr
 8005548:	40012c00 	.word	0x40012c00
 800554c:	40014000 	.word	0x40014000
 8005550:	40014400 	.word	0x40014400

08005554 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005554:	b480      	push	{r7}
 8005556:	b087      	sub	sp, #28
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a1b      	ldr	r3, [r3, #32]
 800556e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	69db      	ldr	r3, [r3, #28]
 800557a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005582:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800558e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	021b      	lsls	r3, r3, #8
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	4313      	orrs	r3, r2
 800559a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	031b      	lsls	r3, r3, #12
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a14      	ldr	r2, [pc, #80]	; (8005604 <TIM_OC4_SetConfig+0xb0>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d007      	beq.n	80055c8 <TIM_OC4_SetConfig+0x74>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a13      	ldr	r2, [pc, #76]	; (8005608 <TIM_OC4_SetConfig+0xb4>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d003      	beq.n	80055c8 <TIM_OC4_SetConfig+0x74>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a12      	ldr	r2, [pc, #72]	; (800560c <TIM_OC4_SetConfig+0xb8>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d109      	bne.n	80055dc <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	019b      	lsls	r3, r3, #6
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	4313      	orrs	r3, r2
 80055da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	697a      	ldr	r2, [r7, #20]
 80055e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	685a      	ldr	r2, [r3, #4]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	693a      	ldr	r2, [r7, #16]
 80055f4:	621a      	str	r2, [r3, #32]
}
 80055f6:	bf00      	nop
 80055f8:	371c      	adds	r7, #28
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	40012c00 	.word	0x40012c00
 8005608:	40014000 	.word	0x40014000
 800560c:	40014400 	.word	0x40014400

08005610 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005610:	b480      	push	{r7}
 8005612:	b087      	sub	sp, #28
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a1b      	ldr	r3, [r3, #32]
 800562a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800563e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	4313      	orrs	r3, r2
 800564c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005654:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	041b      	lsls	r3, r3, #16
 800565c:	693a      	ldr	r2, [r7, #16]
 800565e:	4313      	orrs	r3, r2
 8005660:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a13      	ldr	r2, [pc, #76]	; (80056b4 <TIM_OC5_SetConfig+0xa4>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d007      	beq.n	800567a <TIM_OC5_SetConfig+0x6a>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a12      	ldr	r2, [pc, #72]	; (80056b8 <TIM_OC5_SetConfig+0xa8>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d003      	beq.n	800567a <TIM_OC5_SetConfig+0x6a>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a11      	ldr	r2, [pc, #68]	; (80056bc <TIM_OC5_SetConfig+0xac>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d109      	bne.n	800568e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005680:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	021b      	lsls	r3, r3, #8
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	4313      	orrs	r3, r2
 800568c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	697a      	ldr	r2, [r7, #20]
 8005692:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	685a      	ldr	r2, [r3, #4]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	693a      	ldr	r2, [r7, #16]
 80056a6:	621a      	str	r2, [r3, #32]
}
 80056a8:	bf00      	nop
 80056aa:	371c      	adds	r7, #28
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	40012c00 	.word	0x40012c00
 80056b8:	40014000 	.word	0x40014000
 80056bc:	40014400 	.word	0x40014400

080056c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b087      	sub	sp, #28
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	021b      	lsls	r3, r3, #8
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005706:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	051b      	lsls	r3, r3, #20
 800570e:	693a      	ldr	r2, [r7, #16]
 8005710:	4313      	orrs	r3, r2
 8005712:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a14      	ldr	r2, [pc, #80]	; (8005768 <TIM_OC6_SetConfig+0xa8>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d007      	beq.n	800572c <TIM_OC6_SetConfig+0x6c>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a13      	ldr	r2, [pc, #76]	; (800576c <TIM_OC6_SetConfig+0xac>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d003      	beq.n	800572c <TIM_OC6_SetConfig+0x6c>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a12      	ldr	r2, [pc, #72]	; (8005770 <TIM_OC6_SetConfig+0xb0>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d109      	bne.n	8005740 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005732:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	695b      	ldr	r3, [r3, #20]
 8005738:	029b      	lsls	r3, r3, #10
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	4313      	orrs	r3, r2
 800573e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	693a      	ldr	r2, [r7, #16]
 8005758:	621a      	str	r2, [r3, #32]
}
 800575a:	bf00      	nop
 800575c:	371c      	adds	r7, #28
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	40012c00 	.word	0x40012c00
 800576c:	40014000 	.word	0x40014000
 8005770:	40014400 	.word	0x40014400

08005774 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005774:	b480      	push	{r7}
 8005776:	b087      	sub	sp, #28
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6a1b      	ldr	r3, [r3, #32]
 800578a:	f023 0201 	bic.w	r2, r3, #1
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800579e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	011b      	lsls	r3, r3, #4
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f023 030a 	bic.w	r3, r3, #10
 80057b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	693a      	ldr	r2, [r7, #16]
 80057be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	697a      	ldr	r2, [r7, #20]
 80057c4:	621a      	str	r2, [r3, #32]
}
 80057c6:	bf00      	nop
 80057c8:	371c      	adds	r7, #28
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr

080057d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057d2:	b480      	push	{r7}
 80057d4:	b087      	sub	sp, #28
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	60f8      	str	r0, [r7, #12]
 80057da:	60b9      	str	r1, [r7, #8]
 80057dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6a1b      	ldr	r3, [r3, #32]
 80057e2:	f023 0210 	bic.w	r2, r3, #16
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	031b      	lsls	r3, r3, #12
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	4313      	orrs	r3, r2
 8005806:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800580e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	011b      	lsls	r3, r3, #4
 8005814:	693a      	ldr	r2, [r7, #16]
 8005816:	4313      	orrs	r3, r2
 8005818:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	693a      	ldr	r2, [r7, #16]
 8005824:	621a      	str	r2, [r3, #32]
}
 8005826:	bf00      	nop
 8005828:	371c      	adds	r7, #28
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr

08005832 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005832:	b480      	push	{r7}
 8005834:	b085      	sub	sp, #20
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005848:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800584a:	683a      	ldr	r2, [r7, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	4313      	orrs	r3, r2
 8005850:	f043 0307 	orr.w	r3, r3, #7
 8005854:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	609a      	str	r2, [r3, #8]
}
 800585c:	bf00      	nop
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005868:	b480      	push	{r7}
 800586a:	b087      	sub	sp, #28
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	607a      	str	r2, [r7, #4]
 8005874:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005882:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	021a      	lsls	r2, r3, #8
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	431a      	orrs	r2, r3
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	4313      	orrs	r3, r2
 8005890:	697a      	ldr	r2, [r7, #20]
 8005892:	4313      	orrs	r3, r2
 8005894:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	697a      	ldr	r2, [r7, #20]
 800589a:	609a      	str	r2, [r3, #8]
}
 800589c:	bf00      	nop
 800589e:	371c      	adds	r7, #28
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr

080058a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b087      	sub	sp, #28
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	f003 031f 	and.w	r3, r3, #31
 80058ba:	2201      	movs	r2, #1
 80058bc:	fa02 f303 	lsl.w	r3, r2, r3
 80058c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6a1a      	ldr	r2, [r3, #32]
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	43db      	mvns	r3, r3
 80058ca:	401a      	ands	r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6a1a      	ldr	r2, [r3, #32]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	f003 031f 	and.w	r3, r3, #31
 80058da:	6879      	ldr	r1, [r7, #4]
 80058dc:	fa01 f303 	lsl.w	r3, r1, r3
 80058e0:	431a      	orrs	r2, r3
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	621a      	str	r2, [r3, #32]
}
 80058e6:	bf00      	nop
 80058e8:	371c      	adds	r7, #28
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
	...

080058f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b085      	sub	sp, #20
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005904:	2b01      	cmp	r3, #1
 8005906:	d101      	bne.n	800590c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005908:	2302      	movs	r3, #2
 800590a:	e04f      	b.n	80059ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2202      	movs	r2, #2
 8005918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a21      	ldr	r2, [pc, #132]	; (80059b8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d108      	bne.n	8005948 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800593c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	68fa      	ldr	r2, [r7, #12]
 8005944:	4313      	orrs	r3, r2
 8005946:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800594e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	4313      	orrs	r3, r2
 8005958:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a14      	ldr	r2, [pc, #80]	; (80059b8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d009      	beq.n	8005980 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005974:	d004      	beq.n	8005980 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a10      	ldr	r2, [pc, #64]	; (80059bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d10c      	bne.n	800599a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005986:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	4313      	orrs	r3, r2
 8005990:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68ba      	ldr	r2, [r7, #8]
 8005998:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3714      	adds	r7, #20
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr
 80059b8:	40012c00 	.word	0x40012c00
 80059bc:	40014000 	.word	0x40014000

080059c0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b085      	sub	sp, #20
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80059ca:	2300      	movs	r3, #0
 80059cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d101      	bne.n	80059dc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80059d8:	2302      	movs	r3, #2
 80059da:	e060      	b.n	8005a9e <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	695b      	ldr	r3, [r3, #20]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a42:	4313      	orrs	r3, r2
 8005a44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	699b      	ldr	r3, [r3, #24]
 8005a50:	041b      	lsls	r3, r3, #16
 8005a52:	4313      	orrs	r3, r2
 8005a54:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a14      	ldr	r2, [pc, #80]	; (8005aac <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d115      	bne.n	8005a8c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6a:	051b      	lsls	r3, r3, #20
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	69db      	ldr	r3, [r3, #28]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	6a1b      	ldr	r3, [r3, #32]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3714      	adds	r7, #20
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	40012c00 	.word	0x40012c00

08005ab0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d101      	bne.n	8005ac2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e040      	b.n	8005b44 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d106      	bne.n	8005ad8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7fb fe9c 	bl	8001810 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2224      	movs	r2, #36	; 0x24
 8005adc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 0201 	bic.w	r2, r2, #1
 8005aec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 f8c0 	bl	8005c74 <UART_SetConfig>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d101      	bne.n	8005afe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e022      	b.n	8005b44 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f000 fae8 	bl	80060dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	689a      	ldr	r2, [r3, #8]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f042 0201 	orr.w	r2, r2, #1
 8005b3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f000 fb6f 	bl	8006220 <UART_CheckIdleState>
 8005b42:	4603      	mov	r3, r0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3708      	adds	r7, #8
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b08a      	sub	sp, #40	; 0x28
 8005b50:	af02      	add	r7, sp, #8
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	603b      	str	r3, [r7, #0]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b60:	2b20      	cmp	r3, #32
 8005b62:	f040 8082 	bne.w	8005c6a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d002      	beq.n	8005b72 <HAL_UART_Transmit+0x26>
 8005b6c:	88fb      	ldrh	r3, [r7, #6]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e07a      	b.n	8005c6c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d101      	bne.n	8005b84 <HAL_UART_Transmit+0x38>
 8005b80:	2302      	movs	r3, #2
 8005b82:	e073      	b.n	8005c6c <HAL_UART_Transmit+0x120>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2221      	movs	r2, #33	; 0x21
 8005b98:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b9a:	f7fc f8c7 	bl	8001d2c <HAL_GetTick>
 8005b9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	88fa      	ldrh	r2, [r7, #6]
 8005ba4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	88fa      	ldrh	r2, [r7, #6]
 8005bac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bb8:	d108      	bne.n	8005bcc <HAL_UART_Transmit+0x80>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d104      	bne.n	8005bcc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	61bb      	str	r3, [r7, #24]
 8005bca:	e003      	b.n	8005bd4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005bdc:	e02d      	b.n	8005c3a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	2200      	movs	r2, #0
 8005be6:	2180      	movs	r1, #128	; 0x80
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f000 fb62 	bl	80062b2 <UART_WaitOnFlagUntilTimeout>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d001      	beq.n	8005bf8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e039      	b.n	8005c6c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d10b      	bne.n	8005c16 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	881a      	ldrh	r2, [r3, #0]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c0a:	b292      	uxth	r2, r2
 8005c0c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	3302      	adds	r3, #2
 8005c12:	61bb      	str	r3, [r7, #24]
 8005c14:	e008      	b.n	8005c28 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	781a      	ldrb	r2, [r3, #0]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	b292      	uxth	r2, r2
 8005c20:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005c22:	69fb      	ldr	r3, [r7, #28]
 8005c24:	3301      	adds	r3, #1
 8005c26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	3b01      	subs	r3, #1
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1cb      	bne.n	8005bde <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	2140      	movs	r1, #64	; 0x40
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 fb2e 	bl	80062b2 <UART_WaitOnFlagUntilTimeout>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d001      	beq.n	8005c60 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e005      	b.n	8005c6c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2220      	movs	r2, #32
 8005c64:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005c66:	2300      	movs	r3, #0
 8005c68:	e000      	b.n	8005c6c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005c6a:	2302      	movs	r3, #2
  }
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3720      	adds	r7, #32
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c74:	b5b0      	push	{r4, r5, r7, lr}
 8005c76:	b088      	sub	sp, #32
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	689a      	ldr	r2, [r3, #8]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	431a      	orrs	r2, r3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	431a      	orrs	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	69db      	ldr	r3, [r3, #28]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	4baa      	ldr	r3, [pc, #680]	; (8005f48 <UART_SetConfig+0x2d4>)
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	6812      	ldr	r2, [r2, #0]
 8005ca6:	69f9      	ldr	r1, [r7, #28]
 8005ca8:	430b      	orrs	r3, r1
 8005caa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68da      	ldr	r2, [r3, #12]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	699b      	ldr	r3, [r3, #24]
 8005cc6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a9f      	ldr	r2, [pc, #636]	; (8005f4c <UART_SetConfig+0x2d8>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d004      	beq.n	8005cdc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	69fa      	ldr	r2, [r7, #28]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	69fa      	ldr	r2, [r7, #28]
 8005cec:	430a      	orrs	r2, r1
 8005cee:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a96      	ldr	r2, [pc, #600]	; (8005f50 <UART_SetConfig+0x2dc>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d121      	bne.n	8005d3e <UART_SetConfig+0xca>
 8005cfa:	4b96      	ldr	r3, [pc, #600]	; (8005f54 <UART_SetConfig+0x2e0>)
 8005cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d00:	f003 0303 	and.w	r3, r3, #3
 8005d04:	2b03      	cmp	r3, #3
 8005d06:	d817      	bhi.n	8005d38 <UART_SetConfig+0xc4>
 8005d08:	a201      	add	r2, pc, #4	; (adr r2, 8005d10 <UART_SetConfig+0x9c>)
 8005d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d0e:	bf00      	nop
 8005d10:	08005d21 	.word	0x08005d21
 8005d14:	08005d2d 	.word	0x08005d2d
 8005d18:	08005d27 	.word	0x08005d27
 8005d1c:	08005d33 	.word	0x08005d33
 8005d20:	2301      	movs	r3, #1
 8005d22:	76fb      	strb	r3, [r7, #27]
 8005d24:	e096      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005d26:	2302      	movs	r3, #2
 8005d28:	76fb      	strb	r3, [r7, #27]
 8005d2a:	e093      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005d2c:	2304      	movs	r3, #4
 8005d2e:	76fb      	strb	r3, [r7, #27]
 8005d30:	e090      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005d32:	2308      	movs	r3, #8
 8005d34:	76fb      	strb	r3, [r7, #27]
 8005d36:	e08d      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005d38:	2310      	movs	r3, #16
 8005d3a:	76fb      	strb	r3, [r7, #27]
 8005d3c:	e08a      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a85      	ldr	r2, [pc, #532]	; (8005f58 <UART_SetConfig+0x2e4>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d132      	bne.n	8005dae <UART_SetConfig+0x13a>
 8005d48:	4b82      	ldr	r3, [pc, #520]	; (8005f54 <UART_SetConfig+0x2e0>)
 8005d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d4e:	f003 030c 	and.w	r3, r3, #12
 8005d52:	2b0c      	cmp	r3, #12
 8005d54:	d828      	bhi.n	8005da8 <UART_SetConfig+0x134>
 8005d56:	a201      	add	r2, pc, #4	; (adr r2, 8005d5c <UART_SetConfig+0xe8>)
 8005d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d5c:	08005d91 	.word	0x08005d91
 8005d60:	08005da9 	.word	0x08005da9
 8005d64:	08005da9 	.word	0x08005da9
 8005d68:	08005da9 	.word	0x08005da9
 8005d6c:	08005d9d 	.word	0x08005d9d
 8005d70:	08005da9 	.word	0x08005da9
 8005d74:	08005da9 	.word	0x08005da9
 8005d78:	08005da9 	.word	0x08005da9
 8005d7c:	08005d97 	.word	0x08005d97
 8005d80:	08005da9 	.word	0x08005da9
 8005d84:	08005da9 	.word	0x08005da9
 8005d88:	08005da9 	.word	0x08005da9
 8005d8c:	08005da3 	.word	0x08005da3
 8005d90:	2300      	movs	r3, #0
 8005d92:	76fb      	strb	r3, [r7, #27]
 8005d94:	e05e      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005d96:	2302      	movs	r3, #2
 8005d98:	76fb      	strb	r3, [r7, #27]
 8005d9a:	e05b      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005d9c:	2304      	movs	r3, #4
 8005d9e:	76fb      	strb	r3, [r7, #27]
 8005da0:	e058      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005da2:	2308      	movs	r3, #8
 8005da4:	76fb      	strb	r3, [r7, #27]
 8005da6:	e055      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005da8:	2310      	movs	r3, #16
 8005daa:	76fb      	strb	r3, [r7, #27]
 8005dac:	e052      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a6a      	ldr	r2, [pc, #424]	; (8005f5c <UART_SetConfig+0x2e8>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d120      	bne.n	8005dfa <UART_SetConfig+0x186>
 8005db8:	4b66      	ldr	r3, [pc, #408]	; (8005f54 <UART_SetConfig+0x2e0>)
 8005dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dbe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005dc2:	2b30      	cmp	r3, #48	; 0x30
 8005dc4:	d013      	beq.n	8005dee <UART_SetConfig+0x17a>
 8005dc6:	2b30      	cmp	r3, #48	; 0x30
 8005dc8:	d814      	bhi.n	8005df4 <UART_SetConfig+0x180>
 8005dca:	2b20      	cmp	r3, #32
 8005dcc:	d009      	beq.n	8005de2 <UART_SetConfig+0x16e>
 8005dce:	2b20      	cmp	r3, #32
 8005dd0:	d810      	bhi.n	8005df4 <UART_SetConfig+0x180>
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d002      	beq.n	8005ddc <UART_SetConfig+0x168>
 8005dd6:	2b10      	cmp	r3, #16
 8005dd8:	d006      	beq.n	8005de8 <UART_SetConfig+0x174>
 8005dda:	e00b      	b.n	8005df4 <UART_SetConfig+0x180>
 8005ddc:	2300      	movs	r3, #0
 8005dde:	76fb      	strb	r3, [r7, #27]
 8005de0:	e038      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005de2:	2302      	movs	r3, #2
 8005de4:	76fb      	strb	r3, [r7, #27]
 8005de6:	e035      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005de8:	2304      	movs	r3, #4
 8005dea:	76fb      	strb	r3, [r7, #27]
 8005dec:	e032      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005dee:	2308      	movs	r3, #8
 8005df0:	76fb      	strb	r3, [r7, #27]
 8005df2:	e02f      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005df4:	2310      	movs	r3, #16
 8005df6:	76fb      	strb	r3, [r7, #27]
 8005df8:	e02c      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a53      	ldr	r2, [pc, #332]	; (8005f4c <UART_SetConfig+0x2d8>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d125      	bne.n	8005e50 <UART_SetConfig+0x1dc>
 8005e04:	4b53      	ldr	r3, [pc, #332]	; (8005f54 <UART_SetConfig+0x2e0>)
 8005e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e0a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005e0e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e12:	d017      	beq.n	8005e44 <UART_SetConfig+0x1d0>
 8005e14:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e18:	d817      	bhi.n	8005e4a <UART_SetConfig+0x1d6>
 8005e1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e1e:	d00b      	beq.n	8005e38 <UART_SetConfig+0x1c4>
 8005e20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e24:	d811      	bhi.n	8005e4a <UART_SetConfig+0x1d6>
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d003      	beq.n	8005e32 <UART_SetConfig+0x1be>
 8005e2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e2e:	d006      	beq.n	8005e3e <UART_SetConfig+0x1ca>
 8005e30:	e00b      	b.n	8005e4a <UART_SetConfig+0x1d6>
 8005e32:	2300      	movs	r3, #0
 8005e34:	76fb      	strb	r3, [r7, #27]
 8005e36:	e00d      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005e38:	2302      	movs	r3, #2
 8005e3a:	76fb      	strb	r3, [r7, #27]
 8005e3c:	e00a      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005e3e:	2304      	movs	r3, #4
 8005e40:	76fb      	strb	r3, [r7, #27]
 8005e42:	e007      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005e44:	2308      	movs	r3, #8
 8005e46:	76fb      	strb	r3, [r7, #27]
 8005e48:	e004      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005e4a:	2310      	movs	r3, #16
 8005e4c:	76fb      	strb	r3, [r7, #27]
 8005e4e:	e001      	b.n	8005e54 <UART_SetConfig+0x1e0>
 8005e50:	2310      	movs	r3, #16
 8005e52:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a3c      	ldr	r2, [pc, #240]	; (8005f4c <UART_SetConfig+0x2d8>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	f040 8082 	bne.w	8005f64 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005e60:	7efb      	ldrb	r3, [r7, #27]
 8005e62:	2b08      	cmp	r3, #8
 8005e64:	d823      	bhi.n	8005eae <UART_SetConfig+0x23a>
 8005e66:	a201      	add	r2, pc, #4	; (adr r2, 8005e6c <UART_SetConfig+0x1f8>)
 8005e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e6c:	08005e91 	.word	0x08005e91
 8005e70:	08005eaf 	.word	0x08005eaf
 8005e74:	08005e99 	.word	0x08005e99
 8005e78:	08005eaf 	.word	0x08005eaf
 8005e7c:	08005e9f 	.word	0x08005e9f
 8005e80:	08005eaf 	.word	0x08005eaf
 8005e84:	08005eaf 	.word	0x08005eaf
 8005e88:	08005eaf 	.word	0x08005eaf
 8005e8c:	08005ea7 	.word	0x08005ea7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e90:	f7fe fc08 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 8005e94:	6178      	str	r0, [r7, #20]
        break;
 8005e96:	e00f      	b.n	8005eb8 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e98:	4b31      	ldr	r3, [pc, #196]	; (8005f60 <UART_SetConfig+0x2ec>)
 8005e9a:	617b      	str	r3, [r7, #20]
        break;
 8005e9c:	e00c      	b.n	8005eb8 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e9e:	f7fe fb69 	bl	8004574 <HAL_RCC_GetSysClockFreq>
 8005ea2:	6178      	str	r0, [r7, #20]
        break;
 8005ea4:	e008      	b.n	8005eb8 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005eaa:	617b      	str	r3, [r7, #20]
        break;
 8005eac:	e004      	b.n	8005eb8 <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	76bb      	strb	r3, [r7, #26]
        break;
 8005eb6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	f000 8100 	beq.w	80060c0 <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685a      	ldr	r2, [r3, #4]
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	005b      	lsls	r3, r3, #1
 8005ec8:	4413      	add	r3, r2
 8005eca:	697a      	ldr	r2, [r7, #20]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d305      	bcc.n	8005edc <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005ed6:	697a      	ldr	r2, [r7, #20]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d902      	bls.n	8005ee2 <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	76bb      	strb	r3, [r7, #26]
 8005ee0:	e0ee      	b.n	80060c0 <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f04f 0100 	mov.w	r1, #0
 8005eea:	f04f 0200 	mov.w	r2, #0
 8005eee:	f04f 0300 	mov.w	r3, #0
 8005ef2:	020b      	lsls	r3, r1, #8
 8005ef4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005ef8:	0202      	lsls	r2, r0, #8
 8005efa:	6879      	ldr	r1, [r7, #4]
 8005efc:	6849      	ldr	r1, [r1, #4]
 8005efe:	0849      	lsrs	r1, r1, #1
 8005f00:	4608      	mov	r0, r1
 8005f02:	f04f 0100 	mov.w	r1, #0
 8005f06:	1814      	adds	r4, r2, r0
 8005f08:	eb43 0501 	adc.w	r5, r3, r1
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	461a      	mov	r2, r3
 8005f12:	f04f 0300 	mov.w	r3, #0
 8005f16:	4620      	mov	r0, r4
 8005f18:	4629      	mov	r1, r5
 8005f1a:	f7fa fe65 	bl	8000be8 <__aeabi_uldivmod>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	460b      	mov	r3, r1
 8005f22:	4613      	mov	r3, r2
 8005f24:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f2c:	d308      	bcc.n	8005f40 <UART_SetConfig+0x2cc>
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f34:	d204      	bcs.n	8005f40 <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	693a      	ldr	r2, [r7, #16]
 8005f3c:	60da      	str	r2, [r3, #12]
 8005f3e:	e0bf      	b.n	80060c0 <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	76bb      	strb	r3, [r7, #26]
 8005f44:	e0bc      	b.n	80060c0 <UART_SetConfig+0x44c>
 8005f46:	bf00      	nop
 8005f48:	efff69f3 	.word	0xefff69f3
 8005f4c:	40008000 	.word	0x40008000
 8005f50:	40013800 	.word	0x40013800
 8005f54:	40021000 	.word	0x40021000
 8005f58:	40004400 	.word	0x40004400
 8005f5c:	40004800 	.word	0x40004800
 8005f60:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	69db      	ldr	r3, [r3, #28]
 8005f68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f6c:	d15b      	bne.n	8006026 <UART_SetConfig+0x3b2>
  {
    switch (clocksource)
 8005f6e:	7efb      	ldrb	r3, [r7, #27]
 8005f70:	2b08      	cmp	r3, #8
 8005f72:	d828      	bhi.n	8005fc6 <UART_SetConfig+0x352>
 8005f74:	a201      	add	r2, pc, #4	; (adr r2, 8005f7c <UART_SetConfig+0x308>)
 8005f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f7a:	bf00      	nop
 8005f7c:	08005fa1 	.word	0x08005fa1
 8005f80:	08005fa9 	.word	0x08005fa9
 8005f84:	08005fb1 	.word	0x08005fb1
 8005f88:	08005fc7 	.word	0x08005fc7
 8005f8c:	08005fb7 	.word	0x08005fb7
 8005f90:	08005fc7 	.word	0x08005fc7
 8005f94:	08005fc7 	.word	0x08005fc7
 8005f98:	08005fc7 	.word	0x08005fc7
 8005f9c:	08005fbf 	.word	0x08005fbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fa0:	f7fe fb80 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 8005fa4:	6178      	str	r0, [r7, #20]
        break;
 8005fa6:	e013      	b.n	8005fd0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fa8:	f7fe fb92 	bl	80046d0 <HAL_RCC_GetPCLK2Freq>
 8005fac:	6178      	str	r0, [r7, #20]
        break;
 8005fae:	e00f      	b.n	8005fd0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fb0:	4b49      	ldr	r3, [pc, #292]	; (80060d8 <UART_SetConfig+0x464>)
 8005fb2:	617b      	str	r3, [r7, #20]
        break;
 8005fb4:	e00c      	b.n	8005fd0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fb6:	f7fe fadd 	bl	8004574 <HAL_RCC_GetSysClockFreq>
 8005fba:	6178      	str	r0, [r7, #20]
        break;
 8005fbc:	e008      	b.n	8005fd0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fc2:	617b      	str	r3, [r7, #20]
        break;
 8005fc4:	e004      	b.n	8005fd0 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	76bb      	strb	r3, [r7, #26]
        break;
 8005fce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d074      	beq.n	80060c0 <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	005a      	lsls	r2, r3, #1
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	085b      	lsrs	r3, r3, #1
 8005fe0:	441a      	add	r2, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fea:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	2b0f      	cmp	r3, #15
 8005ff0:	d916      	bls.n	8006020 <UART_SetConfig+0x3ac>
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ff8:	d212      	bcs.n	8006020 <UART_SetConfig+0x3ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	f023 030f 	bic.w	r3, r3, #15
 8006002:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	085b      	lsrs	r3, r3, #1
 8006008:	b29b      	uxth	r3, r3
 800600a:	f003 0307 	and.w	r3, r3, #7
 800600e:	b29a      	uxth	r2, r3
 8006010:	89fb      	ldrh	r3, [r7, #14]
 8006012:	4313      	orrs	r3, r2
 8006014:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	89fa      	ldrh	r2, [r7, #14]
 800601c:	60da      	str	r2, [r3, #12]
 800601e:	e04f      	b.n	80060c0 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	76bb      	strb	r3, [r7, #26]
 8006024:	e04c      	b.n	80060c0 <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006026:	7efb      	ldrb	r3, [r7, #27]
 8006028:	2b08      	cmp	r3, #8
 800602a:	d828      	bhi.n	800607e <UART_SetConfig+0x40a>
 800602c:	a201      	add	r2, pc, #4	; (adr r2, 8006034 <UART_SetConfig+0x3c0>)
 800602e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006032:	bf00      	nop
 8006034:	08006059 	.word	0x08006059
 8006038:	08006061 	.word	0x08006061
 800603c:	08006069 	.word	0x08006069
 8006040:	0800607f 	.word	0x0800607f
 8006044:	0800606f 	.word	0x0800606f
 8006048:	0800607f 	.word	0x0800607f
 800604c:	0800607f 	.word	0x0800607f
 8006050:	0800607f 	.word	0x0800607f
 8006054:	08006077 	.word	0x08006077
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006058:	f7fe fb24 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 800605c:	6178      	str	r0, [r7, #20]
        break;
 800605e:	e013      	b.n	8006088 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006060:	f7fe fb36 	bl	80046d0 <HAL_RCC_GetPCLK2Freq>
 8006064:	6178      	str	r0, [r7, #20]
        break;
 8006066:	e00f      	b.n	8006088 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006068:	4b1b      	ldr	r3, [pc, #108]	; (80060d8 <UART_SetConfig+0x464>)
 800606a:	617b      	str	r3, [r7, #20]
        break;
 800606c:	e00c      	b.n	8006088 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800606e:	f7fe fa81 	bl	8004574 <HAL_RCC_GetSysClockFreq>
 8006072:	6178      	str	r0, [r7, #20]
        break;
 8006074:	e008      	b.n	8006088 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006076:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800607a:	617b      	str	r3, [r7, #20]
        break;
 800607c:	e004      	b.n	8006088 <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 800607e:	2300      	movs	r3, #0
 8006080:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	76bb      	strb	r3, [r7, #26]
        break;
 8006086:	bf00      	nop
    }

    if (pclk != 0U)
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d018      	beq.n	80060c0 <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	085a      	lsrs	r2, r3, #1
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	441a      	add	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	fbb2 f3f3 	udiv	r3, r2, r3
 80060a0:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	2b0f      	cmp	r3, #15
 80060a6:	d909      	bls.n	80060bc <UART_SetConfig+0x448>
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060ae:	d205      	bcs.n	80060bc <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	b29a      	uxth	r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	60da      	str	r2, [r3, #12]
 80060ba:	e001      	b.n	80060c0 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80060cc:	7ebb      	ldrb	r3, [r7, #26]
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3720      	adds	r7, #32
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bdb0      	pop	{r4, r5, r7, pc}
 80060d6:	bf00      	nop
 80060d8:	00f42400 	.word	0x00f42400

080060dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060dc:	b480      	push	{r7}
 80060de:	b083      	sub	sp, #12
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e8:	f003 0301 	and.w	r3, r3, #1
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d00a      	beq.n	8006106 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	430a      	orrs	r2, r1
 8006104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800610a:	f003 0302 	and.w	r3, r3, #2
 800610e:	2b00      	cmp	r3, #0
 8006110:	d00a      	beq.n	8006128 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	430a      	orrs	r2, r1
 8006126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612c:	f003 0304 	and.w	r3, r3, #4
 8006130:	2b00      	cmp	r3, #0
 8006132:	d00a      	beq.n	800614a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	430a      	orrs	r2, r1
 8006148:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614e:	f003 0308 	and.w	r3, r3, #8
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00a      	beq.n	800616c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	430a      	orrs	r2, r1
 800616a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006170:	f003 0310 	and.w	r3, r3, #16
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00a      	beq.n	800618e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	430a      	orrs	r2, r1
 800618c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006192:	f003 0320 	and.w	r3, r3, #32
 8006196:	2b00      	cmp	r3, #0
 8006198:	d00a      	beq.n	80061b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	430a      	orrs	r2, r1
 80061ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d01a      	beq.n	80061f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	430a      	orrs	r2, r1
 80061d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061da:	d10a      	bne.n	80061f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	430a      	orrs	r2, r1
 80061f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00a      	beq.n	8006214 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	430a      	orrs	r2, r1
 8006212:	605a      	str	r2, [r3, #4]
  }
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr

08006220 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af02      	add	r7, sp, #8
 8006226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006230:	f7fb fd7c 	bl	8001d2c <HAL_GetTick>
 8006234:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 0308 	and.w	r3, r3, #8
 8006240:	2b08      	cmp	r3, #8
 8006242:	d10e      	bne.n	8006262 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006244:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006248:	9300      	str	r3, [sp, #0]
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2200      	movs	r2, #0
 800624e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f82d 	bl	80062b2 <UART_WaitOnFlagUntilTimeout>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d001      	beq.n	8006262 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800625e:	2303      	movs	r3, #3
 8006260:	e023      	b.n	80062aa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 0304 	and.w	r3, r3, #4
 800626c:	2b04      	cmp	r3, #4
 800626e:	d10e      	bne.n	800628e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006270:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006274:	9300      	str	r3, [sp, #0]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2200      	movs	r2, #0
 800627a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f000 f817 	bl	80062b2 <UART_WaitOnFlagUntilTimeout>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d001      	beq.n	800628e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e00d      	b.n	80062aa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2220      	movs	r2, #32
 8006292:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2220      	movs	r2, #32
 8006298:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80062a8:	2300      	movs	r3, #0
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3710      	adds	r7, #16
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}

080062b2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80062b2:	b580      	push	{r7, lr}
 80062b4:	b09c      	sub	sp, #112	; 0x70
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	60f8      	str	r0, [r7, #12]
 80062ba:	60b9      	str	r1, [r7, #8]
 80062bc:	603b      	str	r3, [r7, #0]
 80062be:	4613      	mov	r3, r2
 80062c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062c2:	e0a5      	b.n	8006410 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062ca:	f000 80a1 	beq.w	8006410 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ce:	f7fb fd2d 	bl	8001d2c <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80062da:	429a      	cmp	r2, r3
 80062dc:	d302      	bcc.n	80062e4 <UART_WaitOnFlagUntilTimeout+0x32>
 80062de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d13e      	bne.n	8006362 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062ec:	e853 3f00 	ldrex	r3, [r3]
 80062f0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80062f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80062f8:	667b      	str	r3, [r7, #100]	; 0x64
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	461a      	mov	r2, r3
 8006300:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006302:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006304:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006306:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006308:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800630a:	e841 2300 	strex	r3, r2, [r1]
 800630e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006310:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1e6      	bne.n	80062e4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	3308      	adds	r3, #8
 800631c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800631e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006320:	e853 3f00 	ldrex	r3, [r3]
 8006324:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006328:	f023 0301 	bic.w	r3, r3, #1
 800632c:	663b      	str	r3, [r7, #96]	; 0x60
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	3308      	adds	r3, #8
 8006334:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006336:	64ba      	str	r2, [r7, #72]	; 0x48
 8006338:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800633c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800633e:	e841 2300 	strex	r3, r2, [r1]
 8006342:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006344:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1e5      	bne.n	8006316 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2220      	movs	r2, #32
 800634e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2220      	movs	r2, #32
 8006354:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e067      	b.n	8006432 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f003 0304 	and.w	r3, r3, #4
 800636c:	2b00      	cmp	r3, #0
 800636e:	d04f      	beq.n	8006410 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	69db      	ldr	r3, [r3, #28]
 8006376:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800637a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800637e:	d147      	bne.n	8006410 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006388:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006392:	e853 3f00 	ldrex	r3, [r3]
 8006396:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800639e:	66fb      	str	r3, [r7, #108]	; 0x6c
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	461a      	mov	r2, r3
 80063a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063a8:	637b      	str	r3, [r7, #52]	; 0x34
 80063aa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80063ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80063b0:	e841 2300 	strex	r3, r2, [r1]
 80063b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80063b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d1e6      	bne.n	800638a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	3308      	adds	r3, #8
 80063c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	e853 3f00 	ldrex	r3, [r3]
 80063ca:	613b      	str	r3, [r7, #16]
   return(result);
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	f023 0301 	bic.w	r3, r3, #1
 80063d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	3308      	adds	r3, #8
 80063da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80063dc:	623a      	str	r2, [r7, #32]
 80063de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e0:	69f9      	ldr	r1, [r7, #28]
 80063e2:	6a3a      	ldr	r2, [r7, #32]
 80063e4:	e841 2300 	strex	r3, r2, [r1]
 80063e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d1e5      	bne.n	80063bc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2220      	movs	r2, #32
 80063f4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2220      	movs	r2, #32
 80063fa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2220      	movs	r2, #32
 8006400:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e010      	b.n	8006432 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	69da      	ldr	r2, [r3, #28]
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	4013      	ands	r3, r2
 800641a:	68ba      	ldr	r2, [r7, #8]
 800641c:	429a      	cmp	r2, r3
 800641e:	bf0c      	ite	eq
 8006420:	2301      	moveq	r3, #1
 8006422:	2300      	movne	r3, #0
 8006424:	b2db      	uxtb	r3, r3
 8006426:	461a      	mov	r2, r3
 8006428:	79fb      	ldrb	r3, [r7, #7]
 800642a:	429a      	cmp	r2, r3
 800642c:	f43f af4a 	beq.w	80062c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3770      	adds	r7, #112	; 0x70
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
	...

0800643c <__assert_func>:
 800643c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800643e:	4614      	mov	r4, r2
 8006440:	461a      	mov	r2, r3
 8006442:	4b09      	ldr	r3, [pc, #36]	; (8006468 <__assert_func+0x2c>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4605      	mov	r5, r0
 8006448:	68d8      	ldr	r0, [r3, #12]
 800644a:	b14c      	cbz	r4, 8006460 <__assert_func+0x24>
 800644c:	4b07      	ldr	r3, [pc, #28]	; (800646c <__assert_func+0x30>)
 800644e:	9100      	str	r1, [sp, #0]
 8006450:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006454:	4906      	ldr	r1, [pc, #24]	; (8006470 <__assert_func+0x34>)
 8006456:	462b      	mov	r3, r5
 8006458:	f000 f814 	bl	8006484 <fiprintf>
 800645c:	f000 ff02 	bl	8007264 <abort>
 8006460:	4b04      	ldr	r3, [pc, #16]	; (8006474 <__assert_func+0x38>)
 8006462:	461c      	mov	r4, r3
 8006464:	e7f3      	b.n	800644e <__assert_func+0x12>
 8006466:	bf00      	nop
 8006468:	2000000c 	.word	0x2000000c
 800646c:	08009423 	.word	0x08009423
 8006470:	08009430 	.word	0x08009430
 8006474:	0800945e 	.word	0x0800945e

08006478 <__errno>:
 8006478:	4b01      	ldr	r3, [pc, #4]	; (8006480 <__errno+0x8>)
 800647a:	6818      	ldr	r0, [r3, #0]
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	2000000c 	.word	0x2000000c

08006484 <fiprintf>:
 8006484:	b40e      	push	{r1, r2, r3}
 8006486:	b503      	push	{r0, r1, lr}
 8006488:	4601      	mov	r1, r0
 800648a:	ab03      	add	r3, sp, #12
 800648c:	4805      	ldr	r0, [pc, #20]	; (80064a4 <fiprintf+0x20>)
 800648e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006492:	6800      	ldr	r0, [r0, #0]
 8006494:	9301      	str	r3, [sp, #4]
 8006496:	f000 f86b 	bl	8006570 <_vfiprintf_r>
 800649a:	b002      	add	sp, #8
 800649c:	f85d eb04 	ldr.w	lr, [sp], #4
 80064a0:	b003      	add	sp, #12
 80064a2:	4770      	bx	lr
 80064a4:	2000000c 	.word	0x2000000c

080064a8 <__libc_init_array>:
 80064a8:	b570      	push	{r4, r5, r6, lr}
 80064aa:	4d0d      	ldr	r5, [pc, #52]	; (80064e0 <__libc_init_array+0x38>)
 80064ac:	4c0d      	ldr	r4, [pc, #52]	; (80064e4 <__libc_init_array+0x3c>)
 80064ae:	1b64      	subs	r4, r4, r5
 80064b0:	10a4      	asrs	r4, r4, #2
 80064b2:	2600      	movs	r6, #0
 80064b4:	42a6      	cmp	r6, r4
 80064b6:	d109      	bne.n	80064cc <__libc_init_array+0x24>
 80064b8:	4d0b      	ldr	r5, [pc, #44]	; (80064e8 <__libc_init_array+0x40>)
 80064ba:	4c0c      	ldr	r4, [pc, #48]	; (80064ec <__libc_init_array+0x44>)
 80064bc:	f002 ff04 	bl	80092c8 <_init>
 80064c0:	1b64      	subs	r4, r4, r5
 80064c2:	10a4      	asrs	r4, r4, #2
 80064c4:	2600      	movs	r6, #0
 80064c6:	42a6      	cmp	r6, r4
 80064c8:	d105      	bne.n	80064d6 <__libc_init_array+0x2e>
 80064ca:	bd70      	pop	{r4, r5, r6, pc}
 80064cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80064d0:	4798      	blx	r3
 80064d2:	3601      	adds	r6, #1
 80064d4:	e7ee      	b.n	80064b4 <__libc_init_array+0xc>
 80064d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80064da:	4798      	blx	r3
 80064dc:	3601      	adds	r6, #1
 80064de:	e7f2      	b.n	80064c6 <__libc_init_array+0x1e>
 80064e0:	08009810 	.word	0x08009810
 80064e4:	08009810 	.word	0x08009810
 80064e8:	08009810 	.word	0x08009810
 80064ec:	08009814 	.word	0x08009814

080064f0 <memcpy>:
 80064f0:	440a      	add	r2, r1
 80064f2:	4291      	cmp	r1, r2
 80064f4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80064f8:	d100      	bne.n	80064fc <memcpy+0xc>
 80064fa:	4770      	bx	lr
 80064fc:	b510      	push	{r4, lr}
 80064fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006502:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006506:	4291      	cmp	r1, r2
 8006508:	d1f9      	bne.n	80064fe <memcpy+0xe>
 800650a:	bd10      	pop	{r4, pc}

0800650c <memset>:
 800650c:	4402      	add	r2, r0
 800650e:	4603      	mov	r3, r0
 8006510:	4293      	cmp	r3, r2
 8006512:	d100      	bne.n	8006516 <memset+0xa>
 8006514:	4770      	bx	lr
 8006516:	f803 1b01 	strb.w	r1, [r3], #1
 800651a:	e7f9      	b.n	8006510 <memset+0x4>

0800651c <__sfputc_r>:
 800651c:	6893      	ldr	r3, [r2, #8]
 800651e:	3b01      	subs	r3, #1
 8006520:	2b00      	cmp	r3, #0
 8006522:	b410      	push	{r4}
 8006524:	6093      	str	r3, [r2, #8]
 8006526:	da08      	bge.n	800653a <__sfputc_r+0x1e>
 8006528:	6994      	ldr	r4, [r2, #24]
 800652a:	42a3      	cmp	r3, r4
 800652c:	db01      	blt.n	8006532 <__sfputc_r+0x16>
 800652e:	290a      	cmp	r1, #10
 8006530:	d103      	bne.n	800653a <__sfputc_r+0x1e>
 8006532:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006536:	f000 bdd5 	b.w	80070e4 <__swbuf_r>
 800653a:	6813      	ldr	r3, [r2, #0]
 800653c:	1c58      	adds	r0, r3, #1
 800653e:	6010      	str	r0, [r2, #0]
 8006540:	7019      	strb	r1, [r3, #0]
 8006542:	4608      	mov	r0, r1
 8006544:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006548:	4770      	bx	lr

0800654a <__sfputs_r>:
 800654a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800654c:	4606      	mov	r6, r0
 800654e:	460f      	mov	r7, r1
 8006550:	4614      	mov	r4, r2
 8006552:	18d5      	adds	r5, r2, r3
 8006554:	42ac      	cmp	r4, r5
 8006556:	d101      	bne.n	800655c <__sfputs_r+0x12>
 8006558:	2000      	movs	r0, #0
 800655a:	e007      	b.n	800656c <__sfputs_r+0x22>
 800655c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006560:	463a      	mov	r2, r7
 8006562:	4630      	mov	r0, r6
 8006564:	f7ff ffda 	bl	800651c <__sfputc_r>
 8006568:	1c43      	adds	r3, r0, #1
 800656a:	d1f3      	bne.n	8006554 <__sfputs_r+0xa>
 800656c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006570 <_vfiprintf_r>:
 8006570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006574:	460d      	mov	r5, r1
 8006576:	b09d      	sub	sp, #116	; 0x74
 8006578:	4614      	mov	r4, r2
 800657a:	4698      	mov	r8, r3
 800657c:	4606      	mov	r6, r0
 800657e:	b118      	cbz	r0, 8006588 <_vfiprintf_r+0x18>
 8006580:	6983      	ldr	r3, [r0, #24]
 8006582:	b90b      	cbnz	r3, 8006588 <_vfiprintf_r+0x18>
 8006584:	f001 fe06 	bl	8008194 <__sinit>
 8006588:	4b89      	ldr	r3, [pc, #548]	; (80067b0 <_vfiprintf_r+0x240>)
 800658a:	429d      	cmp	r5, r3
 800658c:	d11b      	bne.n	80065c6 <_vfiprintf_r+0x56>
 800658e:	6875      	ldr	r5, [r6, #4]
 8006590:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006592:	07d9      	lsls	r1, r3, #31
 8006594:	d405      	bmi.n	80065a2 <_vfiprintf_r+0x32>
 8006596:	89ab      	ldrh	r3, [r5, #12]
 8006598:	059a      	lsls	r2, r3, #22
 800659a:	d402      	bmi.n	80065a2 <_vfiprintf_r+0x32>
 800659c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800659e:	f001 fe9c 	bl	80082da <__retarget_lock_acquire_recursive>
 80065a2:	89ab      	ldrh	r3, [r5, #12]
 80065a4:	071b      	lsls	r3, r3, #28
 80065a6:	d501      	bpl.n	80065ac <_vfiprintf_r+0x3c>
 80065a8:	692b      	ldr	r3, [r5, #16]
 80065aa:	b9eb      	cbnz	r3, 80065e8 <_vfiprintf_r+0x78>
 80065ac:	4629      	mov	r1, r5
 80065ae:	4630      	mov	r0, r6
 80065b0:	f000 fdea 	bl	8007188 <__swsetup_r>
 80065b4:	b1c0      	cbz	r0, 80065e8 <_vfiprintf_r+0x78>
 80065b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80065b8:	07dc      	lsls	r4, r3, #31
 80065ba:	d50e      	bpl.n	80065da <_vfiprintf_r+0x6a>
 80065bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065c0:	b01d      	add	sp, #116	; 0x74
 80065c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065c6:	4b7b      	ldr	r3, [pc, #492]	; (80067b4 <_vfiprintf_r+0x244>)
 80065c8:	429d      	cmp	r5, r3
 80065ca:	d101      	bne.n	80065d0 <_vfiprintf_r+0x60>
 80065cc:	68b5      	ldr	r5, [r6, #8]
 80065ce:	e7df      	b.n	8006590 <_vfiprintf_r+0x20>
 80065d0:	4b79      	ldr	r3, [pc, #484]	; (80067b8 <_vfiprintf_r+0x248>)
 80065d2:	429d      	cmp	r5, r3
 80065d4:	bf08      	it	eq
 80065d6:	68f5      	ldreq	r5, [r6, #12]
 80065d8:	e7da      	b.n	8006590 <_vfiprintf_r+0x20>
 80065da:	89ab      	ldrh	r3, [r5, #12]
 80065dc:	0598      	lsls	r0, r3, #22
 80065de:	d4ed      	bmi.n	80065bc <_vfiprintf_r+0x4c>
 80065e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065e2:	f001 fe7b 	bl	80082dc <__retarget_lock_release_recursive>
 80065e6:	e7e9      	b.n	80065bc <_vfiprintf_r+0x4c>
 80065e8:	2300      	movs	r3, #0
 80065ea:	9309      	str	r3, [sp, #36]	; 0x24
 80065ec:	2320      	movs	r3, #32
 80065ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80065f6:	2330      	movs	r3, #48	; 0x30
 80065f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80067bc <_vfiprintf_r+0x24c>
 80065fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006600:	f04f 0901 	mov.w	r9, #1
 8006604:	4623      	mov	r3, r4
 8006606:	469a      	mov	sl, r3
 8006608:	f813 2b01 	ldrb.w	r2, [r3], #1
 800660c:	b10a      	cbz	r2, 8006612 <_vfiprintf_r+0xa2>
 800660e:	2a25      	cmp	r2, #37	; 0x25
 8006610:	d1f9      	bne.n	8006606 <_vfiprintf_r+0x96>
 8006612:	ebba 0b04 	subs.w	fp, sl, r4
 8006616:	d00b      	beq.n	8006630 <_vfiprintf_r+0xc0>
 8006618:	465b      	mov	r3, fp
 800661a:	4622      	mov	r2, r4
 800661c:	4629      	mov	r1, r5
 800661e:	4630      	mov	r0, r6
 8006620:	f7ff ff93 	bl	800654a <__sfputs_r>
 8006624:	3001      	adds	r0, #1
 8006626:	f000 80aa 	beq.w	800677e <_vfiprintf_r+0x20e>
 800662a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800662c:	445a      	add	r2, fp
 800662e:	9209      	str	r2, [sp, #36]	; 0x24
 8006630:	f89a 3000 	ldrb.w	r3, [sl]
 8006634:	2b00      	cmp	r3, #0
 8006636:	f000 80a2 	beq.w	800677e <_vfiprintf_r+0x20e>
 800663a:	2300      	movs	r3, #0
 800663c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006640:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006644:	f10a 0a01 	add.w	sl, sl, #1
 8006648:	9304      	str	r3, [sp, #16]
 800664a:	9307      	str	r3, [sp, #28]
 800664c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006650:	931a      	str	r3, [sp, #104]	; 0x68
 8006652:	4654      	mov	r4, sl
 8006654:	2205      	movs	r2, #5
 8006656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800665a:	4858      	ldr	r0, [pc, #352]	; (80067bc <_vfiprintf_r+0x24c>)
 800665c:	f7f9 fdc0 	bl	80001e0 <memchr>
 8006660:	9a04      	ldr	r2, [sp, #16]
 8006662:	b9d8      	cbnz	r0, 800669c <_vfiprintf_r+0x12c>
 8006664:	06d1      	lsls	r1, r2, #27
 8006666:	bf44      	itt	mi
 8006668:	2320      	movmi	r3, #32
 800666a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800666e:	0713      	lsls	r3, r2, #28
 8006670:	bf44      	itt	mi
 8006672:	232b      	movmi	r3, #43	; 0x2b
 8006674:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006678:	f89a 3000 	ldrb.w	r3, [sl]
 800667c:	2b2a      	cmp	r3, #42	; 0x2a
 800667e:	d015      	beq.n	80066ac <_vfiprintf_r+0x13c>
 8006680:	9a07      	ldr	r2, [sp, #28]
 8006682:	4654      	mov	r4, sl
 8006684:	2000      	movs	r0, #0
 8006686:	f04f 0c0a 	mov.w	ip, #10
 800668a:	4621      	mov	r1, r4
 800668c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006690:	3b30      	subs	r3, #48	; 0x30
 8006692:	2b09      	cmp	r3, #9
 8006694:	d94e      	bls.n	8006734 <_vfiprintf_r+0x1c4>
 8006696:	b1b0      	cbz	r0, 80066c6 <_vfiprintf_r+0x156>
 8006698:	9207      	str	r2, [sp, #28]
 800669a:	e014      	b.n	80066c6 <_vfiprintf_r+0x156>
 800669c:	eba0 0308 	sub.w	r3, r0, r8
 80066a0:	fa09 f303 	lsl.w	r3, r9, r3
 80066a4:	4313      	orrs	r3, r2
 80066a6:	9304      	str	r3, [sp, #16]
 80066a8:	46a2      	mov	sl, r4
 80066aa:	e7d2      	b.n	8006652 <_vfiprintf_r+0xe2>
 80066ac:	9b03      	ldr	r3, [sp, #12]
 80066ae:	1d19      	adds	r1, r3, #4
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	9103      	str	r1, [sp, #12]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	bfbb      	ittet	lt
 80066b8:	425b      	neglt	r3, r3
 80066ba:	f042 0202 	orrlt.w	r2, r2, #2
 80066be:	9307      	strge	r3, [sp, #28]
 80066c0:	9307      	strlt	r3, [sp, #28]
 80066c2:	bfb8      	it	lt
 80066c4:	9204      	strlt	r2, [sp, #16]
 80066c6:	7823      	ldrb	r3, [r4, #0]
 80066c8:	2b2e      	cmp	r3, #46	; 0x2e
 80066ca:	d10c      	bne.n	80066e6 <_vfiprintf_r+0x176>
 80066cc:	7863      	ldrb	r3, [r4, #1]
 80066ce:	2b2a      	cmp	r3, #42	; 0x2a
 80066d0:	d135      	bne.n	800673e <_vfiprintf_r+0x1ce>
 80066d2:	9b03      	ldr	r3, [sp, #12]
 80066d4:	1d1a      	adds	r2, r3, #4
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	9203      	str	r2, [sp, #12]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	bfb8      	it	lt
 80066de:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80066e2:	3402      	adds	r4, #2
 80066e4:	9305      	str	r3, [sp, #20]
 80066e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80067cc <_vfiprintf_r+0x25c>
 80066ea:	7821      	ldrb	r1, [r4, #0]
 80066ec:	2203      	movs	r2, #3
 80066ee:	4650      	mov	r0, sl
 80066f0:	f7f9 fd76 	bl	80001e0 <memchr>
 80066f4:	b140      	cbz	r0, 8006708 <_vfiprintf_r+0x198>
 80066f6:	2340      	movs	r3, #64	; 0x40
 80066f8:	eba0 000a 	sub.w	r0, r0, sl
 80066fc:	fa03 f000 	lsl.w	r0, r3, r0
 8006700:	9b04      	ldr	r3, [sp, #16]
 8006702:	4303      	orrs	r3, r0
 8006704:	3401      	adds	r4, #1
 8006706:	9304      	str	r3, [sp, #16]
 8006708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800670c:	482c      	ldr	r0, [pc, #176]	; (80067c0 <_vfiprintf_r+0x250>)
 800670e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006712:	2206      	movs	r2, #6
 8006714:	f7f9 fd64 	bl	80001e0 <memchr>
 8006718:	2800      	cmp	r0, #0
 800671a:	d03f      	beq.n	800679c <_vfiprintf_r+0x22c>
 800671c:	4b29      	ldr	r3, [pc, #164]	; (80067c4 <_vfiprintf_r+0x254>)
 800671e:	bb1b      	cbnz	r3, 8006768 <_vfiprintf_r+0x1f8>
 8006720:	9b03      	ldr	r3, [sp, #12]
 8006722:	3307      	adds	r3, #7
 8006724:	f023 0307 	bic.w	r3, r3, #7
 8006728:	3308      	adds	r3, #8
 800672a:	9303      	str	r3, [sp, #12]
 800672c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800672e:	443b      	add	r3, r7
 8006730:	9309      	str	r3, [sp, #36]	; 0x24
 8006732:	e767      	b.n	8006604 <_vfiprintf_r+0x94>
 8006734:	fb0c 3202 	mla	r2, ip, r2, r3
 8006738:	460c      	mov	r4, r1
 800673a:	2001      	movs	r0, #1
 800673c:	e7a5      	b.n	800668a <_vfiprintf_r+0x11a>
 800673e:	2300      	movs	r3, #0
 8006740:	3401      	adds	r4, #1
 8006742:	9305      	str	r3, [sp, #20]
 8006744:	4619      	mov	r1, r3
 8006746:	f04f 0c0a 	mov.w	ip, #10
 800674a:	4620      	mov	r0, r4
 800674c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006750:	3a30      	subs	r2, #48	; 0x30
 8006752:	2a09      	cmp	r2, #9
 8006754:	d903      	bls.n	800675e <_vfiprintf_r+0x1ee>
 8006756:	2b00      	cmp	r3, #0
 8006758:	d0c5      	beq.n	80066e6 <_vfiprintf_r+0x176>
 800675a:	9105      	str	r1, [sp, #20]
 800675c:	e7c3      	b.n	80066e6 <_vfiprintf_r+0x176>
 800675e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006762:	4604      	mov	r4, r0
 8006764:	2301      	movs	r3, #1
 8006766:	e7f0      	b.n	800674a <_vfiprintf_r+0x1da>
 8006768:	ab03      	add	r3, sp, #12
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	462a      	mov	r2, r5
 800676e:	4b16      	ldr	r3, [pc, #88]	; (80067c8 <_vfiprintf_r+0x258>)
 8006770:	a904      	add	r1, sp, #16
 8006772:	4630      	mov	r0, r6
 8006774:	f000 f8cc 	bl	8006910 <_printf_float>
 8006778:	4607      	mov	r7, r0
 800677a:	1c78      	adds	r0, r7, #1
 800677c:	d1d6      	bne.n	800672c <_vfiprintf_r+0x1bc>
 800677e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006780:	07d9      	lsls	r1, r3, #31
 8006782:	d405      	bmi.n	8006790 <_vfiprintf_r+0x220>
 8006784:	89ab      	ldrh	r3, [r5, #12]
 8006786:	059a      	lsls	r2, r3, #22
 8006788:	d402      	bmi.n	8006790 <_vfiprintf_r+0x220>
 800678a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800678c:	f001 fda6 	bl	80082dc <__retarget_lock_release_recursive>
 8006790:	89ab      	ldrh	r3, [r5, #12]
 8006792:	065b      	lsls	r3, r3, #25
 8006794:	f53f af12 	bmi.w	80065bc <_vfiprintf_r+0x4c>
 8006798:	9809      	ldr	r0, [sp, #36]	; 0x24
 800679a:	e711      	b.n	80065c0 <_vfiprintf_r+0x50>
 800679c:	ab03      	add	r3, sp, #12
 800679e:	9300      	str	r3, [sp, #0]
 80067a0:	462a      	mov	r2, r5
 80067a2:	4b09      	ldr	r3, [pc, #36]	; (80067c8 <_vfiprintf_r+0x258>)
 80067a4:	a904      	add	r1, sp, #16
 80067a6:	4630      	mov	r0, r6
 80067a8:	f000 fb56 	bl	8006e58 <_printf_i>
 80067ac:	e7e4      	b.n	8006778 <_vfiprintf_r+0x208>
 80067ae:	bf00      	nop
 80067b0:	08009560 	.word	0x08009560
 80067b4:	08009580 	.word	0x08009580
 80067b8:	08009540 	.word	0x08009540
 80067bc:	08009464 	.word	0x08009464
 80067c0:	0800946e 	.word	0x0800946e
 80067c4:	08006911 	.word	0x08006911
 80067c8:	0800654b 	.word	0x0800654b
 80067cc:	0800946a 	.word	0x0800946a

080067d0 <__cvt>:
 80067d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067d4:	ec55 4b10 	vmov	r4, r5, d0
 80067d8:	2d00      	cmp	r5, #0
 80067da:	460e      	mov	r6, r1
 80067dc:	4619      	mov	r1, r3
 80067de:	462b      	mov	r3, r5
 80067e0:	bfbb      	ittet	lt
 80067e2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80067e6:	461d      	movlt	r5, r3
 80067e8:	2300      	movge	r3, #0
 80067ea:	232d      	movlt	r3, #45	; 0x2d
 80067ec:	700b      	strb	r3, [r1, #0]
 80067ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80067f4:	4691      	mov	r9, r2
 80067f6:	f023 0820 	bic.w	r8, r3, #32
 80067fa:	bfbc      	itt	lt
 80067fc:	4622      	movlt	r2, r4
 80067fe:	4614      	movlt	r4, r2
 8006800:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006804:	d005      	beq.n	8006812 <__cvt+0x42>
 8006806:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800680a:	d100      	bne.n	800680e <__cvt+0x3e>
 800680c:	3601      	adds	r6, #1
 800680e:	2102      	movs	r1, #2
 8006810:	e000      	b.n	8006814 <__cvt+0x44>
 8006812:	2103      	movs	r1, #3
 8006814:	ab03      	add	r3, sp, #12
 8006816:	9301      	str	r3, [sp, #4]
 8006818:	ab02      	add	r3, sp, #8
 800681a:	9300      	str	r3, [sp, #0]
 800681c:	ec45 4b10 	vmov	d0, r4, r5
 8006820:	4653      	mov	r3, sl
 8006822:	4632      	mov	r2, r6
 8006824:	f000 fdb0 	bl	8007388 <_dtoa_r>
 8006828:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800682c:	4607      	mov	r7, r0
 800682e:	d102      	bne.n	8006836 <__cvt+0x66>
 8006830:	f019 0f01 	tst.w	r9, #1
 8006834:	d022      	beq.n	800687c <__cvt+0xac>
 8006836:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800683a:	eb07 0906 	add.w	r9, r7, r6
 800683e:	d110      	bne.n	8006862 <__cvt+0x92>
 8006840:	783b      	ldrb	r3, [r7, #0]
 8006842:	2b30      	cmp	r3, #48	; 0x30
 8006844:	d10a      	bne.n	800685c <__cvt+0x8c>
 8006846:	2200      	movs	r2, #0
 8006848:	2300      	movs	r3, #0
 800684a:	4620      	mov	r0, r4
 800684c:	4629      	mov	r1, r5
 800684e:	f7fa f93b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006852:	b918      	cbnz	r0, 800685c <__cvt+0x8c>
 8006854:	f1c6 0601 	rsb	r6, r6, #1
 8006858:	f8ca 6000 	str.w	r6, [sl]
 800685c:	f8da 3000 	ldr.w	r3, [sl]
 8006860:	4499      	add	r9, r3
 8006862:	2200      	movs	r2, #0
 8006864:	2300      	movs	r3, #0
 8006866:	4620      	mov	r0, r4
 8006868:	4629      	mov	r1, r5
 800686a:	f7fa f92d 	bl	8000ac8 <__aeabi_dcmpeq>
 800686e:	b108      	cbz	r0, 8006874 <__cvt+0xa4>
 8006870:	f8cd 900c 	str.w	r9, [sp, #12]
 8006874:	2230      	movs	r2, #48	; 0x30
 8006876:	9b03      	ldr	r3, [sp, #12]
 8006878:	454b      	cmp	r3, r9
 800687a:	d307      	bcc.n	800688c <__cvt+0xbc>
 800687c:	9b03      	ldr	r3, [sp, #12]
 800687e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006880:	1bdb      	subs	r3, r3, r7
 8006882:	4638      	mov	r0, r7
 8006884:	6013      	str	r3, [r2, #0]
 8006886:	b004      	add	sp, #16
 8006888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800688c:	1c59      	adds	r1, r3, #1
 800688e:	9103      	str	r1, [sp, #12]
 8006890:	701a      	strb	r2, [r3, #0]
 8006892:	e7f0      	b.n	8006876 <__cvt+0xa6>

08006894 <__exponent>:
 8006894:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006896:	4603      	mov	r3, r0
 8006898:	2900      	cmp	r1, #0
 800689a:	bfb8      	it	lt
 800689c:	4249      	neglt	r1, r1
 800689e:	f803 2b02 	strb.w	r2, [r3], #2
 80068a2:	bfb4      	ite	lt
 80068a4:	222d      	movlt	r2, #45	; 0x2d
 80068a6:	222b      	movge	r2, #43	; 0x2b
 80068a8:	2909      	cmp	r1, #9
 80068aa:	7042      	strb	r2, [r0, #1]
 80068ac:	dd2a      	ble.n	8006904 <__exponent+0x70>
 80068ae:	f10d 0407 	add.w	r4, sp, #7
 80068b2:	46a4      	mov	ip, r4
 80068b4:	270a      	movs	r7, #10
 80068b6:	46a6      	mov	lr, r4
 80068b8:	460a      	mov	r2, r1
 80068ba:	fb91 f6f7 	sdiv	r6, r1, r7
 80068be:	fb07 1516 	mls	r5, r7, r6, r1
 80068c2:	3530      	adds	r5, #48	; 0x30
 80068c4:	2a63      	cmp	r2, #99	; 0x63
 80068c6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80068ca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80068ce:	4631      	mov	r1, r6
 80068d0:	dcf1      	bgt.n	80068b6 <__exponent+0x22>
 80068d2:	3130      	adds	r1, #48	; 0x30
 80068d4:	f1ae 0502 	sub.w	r5, lr, #2
 80068d8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80068dc:	1c44      	adds	r4, r0, #1
 80068de:	4629      	mov	r1, r5
 80068e0:	4561      	cmp	r1, ip
 80068e2:	d30a      	bcc.n	80068fa <__exponent+0x66>
 80068e4:	f10d 0209 	add.w	r2, sp, #9
 80068e8:	eba2 020e 	sub.w	r2, r2, lr
 80068ec:	4565      	cmp	r5, ip
 80068ee:	bf88      	it	hi
 80068f0:	2200      	movhi	r2, #0
 80068f2:	4413      	add	r3, r2
 80068f4:	1a18      	subs	r0, r3, r0
 80068f6:	b003      	add	sp, #12
 80068f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068fe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006902:	e7ed      	b.n	80068e0 <__exponent+0x4c>
 8006904:	2330      	movs	r3, #48	; 0x30
 8006906:	3130      	adds	r1, #48	; 0x30
 8006908:	7083      	strb	r3, [r0, #2]
 800690a:	70c1      	strb	r1, [r0, #3]
 800690c:	1d03      	adds	r3, r0, #4
 800690e:	e7f1      	b.n	80068f4 <__exponent+0x60>

08006910 <_printf_float>:
 8006910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006914:	ed2d 8b02 	vpush	{d8}
 8006918:	b08d      	sub	sp, #52	; 0x34
 800691a:	460c      	mov	r4, r1
 800691c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006920:	4616      	mov	r6, r2
 8006922:	461f      	mov	r7, r3
 8006924:	4605      	mov	r5, r0
 8006926:	f001 fcd3 	bl	80082d0 <_localeconv_r>
 800692a:	f8d0 a000 	ldr.w	sl, [r0]
 800692e:	4650      	mov	r0, sl
 8006930:	f7f9 fc4e 	bl	80001d0 <strlen>
 8006934:	2300      	movs	r3, #0
 8006936:	930a      	str	r3, [sp, #40]	; 0x28
 8006938:	6823      	ldr	r3, [r4, #0]
 800693a:	9305      	str	r3, [sp, #20]
 800693c:	f8d8 3000 	ldr.w	r3, [r8]
 8006940:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006944:	3307      	adds	r3, #7
 8006946:	f023 0307 	bic.w	r3, r3, #7
 800694a:	f103 0208 	add.w	r2, r3, #8
 800694e:	f8c8 2000 	str.w	r2, [r8]
 8006952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006956:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800695a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800695e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006962:	9307      	str	r3, [sp, #28]
 8006964:	f8cd 8018 	str.w	r8, [sp, #24]
 8006968:	ee08 0a10 	vmov	s16, r0
 800696c:	4b9f      	ldr	r3, [pc, #636]	; (8006bec <_printf_float+0x2dc>)
 800696e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006972:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006976:	f7fa f8d9 	bl	8000b2c <__aeabi_dcmpun>
 800697a:	bb88      	cbnz	r0, 80069e0 <_printf_float+0xd0>
 800697c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006980:	4b9a      	ldr	r3, [pc, #616]	; (8006bec <_printf_float+0x2dc>)
 8006982:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006986:	f7fa f8b3 	bl	8000af0 <__aeabi_dcmple>
 800698a:	bb48      	cbnz	r0, 80069e0 <_printf_float+0xd0>
 800698c:	2200      	movs	r2, #0
 800698e:	2300      	movs	r3, #0
 8006990:	4640      	mov	r0, r8
 8006992:	4649      	mov	r1, r9
 8006994:	f7fa f8a2 	bl	8000adc <__aeabi_dcmplt>
 8006998:	b110      	cbz	r0, 80069a0 <_printf_float+0x90>
 800699a:	232d      	movs	r3, #45	; 0x2d
 800699c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069a0:	4b93      	ldr	r3, [pc, #588]	; (8006bf0 <_printf_float+0x2e0>)
 80069a2:	4894      	ldr	r0, [pc, #592]	; (8006bf4 <_printf_float+0x2e4>)
 80069a4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80069a8:	bf94      	ite	ls
 80069aa:	4698      	movls	r8, r3
 80069ac:	4680      	movhi	r8, r0
 80069ae:	2303      	movs	r3, #3
 80069b0:	6123      	str	r3, [r4, #16]
 80069b2:	9b05      	ldr	r3, [sp, #20]
 80069b4:	f023 0204 	bic.w	r2, r3, #4
 80069b8:	6022      	str	r2, [r4, #0]
 80069ba:	f04f 0900 	mov.w	r9, #0
 80069be:	9700      	str	r7, [sp, #0]
 80069c0:	4633      	mov	r3, r6
 80069c2:	aa0b      	add	r2, sp, #44	; 0x2c
 80069c4:	4621      	mov	r1, r4
 80069c6:	4628      	mov	r0, r5
 80069c8:	f000 f9d8 	bl	8006d7c <_printf_common>
 80069cc:	3001      	adds	r0, #1
 80069ce:	f040 8090 	bne.w	8006af2 <_printf_float+0x1e2>
 80069d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069d6:	b00d      	add	sp, #52	; 0x34
 80069d8:	ecbd 8b02 	vpop	{d8}
 80069dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e0:	4642      	mov	r2, r8
 80069e2:	464b      	mov	r3, r9
 80069e4:	4640      	mov	r0, r8
 80069e6:	4649      	mov	r1, r9
 80069e8:	f7fa f8a0 	bl	8000b2c <__aeabi_dcmpun>
 80069ec:	b140      	cbz	r0, 8006a00 <_printf_float+0xf0>
 80069ee:	464b      	mov	r3, r9
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	bfbc      	itt	lt
 80069f4:	232d      	movlt	r3, #45	; 0x2d
 80069f6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80069fa:	487f      	ldr	r0, [pc, #508]	; (8006bf8 <_printf_float+0x2e8>)
 80069fc:	4b7f      	ldr	r3, [pc, #508]	; (8006bfc <_printf_float+0x2ec>)
 80069fe:	e7d1      	b.n	80069a4 <_printf_float+0x94>
 8006a00:	6863      	ldr	r3, [r4, #4]
 8006a02:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006a06:	9206      	str	r2, [sp, #24]
 8006a08:	1c5a      	adds	r2, r3, #1
 8006a0a:	d13f      	bne.n	8006a8c <_printf_float+0x17c>
 8006a0c:	2306      	movs	r3, #6
 8006a0e:	6063      	str	r3, [r4, #4]
 8006a10:	9b05      	ldr	r3, [sp, #20]
 8006a12:	6861      	ldr	r1, [r4, #4]
 8006a14:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006a18:	2300      	movs	r3, #0
 8006a1a:	9303      	str	r3, [sp, #12]
 8006a1c:	ab0a      	add	r3, sp, #40	; 0x28
 8006a1e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006a22:	ab09      	add	r3, sp, #36	; 0x24
 8006a24:	ec49 8b10 	vmov	d0, r8, r9
 8006a28:	9300      	str	r3, [sp, #0]
 8006a2a:	6022      	str	r2, [r4, #0]
 8006a2c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006a30:	4628      	mov	r0, r5
 8006a32:	f7ff fecd 	bl	80067d0 <__cvt>
 8006a36:	9b06      	ldr	r3, [sp, #24]
 8006a38:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a3a:	2b47      	cmp	r3, #71	; 0x47
 8006a3c:	4680      	mov	r8, r0
 8006a3e:	d108      	bne.n	8006a52 <_printf_float+0x142>
 8006a40:	1cc8      	adds	r0, r1, #3
 8006a42:	db02      	blt.n	8006a4a <_printf_float+0x13a>
 8006a44:	6863      	ldr	r3, [r4, #4]
 8006a46:	4299      	cmp	r1, r3
 8006a48:	dd41      	ble.n	8006ace <_printf_float+0x1be>
 8006a4a:	f1ab 0b02 	sub.w	fp, fp, #2
 8006a4e:	fa5f fb8b 	uxtb.w	fp, fp
 8006a52:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006a56:	d820      	bhi.n	8006a9a <_printf_float+0x18a>
 8006a58:	3901      	subs	r1, #1
 8006a5a:	465a      	mov	r2, fp
 8006a5c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006a60:	9109      	str	r1, [sp, #36]	; 0x24
 8006a62:	f7ff ff17 	bl	8006894 <__exponent>
 8006a66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a68:	1813      	adds	r3, r2, r0
 8006a6a:	2a01      	cmp	r2, #1
 8006a6c:	4681      	mov	r9, r0
 8006a6e:	6123      	str	r3, [r4, #16]
 8006a70:	dc02      	bgt.n	8006a78 <_printf_float+0x168>
 8006a72:	6822      	ldr	r2, [r4, #0]
 8006a74:	07d2      	lsls	r2, r2, #31
 8006a76:	d501      	bpl.n	8006a7c <_printf_float+0x16c>
 8006a78:	3301      	adds	r3, #1
 8006a7a:	6123      	str	r3, [r4, #16]
 8006a7c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d09c      	beq.n	80069be <_printf_float+0xae>
 8006a84:	232d      	movs	r3, #45	; 0x2d
 8006a86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a8a:	e798      	b.n	80069be <_printf_float+0xae>
 8006a8c:	9a06      	ldr	r2, [sp, #24]
 8006a8e:	2a47      	cmp	r2, #71	; 0x47
 8006a90:	d1be      	bne.n	8006a10 <_printf_float+0x100>
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1bc      	bne.n	8006a10 <_printf_float+0x100>
 8006a96:	2301      	movs	r3, #1
 8006a98:	e7b9      	b.n	8006a0e <_printf_float+0xfe>
 8006a9a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006a9e:	d118      	bne.n	8006ad2 <_printf_float+0x1c2>
 8006aa0:	2900      	cmp	r1, #0
 8006aa2:	6863      	ldr	r3, [r4, #4]
 8006aa4:	dd0b      	ble.n	8006abe <_printf_float+0x1ae>
 8006aa6:	6121      	str	r1, [r4, #16]
 8006aa8:	b913      	cbnz	r3, 8006ab0 <_printf_float+0x1a0>
 8006aaa:	6822      	ldr	r2, [r4, #0]
 8006aac:	07d0      	lsls	r0, r2, #31
 8006aae:	d502      	bpl.n	8006ab6 <_printf_float+0x1a6>
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	440b      	add	r3, r1
 8006ab4:	6123      	str	r3, [r4, #16]
 8006ab6:	65a1      	str	r1, [r4, #88]	; 0x58
 8006ab8:	f04f 0900 	mov.w	r9, #0
 8006abc:	e7de      	b.n	8006a7c <_printf_float+0x16c>
 8006abe:	b913      	cbnz	r3, 8006ac6 <_printf_float+0x1b6>
 8006ac0:	6822      	ldr	r2, [r4, #0]
 8006ac2:	07d2      	lsls	r2, r2, #31
 8006ac4:	d501      	bpl.n	8006aca <_printf_float+0x1ba>
 8006ac6:	3302      	adds	r3, #2
 8006ac8:	e7f4      	b.n	8006ab4 <_printf_float+0x1a4>
 8006aca:	2301      	movs	r3, #1
 8006acc:	e7f2      	b.n	8006ab4 <_printf_float+0x1a4>
 8006ace:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006ad2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ad4:	4299      	cmp	r1, r3
 8006ad6:	db05      	blt.n	8006ae4 <_printf_float+0x1d4>
 8006ad8:	6823      	ldr	r3, [r4, #0]
 8006ada:	6121      	str	r1, [r4, #16]
 8006adc:	07d8      	lsls	r0, r3, #31
 8006ade:	d5ea      	bpl.n	8006ab6 <_printf_float+0x1a6>
 8006ae0:	1c4b      	adds	r3, r1, #1
 8006ae2:	e7e7      	b.n	8006ab4 <_printf_float+0x1a4>
 8006ae4:	2900      	cmp	r1, #0
 8006ae6:	bfd4      	ite	le
 8006ae8:	f1c1 0202 	rsble	r2, r1, #2
 8006aec:	2201      	movgt	r2, #1
 8006aee:	4413      	add	r3, r2
 8006af0:	e7e0      	b.n	8006ab4 <_printf_float+0x1a4>
 8006af2:	6823      	ldr	r3, [r4, #0]
 8006af4:	055a      	lsls	r2, r3, #21
 8006af6:	d407      	bmi.n	8006b08 <_printf_float+0x1f8>
 8006af8:	6923      	ldr	r3, [r4, #16]
 8006afa:	4642      	mov	r2, r8
 8006afc:	4631      	mov	r1, r6
 8006afe:	4628      	mov	r0, r5
 8006b00:	47b8      	blx	r7
 8006b02:	3001      	adds	r0, #1
 8006b04:	d12c      	bne.n	8006b60 <_printf_float+0x250>
 8006b06:	e764      	b.n	80069d2 <_printf_float+0xc2>
 8006b08:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b0c:	f240 80e0 	bls.w	8006cd0 <_printf_float+0x3c0>
 8006b10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006b14:	2200      	movs	r2, #0
 8006b16:	2300      	movs	r3, #0
 8006b18:	f7f9 ffd6 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b1c:	2800      	cmp	r0, #0
 8006b1e:	d034      	beq.n	8006b8a <_printf_float+0x27a>
 8006b20:	4a37      	ldr	r2, [pc, #220]	; (8006c00 <_printf_float+0x2f0>)
 8006b22:	2301      	movs	r3, #1
 8006b24:	4631      	mov	r1, r6
 8006b26:	4628      	mov	r0, r5
 8006b28:	47b8      	blx	r7
 8006b2a:	3001      	adds	r0, #1
 8006b2c:	f43f af51 	beq.w	80069d2 <_printf_float+0xc2>
 8006b30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b34:	429a      	cmp	r2, r3
 8006b36:	db02      	blt.n	8006b3e <_printf_float+0x22e>
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	07d8      	lsls	r0, r3, #31
 8006b3c:	d510      	bpl.n	8006b60 <_printf_float+0x250>
 8006b3e:	ee18 3a10 	vmov	r3, s16
 8006b42:	4652      	mov	r2, sl
 8006b44:	4631      	mov	r1, r6
 8006b46:	4628      	mov	r0, r5
 8006b48:	47b8      	blx	r7
 8006b4a:	3001      	adds	r0, #1
 8006b4c:	f43f af41 	beq.w	80069d2 <_printf_float+0xc2>
 8006b50:	f04f 0800 	mov.w	r8, #0
 8006b54:	f104 091a 	add.w	r9, r4, #26
 8006b58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	4543      	cmp	r3, r8
 8006b5e:	dc09      	bgt.n	8006b74 <_printf_float+0x264>
 8006b60:	6823      	ldr	r3, [r4, #0]
 8006b62:	079b      	lsls	r3, r3, #30
 8006b64:	f100 8105 	bmi.w	8006d72 <_printf_float+0x462>
 8006b68:	68e0      	ldr	r0, [r4, #12]
 8006b6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b6c:	4298      	cmp	r0, r3
 8006b6e:	bfb8      	it	lt
 8006b70:	4618      	movlt	r0, r3
 8006b72:	e730      	b.n	80069d6 <_printf_float+0xc6>
 8006b74:	2301      	movs	r3, #1
 8006b76:	464a      	mov	r2, r9
 8006b78:	4631      	mov	r1, r6
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	47b8      	blx	r7
 8006b7e:	3001      	adds	r0, #1
 8006b80:	f43f af27 	beq.w	80069d2 <_printf_float+0xc2>
 8006b84:	f108 0801 	add.w	r8, r8, #1
 8006b88:	e7e6      	b.n	8006b58 <_printf_float+0x248>
 8006b8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	dc39      	bgt.n	8006c04 <_printf_float+0x2f4>
 8006b90:	4a1b      	ldr	r2, [pc, #108]	; (8006c00 <_printf_float+0x2f0>)
 8006b92:	2301      	movs	r3, #1
 8006b94:	4631      	mov	r1, r6
 8006b96:	4628      	mov	r0, r5
 8006b98:	47b8      	blx	r7
 8006b9a:	3001      	adds	r0, #1
 8006b9c:	f43f af19 	beq.w	80069d2 <_printf_float+0xc2>
 8006ba0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	d102      	bne.n	8006bae <_printf_float+0x29e>
 8006ba8:	6823      	ldr	r3, [r4, #0]
 8006baa:	07d9      	lsls	r1, r3, #31
 8006bac:	d5d8      	bpl.n	8006b60 <_printf_float+0x250>
 8006bae:	ee18 3a10 	vmov	r3, s16
 8006bb2:	4652      	mov	r2, sl
 8006bb4:	4631      	mov	r1, r6
 8006bb6:	4628      	mov	r0, r5
 8006bb8:	47b8      	blx	r7
 8006bba:	3001      	adds	r0, #1
 8006bbc:	f43f af09 	beq.w	80069d2 <_printf_float+0xc2>
 8006bc0:	f04f 0900 	mov.w	r9, #0
 8006bc4:	f104 0a1a 	add.w	sl, r4, #26
 8006bc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bca:	425b      	negs	r3, r3
 8006bcc:	454b      	cmp	r3, r9
 8006bce:	dc01      	bgt.n	8006bd4 <_printf_float+0x2c4>
 8006bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bd2:	e792      	b.n	8006afa <_printf_float+0x1ea>
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	4652      	mov	r2, sl
 8006bd8:	4631      	mov	r1, r6
 8006bda:	4628      	mov	r0, r5
 8006bdc:	47b8      	blx	r7
 8006bde:	3001      	adds	r0, #1
 8006be0:	f43f aef7 	beq.w	80069d2 <_printf_float+0xc2>
 8006be4:	f109 0901 	add.w	r9, r9, #1
 8006be8:	e7ee      	b.n	8006bc8 <_printf_float+0x2b8>
 8006bea:	bf00      	nop
 8006bec:	7fefffff 	.word	0x7fefffff
 8006bf0:	08009475 	.word	0x08009475
 8006bf4:	08009479 	.word	0x08009479
 8006bf8:	08009481 	.word	0x08009481
 8006bfc:	0800947d 	.word	0x0800947d
 8006c00:	08009485 	.word	0x08009485
 8006c04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	bfa8      	it	ge
 8006c0c:	461a      	movge	r2, r3
 8006c0e:	2a00      	cmp	r2, #0
 8006c10:	4691      	mov	r9, r2
 8006c12:	dc37      	bgt.n	8006c84 <_printf_float+0x374>
 8006c14:	f04f 0b00 	mov.w	fp, #0
 8006c18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c1c:	f104 021a 	add.w	r2, r4, #26
 8006c20:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c22:	9305      	str	r3, [sp, #20]
 8006c24:	eba3 0309 	sub.w	r3, r3, r9
 8006c28:	455b      	cmp	r3, fp
 8006c2a:	dc33      	bgt.n	8006c94 <_printf_float+0x384>
 8006c2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c30:	429a      	cmp	r2, r3
 8006c32:	db3b      	blt.n	8006cac <_printf_float+0x39c>
 8006c34:	6823      	ldr	r3, [r4, #0]
 8006c36:	07da      	lsls	r2, r3, #31
 8006c38:	d438      	bmi.n	8006cac <_printf_float+0x39c>
 8006c3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c3c:	9b05      	ldr	r3, [sp, #20]
 8006c3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	eba2 0901 	sub.w	r9, r2, r1
 8006c46:	4599      	cmp	r9, r3
 8006c48:	bfa8      	it	ge
 8006c4a:	4699      	movge	r9, r3
 8006c4c:	f1b9 0f00 	cmp.w	r9, #0
 8006c50:	dc35      	bgt.n	8006cbe <_printf_float+0x3ae>
 8006c52:	f04f 0800 	mov.w	r8, #0
 8006c56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c5a:	f104 0a1a 	add.w	sl, r4, #26
 8006c5e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c62:	1a9b      	subs	r3, r3, r2
 8006c64:	eba3 0309 	sub.w	r3, r3, r9
 8006c68:	4543      	cmp	r3, r8
 8006c6a:	f77f af79 	ble.w	8006b60 <_printf_float+0x250>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	4652      	mov	r2, sl
 8006c72:	4631      	mov	r1, r6
 8006c74:	4628      	mov	r0, r5
 8006c76:	47b8      	blx	r7
 8006c78:	3001      	adds	r0, #1
 8006c7a:	f43f aeaa 	beq.w	80069d2 <_printf_float+0xc2>
 8006c7e:	f108 0801 	add.w	r8, r8, #1
 8006c82:	e7ec      	b.n	8006c5e <_printf_float+0x34e>
 8006c84:	4613      	mov	r3, r2
 8006c86:	4631      	mov	r1, r6
 8006c88:	4642      	mov	r2, r8
 8006c8a:	4628      	mov	r0, r5
 8006c8c:	47b8      	blx	r7
 8006c8e:	3001      	adds	r0, #1
 8006c90:	d1c0      	bne.n	8006c14 <_printf_float+0x304>
 8006c92:	e69e      	b.n	80069d2 <_printf_float+0xc2>
 8006c94:	2301      	movs	r3, #1
 8006c96:	4631      	mov	r1, r6
 8006c98:	4628      	mov	r0, r5
 8006c9a:	9205      	str	r2, [sp, #20]
 8006c9c:	47b8      	blx	r7
 8006c9e:	3001      	adds	r0, #1
 8006ca0:	f43f ae97 	beq.w	80069d2 <_printf_float+0xc2>
 8006ca4:	9a05      	ldr	r2, [sp, #20]
 8006ca6:	f10b 0b01 	add.w	fp, fp, #1
 8006caa:	e7b9      	b.n	8006c20 <_printf_float+0x310>
 8006cac:	ee18 3a10 	vmov	r3, s16
 8006cb0:	4652      	mov	r2, sl
 8006cb2:	4631      	mov	r1, r6
 8006cb4:	4628      	mov	r0, r5
 8006cb6:	47b8      	blx	r7
 8006cb8:	3001      	adds	r0, #1
 8006cba:	d1be      	bne.n	8006c3a <_printf_float+0x32a>
 8006cbc:	e689      	b.n	80069d2 <_printf_float+0xc2>
 8006cbe:	9a05      	ldr	r2, [sp, #20]
 8006cc0:	464b      	mov	r3, r9
 8006cc2:	4442      	add	r2, r8
 8006cc4:	4631      	mov	r1, r6
 8006cc6:	4628      	mov	r0, r5
 8006cc8:	47b8      	blx	r7
 8006cca:	3001      	adds	r0, #1
 8006ccc:	d1c1      	bne.n	8006c52 <_printf_float+0x342>
 8006cce:	e680      	b.n	80069d2 <_printf_float+0xc2>
 8006cd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cd2:	2a01      	cmp	r2, #1
 8006cd4:	dc01      	bgt.n	8006cda <_printf_float+0x3ca>
 8006cd6:	07db      	lsls	r3, r3, #31
 8006cd8:	d538      	bpl.n	8006d4c <_printf_float+0x43c>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	4642      	mov	r2, r8
 8006cde:	4631      	mov	r1, r6
 8006ce0:	4628      	mov	r0, r5
 8006ce2:	47b8      	blx	r7
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	f43f ae74 	beq.w	80069d2 <_printf_float+0xc2>
 8006cea:	ee18 3a10 	vmov	r3, s16
 8006cee:	4652      	mov	r2, sl
 8006cf0:	4631      	mov	r1, r6
 8006cf2:	4628      	mov	r0, r5
 8006cf4:	47b8      	blx	r7
 8006cf6:	3001      	adds	r0, #1
 8006cf8:	f43f ae6b 	beq.w	80069d2 <_printf_float+0xc2>
 8006cfc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d00:	2200      	movs	r2, #0
 8006d02:	2300      	movs	r3, #0
 8006d04:	f7f9 fee0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d08:	b9d8      	cbnz	r0, 8006d42 <_printf_float+0x432>
 8006d0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d0c:	f108 0201 	add.w	r2, r8, #1
 8006d10:	3b01      	subs	r3, #1
 8006d12:	4631      	mov	r1, r6
 8006d14:	4628      	mov	r0, r5
 8006d16:	47b8      	blx	r7
 8006d18:	3001      	adds	r0, #1
 8006d1a:	d10e      	bne.n	8006d3a <_printf_float+0x42a>
 8006d1c:	e659      	b.n	80069d2 <_printf_float+0xc2>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	4652      	mov	r2, sl
 8006d22:	4631      	mov	r1, r6
 8006d24:	4628      	mov	r0, r5
 8006d26:	47b8      	blx	r7
 8006d28:	3001      	adds	r0, #1
 8006d2a:	f43f ae52 	beq.w	80069d2 <_printf_float+0xc2>
 8006d2e:	f108 0801 	add.w	r8, r8, #1
 8006d32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d34:	3b01      	subs	r3, #1
 8006d36:	4543      	cmp	r3, r8
 8006d38:	dcf1      	bgt.n	8006d1e <_printf_float+0x40e>
 8006d3a:	464b      	mov	r3, r9
 8006d3c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006d40:	e6dc      	b.n	8006afc <_printf_float+0x1ec>
 8006d42:	f04f 0800 	mov.w	r8, #0
 8006d46:	f104 0a1a 	add.w	sl, r4, #26
 8006d4a:	e7f2      	b.n	8006d32 <_printf_float+0x422>
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	4642      	mov	r2, r8
 8006d50:	e7df      	b.n	8006d12 <_printf_float+0x402>
 8006d52:	2301      	movs	r3, #1
 8006d54:	464a      	mov	r2, r9
 8006d56:	4631      	mov	r1, r6
 8006d58:	4628      	mov	r0, r5
 8006d5a:	47b8      	blx	r7
 8006d5c:	3001      	adds	r0, #1
 8006d5e:	f43f ae38 	beq.w	80069d2 <_printf_float+0xc2>
 8006d62:	f108 0801 	add.w	r8, r8, #1
 8006d66:	68e3      	ldr	r3, [r4, #12]
 8006d68:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d6a:	1a5b      	subs	r3, r3, r1
 8006d6c:	4543      	cmp	r3, r8
 8006d6e:	dcf0      	bgt.n	8006d52 <_printf_float+0x442>
 8006d70:	e6fa      	b.n	8006b68 <_printf_float+0x258>
 8006d72:	f04f 0800 	mov.w	r8, #0
 8006d76:	f104 0919 	add.w	r9, r4, #25
 8006d7a:	e7f4      	b.n	8006d66 <_printf_float+0x456>

08006d7c <_printf_common>:
 8006d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d80:	4616      	mov	r6, r2
 8006d82:	4699      	mov	r9, r3
 8006d84:	688a      	ldr	r2, [r1, #8]
 8006d86:	690b      	ldr	r3, [r1, #16]
 8006d88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	bfb8      	it	lt
 8006d90:	4613      	movlt	r3, r2
 8006d92:	6033      	str	r3, [r6, #0]
 8006d94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d98:	4607      	mov	r7, r0
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	b10a      	cbz	r2, 8006da2 <_printf_common+0x26>
 8006d9e:	3301      	adds	r3, #1
 8006da0:	6033      	str	r3, [r6, #0]
 8006da2:	6823      	ldr	r3, [r4, #0]
 8006da4:	0699      	lsls	r1, r3, #26
 8006da6:	bf42      	ittt	mi
 8006da8:	6833      	ldrmi	r3, [r6, #0]
 8006daa:	3302      	addmi	r3, #2
 8006dac:	6033      	strmi	r3, [r6, #0]
 8006dae:	6825      	ldr	r5, [r4, #0]
 8006db0:	f015 0506 	ands.w	r5, r5, #6
 8006db4:	d106      	bne.n	8006dc4 <_printf_common+0x48>
 8006db6:	f104 0a19 	add.w	sl, r4, #25
 8006dba:	68e3      	ldr	r3, [r4, #12]
 8006dbc:	6832      	ldr	r2, [r6, #0]
 8006dbe:	1a9b      	subs	r3, r3, r2
 8006dc0:	42ab      	cmp	r3, r5
 8006dc2:	dc26      	bgt.n	8006e12 <_printf_common+0x96>
 8006dc4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006dc8:	1e13      	subs	r3, r2, #0
 8006dca:	6822      	ldr	r2, [r4, #0]
 8006dcc:	bf18      	it	ne
 8006dce:	2301      	movne	r3, #1
 8006dd0:	0692      	lsls	r2, r2, #26
 8006dd2:	d42b      	bmi.n	8006e2c <_printf_common+0xb0>
 8006dd4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006dd8:	4649      	mov	r1, r9
 8006dda:	4638      	mov	r0, r7
 8006ddc:	47c0      	blx	r8
 8006dde:	3001      	adds	r0, #1
 8006de0:	d01e      	beq.n	8006e20 <_printf_common+0xa4>
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	68e5      	ldr	r5, [r4, #12]
 8006de6:	6832      	ldr	r2, [r6, #0]
 8006de8:	f003 0306 	and.w	r3, r3, #6
 8006dec:	2b04      	cmp	r3, #4
 8006dee:	bf08      	it	eq
 8006df0:	1aad      	subeq	r5, r5, r2
 8006df2:	68a3      	ldr	r3, [r4, #8]
 8006df4:	6922      	ldr	r2, [r4, #16]
 8006df6:	bf0c      	ite	eq
 8006df8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dfc:	2500      	movne	r5, #0
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	bfc4      	itt	gt
 8006e02:	1a9b      	subgt	r3, r3, r2
 8006e04:	18ed      	addgt	r5, r5, r3
 8006e06:	2600      	movs	r6, #0
 8006e08:	341a      	adds	r4, #26
 8006e0a:	42b5      	cmp	r5, r6
 8006e0c:	d11a      	bne.n	8006e44 <_printf_common+0xc8>
 8006e0e:	2000      	movs	r0, #0
 8006e10:	e008      	b.n	8006e24 <_printf_common+0xa8>
 8006e12:	2301      	movs	r3, #1
 8006e14:	4652      	mov	r2, sl
 8006e16:	4649      	mov	r1, r9
 8006e18:	4638      	mov	r0, r7
 8006e1a:	47c0      	blx	r8
 8006e1c:	3001      	adds	r0, #1
 8006e1e:	d103      	bne.n	8006e28 <_printf_common+0xac>
 8006e20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e28:	3501      	adds	r5, #1
 8006e2a:	e7c6      	b.n	8006dba <_printf_common+0x3e>
 8006e2c:	18e1      	adds	r1, r4, r3
 8006e2e:	1c5a      	adds	r2, r3, #1
 8006e30:	2030      	movs	r0, #48	; 0x30
 8006e32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006e36:	4422      	add	r2, r4
 8006e38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006e3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006e40:	3302      	adds	r3, #2
 8006e42:	e7c7      	b.n	8006dd4 <_printf_common+0x58>
 8006e44:	2301      	movs	r3, #1
 8006e46:	4622      	mov	r2, r4
 8006e48:	4649      	mov	r1, r9
 8006e4a:	4638      	mov	r0, r7
 8006e4c:	47c0      	blx	r8
 8006e4e:	3001      	adds	r0, #1
 8006e50:	d0e6      	beq.n	8006e20 <_printf_common+0xa4>
 8006e52:	3601      	adds	r6, #1
 8006e54:	e7d9      	b.n	8006e0a <_printf_common+0x8e>
	...

08006e58 <_printf_i>:
 8006e58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e5c:	460c      	mov	r4, r1
 8006e5e:	4691      	mov	r9, r2
 8006e60:	7e27      	ldrb	r7, [r4, #24]
 8006e62:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006e64:	2f78      	cmp	r7, #120	; 0x78
 8006e66:	4680      	mov	r8, r0
 8006e68:	469a      	mov	sl, r3
 8006e6a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e6e:	d807      	bhi.n	8006e80 <_printf_i+0x28>
 8006e70:	2f62      	cmp	r7, #98	; 0x62
 8006e72:	d80a      	bhi.n	8006e8a <_printf_i+0x32>
 8006e74:	2f00      	cmp	r7, #0
 8006e76:	f000 80d8 	beq.w	800702a <_printf_i+0x1d2>
 8006e7a:	2f58      	cmp	r7, #88	; 0x58
 8006e7c:	f000 80a3 	beq.w	8006fc6 <_printf_i+0x16e>
 8006e80:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006e84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e88:	e03a      	b.n	8006f00 <_printf_i+0xa8>
 8006e8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e8e:	2b15      	cmp	r3, #21
 8006e90:	d8f6      	bhi.n	8006e80 <_printf_i+0x28>
 8006e92:	a001      	add	r0, pc, #4	; (adr r0, 8006e98 <_printf_i+0x40>)
 8006e94:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006e98:	08006ef1 	.word	0x08006ef1
 8006e9c:	08006f05 	.word	0x08006f05
 8006ea0:	08006e81 	.word	0x08006e81
 8006ea4:	08006e81 	.word	0x08006e81
 8006ea8:	08006e81 	.word	0x08006e81
 8006eac:	08006e81 	.word	0x08006e81
 8006eb0:	08006f05 	.word	0x08006f05
 8006eb4:	08006e81 	.word	0x08006e81
 8006eb8:	08006e81 	.word	0x08006e81
 8006ebc:	08006e81 	.word	0x08006e81
 8006ec0:	08006e81 	.word	0x08006e81
 8006ec4:	08007011 	.word	0x08007011
 8006ec8:	08006f35 	.word	0x08006f35
 8006ecc:	08006ff3 	.word	0x08006ff3
 8006ed0:	08006e81 	.word	0x08006e81
 8006ed4:	08006e81 	.word	0x08006e81
 8006ed8:	08007033 	.word	0x08007033
 8006edc:	08006e81 	.word	0x08006e81
 8006ee0:	08006f35 	.word	0x08006f35
 8006ee4:	08006e81 	.word	0x08006e81
 8006ee8:	08006e81 	.word	0x08006e81
 8006eec:	08006ffb 	.word	0x08006ffb
 8006ef0:	680b      	ldr	r3, [r1, #0]
 8006ef2:	1d1a      	adds	r2, r3, #4
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	600a      	str	r2, [r1, #0]
 8006ef8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006efc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f00:	2301      	movs	r3, #1
 8006f02:	e0a3      	b.n	800704c <_printf_i+0x1f4>
 8006f04:	6825      	ldr	r5, [r4, #0]
 8006f06:	6808      	ldr	r0, [r1, #0]
 8006f08:	062e      	lsls	r6, r5, #24
 8006f0a:	f100 0304 	add.w	r3, r0, #4
 8006f0e:	d50a      	bpl.n	8006f26 <_printf_i+0xce>
 8006f10:	6805      	ldr	r5, [r0, #0]
 8006f12:	600b      	str	r3, [r1, #0]
 8006f14:	2d00      	cmp	r5, #0
 8006f16:	da03      	bge.n	8006f20 <_printf_i+0xc8>
 8006f18:	232d      	movs	r3, #45	; 0x2d
 8006f1a:	426d      	negs	r5, r5
 8006f1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f20:	485e      	ldr	r0, [pc, #376]	; (800709c <_printf_i+0x244>)
 8006f22:	230a      	movs	r3, #10
 8006f24:	e019      	b.n	8006f5a <_printf_i+0x102>
 8006f26:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006f2a:	6805      	ldr	r5, [r0, #0]
 8006f2c:	600b      	str	r3, [r1, #0]
 8006f2e:	bf18      	it	ne
 8006f30:	b22d      	sxthne	r5, r5
 8006f32:	e7ef      	b.n	8006f14 <_printf_i+0xbc>
 8006f34:	680b      	ldr	r3, [r1, #0]
 8006f36:	6825      	ldr	r5, [r4, #0]
 8006f38:	1d18      	adds	r0, r3, #4
 8006f3a:	6008      	str	r0, [r1, #0]
 8006f3c:	0628      	lsls	r0, r5, #24
 8006f3e:	d501      	bpl.n	8006f44 <_printf_i+0xec>
 8006f40:	681d      	ldr	r5, [r3, #0]
 8006f42:	e002      	b.n	8006f4a <_printf_i+0xf2>
 8006f44:	0669      	lsls	r1, r5, #25
 8006f46:	d5fb      	bpl.n	8006f40 <_printf_i+0xe8>
 8006f48:	881d      	ldrh	r5, [r3, #0]
 8006f4a:	4854      	ldr	r0, [pc, #336]	; (800709c <_printf_i+0x244>)
 8006f4c:	2f6f      	cmp	r7, #111	; 0x6f
 8006f4e:	bf0c      	ite	eq
 8006f50:	2308      	moveq	r3, #8
 8006f52:	230a      	movne	r3, #10
 8006f54:	2100      	movs	r1, #0
 8006f56:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f5a:	6866      	ldr	r6, [r4, #4]
 8006f5c:	60a6      	str	r6, [r4, #8]
 8006f5e:	2e00      	cmp	r6, #0
 8006f60:	bfa2      	ittt	ge
 8006f62:	6821      	ldrge	r1, [r4, #0]
 8006f64:	f021 0104 	bicge.w	r1, r1, #4
 8006f68:	6021      	strge	r1, [r4, #0]
 8006f6a:	b90d      	cbnz	r5, 8006f70 <_printf_i+0x118>
 8006f6c:	2e00      	cmp	r6, #0
 8006f6e:	d04d      	beq.n	800700c <_printf_i+0x1b4>
 8006f70:	4616      	mov	r6, r2
 8006f72:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f76:	fb03 5711 	mls	r7, r3, r1, r5
 8006f7a:	5dc7      	ldrb	r7, [r0, r7]
 8006f7c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f80:	462f      	mov	r7, r5
 8006f82:	42bb      	cmp	r3, r7
 8006f84:	460d      	mov	r5, r1
 8006f86:	d9f4      	bls.n	8006f72 <_printf_i+0x11a>
 8006f88:	2b08      	cmp	r3, #8
 8006f8a:	d10b      	bne.n	8006fa4 <_printf_i+0x14c>
 8006f8c:	6823      	ldr	r3, [r4, #0]
 8006f8e:	07df      	lsls	r7, r3, #31
 8006f90:	d508      	bpl.n	8006fa4 <_printf_i+0x14c>
 8006f92:	6923      	ldr	r3, [r4, #16]
 8006f94:	6861      	ldr	r1, [r4, #4]
 8006f96:	4299      	cmp	r1, r3
 8006f98:	bfde      	ittt	le
 8006f9a:	2330      	movle	r3, #48	; 0x30
 8006f9c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006fa0:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006fa4:	1b92      	subs	r2, r2, r6
 8006fa6:	6122      	str	r2, [r4, #16]
 8006fa8:	f8cd a000 	str.w	sl, [sp]
 8006fac:	464b      	mov	r3, r9
 8006fae:	aa03      	add	r2, sp, #12
 8006fb0:	4621      	mov	r1, r4
 8006fb2:	4640      	mov	r0, r8
 8006fb4:	f7ff fee2 	bl	8006d7c <_printf_common>
 8006fb8:	3001      	adds	r0, #1
 8006fba:	d14c      	bne.n	8007056 <_printf_i+0x1fe>
 8006fbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006fc0:	b004      	add	sp, #16
 8006fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fc6:	4835      	ldr	r0, [pc, #212]	; (800709c <_printf_i+0x244>)
 8006fc8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006fcc:	6823      	ldr	r3, [r4, #0]
 8006fce:	680e      	ldr	r6, [r1, #0]
 8006fd0:	061f      	lsls	r7, r3, #24
 8006fd2:	f856 5b04 	ldr.w	r5, [r6], #4
 8006fd6:	600e      	str	r6, [r1, #0]
 8006fd8:	d514      	bpl.n	8007004 <_printf_i+0x1ac>
 8006fda:	07d9      	lsls	r1, r3, #31
 8006fdc:	bf44      	itt	mi
 8006fde:	f043 0320 	orrmi.w	r3, r3, #32
 8006fe2:	6023      	strmi	r3, [r4, #0]
 8006fe4:	b91d      	cbnz	r5, 8006fee <_printf_i+0x196>
 8006fe6:	6823      	ldr	r3, [r4, #0]
 8006fe8:	f023 0320 	bic.w	r3, r3, #32
 8006fec:	6023      	str	r3, [r4, #0]
 8006fee:	2310      	movs	r3, #16
 8006ff0:	e7b0      	b.n	8006f54 <_printf_i+0xfc>
 8006ff2:	6823      	ldr	r3, [r4, #0]
 8006ff4:	f043 0320 	orr.w	r3, r3, #32
 8006ff8:	6023      	str	r3, [r4, #0]
 8006ffa:	2378      	movs	r3, #120	; 0x78
 8006ffc:	4828      	ldr	r0, [pc, #160]	; (80070a0 <_printf_i+0x248>)
 8006ffe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007002:	e7e3      	b.n	8006fcc <_printf_i+0x174>
 8007004:	065e      	lsls	r6, r3, #25
 8007006:	bf48      	it	mi
 8007008:	b2ad      	uxthmi	r5, r5
 800700a:	e7e6      	b.n	8006fda <_printf_i+0x182>
 800700c:	4616      	mov	r6, r2
 800700e:	e7bb      	b.n	8006f88 <_printf_i+0x130>
 8007010:	680b      	ldr	r3, [r1, #0]
 8007012:	6826      	ldr	r6, [r4, #0]
 8007014:	6960      	ldr	r0, [r4, #20]
 8007016:	1d1d      	adds	r5, r3, #4
 8007018:	600d      	str	r5, [r1, #0]
 800701a:	0635      	lsls	r5, r6, #24
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	d501      	bpl.n	8007024 <_printf_i+0x1cc>
 8007020:	6018      	str	r0, [r3, #0]
 8007022:	e002      	b.n	800702a <_printf_i+0x1d2>
 8007024:	0671      	lsls	r1, r6, #25
 8007026:	d5fb      	bpl.n	8007020 <_printf_i+0x1c8>
 8007028:	8018      	strh	r0, [r3, #0]
 800702a:	2300      	movs	r3, #0
 800702c:	6123      	str	r3, [r4, #16]
 800702e:	4616      	mov	r6, r2
 8007030:	e7ba      	b.n	8006fa8 <_printf_i+0x150>
 8007032:	680b      	ldr	r3, [r1, #0]
 8007034:	1d1a      	adds	r2, r3, #4
 8007036:	600a      	str	r2, [r1, #0]
 8007038:	681e      	ldr	r6, [r3, #0]
 800703a:	6862      	ldr	r2, [r4, #4]
 800703c:	2100      	movs	r1, #0
 800703e:	4630      	mov	r0, r6
 8007040:	f7f9 f8ce 	bl	80001e0 <memchr>
 8007044:	b108      	cbz	r0, 800704a <_printf_i+0x1f2>
 8007046:	1b80      	subs	r0, r0, r6
 8007048:	6060      	str	r0, [r4, #4]
 800704a:	6863      	ldr	r3, [r4, #4]
 800704c:	6123      	str	r3, [r4, #16]
 800704e:	2300      	movs	r3, #0
 8007050:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007054:	e7a8      	b.n	8006fa8 <_printf_i+0x150>
 8007056:	6923      	ldr	r3, [r4, #16]
 8007058:	4632      	mov	r2, r6
 800705a:	4649      	mov	r1, r9
 800705c:	4640      	mov	r0, r8
 800705e:	47d0      	blx	sl
 8007060:	3001      	adds	r0, #1
 8007062:	d0ab      	beq.n	8006fbc <_printf_i+0x164>
 8007064:	6823      	ldr	r3, [r4, #0]
 8007066:	079b      	lsls	r3, r3, #30
 8007068:	d413      	bmi.n	8007092 <_printf_i+0x23a>
 800706a:	68e0      	ldr	r0, [r4, #12]
 800706c:	9b03      	ldr	r3, [sp, #12]
 800706e:	4298      	cmp	r0, r3
 8007070:	bfb8      	it	lt
 8007072:	4618      	movlt	r0, r3
 8007074:	e7a4      	b.n	8006fc0 <_printf_i+0x168>
 8007076:	2301      	movs	r3, #1
 8007078:	4632      	mov	r2, r6
 800707a:	4649      	mov	r1, r9
 800707c:	4640      	mov	r0, r8
 800707e:	47d0      	blx	sl
 8007080:	3001      	adds	r0, #1
 8007082:	d09b      	beq.n	8006fbc <_printf_i+0x164>
 8007084:	3501      	adds	r5, #1
 8007086:	68e3      	ldr	r3, [r4, #12]
 8007088:	9903      	ldr	r1, [sp, #12]
 800708a:	1a5b      	subs	r3, r3, r1
 800708c:	42ab      	cmp	r3, r5
 800708e:	dcf2      	bgt.n	8007076 <_printf_i+0x21e>
 8007090:	e7eb      	b.n	800706a <_printf_i+0x212>
 8007092:	2500      	movs	r5, #0
 8007094:	f104 0619 	add.w	r6, r4, #25
 8007098:	e7f5      	b.n	8007086 <_printf_i+0x22e>
 800709a:	bf00      	nop
 800709c:	08009487 	.word	0x08009487
 80070a0:	08009498 	.word	0x08009498

080070a4 <siprintf>:
 80070a4:	b40e      	push	{r1, r2, r3}
 80070a6:	b500      	push	{lr}
 80070a8:	b09c      	sub	sp, #112	; 0x70
 80070aa:	ab1d      	add	r3, sp, #116	; 0x74
 80070ac:	9002      	str	r0, [sp, #8]
 80070ae:	9006      	str	r0, [sp, #24]
 80070b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80070b4:	4809      	ldr	r0, [pc, #36]	; (80070dc <siprintf+0x38>)
 80070b6:	9107      	str	r1, [sp, #28]
 80070b8:	9104      	str	r1, [sp, #16]
 80070ba:	4909      	ldr	r1, [pc, #36]	; (80070e0 <siprintf+0x3c>)
 80070bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80070c0:	9105      	str	r1, [sp, #20]
 80070c2:	6800      	ldr	r0, [r0, #0]
 80070c4:	9301      	str	r3, [sp, #4]
 80070c6:	a902      	add	r1, sp, #8
 80070c8:	f001 fe4a 	bl	8008d60 <_svfiprintf_r>
 80070cc:	9b02      	ldr	r3, [sp, #8]
 80070ce:	2200      	movs	r2, #0
 80070d0:	701a      	strb	r2, [r3, #0]
 80070d2:	b01c      	add	sp, #112	; 0x70
 80070d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80070d8:	b003      	add	sp, #12
 80070da:	4770      	bx	lr
 80070dc:	2000000c 	.word	0x2000000c
 80070e0:	ffff0208 	.word	0xffff0208

080070e4 <__swbuf_r>:
 80070e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070e6:	460e      	mov	r6, r1
 80070e8:	4614      	mov	r4, r2
 80070ea:	4605      	mov	r5, r0
 80070ec:	b118      	cbz	r0, 80070f6 <__swbuf_r+0x12>
 80070ee:	6983      	ldr	r3, [r0, #24]
 80070f0:	b90b      	cbnz	r3, 80070f6 <__swbuf_r+0x12>
 80070f2:	f001 f84f 	bl	8008194 <__sinit>
 80070f6:	4b21      	ldr	r3, [pc, #132]	; (800717c <__swbuf_r+0x98>)
 80070f8:	429c      	cmp	r4, r3
 80070fa:	d12b      	bne.n	8007154 <__swbuf_r+0x70>
 80070fc:	686c      	ldr	r4, [r5, #4]
 80070fe:	69a3      	ldr	r3, [r4, #24]
 8007100:	60a3      	str	r3, [r4, #8]
 8007102:	89a3      	ldrh	r3, [r4, #12]
 8007104:	071a      	lsls	r2, r3, #28
 8007106:	d52f      	bpl.n	8007168 <__swbuf_r+0x84>
 8007108:	6923      	ldr	r3, [r4, #16]
 800710a:	b36b      	cbz	r3, 8007168 <__swbuf_r+0x84>
 800710c:	6923      	ldr	r3, [r4, #16]
 800710e:	6820      	ldr	r0, [r4, #0]
 8007110:	1ac0      	subs	r0, r0, r3
 8007112:	6963      	ldr	r3, [r4, #20]
 8007114:	b2f6      	uxtb	r6, r6
 8007116:	4283      	cmp	r3, r0
 8007118:	4637      	mov	r7, r6
 800711a:	dc04      	bgt.n	8007126 <__swbuf_r+0x42>
 800711c:	4621      	mov	r1, r4
 800711e:	4628      	mov	r0, r5
 8007120:	f000 ffa4 	bl	800806c <_fflush_r>
 8007124:	bb30      	cbnz	r0, 8007174 <__swbuf_r+0x90>
 8007126:	68a3      	ldr	r3, [r4, #8]
 8007128:	3b01      	subs	r3, #1
 800712a:	60a3      	str	r3, [r4, #8]
 800712c:	6823      	ldr	r3, [r4, #0]
 800712e:	1c5a      	adds	r2, r3, #1
 8007130:	6022      	str	r2, [r4, #0]
 8007132:	701e      	strb	r6, [r3, #0]
 8007134:	6963      	ldr	r3, [r4, #20]
 8007136:	3001      	adds	r0, #1
 8007138:	4283      	cmp	r3, r0
 800713a:	d004      	beq.n	8007146 <__swbuf_r+0x62>
 800713c:	89a3      	ldrh	r3, [r4, #12]
 800713e:	07db      	lsls	r3, r3, #31
 8007140:	d506      	bpl.n	8007150 <__swbuf_r+0x6c>
 8007142:	2e0a      	cmp	r6, #10
 8007144:	d104      	bne.n	8007150 <__swbuf_r+0x6c>
 8007146:	4621      	mov	r1, r4
 8007148:	4628      	mov	r0, r5
 800714a:	f000 ff8f 	bl	800806c <_fflush_r>
 800714e:	b988      	cbnz	r0, 8007174 <__swbuf_r+0x90>
 8007150:	4638      	mov	r0, r7
 8007152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007154:	4b0a      	ldr	r3, [pc, #40]	; (8007180 <__swbuf_r+0x9c>)
 8007156:	429c      	cmp	r4, r3
 8007158:	d101      	bne.n	800715e <__swbuf_r+0x7a>
 800715a:	68ac      	ldr	r4, [r5, #8]
 800715c:	e7cf      	b.n	80070fe <__swbuf_r+0x1a>
 800715e:	4b09      	ldr	r3, [pc, #36]	; (8007184 <__swbuf_r+0xa0>)
 8007160:	429c      	cmp	r4, r3
 8007162:	bf08      	it	eq
 8007164:	68ec      	ldreq	r4, [r5, #12]
 8007166:	e7ca      	b.n	80070fe <__swbuf_r+0x1a>
 8007168:	4621      	mov	r1, r4
 800716a:	4628      	mov	r0, r5
 800716c:	f000 f80c 	bl	8007188 <__swsetup_r>
 8007170:	2800      	cmp	r0, #0
 8007172:	d0cb      	beq.n	800710c <__swbuf_r+0x28>
 8007174:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007178:	e7ea      	b.n	8007150 <__swbuf_r+0x6c>
 800717a:	bf00      	nop
 800717c:	08009560 	.word	0x08009560
 8007180:	08009580 	.word	0x08009580
 8007184:	08009540 	.word	0x08009540

08007188 <__swsetup_r>:
 8007188:	4b32      	ldr	r3, [pc, #200]	; (8007254 <__swsetup_r+0xcc>)
 800718a:	b570      	push	{r4, r5, r6, lr}
 800718c:	681d      	ldr	r5, [r3, #0]
 800718e:	4606      	mov	r6, r0
 8007190:	460c      	mov	r4, r1
 8007192:	b125      	cbz	r5, 800719e <__swsetup_r+0x16>
 8007194:	69ab      	ldr	r3, [r5, #24]
 8007196:	b913      	cbnz	r3, 800719e <__swsetup_r+0x16>
 8007198:	4628      	mov	r0, r5
 800719a:	f000 fffb 	bl	8008194 <__sinit>
 800719e:	4b2e      	ldr	r3, [pc, #184]	; (8007258 <__swsetup_r+0xd0>)
 80071a0:	429c      	cmp	r4, r3
 80071a2:	d10f      	bne.n	80071c4 <__swsetup_r+0x3c>
 80071a4:	686c      	ldr	r4, [r5, #4]
 80071a6:	89a3      	ldrh	r3, [r4, #12]
 80071a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80071ac:	0719      	lsls	r1, r3, #28
 80071ae:	d42c      	bmi.n	800720a <__swsetup_r+0x82>
 80071b0:	06dd      	lsls	r5, r3, #27
 80071b2:	d411      	bmi.n	80071d8 <__swsetup_r+0x50>
 80071b4:	2309      	movs	r3, #9
 80071b6:	6033      	str	r3, [r6, #0]
 80071b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80071bc:	81a3      	strh	r3, [r4, #12]
 80071be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071c2:	e03e      	b.n	8007242 <__swsetup_r+0xba>
 80071c4:	4b25      	ldr	r3, [pc, #148]	; (800725c <__swsetup_r+0xd4>)
 80071c6:	429c      	cmp	r4, r3
 80071c8:	d101      	bne.n	80071ce <__swsetup_r+0x46>
 80071ca:	68ac      	ldr	r4, [r5, #8]
 80071cc:	e7eb      	b.n	80071a6 <__swsetup_r+0x1e>
 80071ce:	4b24      	ldr	r3, [pc, #144]	; (8007260 <__swsetup_r+0xd8>)
 80071d0:	429c      	cmp	r4, r3
 80071d2:	bf08      	it	eq
 80071d4:	68ec      	ldreq	r4, [r5, #12]
 80071d6:	e7e6      	b.n	80071a6 <__swsetup_r+0x1e>
 80071d8:	0758      	lsls	r0, r3, #29
 80071da:	d512      	bpl.n	8007202 <__swsetup_r+0x7a>
 80071dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80071de:	b141      	cbz	r1, 80071f2 <__swsetup_r+0x6a>
 80071e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071e4:	4299      	cmp	r1, r3
 80071e6:	d002      	beq.n	80071ee <__swsetup_r+0x66>
 80071e8:	4630      	mov	r0, r6
 80071ea:	f001 fc8d 	bl	8008b08 <_free_r>
 80071ee:	2300      	movs	r3, #0
 80071f0:	6363      	str	r3, [r4, #52]	; 0x34
 80071f2:	89a3      	ldrh	r3, [r4, #12]
 80071f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80071f8:	81a3      	strh	r3, [r4, #12]
 80071fa:	2300      	movs	r3, #0
 80071fc:	6063      	str	r3, [r4, #4]
 80071fe:	6923      	ldr	r3, [r4, #16]
 8007200:	6023      	str	r3, [r4, #0]
 8007202:	89a3      	ldrh	r3, [r4, #12]
 8007204:	f043 0308 	orr.w	r3, r3, #8
 8007208:	81a3      	strh	r3, [r4, #12]
 800720a:	6923      	ldr	r3, [r4, #16]
 800720c:	b94b      	cbnz	r3, 8007222 <__swsetup_r+0x9a>
 800720e:	89a3      	ldrh	r3, [r4, #12]
 8007210:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007214:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007218:	d003      	beq.n	8007222 <__swsetup_r+0x9a>
 800721a:	4621      	mov	r1, r4
 800721c:	4630      	mov	r0, r6
 800721e:	f001 f883 	bl	8008328 <__smakebuf_r>
 8007222:	89a0      	ldrh	r0, [r4, #12]
 8007224:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007228:	f010 0301 	ands.w	r3, r0, #1
 800722c:	d00a      	beq.n	8007244 <__swsetup_r+0xbc>
 800722e:	2300      	movs	r3, #0
 8007230:	60a3      	str	r3, [r4, #8]
 8007232:	6963      	ldr	r3, [r4, #20]
 8007234:	425b      	negs	r3, r3
 8007236:	61a3      	str	r3, [r4, #24]
 8007238:	6923      	ldr	r3, [r4, #16]
 800723a:	b943      	cbnz	r3, 800724e <__swsetup_r+0xc6>
 800723c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007240:	d1ba      	bne.n	80071b8 <__swsetup_r+0x30>
 8007242:	bd70      	pop	{r4, r5, r6, pc}
 8007244:	0781      	lsls	r1, r0, #30
 8007246:	bf58      	it	pl
 8007248:	6963      	ldrpl	r3, [r4, #20]
 800724a:	60a3      	str	r3, [r4, #8]
 800724c:	e7f4      	b.n	8007238 <__swsetup_r+0xb0>
 800724e:	2000      	movs	r0, #0
 8007250:	e7f7      	b.n	8007242 <__swsetup_r+0xba>
 8007252:	bf00      	nop
 8007254:	2000000c 	.word	0x2000000c
 8007258:	08009560 	.word	0x08009560
 800725c:	08009580 	.word	0x08009580
 8007260:	08009540 	.word	0x08009540

08007264 <abort>:
 8007264:	b508      	push	{r3, lr}
 8007266:	2006      	movs	r0, #6
 8007268:	f001 feb2 	bl	8008fd0 <raise>
 800726c:	2001      	movs	r0, #1
 800726e:	f7fa fb6f 	bl	8001950 <_exit>

08007272 <quorem>:
 8007272:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007276:	6903      	ldr	r3, [r0, #16]
 8007278:	690c      	ldr	r4, [r1, #16]
 800727a:	42a3      	cmp	r3, r4
 800727c:	4607      	mov	r7, r0
 800727e:	f2c0 8081 	blt.w	8007384 <quorem+0x112>
 8007282:	3c01      	subs	r4, #1
 8007284:	f101 0814 	add.w	r8, r1, #20
 8007288:	f100 0514 	add.w	r5, r0, #20
 800728c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007290:	9301      	str	r3, [sp, #4]
 8007292:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007296:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800729a:	3301      	adds	r3, #1
 800729c:	429a      	cmp	r2, r3
 800729e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80072a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80072a6:	fbb2 f6f3 	udiv	r6, r2, r3
 80072aa:	d331      	bcc.n	8007310 <quorem+0x9e>
 80072ac:	f04f 0e00 	mov.w	lr, #0
 80072b0:	4640      	mov	r0, r8
 80072b2:	46ac      	mov	ip, r5
 80072b4:	46f2      	mov	sl, lr
 80072b6:	f850 2b04 	ldr.w	r2, [r0], #4
 80072ba:	b293      	uxth	r3, r2
 80072bc:	fb06 e303 	mla	r3, r6, r3, lr
 80072c0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	ebaa 0303 	sub.w	r3, sl, r3
 80072ca:	0c12      	lsrs	r2, r2, #16
 80072cc:	f8dc a000 	ldr.w	sl, [ip]
 80072d0:	fb06 e202 	mla	r2, r6, r2, lr
 80072d4:	fa13 f38a 	uxtah	r3, r3, sl
 80072d8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80072dc:	fa1f fa82 	uxth.w	sl, r2
 80072e0:	f8dc 2000 	ldr.w	r2, [ip]
 80072e4:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80072e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072f2:	4581      	cmp	r9, r0
 80072f4:	f84c 3b04 	str.w	r3, [ip], #4
 80072f8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80072fc:	d2db      	bcs.n	80072b6 <quorem+0x44>
 80072fe:	f855 300b 	ldr.w	r3, [r5, fp]
 8007302:	b92b      	cbnz	r3, 8007310 <quorem+0x9e>
 8007304:	9b01      	ldr	r3, [sp, #4]
 8007306:	3b04      	subs	r3, #4
 8007308:	429d      	cmp	r5, r3
 800730a:	461a      	mov	r2, r3
 800730c:	d32e      	bcc.n	800736c <quorem+0xfa>
 800730e:	613c      	str	r4, [r7, #16]
 8007310:	4638      	mov	r0, r7
 8007312:	f001 fae9 	bl	80088e8 <__mcmp>
 8007316:	2800      	cmp	r0, #0
 8007318:	db24      	blt.n	8007364 <quorem+0xf2>
 800731a:	3601      	adds	r6, #1
 800731c:	4628      	mov	r0, r5
 800731e:	f04f 0c00 	mov.w	ip, #0
 8007322:	f858 2b04 	ldr.w	r2, [r8], #4
 8007326:	f8d0 e000 	ldr.w	lr, [r0]
 800732a:	b293      	uxth	r3, r2
 800732c:	ebac 0303 	sub.w	r3, ip, r3
 8007330:	0c12      	lsrs	r2, r2, #16
 8007332:	fa13 f38e 	uxtah	r3, r3, lr
 8007336:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800733a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800733e:	b29b      	uxth	r3, r3
 8007340:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007344:	45c1      	cmp	r9, r8
 8007346:	f840 3b04 	str.w	r3, [r0], #4
 800734a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800734e:	d2e8      	bcs.n	8007322 <quorem+0xb0>
 8007350:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007354:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007358:	b922      	cbnz	r2, 8007364 <quorem+0xf2>
 800735a:	3b04      	subs	r3, #4
 800735c:	429d      	cmp	r5, r3
 800735e:	461a      	mov	r2, r3
 8007360:	d30a      	bcc.n	8007378 <quorem+0x106>
 8007362:	613c      	str	r4, [r7, #16]
 8007364:	4630      	mov	r0, r6
 8007366:	b003      	add	sp, #12
 8007368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736c:	6812      	ldr	r2, [r2, #0]
 800736e:	3b04      	subs	r3, #4
 8007370:	2a00      	cmp	r2, #0
 8007372:	d1cc      	bne.n	800730e <quorem+0x9c>
 8007374:	3c01      	subs	r4, #1
 8007376:	e7c7      	b.n	8007308 <quorem+0x96>
 8007378:	6812      	ldr	r2, [r2, #0]
 800737a:	3b04      	subs	r3, #4
 800737c:	2a00      	cmp	r2, #0
 800737e:	d1f0      	bne.n	8007362 <quorem+0xf0>
 8007380:	3c01      	subs	r4, #1
 8007382:	e7eb      	b.n	800735c <quorem+0xea>
 8007384:	2000      	movs	r0, #0
 8007386:	e7ee      	b.n	8007366 <quorem+0xf4>

08007388 <_dtoa_r>:
 8007388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800738c:	ed2d 8b02 	vpush	{d8}
 8007390:	ec57 6b10 	vmov	r6, r7, d0
 8007394:	b095      	sub	sp, #84	; 0x54
 8007396:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007398:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800739c:	9105      	str	r1, [sp, #20]
 800739e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80073a2:	4604      	mov	r4, r0
 80073a4:	9209      	str	r2, [sp, #36]	; 0x24
 80073a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80073a8:	b975      	cbnz	r5, 80073c8 <_dtoa_r+0x40>
 80073aa:	2010      	movs	r0, #16
 80073ac:	f000 fffc 	bl	80083a8 <malloc>
 80073b0:	4602      	mov	r2, r0
 80073b2:	6260      	str	r0, [r4, #36]	; 0x24
 80073b4:	b920      	cbnz	r0, 80073c0 <_dtoa_r+0x38>
 80073b6:	4bb2      	ldr	r3, [pc, #712]	; (8007680 <_dtoa_r+0x2f8>)
 80073b8:	21ea      	movs	r1, #234	; 0xea
 80073ba:	48b2      	ldr	r0, [pc, #712]	; (8007684 <_dtoa_r+0x2fc>)
 80073bc:	f7ff f83e 	bl	800643c <__assert_func>
 80073c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80073c4:	6005      	str	r5, [r0, #0]
 80073c6:	60c5      	str	r5, [r0, #12]
 80073c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073ca:	6819      	ldr	r1, [r3, #0]
 80073cc:	b151      	cbz	r1, 80073e4 <_dtoa_r+0x5c>
 80073ce:	685a      	ldr	r2, [r3, #4]
 80073d0:	604a      	str	r2, [r1, #4]
 80073d2:	2301      	movs	r3, #1
 80073d4:	4093      	lsls	r3, r2
 80073d6:	608b      	str	r3, [r1, #8]
 80073d8:	4620      	mov	r0, r4
 80073da:	f001 f847 	bl	800846c <_Bfree>
 80073de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073e0:	2200      	movs	r2, #0
 80073e2:	601a      	str	r2, [r3, #0]
 80073e4:	1e3b      	subs	r3, r7, #0
 80073e6:	bfb9      	ittee	lt
 80073e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80073ec:	9303      	strlt	r3, [sp, #12]
 80073ee:	2300      	movge	r3, #0
 80073f0:	f8c8 3000 	strge.w	r3, [r8]
 80073f4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80073f8:	4ba3      	ldr	r3, [pc, #652]	; (8007688 <_dtoa_r+0x300>)
 80073fa:	bfbc      	itt	lt
 80073fc:	2201      	movlt	r2, #1
 80073fe:	f8c8 2000 	strlt.w	r2, [r8]
 8007402:	ea33 0309 	bics.w	r3, r3, r9
 8007406:	d11b      	bne.n	8007440 <_dtoa_r+0xb8>
 8007408:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800740a:	f242 730f 	movw	r3, #9999	; 0x270f
 800740e:	6013      	str	r3, [r2, #0]
 8007410:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007414:	4333      	orrs	r3, r6
 8007416:	f000 857a 	beq.w	8007f0e <_dtoa_r+0xb86>
 800741a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800741c:	b963      	cbnz	r3, 8007438 <_dtoa_r+0xb0>
 800741e:	4b9b      	ldr	r3, [pc, #620]	; (800768c <_dtoa_r+0x304>)
 8007420:	e024      	b.n	800746c <_dtoa_r+0xe4>
 8007422:	4b9b      	ldr	r3, [pc, #620]	; (8007690 <_dtoa_r+0x308>)
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	3308      	adds	r3, #8
 8007428:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800742a:	6013      	str	r3, [r2, #0]
 800742c:	9800      	ldr	r0, [sp, #0]
 800742e:	b015      	add	sp, #84	; 0x54
 8007430:	ecbd 8b02 	vpop	{d8}
 8007434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007438:	4b94      	ldr	r3, [pc, #592]	; (800768c <_dtoa_r+0x304>)
 800743a:	9300      	str	r3, [sp, #0]
 800743c:	3303      	adds	r3, #3
 800743e:	e7f3      	b.n	8007428 <_dtoa_r+0xa0>
 8007440:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007444:	2200      	movs	r2, #0
 8007446:	ec51 0b17 	vmov	r0, r1, d7
 800744a:	2300      	movs	r3, #0
 800744c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007450:	f7f9 fb3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007454:	4680      	mov	r8, r0
 8007456:	b158      	cbz	r0, 8007470 <_dtoa_r+0xe8>
 8007458:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800745a:	2301      	movs	r3, #1
 800745c:	6013      	str	r3, [r2, #0]
 800745e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007460:	2b00      	cmp	r3, #0
 8007462:	f000 8551 	beq.w	8007f08 <_dtoa_r+0xb80>
 8007466:	488b      	ldr	r0, [pc, #556]	; (8007694 <_dtoa_r+0x30c>)
 8007468:	6018      	str	r0, [r3, #0]
 800746a:	1e43      	subs	r3, r0, #1
 800746c:	9300      	str	r3, [sp, #0]
 800746e:	e7dd      	b.n	800742c <_dtoa_r+0xa4>
 8007470:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007474:	aa12      	add	r2, sp, #72	; 0x48
 8007476:	a913      	add	r1, sp, #76	; 0x4c
 8007478:	4620      	mov	r0, r4
 800747a:	f001 fad9 	bl	8008a30 <__d2b>
 800747e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007482:	4683      	mov	fp, r0
 8007484:	2d00      	cmp	r5, #0
 8007486:	d07c      	beq.n	8007582 <_dtoa_r+0x1fa>
 8007488:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800748a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800748e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007492:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007496:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800749a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800749e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80074a2:	4b7d      	ldr	r3, [pc, #500]	; (8007698 <_dtoa_r+0x310>)
 80074a4:	2200      	movs	r2, #0
 80074a6:	4630      	mov	r0, r6
 80074a8:	4639      	mov	r1, r7
 80074aa:	f7f8 feed 	bl	8000288 <__aeabi_dsub>
 80074ae:	a36e      	add	r3, pc, #440	; (adr r3, 8007668 <_dtoa_r+0x2e0>)
 80074b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b4:	f7f9 f8a0 	bl	80005f8 <__aeabi_dmul>
 80074b8:	a36d      	add	r3, pc, #436	; (adr r3, 8007670 <_dtoa_r+0x2e8>)
 80074ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074be:	f7f8 fee5 	bl	800028c <__adddf3>
 80074c2:	4606      	mov	r6, r0
 80074c4:	4628      	mov	r0, r5
 80074c6:	460f      	mov	r7, r1
 80074c8:	f7f9 f82c 	bl	8000524 <__aeabi_i2d>
 80074cc:	a36a      	add	r3, pc, #424	; (adr r3, 8007678 <_dtoa_r+0x2f0>)
 80074ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d2:	f7f9 f891 	bl	80005f8 <__aeabi_dmul>
 80074d6:	4602      	mov	r2, r0
 80074d8:	460b      	mov	r3, r1
 80074da:	4630      	mov	r0, r6
 80074dc:	4639      	mov	r1, r7
 80074de:	f7f8 fed5 	bl	800028c <__adddf3>
 80074e2:	4606      	mov	r6, r0
 80074e4:	460f      	mov	r7, r1
 80074e6:	f7f9 fb37 	bl	8000b58 <__aeabi_d2iz>
 80074ea:	2200      	movs	r2, #0
 80074ec:	4682      	mov	sl, r0
 80074ee:	2300      	movs	r3, #0
 80074f0:	4630      	mov	r0, r6
 80074f2:	4639      	mov	r1, r7
 80074f4:	f7f9 faf2 	bl	8000adc <__aeabi_dcmplt>
 80074f8:	b148      	cbz	r0, 800750e <_dtoa_r+0x186>
 80074fa:	4650      	mov	r0, sl
 80074fc:	f7f9 f812 	bl	8000524 <__aeabi_i2d>
 8007500:	4632      	mov	r2, r6
 8007502:	463b      	mov	r3, r7
 8007504:	f7f9 fae0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007508:	b908      	cbnz	r0, 800750e <_dtoa_r+0x186>
 800750a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800750e:	f1ba 0f16 	cmp.w	sl, #22
 8007512:	d854      	bhi.n	80075be <_dtoa_r+0x236>
 8007514:	4b61      	ldr	r3, [pc, #388]	; (800769c <_dtoa_r+0x314>)
 8007516:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800751a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800751e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007522:	f7f9 fadb 	bl	8000adc <__aeabi_dcmplt>
 8007526:	2800      	cmp	r0, #0
 8007528:	d04b      	beq.n	80075c2 <_dtoa_r+0x23a>
 800752a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800752e:	2300      	movs	r3, #0
 8007530:	930e      	str	r3, [sp, #56]	; 0x38
 8007532:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007534:	1b5d      	subs	r5, r3, r5
 8007536:	1e6b      	subs	r3, r5, #1
 8007538:	9304      	str	r3, [sp, #16]
 800753a:	bf43      	ittte	mi
 800753c:	2300      	movmi	r3, #0
 800753e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007542:	9304      	strmi	r3, [sp, #16]
 8007544:	f04f 0800 	movpl.w	r8, #0
 8007548:	f1ba 0f00 	cmp.w	sl, #0
 800754c:	db3b      	blt.n	80075c6 <_dtoa_r+0x23e>
 800754e:	9b04      	ldr	r3, [sp, #16]
 8007550:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007554:	4453      	add	r3, sl
 8007556:	9304      	str	r3, [sp, #16]
 8007558:	2300      	movs	r3, #0
 800755a:	9306      	str	r3, [sp, #24]
 800755c:	9b05      	ldr	r3, [sp, #20]
 800755e:	2b09      	cmp	r3, #9
 8007560:	d869      	bhi.n	8007636 <_dtoa_r+0x2ae>
 8007562:	2b05      	cmp	r3, #5
 8007564:	bfc4      	itt	gt
 8007566:	3b04      	subgt	r3, #4
 8007568:	9305      	strgt	r3, [sp, #20]
 800756a:	9b05      	ldr	r3, [sp, #20]
 800756c:	f1a3 0302 	sub.w	r3, r3, #2
 8007570:	bfcc      	ite	gt
 8007572:	2500      	movgt	r5, #0
 8007574:	2501      	movle	r5, #1
 8007576:	2b03      	cmp	r3, #3
 8007578:	d869      	bhi.n	800764e <_dtoa_r+0x2c6>
 800757a:	e8df f003 	tbb	[pc, r3]
 800757e:	4e2c      	.short	0x4e2c
 8007580:	5a4c      	.short	0x5a4c
 8007582:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007586:	441d      	add	r5, r3
 8007588:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800758c:	2b20      	cmp	r3, #32
 800758e:	bfc1      	itttt	gt
 8007590:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007594:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007598:	fa09 f303 	lslgt.w	r3, r9, r3
 800759c:	fa26 f000 	lsrgt.w	r0, r6, r0
 80075a0:	bfda      	itte	le
 80075a2:	f1c3 0320 	rsble	r3, r3, #32
 80075a6:	fa06 f003 	lslle.w	r0, r6, r3
 80075aa:	4318      	orrgt	r0, r3
 80075ac:	f7f8 ffaa 	bl	8000504 <__aeabi_ui2d>
 80075b0:	2301      	movs	r3, #1
 80075b2:	4606      	mov	r6, r0
 80075b4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80075b8:	3d01      	subs	r5, #1
 80075ba:	9310      	str	r3, [sp, #64]	; 0x40
 80075bc:	e771      	b.n	80074a2 <_dtoa_r+0x11a>
 80075be:	2301      	movs	r3, #1
 80075c0:	e7b6      	b.n	8007530 <_dtoa_r+0x1a8>
 80075c2:	900e      	str	r0, [sp, #56]	; 0x38
 80075c4:	e7b5      	b.n	8007532 <_dtoa_r+0x1aa>
 80075c6:	f1ca 0300 	rsb	r3, sl, #0
 80075ca:	9306      	str	r3, [sp, #24]
 80075cc:	2300      	movs	r3, #0
 80075ce:	eba8 080a 	sub.w	r8, r8, sl
 80075d2:	930d      	str	r3, [sp, #52]	; 0x34
 80075d4:	e7c2      	b.n	800755c <_dtoa_r+0x1d4>
 80075d6:	2300      	movs	r3, #0
 80075d8:	9308      	str	r3, [sp, #32]
 80075da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075dc:	2b00      	cmp	r3, #0
 80075de:	dc39      	bgt.n	8007654 <_dtoa_r+0x2cc>
 80075e0:	f04f 0901 	mov.w	r9, #1
 80075e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80075e8:	464b      	mov	r3, r9
 80075ea:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80075ee:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80075f0:	2200      	movs	r2, #0
 80075f2:	6042      	str	r2, [r0, #4]
 80075f4:	2204      	movs	r2, #4
 80075f6:	f102 0614 	add.w	r6, r2, #20
 80075fa:	429e      	cmp	r6, r3
 80075fc:	6841      	ldr	r1, [r0, #4]
 80075fe:	d92f      	bls.n	8007660 <_dtoa_r+0x2d8>
 8007600:	4620      	mov	r0, r4
 8007602:	f000 fef3 	bl	80083ec <_Balloc>
 8007606:	9000      	str	r0, [sp, #0]
 8007608:	2800      	cmp	r0, #0
 800760a:	d14b      	bne.n	80076a4 <_dtoa_r+0x31c>
 800760c:	4b24      	ldr	r3, [pc, #144]	; (80076a0 <_dtoa_r+0x318>)
 800760e:	4602      	mov	r2, r0
 8007610:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007614:	e6d1      	b.n	80073ba <_dtoa_r+0x32>
 8007616:	2301      	movs	r3, #1
 8007618:	e7de      	b.n	80075d8 <_dtoa_r+0x250>
 800761a:	2300      	movs	r3, #0
 800761c:	9308      	str	r3, [sp, #32]
 800761e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007620:	eb0a 0903 	add.w	r9, sl, r3
 8007624:	f109 0301 	add.w	r3, r9, #1
 8007628:	2b01      	cmp	r3, #1
 800762a:	9301      	str	r3, [sp, #4]
 800762c:	bfb8      	it	lt
 800762e:	2301      	movlt	r3, #1
 8007630:	e7dd      	b.n	80075ee <_dtoa_r+0x266>
 8007632:	2301      	movs	r3, #1
 8007634:	e7f2      	b.n	800761c <_dtoa_r+0x294>
 8007636:	2501      	movs	r5, #1
 8007638:	2300      	movs	r3, #0
 800763a:	9305      	str	r3, [sp, #20]
 800763c:	9508      	str	r5, [sp, #32]
 800763e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8007642:	2200      	movs	r2, #0
 8007644:	f8cd 9004 	str.w	r9, [sp, #4]
 8007648:	2312      	movs	r3, #18
 800764a:	9209      	str	r2, [sp, #36]	; 0x24
 800764c:	e7cf      	b.n	80075ee <_dtoa_r+0x266>
 800764e:	2301      	movs	r3, #1
 8007650:	9308      	str	r3, [sp, #32]
 8007652:	e7f4      	b.n	800763e <_dtoa_r+0x2b6>
 8007654:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007658:	f8cd 9004 	str.w	r9, [sp, #4]
 800765c:	464b      	mov	r3, r9
 800765e:	e7c6      	b.n	80075ee <_dtoa_r+0x266>
 8007660:	3101      	adds	r1, #1
 8007662:	6041      	str	r1, [r0, #4]
 8007664:	0052      	lsls	r2, r2, #1
 8007666:	e7c6      	b.n	80075f6 <_dtoa_r+0x26e>
 8007668:	636f4361 	.word	0x636f4361
 800766c:	3fd287a7 	.word	0x3fd287a7
 8007670:	8b60c8b3 	.word	0x8b60c8b3
 8007674:	3fc68a28 	.word	0x3fc68a28
 8007678:	509f79fb 	.word	0x509f79fb
 800767c:	3fd34413 	.word	0x3fd34413
 8007680:	080094b6 	.word	0x080094b6
 8007684:	080094cd 	.word	0x080094cd
 8007688:	7ff00000 	.word	0x7ff00000
 800768c:	080094b2 	.word	0x080094b2
 8007690:	080094a9 	.word	0x080094a9
 8007694:	08009486 	.word	0x08009486
 8007698:	3ff80000 	.word	0x3ff80000
 800769c:	08009628 	.word	0x08009628
 80076a0:	0800952c 	.word	0x0800952c
 80076a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076a6:	9a00      	ldr	r2, [sp, #0]
 80076a8:	601a      	str	r2, [r3, #0]
 80076aa:	9b01      	ldr	r3, [sp, #4]
 80076ac:	2b0e      	cmp	r3, #14
 80076ae:	f200 80ad 	bhi.w	800780c <_dtoa_r+0x484>
 80076b2:	2d00      	cmp	r5, #0
 80076b4:	f000 80aa 	beq.w	800780c <_dtoa_r+0x484>
 80076b8:	f1ba 0f00 	cmp.w	sl, #0
 80076bc:	dd36      	ble.n	800772c <_dtoa_r+0x3a4>
 80076be:	4ac3      	ldr	r2, [pc, #780]	; (80079cc <_dtoa_r+0x644>)
 80076c0:	f00a 030f 	and.w	r3, sl, #15
 80076c4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80076c8:	ed93 7b00 	vldr	d7, [r3]
 80076cc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80076d0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80076d4:	eeb0 8a47 	vmov.f32	s16, s14
 80076d8:	eef0 8a67 	vmov.f32	s17, s15
 80076dc:	d016      	beq.n	800770c <_dtoa_r+0x384>
 80076de:	4bbc      	ldr	r3, [pc, #752]	; (80079d0 <_dtoa_r+0x648>)
 80076e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80076e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076e8:	f7f9 f8b0 	bl	800084c <__aeabi_ddiv>
 80076ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076f0:	f007 070f 	and.w	r7, r7, #15
 80076f4:	2503      	movs	r5, #3
 80076f6:	4eb6      	ldr	r6, [pc, #728]	; (80079d0 <_dtoa_r+0x648>)
 80076f8:	b957      	cbnz	r7, 8007710 <_dtoa_r+0x388>
 80076fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076fe:	ec53 2b18 	vmov	r2, r3, d8
 8007702:	f7f9 f8a3 	bl	800084c <__aeabi_ddiv>
 8007706:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800770a:	e029      	b.n	8007760 <_dtoa_r+0x3d8>
 800770c:	2502      	movs	r5, #2
 800770e:	e7f2      	b.n	80076f6 <_dtoa_r+0x36e>
 8007710:	07f9      	lsls	r1, r7, #31
 8007712:	d508      	bpl.n	8007726 <_dtoa_r+0x39e>
 8007714:	ec51 0b18 	vmov	r0, r1, d8
 8007718:	e9d6 2300 	ldrd	r2, r3, [r6]
 800771c:	f7f8 ff6c 	bl	80005f8 <__aeabi_dmul>
 8007720:	ec41 0b18 	vmov	d8, r0, r1
 8007724:	3501      	adds	r5, #1
 8007726:	107f      	asrs	r7, r7, #1
 8007728:	3608      	adds	r6, #8
 800772a:	e7e5      	b.n	80076f8 <_dtoa_r+0x370>
 800772c:	f000 80a6 	beq.w	800787c <_dtoa_r+0x4f4>
 8007730:	f1ca 0600 	rsb	r6, sl, #0
 8007734:	4ba5      	ldr	r3, [pc, #660]	; (80079cc <_dtoa_r+0x644>)
 8007736:	4fa6      	ldr	r7, [pc, #664]	; (80079d0 <_dtoa_r+0x648>)
 8007738:	f006 020f 	and.w	r2, r6, #15
 800773c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007744:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007748:	f7f8 ff56 	bl	80005f8 <__aeabi_dmul>
 800774c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007750:	1136      	asrs	r6, r6, #4
 8007752:	2300      	movs	r3, #0
 8007754:	2502      	movs	r5, #2
 8007756:	2e00      	cmp	r6, #0
 8007758:	f040 8085 	bne.w	8007866 <_dtoa_r+0x4de>
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1d2      	bne.n	8007706 <_dtoa_r+0x37e>
 8007760:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007762:	2b00      	cmp	r3, #0
 8007764:	f000 808c 	beq.w	8007880 <_dtoa_r+0x4f8>
 8007768:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800776c:	4b99      	ldr	r3, [pc, #612]	; (80079d4 <_dtoa_r+0x64c>)
 800776e:	2200      	movs	r2, #0
 8007770:	4630      	mov	r0, r6
 8007772:	4639      	mov	r1, r7
 8007774:	f7f9 f9b2 	bl	8000adc <__aeabi_dcmplt>
 8007778:	2800      	cmp	r0, #0
 800777a:	f000 8081 	beq.w	8007880 <_dtoa_r+0x4f8>
 800777e:	9b01      	ldr	r3, [sp, #4]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d07d      	beq.n	8007880 <_dtoa_r+0x4f8>
 8007784:	f1b9 0f00 	cmp.w	r9, #0
 8007788:	dd3c      	ble.n	8007804 <_dtoa_r+0x47c>
 800778a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800778e:	9307      	str	r3, [sp, #28]
 8007790:	2200      	movs	r2, #0
 8007792:	4b91      	ldr	r3, [pc, #580]	; (80079d8 <_dtoa_r+0x650>)
 8007794:	4630      	mov	r0, r6
 8007796:	4639      	mov	r1, r7
 8007798:	f7f8 ff2e 	bl	80005f8 <__aeabi_dmul>
 800779c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077a0:	3501      	adds	r5, #1
 80077a2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80077a6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80077aa:	4628      	mov	r0, r5
 80077ac:	f7f8 feba 	bl	8000524 <__aeabi_i2d>
 80077b0:	4632      	mov	r2, r6
 80077b2:	463b      	mov	r3, r7
 80077b4:	f7f8 ff20 	bl	80005f8 <__aeabi_dmul>
 80077b8:	4b88      	ldr	r3, [pc, #544]	; (80079dc <_dtoa_r+0x654>)
 80077ba:	2200      	movs	r2, #0
 80077bc:	f7f8 fd66 	bl	800028c <__adddf3>
 80077c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80077c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077c8:	9303      	str	r3, [sp, #12]
 80077ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d15c      	bne.n	800788a <_dtoa_r+0x502>
 80077d0:	4b83      	ldr	r3, [pc, #524]	; (80079e0 <_dtoa_r+0x658>)
 80077d2:	2200      	movs	r2, #0
 80077d4:	4630      	mov	r0, r6
 80077d6:	4639      	mov	r1, r7
 80077d8:	f7f8 fd56 	bl	8000288 <__aeabi_dsub>
 80077dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077e0:	4606      	mov	r6, r0
 80077e2:	460f      	mov	r7, r1
 80077e4:	f7f9 f998 	bl	8000b18 <__aeabi_dcmpgt>
 80077e8:	2800      	cmp	r0, #0
 80077ea:	f040 8296 	bne.w	8007d1a <_dtoa_r+0x992>
 80077ee:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80077f2:	4630      	mov	r0, r6
 80077f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077f8:	4639      	mov	r1, r7
 80077fa:	f7f9 f96f 	bl	8000adc <__aeabi_dcmplt>
 80077fe:	2800      	cmp	r0, #0
 8007800:	f040 8288 	bne.w	8007d14 <_dtoa_r+0x98c>
 8007804:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007808:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800780c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800780e:	2b00      	cmp	r3, #0
 8007810:	f2c0 8158 	blt.w	8007ac4 <_dtoa_r+0x73c>
 8007814:	f1ba 0f0e 	cmp.w	sl, #14
 8007818:	f300 8154 	bgt.w	8007ac4 <_dtoa_r+0x73c>
 800781c:	4b6b      	ldr	r3, [pc, #428]	; (80079cc <_dtoa_r+0x644>)
 800781e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007822:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007826:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007828:	2b00      	cmp	r3, #0
 800782a:	f280 80e3 	bge.w	80079f4 <_dtoa_r+0x66c>
 800782e:	9b01      	ldr	r3, [sp, #4]
 8007830:	2b00      	cmp	r3, #0
 8007832:	f300 80df 	bgt.w	80079f4 <_dtoa_r+0x66c>
 8007836:	f040 826d 	bne.w	8007d14 <_dtoa_r+0x98c>
 800783a:	4b69      	ldr	r3, [pc, #420]	; (80079e0 <_dtoa_r+0x658>)
 800783c:	2200      	movs	r2, #0
 800783e:	4640      	mov	r0, r8
 8007840:	4649      	mov	r1, r9
 8007842:	f7f8 fed9 	bl	80005f8 <__aeabi_dmul>
 8007846:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800784a:	f7f9 f95b 	bl	8000b04 <__aeabi_dcmpge>
 800784e:	9e01      	ldr	r6, [sp, #4]
 8007850:	4637      	mov	r7, r6
 8007852:	2800      	cmp	r0, #0
 8007854:	f040 8243 	bne.w	8007cde <_dtoa_r+0x956>
 8007858:	9d00      	ldr	r5, [sp, #0]
 800785a:	2331      	movs	r3, #49	; 0x31
 800785c:	f805 3b01 	strb.w	r3, [r5], #1
 8007860:	f10a 0a01 	add.w	sl, sl, #1
 8007864:	e23f      	b.n	8007ce6 <_dtoa_r+0x95e>
 8007866:	07f2      	lsls	r2, r6, #31
 8007868:	d505      	bpl.n	8007876 <_dtoa_r+0x4ee>
 800786a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800786e:	f7f8 fec3 	bl	80005f8 <__aeabi_dmul>
 8007872:	3501      	adds	r5, #1
 8007874:	2301      	movs	r3, #1
 8007876:	1076      	asrs	r6, r6, #1
 8007878:	3708      	adds	r7, #8
 800787a:	e76c      	b.n	8007756 <_dtoa_r+0x3ce>
 800787c:	2502      	movs	r5, #2
 800787e:	e76f      	b.n	8007760 <_dtoa_r+0x3d8>
 8007880:	9b01      	ldr	r3, [sp, #4]
 8007882:	f8cd a01c 	str.w	sl, [sp, #28]
 8007886:	930c      	str	r3, [sp, #48]	; 0x30
 8007888:	e78d      	b.n	80077a6 <_dtoa_r+0x41e>
 800788a:	9900      	ldr	r1, [sp, #0]
 800788c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800788e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007890:	4b4e      	ldr	r3, [pc, #312]	; (80079cc <_dtoa_r+0x644>)
 8007892:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007896:	4401      	add	r1, r0
 8007898:	9102      	str	r1, [sp, #8]
 800789a:	9908      	ldr	r1, [sp, #32]
 800789c:	eeb0 8a47 	vmov.f32	s16, s14
 80078a0:	eef0 8a67 	vmov.f32	s17, s15
 80078a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80078ac:	2900      	cmp	r1, #0
 80078ae:	d045      	beq.n	800793c <_dtoa_r+0x5b4>
 80078b0:	494c      	ldr	r1, [pc, #304]	; (80079e4 <_dtoa_r+0x65c>)
 80078b2:	2000      	movs	r0, #0
 80078b4:	f7f8 ffca 	bl	800084c <__aeabi_ddiv>
 80078b8:	ec53 2b18 	vmov	r2, r3, d8
 80078bc:	f7f8 fce4 	bl	8000288 <__aeabi_dsub>
 80078c0:	9d00      	ldr	r5, [sp, #0]
 80078c2:	ec41 0b18 	vmov	d8, r0, r1
 80078c6:	4639      	mov	r1, r7
 80078c8:	4630      	mov	r0, r6
 80078ca:	f7f9 f945 	bl	8000b58 <__aeabi_d2iz>
 80078ce:	900c      	str	r0, [sp, #48]	; 0x30
 80078d0:	f7f8 fe28 	bl	8000524 <__aeabi_i2d>
 80078d4:	4602      	mov	r2, r0
 80078d6:	460b      	mov	r3, r1
 80078d8:	4630      	mov	r0, r6
 80078da:	4639      	mov	r1, r7
 80078dc:	f7f8 fcd4 	bl	8000288 <__aeabi_dsub>
 80078e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078e2:	3330      	adds	r3, #48	; 0x30
 80078e4:	f805 3b01 	strb.w	r3, [r5], #1
 80078e8:	ec53 2b18 	vmov	r2, r3, d8
 80078ec:	4606      	mov	r6, r0
 80078ee:	460f      	mov	r7, r1
 80078f0:	f7f9 f8f4 	bl	8000adc <__aeabi_dcmplt>
 80078f4:	2800      	cmp	r0, #0
 80078f6:	d165      	bne.n	80079c4 <_dtoa_r+0x63c>
 80078f8:	4632      	mov	r2, r6
 80078fa:	463b      	mov	r3, r7
 80078fc:	4935      	ldr	r1, [pc, #212]	; (80079d4 <_dtoa_r+0x64c>)
 80078fe:	2000      	movs	r0, #0
 8007900:	f7f8 fcc2 	bl	8000288 <__aeabi_dsub>
 8007904:	ec53 2b18 	vmov	r2, r3, d8
 8007908:	f7f9 f8e8 	bl	8000adc <__aeabi_dcmplt>
 800790c:	2800      	cmp	r0, #0
 800790e:	f040 80b9 	bne.w	8007a84 <_dtoa_r+0x6fc>
 8007912:	9b02      	ldr	r3, [sp, #8]
 8007914:	429d      	cmp	r5, r3
 8007916:	f43f af75 	beq.w	8007804 <_dtoa_r+0x47c>
 800791a:	4b2f      	ldr	r3, [pc, #188]	; (80079d8 <_dtoa_r+0x650>)
 800791c:	ec51 0b18 	vmov	r0, r1, d8
 8007920:	2200      	movs	r2, #0
 8007922:	f7f8 fe69 	bl	80005f8 <__aeabi_dmul>
 8007926:	4b2c      	ldr	r3, [pc, #176]	; (80079d8 <_dtoa_r+0x650>)
 8007928:	ec41 0b18 	vmov	d8, r0, r1
 800792c:	2200      	movs	r2, #0
 800792e:	4630      	mov	r0, r6
 8007930:	4639      	mov	r1, r7
 8007932:	f7f8 fe61 	bl	80005f8 <__aeabi_dmul>
 8007936:	4606      	mov	r6, r0
 8007938:	460f      	mov	r7, r1
 800793a:	e7c4      	b.n	80078c6 <_dtoa_r+0x53e>
 800793c:	ec51 0b17 	vmov	r0, r1, d7
 8007940:	f7f8 fe5a 	bl	80005f8 <__aeabi_dmul>
 8007944:	9b02      	ldr	r3, [sp, #8]
 8007946:	9d00      	ldr	r5, [sp, #0]
 8007948:	930c      	str	r3, [sp, #48]	; 0x30
 800794a:	ec41 0b18 	vmov	d8, r0, r1
 800794e:	4639      	mov	r1, r7
 8007950:	4630      	mov	r0, r6
 8007952:	f7f9 f901 	bl	8000b58 <__aeabi_d2iz>
 8007956:	9011      	str	r0, [sp, #68]	; 0x44
 8007958:	f7f8 fde4 	bl	8000524 <__aeabi_i2d>
 800795c:	4602      	mov	r2, r0
 800795e:	460b      	mov	r3, r1
 8007960:	4630      	mov	r0, r6
 8007962:	4639      	mov	r1, r7
 8007964:	f7f8 fc90 	bl	8000288 <__aeabi_dsub>
 8007968:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800796a:	3330      	adds	r3, #48	; 0x30
 800796c:	f805 3b01 	strb.w	r3, [r5], #1
 8007970:	9b02      	ldr	r3, [sp, #8]
 8007972:	429d      	cmp	r5, r3
 8007974:	4606      	mov	r6, r0
 8007976:	460f      	mov	r7, r1
 8007978:	f04f 0200 	mov.w	r2, #0
 800797c:	d134      	bne.n	80079e8 <_dtoa_r+0x660>
 800797e:	4b19      	ldr	r3, [pc, #100]	; (80079e4 <_dtoa_r+0x65c>)
 8007980:	ec51 0b18 	vmov	r0, r1, d8
 8007984:	f7f8 fc82 	bl	800028c <__adddf3>
 8007988:	4602      	mov	r2, r0
 800798a:	460b      	mov	r3, r1
 800798c:	4630      	mov	r0, r6
 800798e:	4639      	mov	r1, r7
 8007990:	f7f9 f8c2 	bl	8000b18 <__aeabi_dcmpgt>
 8007994:	2800      	cmp	r0, #0
 8007996:	d175      	bne.n	8007a84 <_dtoa_r+0x6fc>
 8007998:	ec53 2b18 	vmov	r2, r3, d8
 800799c:	4911      	ldr	r1, [pc, #68]	; (80079e4 <_dtoa_r+0x65c>)
 800799e:	2000      	movs	r0, #0
 80079a0:	f7f8 fc72 	bl	8000288 <__aeabi_dsub>
 80079a4:	4602      	mov	r2, r0
 80079a6:	460b      	mov	r3, r1
 80079a8:	4630      	mov	r0, r6
 80079aa:	4639      	mov	r1, r7
 80079ac:	f7f9 f896 	bl	8000adc <__aeabi_dcmplt>
 80079b0:	2800      	cmp	r0, #0
 80079b2:	f43f af27 	beq.w	8007804 <_dtoa_r+0x47c>
 80079b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80079b8:	1e6b      	subs	r3, r5, #1
 80079ba:	930c      	str	r3, [sp, #48]	; 0x30
 80079bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80079c0:	2b30      	cmp	r3, #48	; 0x30
 80079c2:	d0f8      	beq.n	80079b6 <_dtoa_r+0x62e>
 80079c4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80079c8:	e04a      	b.n	8007a60 <_dtoa_r+0x6d8>
 80079ca:	bf00      	nop
 80079cc:	08009628 	.word	0x08009628
 80079d0:	08009600 	.word	0x08009600
 80079d4:	3ff00000 	.word	0x3ff00000
 80079d8:	40240000 	.word	0x40240000
 80079dc:	401c0000 	.word	0x401c0000
 80079e0:	40140000 	.word	0x40140000
 80079e4:	3fe00000 	.word	0x3fe00000
 80079e8:	4baf      	ldr	r3, [pc, #700]	; (8007ca8 <_dtoa_r+0x920>)
 80079ea:	f7f8 fe05 	bl	80005f8 <__aeabi_dmul>
 80079ee:	4606      	mov	r6, r0
 80079f0:	460f      	mov	r7, r1
 80079f2:	e7ac      	b.n	800794e <_dtoa_r+0x5c6>
 80079f4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80079f8:	9d00      	ldr	r5, [sp, #0]
 80079fa:	4642      	mov	r2, r8
 80079fc:	464b      	mov	r3, r9
 80079fe:	4630      	mov	r0, r6
 8007a00:	4639      	mov	r1, r7
 8007a02:	f7f8 ff23 	bl	800084c <__aeabi_ddiv>
 8007a06:	f7f9 f8a7 	bl	8000b58 <__aeabi_d2iz>
 8007a0a:	9002      	str	r0, [sp, #8]
 8007a0c:	f7f8 fd8a 	bl	8000524 <__aeabi_i2d>
 8007a10:	4642      	mov	r2, r8
 8007a12:	464b      	mov	r3, r9
 8007a14:	f7f8 fdf0 	bl	80005f8 <__aeabi_dmul>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	4630      	mov	r0, r6
 8007a1e:	4639      	mov	r1, r7
 8007a20:	f7f8 fc32 	bl	8000288 <__aeabi_dsub>
 8007a24:	9e02      	ldr	r6, [sp, #8]
 8007a26:	9f01      	ldr	r7, [sp, #4]
 8007a28:	3630      	adds	r6, #48	; 0x30
 8007a2a:	f805 6b01 	strb.w	r6, [r5], #1
 8007a2e:	9e00      	ldr	r6, [sp, #0]
 8007a30:	1bae      	subs	r6, r5, r6
 8007a32:	42b7      	cmp	r7, r6
 8007a34:	4602      	mov	r2, r0
 8007a36:	460b      	mov	r3, r1
 8007a38:	d137      	bne.n	8007aaa <_dtoa_r+0x722>
 8007a3a:	f7f8 fc27 	bl	800028c <__adddf3>
 8007a3e:	4642      	mov	r2, r8
 8007a40:	464b      	mov	r3, r9
 8007a42:	4606      	mov	r6, r0
 8007a44:	460f      	mov	r7, r1
 8007a46:	f7f9 f867 	bl	8000b18 <__aeabi_dcmpgt>
 8007a4a:	b9c8      	cbnz	r0, 8007a80 <_dtoa_r+0x6f8>
 8007a4c:	4642      	mov	r2, r8
 8007a4e:	464b      	mov	r3, r9
 8007a50:	4630      	mov	r0, r6
 8007a52:	4639      	mov	r1, r7
 8007a54:	f7f9 f838 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a58:	b110      	cbz	r0, 8007a60 <_dtoa_r+0x6d8>
 8007a5a:	9b02      	ldr	r3, [sp, #8]
 8007a5c:	07d9      	lsls	r1, r3, #31
 8007a5e:	d40f      	bmi.n	8007a80 <_dtoa_r+0x6f8>
 8007a60:	4620      	mov	r0, r4
 8007a62:	4659      	mov	r1, fp
 8007a64:	f000 fd02 	bl	800846c <_Bfree>
 8007a68:	2300      	movs	r3, #0
 8007a6a:	702b      	strb	r3, [r5, #0]
 8007a6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a6e:	f10a 0001 	add.w	r0, sl, #1
 8007a72:	6018      	str	r0, [r3, #0]
 8007a74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f43f acd8 	beq.w	800742c <_dtoa_r+0xa4>
 8007a7c:	601d      	str	r5, [r3, #0]
 8007a7e:	e4d5      	b.n	800742c <_dtoa_r+0xa4>
 8007a80:	f8cd a01c 	str.w	sl, [sp, #28]
 8007a84:	462b      	mov	r3, r5
 8007a86:	461d      	mov	r5, r3
 8007a88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a8c:	2a39      	cmp	r2, #57	; 0x39
 8007a8e:	d108      	bne.n	8007aa2 <_dtoa_r+0x71a>
 8007a90:	9a00      	ldr	r2, [sp, #0]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d1f7      	bne.n	8007a86 <_dtoa_r+0x6fe>
 8007a96:	9a07      	ldr	r2, [sp, #28]
 8007a98:	9900      	ldr	r1, [sp, #0]
 8007a9a:	3201      	adds	r2, #1
 8007a9c:	9207      	str	r2, [sp, #28]
 8007a9e:	2230      	movs	r2, #48	; 0x30
 8007aa0:	700a      	strb	r2, [r1, #0]
 8007aa2:	781a      	ldrb	r2, [r3, #0]
 8007aa4:	3201      	adds	r2, #1
 8007aa6:	701a      	strb	r2, [r3, #0]
 8007aa8:	e78c      	b.n	80079c4 <_dtoa_r+0x63c>
 8007aaa:	4b7f      	ldr	r3, [pc, #508]	; (8007ca8 <_dtoa_r+0x920>)
 8007aac:	2200      	movs	r2, #0
 8007aae:	f7f8 fda3 	bl	80005f8 <__aeabi_dmul>
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	4606      	mov	r6, r0
 8007ab8:	460f      	mov	r7, r1
 8007aba:	f7f9 f805 	bl	8000ac8 <__aeabi_dcmpeq>
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	d09b      	beq.n	80079fa <_dtoa_r+0x672>
 8007ac2:	e7cd      	b.n	8007a60 <_dtoa_r+0x6d8>
 8007ac4:	9a08      	ldr	r2, [sp, #32]
 8007ac6:	2a00      	cmp	r2, #0
 8007ac8:	f000 80c4 	beq.w	8007c54 <_dtoa_r+0x8cc>
 8007acc:	9a05      	ldr	r2, [sp, #20]
 8007ace:	2a01      	cmp	r2, #1
 8007ad0:	f300 80a8 	bgt.w	8007c24 <_dtoa_r+0x89c>
 8007ad4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007ad6:	2a00      	cmp	r2, #0
 8007ad8:	f000 80a0 	beq.w	8007c1c <_dtoa_r+0x894>
 8007adc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007ae0:	9e06      	ldr	r6, [sp, #24]
 8007ae2:	4645      	mov	r5, r8
 8007ae4:	9a04      	ldr	r2, [sp, #16]
 8007ae6:	2101      	movs	r1, #1
 8007ae8:	441a      	add	r2, r3
 8007aea:	4620      	mov	r0, r4
 8007aec:	4498      	add	r8, r3
 8007aee:	9204      	str	r2, [sp, #16]
 8007af0:	f000 fd78 	bl	80085e4 <__i2b>
 8007af4:	4607      	mov	r7, r0
 8007af6:	2d00      	cmp	r5, #0
 8007af8:	dd0b      	ble.n	8007b12 <_dtoa_r+0x78a>
 8007afa:	9b04      	ldr	r3, [sp, #16]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	dd08      	ble.n	8007b12 <_dtoa_r+0x78a>
 8007b00:	42ab      	cmp	r3, r5
 8007b02:	9a04      	ldr	r2, [sp, #16]
 8007b04:	bfa8      	it	ge
 8007b06:	462b      	movge	r3, r5
 8007b08:	eba8 0803 	sub.w	r8, r8, r3
 8007b0c:	1aed      	subs	r5, r5, r3
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	9304      	str	r3, [sp, #16]
 8007b12:	9b06      	ldr	r3, [sp, #24]
 8007b14:	b1fb      	cbz	r3, 8007b56 <_dtoa_r+0x7ce>
 8007b16:	9b08      	ldr	r3, [sp, #32]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	f000 809f 	beq.w	8007c5c <_dtoa_r+0x8d4>
 8007b1e:	2e00      	cmp	r6, #0
 8007b20:	dd11      	ble.n	8007b46 <_dtoa_r+0x7be>
 8007b22:	4639      	mov	r1, r7
 8007b24:	4632      	mov	r2, r6
 8007b26:	4620      	mov	r0, r4
 8007b28:	f000 fe18 	bl	800875c <__pow5mult>
 8007b2c:	465a      	mov	r2, fp
 8007b2e:	4601      	mov	r1, r0
 8007b30:	4607      	mov	r7, r0
 8007b32:	4620      	mov	r0, r4
 8007b34:	f000 fd6c 	bl	8008610 <__multiply>
 8007b38:	4659      	mov	r1, fp
 8007b3a:	9007      	str	r0, [sp, #28]
 8007b3c:	4620      	mov	r0, r4
 8007b3e:	f000 fc95 	bl	800846c <_Bfree>
 8007b42:	9b07      	ldr	r3, [sp, #28]
 8007b44:	469b      	mov	fp, r3
 8007b46:	9b06      	ldr	r3, [sp, #24]
 8007b48:	1b9a      	subs	r2, r3, r6
 8007b4a:	d004      	beq.n	8007b56 <_dtoa_r+0x7ce>
 8007b4c:	4659      	mov	r1, fp
 8007b4e:	4620      	mov	r0, r4
 8007b50:	f000 fe04 	bl	800875c <__pow5mult>
 8007b54:	4683      	mov	fp, r0
 8007b56:	2101      	movs	r1, #1
 8007b58:	4620      	mov	r0, r4
 8007b5a:	f000 fd43 	bl	80085e4 <__i2b>
 8007b5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	4606      	mov	r6, r0
 8007b64:	dd7c      	ble.n	8007c60 <_dtoa_r+0x8d8>
 8007b66:	461a      	mov	r2, r3
 8007b68:	4601      	mov	r1, r0
 8007b6a:	4620      	mov	r0, r4
 8007b6c:	f000 fdf6 	bl	800875c <__pow5mult>
 8007b70:	9b05      	ldr	r3, [sp, #20]
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	4606      	mov	r6, r0
 8007b76:	dd76      	ble.n	8007c66 <_dtoa_r+0x8de>
 8007b78:	2300      	movs	r3, #0
 8007b7a:	9306      	str	r3, [sp, #24]
 8007b7c:	6933      	ldr	r3, [r6, #16]
 8007b7e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007b82:	6918      	ldr	r0, [r3, #16]
 8007b84:	f000 fcde 	bl	8008544 <__hi0bits>
 8007b88:	f1c0 0020 	rsb	r0, r0, #32
 8007b8c:	9b04      	ldr	r3, [sp, #16]
 8007b8e:	4418      	add	r0, r3
 8007b90:	f010 001f 	ands.w	r0, r0, #31
 8007b94:	f000 8086 	beq.w	8007ca4 <_dtoa_r+0x91c>
 8007b98:	f1c0 0320 	rsb	r3, r0, #32
 8007b9c:	2b04      	cmp	r3, #4
 8007b9e:	dd7f      	ble.n	8007ca0 <_dtoa_r+0x918>
 8007ba0:	f1c0 001c 	rsb	r0, r0, #28
 8007ba4:	9b04      	ldr	r3, [sp, #16]
 8007ba6:	4403      	add	r3, r0
 8007ba8:	4480      	add	r8, r0
 8007baa:	4405      	add	r5, r0
 8007bac:	9304      	str	r3, [sp, #16]
 8007bae:	f1b8 0f00 	cmp.w	r8, #0
 8007bb2:	dd05      	ble.n	8007bc0 <_dtoa_r+0x838>
 8007bb4:	4659      	mov	r1, fp
 8007bb6:	4642      	mov	r2, r8
 8007bb8:	4620      	mov	r0, r4
 8007bba:	f000 fe29 	bl	8008810 <__lshift>
 8007bbe:	4683      	mov	fp, r0
 8007bc0:	9b04      	ldr	r3, [sp, #16]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	dd05      	ble.n	8007bd2 <_dtoa_r+0x84a>
 8007bc6:	4631      	mov	r1, r6
 8007bc8:	461a      	mov	r2, r3
 8007bca:	4620      	mov	r0, r4
 8007bcc:	f000 fe20 	bl	8008810 <__lshift>
 8007bd0:	4606      	mov	r6, r0
 8007bd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d069      	beq.n	8007cac <_dtoa_r+0x924>
 8007bd8:	4631      	mov	r1, r6
 8007bda:	4658      	mov	r0, fp
 8007bdc:	f000 fe84 	bl	80088e8 <__mcmp>
 8007be0:	2800      	cmp	r0, #0
 8007be2:	da63      	bge.n	8007cac <_dtoa_r+0x924>
 8007be4:	2300      	movs	r3, #0
 8007be6:	4659      	mov	r1, fp
 8007be8:	220a      	movs	r2, #10
 8007bea:	4620      	mov	r0, r4
 8007bec:	f000 fc60 	bl	80084b0 <__multadd>
 8007bf0:	9b08      	ldr	r3, [sp, #32]
 8007bf2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007bf6:	4683      	mov	fp, r0
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f000 818f 	beq.w	8007f1c <_dtoa_r+0xb94>
 8007bfe:	4639      	mov	r1, r7
 8007c00:	2300      	movs	r3, #0
 8007c02:	220a      	movs	r2, #10
 8007c04:	4620      	mov	r0, r4
 8007c06:	f000 fc53 	bl	80084b0 <__multadd>
 8007c0a:	f1b9 0f00 	cmp.w	r9, #0
 8007c0e:	4607      	mov	r7, r0
 8007c10:	f300 808e 	bgt.w	8007d30 <_dtoa_r+0x9a8>
 8007c14:	9b05      	ldr	r3, [sp, #20]
 8007c16:	2b02      	cmp	r3, #2
 8007c18:	dc50      	bgt.n	8007cbc <_dtoa_r+0x934>
 8007c1a:	e089      	b.n	8007d30 <_dtoa_r+0x9a8>
 8007c1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c1e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007c22:	e75d      	b.n	8007ae0 <_dtoa_r+0x758>
 8007c24:	9b01      	ldr	r3, [sp, #4]
 8007c26:	1e5e      	subs	r6, r3, #1
 8007c28:	9b06      	ldr	r3, [sp, #24]
 8007c2a:	42b3      	cmp	r3, r6
 8007c2c:	bfbf      	itttt	lt
 8007c2e:	9b06      	ldrlt	r3, [sp, #24]
 8007c30:	9606      	strlt	r6, [sp, #24]
 8007c32:	1af2      	sublt	r2, r6, r3
 8007c34:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007c36:	bfb6      	itet	lt
 8007c38:	189b      	addlt	r3, r3, r2
 8007c3a:	1b9e      	subge	r6, r3, r6
 8007c3c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007c3e:	9b01      	ldr	r3, [sp, #4]
 8007c40:	bfb8      	it	lt
 8007c42:	2600      	movlt	r6, #0
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	bfb5      	itete	lt
 8007c48:	eba8 0503 	sublt.w	r5, r8, r3
 8007c4c:	9b01      	ldrge	r3, [sp, #4]
 8007c4e:	2300      	movlt	r3, #0
 8007c50:	4645      	movge	r5, r8
 8007c52:	e747      	b.n	8007ae4 <_dtoa_r+0x75c>
 8007c54:	9e06      	ldr	r6, [sp, #24]
 8007c56:	9f08      	ldr	r7, [sp, #32]
 8007c58:	4645      	mov	r5, r8
 8007c5a:	e74c      	b.n	8007af6 <_dtoa_r+0x76e>
 8007c5c:	9a06      	ldr	r2, [sp, #24]
 8007c5e:	e775      	b.n	8007b4c <_dtoa_r+0x7c4>
 8007c60:	9b05      	ldr	r3, [sp, #20]
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	dc18      	bgt.n	8007c98 <_dtoa_r+0x910>
 8007c66:	9b02      	ldr	r3, [sp, #8]
 8007c68:	b9b3      	cbnz	r3, 8007c98 <_dtoa_r+0x910>
 8007c6a:	9b03      	ldr	r3, [sp, #12]
 8007c6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c70:	b9a3      	cbnz	r3, 8007c9c <_dtoa_r+0x914>
 8007c72:	9b03      	ldr	r3, [sp, #12]
 8007c74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c78:	0d1b      	lsrs	r3, r3, #20
 8007c7a:	051b      	lsls	r3, r3, #20
 8007c7c:	b12b      	cbz	r3, 8007c8a <_dtoa_r+0x902>
 8007c7e:	9b04      	ldr	r3, [sp, #16]
 8007c80:	3301      	adds	r3, #1
 8007c82:	9304      	str	r3, [sp, #16]
 8007c84:	f108 0801 	add.w	r8, r8, #1
 8007c88:	2301      	movs	r3, #1
 8007c8a:	9306      	str	r3, [sp, #24]
 8007c8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f47f af74 	bne.w	8007b7c <_dtoa_r+0x7f4>
 8007c94:	2001      	movs	r0, #1
 8007c96:	e779      	b.n	8007b8c <_dtoa_r+0x804>
 8007c98:	2300      	movs	r3, #0
 8007c9a:	e7f6      	b.n	8007c8a <_dtoa_r+0x902>
 8007c9c:	9b02      	ldr	r3, [sp, #8]
 8007c9e:	e7f4      	b.n	8007c8a <_dtoa_r+0x902>
 8007ca0:	d085      	beq.n	8007bae <_dtoa_r+0x826>
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	301c      	adds	r0, #28
 8007ca6:	e77d      	b.n	8007ba4 <_dtoa_r+0x81c>
 8007ca8:	40240000 	.word	0x40240000
 8007cac:	9b01      	ldr	r3, [sp, #4]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	dc38      	bgt.n	8007d24 <_dtoa_r+0x99c>
 8007cb2:	9b05      	ldr	r3, [sp, #20]
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	dd35      	ble.n	8007d24 <_dtoa_r+0x99c>
 8007cb8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007cbc:	f1b9 0f00 	cmp.w	r9, #0
 8007cc0:	d10d      	bne.n	8007cde <_dtoa_r+0x956>
 8007cc2:	4631      	mov	r1, r6
 8007cc4:	464b      	mov	r3, r9
 8007cc6:	2205      	movs	r2, #5
 8007cc8:	4620      	mov	r0, r4
 8007cca:	f000 fbf1 	bl	80084b0 <__multadd>
 8007cce:	4601      	mov	r1, r0
 8007cd0:	4606      	mov	r6, r0
 8007cd2:	4658      	mov	r0, fp
 8007cd4:	f000 fe08 	bl	80088e8 <__mcmp>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	f73f adbd 	bgt.w	8007858 <_dtoa_r+0x4d0>
 8007cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ce0:	9d00      	ldr	r5, [sp, #0]
 8007ce2:	ea6f 0a03 	mvn.w	sl, r3
 8007ce6:	f04f 0800 	mov.w	r8, #0
 8007cea:	4631      	mov	r1, r6
 8007cec:	4620      	mov	r0, r4
 8007cee:	f000 fbbd 	bl	800846c <_Bfree>
 8007cf2:	2f00      	cmp	r7, #0
 8007cf4:	f43f aeb4 	beq.w	8007a60 <_dtoa_r+0x6d8>
 8007cf8:	f1b8 0f00 	cmp.w	r8, #0
 8007cfc:	d005      	beq.n	8007d0a <_dtoa_r+0x982>
 8007cfe:	45b8      	cmp	r8, r7
 8007d00:	d003      	beq.n	8007d0a <_dtoa_r+0x982>
 8007d02:	4641      	mov	r1, r8
 8007d04:	4620      	mov	r0, r4
 8007d06:	f000 fbb1 	bl	800846c <_Bfree>
 8007d0a:	4639      	mov	r1, r7
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	f000 fbad 	bl	800846c <_Bfree>
 8007d12:	e6a5      	b.n	8007a60 <_dtoa_r+0x6d8>
 8007d14:	2600      	movs	r6, #0
 8007d16:	4637      	mov	r7, r6
 8007d18:	e7e1      	b.n	8007cde <_dtoa_r+0x956>
 8007d1a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007d1c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007d20:	4637      	mov	r7, r6
 8007d22:	e599      	b.n	8007858 <_dtoa_r+0x4d0>
 8007d24:	9b08      	ldr	r3, [sp, #32]
 8007d26:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f000 80fd 	beq.w	8007f2a <_dtoa_r+0xba2>
 8007d30:	2d00      	cmp	r5, #0
 8007d32:	dd05      	ble.n	8007d40 <_dtoa_r+0x9b8>
 8007d34:	4639      	mov	r1, r7
 8007d36:	462a      	mov	r2, r5
 8007d38:	4620      	mov	r0, r4
 8007d3a:	f000 fd69 	bl	8008810 <__lshift>
 8007d3e:	4607      	mov	r7, r0
 8007d40:	9b06      	ldr	r3, [sp, #24]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d05c      	beq.n	8007e00 <_dtoa_r+0xa78>
 8007d46:	6879      	ldr	r1, [r7, #4]
 8007d48:	4620      	mov	r0, r4
 8007d4a:	f000 fb4f 	bl	80083ec <_Balloc>
 8007d4e:	4605      	mov	r5, r0
 8007d50:	b928      	cbnz	r0, 8007d5e <_dtoa_r+0x9d6>
 8007d52:	4b80      	ldr	r3, [pc, #512]	; (8007f54 <_dtoa_r+0xbcc>)
 8007d54:	4602      	mov	r2, r0
 8007d56:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007d5a:	f7ff bb2e 	b.w	80073ba <_dtoa_r+0x32>
 8007d5e:	693a      	ldr	r2, [r7, #16]
 8007d60:	3202      	adds	r2, #2
 8007d62:	0092      	lsls	r2, r2, #2
 8007d64:	f107 010c 	add.w	r1, r7, #12
 8007d68:	300c      	adds	r0, #12
 8007d6a:	f7fe fbc1 	bl	80064f0 <memcpy>
 8007d6e:	2201      	movs	r2, #1
 8007d70:	4629      	mov	r1, r5
 8007d72:	4620      	mov	r0, r4
 8007d74:	f000 fd4c 	bl	8008810 <__lshift>
 8007d78:	9b00      	ldr	r3, [sp, #0]
 8007d7a:	3301      	adds	r3, #1
 8007d7c:	9301      	str	r3, [sp, #4]
 8007d7e:	9b00      	ldr	r3, [sp, #0]
 8007d80:	444b      	add	r3, r9
 8007d82:	9307      	str	r3, [sp, #28]
 8007d84:	9b02      	ldr	r3, [sp, #8]
 8007d86:	f003 0301 	and.w	r3, r3, #1
 8007d8a:	46b8      	mov	r8, r7
 8007d8c:	9306      	str	r3, [sp, #24]
 8007d8e:	4607      	mov	r7, r0
 8007d90:	9b01      	ldr	r3, [sp, #4]
 8007d92:	4631      	mov	r1, r6
 8007d94:	3b01      	subs	r3, #1
 8007d96:	4658      	mov	r0, fp
 8007d98:	9302      	str	r3, [sp, #8]
 8007d9a:	f7ff fa6a 	bl	8007272 <quorem>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	3330      	adds	r3, #48	; 0x30
 8007da2:	9004      	str	r0, [sp, #16]
 8007da4:	4641      	mov	r1, r8
 8007da6:	4658      	mov	r0, fp
 8007da8:	9308      	str	r3, [sp, #32]
 8007daa:	f000 fd9d 	bl	80088e8 <__mcmp>
 8007dae:	463a      	mov	r2, r7
 8007db0:	4681      	mov	r9, r0
 8007db2:	4631      	mov	r1, r6
 8007db4:	4620      	mov	r0, r4
 8007db6:	f000 fdb3 	bl	8008920 <__mdiff>
 8007dba:	68c2      	ldr	r2, [r0, #12]
 8007dbc:	9b08      	ldr	r3, [sp, #32]
 8007dbe:	4605      	mov	r5, r0
 8007dc0:	bb02      	cbnz	r2, 8007e04 <_dtoa_r+0xa7c>
 8007dc2:	4601      	mov	r1, r0
 8007dc4:	4658      	mov	r0, fp
 8007dc6:	f000 fd8f 	bl	80088e8 <__mcmp>
 8007dca:	9b08      	ldr	r3, [sp, #32]
 8007dcc:	4602      	mov	r2, r0
 8007dce:	4629      	mov	r1, r5
 8007dd0:	4620      	mov	r0, r4
 8007dd2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007dd6:	f000 fb49 	bl	800846c <_Bfree>
 8007dda:	9b05      	ldr	r3, [sp, #20]
 8007ddc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007dde:	9d01      	ldr	r5, [sp, #4]
 8007de0:	ea43 0102 	orr.w	r1, r3, r2
 8007de4:	9b06      	ldr	r3, [sp, #24]
 8007de6:	430b      	orrs	r3, r1
 8007de8:	9b08      	ldr	r3, [sp, #32]
 8007dea:	d10d      	bne.n	8007e08 <_dtoa_r+0xa80>
 8007dec:	2b39      	cmp	r3, #57	; 0x39
 8007dee:	d029      	beq.n	8007e44 <_dtoa_r+0xabc>
 8007df0:	f1b9 0f00 	cmp.w	r9, #0
 8007df4:	dd01      	ble.n	8007dfa <_dtoa_r+0xa72>
 8007df6:	9b04      	ldr	r3, [sp, #16]
 8007df8:	3331      	adds	r3, #49	; 0x31
 8007dfa:	9a02      	ldr	r2, [sp, #8]
 8007dfc:	7013      	strb	r3, [r2, #0]
 8007dfe:	e774      	b.n	8007cea <_dtoa_r+0x962>
 8007e00:	4638      	mov	r0, r7
 8007e02:	e7b9      	b.n	8007d78 <_dtoa_r+0x9f0>
 8007e04:	2201      	movs	r2, #1
 8007e06:	e7e2      	b.n	8007dce <_dtoa_r+0xa46>
 8007e08:	f1b9 0f00 	cmp.w	r9, #0
 8007e0c:	db06      	blt.n	8007e1c <_dtoa_r+0xa94>
 8007e0e:	9905      	ldr	r1, [sp, #20]
 8007e10:	ea41 0909 	orr.w	r9, r1, r9
 8007e14:	9906      	ldr	r1, [sp, #24]
 8007e16:	ea59 0101 	orrs.w	r1, r9, r1
 8007e1a:	d120      	bne.n	8007e5e <_dtoa_r+0xad6>
 8007e1c:	2a00      	cmp	r2, #0
 8007e1e:	ddec      	ble.n	8007dfa <_dtoa_r+0xa72>
 8007e20:	4659      	mov	r1, fp
 8007e22:	2201      	movs	r2, #1
 8007e24:	4620      	mov	r0, r4
 8007e26:	9301      	str	r3, [sp, #4]
 8007e28:	f000 fcf2 	bl	8008810 <__lshift>
 8007e2c:	4631      	mov	r1, r6
 8007e2e:	4683      	mov	fp, r0
 8007e30:	f000 fd5a 	bl	80088e8 <__mcmp>
 8007e34:	2800      	cmp	r0, #0
 8007e36:	9b01      	ldr	r3, [sp, #4]
 8007e38:	dc02      	bgt.n	8007e40 <_dtoa_r+0xab8>
 8007e3a:	d1de      	bne.n	8007dfa <_dtoa_r+0xa72>
 8007e3c:	07da      	lsls	r2, r3, #31
 8007e3e:	d5dc      	bpl.n	8007dfa <_dtoa_r+0xa72>
 8007e40:	2b39      	cmp	r3, #57	; 0x39
 8007e42:	d1d8      	bne.n	8007df6 <_dtoa_r+0xa6e>
 8007e44:	9a02      	ldr	r2, [sp, #8]
 8007e46:	2339      	movs	r3, #57	; 0x39
 8007e48:	7013      	strb	r3, [r2, #0]
 8007e4a:	462b      	mov	r3, r5
 8007e4c:	461d      	mov	r5, r3
 8007e4e:	3b01      	subs	r3, #1
 8007e50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007e54:	2a39      	cmp	r2, #57	; 0x39
 8007e56:	d050      	beq.n	8007efa <_dtoa_r+0xb72>
 8007e58:	3201      	adds	r2, #1
 8007e5a:	701a      	strb	r2, [r3, #0]
 8007e5c:	e745      	b.n	8007cea <_dtoa_r+0x962>
 8007e5e:	2a00      	cmp	r2, #0
 8007e60:	dd03      	ble.n	8007e6a <_dtoa_r+0xae2>
 8007e62:	2b39      	cmp	r3, #57	; 0x39
 8007e64:	d0ee      	beq.n	8007e44 <_dtoa_r+0xabc>
 8007e66:	3301      	adds	r3, #1
 8007e68:	e7c7      	b.n	8007dfa <_dtoa_r+0xa72>
 8007e6a:	9a01      	ldr	r2, [sp, #4]
 8007e6c:	9907      	ldr	r1, [sp, #28]
 8007e6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e72:	428a      	cmp	r2, r1
 8007e74:	d02a      	beq.n	8007ecc <_dtoa_r+0xb44>
 8007e76:	4659      	mov	r1, fp
 8007e78:	2300      	movs	r3, #0
 8007e7a:	220a      	movs	r2, #10
 8007e7c:	4620      	mov	r0, r4
 8007e7e:	f000 fb17 	bl	80084b0 <__multadd>
 8007e82:	45b8      	cmp	r8, r7
 8007e84:	4683      	mov	fp, r0
 8007e86:	f04f 0300 	mov.w	r3, #0
 8007e8a:	f04f 020a 	mov.w	r2, #10
 8007e8e:	4641      	mov	r1, r8
 8007e90:	4620      	mov	r0, r4
 8007e92:	d107      	bne.n	8007ea4 <_dtoa_r+0xb1c>
 8007e94:	f000 fb0c 	bl	80084b0 <__multadd>
 8007e98:	4680      	mov	r8, r0
 8007e9a:	4607      	mov	r7, r0
 8007e9c:	9b01      	ldr	r3, [sp, #4]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	9301      	str	r3, [sp, #4]
 8007ea2:	e775      	b.n	8007d90 <_dtoa_r+0xa08>
 8007ea4:	f000 fb04 	bl	80084b0 <__multadd>
 8007ea8:	4639      	mov	r1, r7
 8007eaa:	4680      	mov	r8, r0
 8007eac:	2300      	movs	r3, #0
 8007eae:	220a      	movs	r2, #10
 8007eb0:	4620      	mov	r0, r4
 8007eb2:	f000 fafd 	bl	80084b0 <__multadd>
 8007eb6:	4607      	mov	r7, r0
 8007eb8:	e7f0      	b.n	8007e9c <_dtoa_r+0xb14>
 8007eba:	f1b9 0f00 	cmp.w	r9, #0
 8007ebe:	9a00      	ldr	r2, [sp, #0]
 8007ec0:	bfcc      	ite	gt
 8007ec2:	464d      	movgt	r5, r9
 8007ec4:	2501      	movle	r5, #1
 8007ec6:	4415      	add	r5, r2
 8007ec8:	f04f 0800 	mov.w	r8, #0
 8007ecc:	4659      	mov	r1, fp
 8007ece:	2201      	movs	r2, #1
 8007ed0:	4620      	mov	r0, r4
 8007ed2:	9301      	str	r3, [sp, #4]
 8007ed4:	f000 fc9c 	bl	8008810 <__lshift>
 8007ed8:	4631      	mov	r1, r6
 8007eda:	4683      	mov	fp, r0
 8007edc:	f000 fd04 	bl	80088e8 <__mcmp>
 8007ee0:	2800      	cmp	r0, #0
 8007ee2:	dcb2      	bgt.n	8007e4a <_dtoa_r+0xac2>
 8007ee4:	d102      	bne.n	8007eec <_dtoa_r+0xb64>
 8007ee6:	9b01      	ldr	r3, [sp, #4]
 8007ee8:	07db      	lsls	r3, r3, #31
 8007eea:	d4ae      	bmi.n	8007e4a <_dtoa_r+0xac2>
 8007eec:	462b      	mov	r3, r5
 8007eee:	461d      	mov	r5, r3
 8007ef0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ef4:	2a30      	cmp	r2, #48	; 0x30
 8007ef6:	d0fa      	beq.n	8007eee <_dtoa_r+0xb66>
 8007ef8:	e6f7      	b.n	8007cea <_dtoa_r+0x962>
 8007efa:	9a00      	ldr	r2, [sp, #0]
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d1a5      	bne.n	8007e4c <_dtoa_r+0xac4>
 8007f00:	f10a 0a01 	add.w	sl, sl, #1
 8007f04:	2331      	movs	r3, #49	; 0x31
 8007f06:	e779      	b.n	8007dfc <_dtoa_r+0xa74>
 8007f08:	4b13      	ldr	r3, [pc, #76]	; (8007f58 <_dtoa_r+0xbd0>)
 8007f0a:	f7ff baaf 	b.w	800746c <_dtoa_r+0xe4>
 8007f0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	f47f aa86 	bne.w	8007422 <_dtoa_r+0x9a>
 8007f16:	4b11      	ldr	r3, [pc, #68]	; (8007f5c <_dtoa_r+0xbd4>)
 8007f18:	f7ff baa8 	b.w	800746c <_dtoa_r+0xe4>
 8007f1c:	f1b9 0f00 	cmp.w	r9, #0
 8007f20:	dc03      	bgt.n	8007f2a <_dtoa_r+0xba2>
 8007f22:	9b05      	ldr	r3, [sp, #20]
 8007f24:	2b02      	cmp	r3, #2
 8007f26:	f73f aec9 	bgt.w	8007cbc <_dtoa_r+0x934>
 8007f2a:	9d00      	ldr	r5, [sp, #0]
 8007f2c:	4631      	mov	r1, r6
 8007f2e:	4658      	mov	r0, fp
 8007f30:	f7ff f99f 	bl	8007272 <quorem>
 8007f34:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007f38:	f805 3b01 	strb.w	r3, [r5], #1
 8007f3c:	9a00      	ldr	r2, [sp, #0]
 8007f3e:	1aaa      	subs	r2, r5, r2
 8007f40:	4591      	cmp	r9, r2
 8007f42:	ddba      	ble.n	8007eba <_dtoa_r+0xb32>
 8007f44:	4659      	mov	r1, fp
 8007f46:	2300      	movs	r3, #0
 8007f48:	220a      	movs	r2, #10
 8007f4a:	4620      	mov	r0, r4
 8007f4c:	f000 fab0 	bl	80084b0 <__multadd>
 8007f50:	4683      	mov	fp, r0
 8007f52:	e7eb      	b.n	8007f2c <_dtoa_r+0xba4>
 8007f54:	0800952c 	.word	0x0800952c
 8007f58:	08009485 	.word	0x08009485
 8007f5c:	080094a9 	.word	0x080094a9

08007f60 <__sflush_r>:
 8007f60:	898a      	ldrh	r2, [r1, #12]
 8007f62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f66:	4605      	mov	r5, r0
 8007f68:	0710      	lsls	r0, r2, #28
 8007f6a:	460c      	mov	r4, r1
 8007f6c:	d458      	bmi.n	8008020 <__sflush_r+0xc0>
 8007f6e:	684b      	ldr	r3, [r1, #4]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	dc05      	bgt.n	8007f80 <__sflush_r+0x20>
 8007f74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	dc02      	bgt.n	8007f80 <__sflush_r+0x20>
 8007f7a:	2000      	movs	r0, #0
 8007f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f82:	2e00      	cmp	r6, #0
 8007f84:	d0f9      	beq.n	8007f7a <__sflush_r+0x1a>
 8007f86:	2300      	movs	r3, #0
 8007f88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007f8c:	682f      	ldr	r7, [r5, #0]
 8007f8e:	602b      	str	r3, [r5, #0]
 8007f90:	d032      	beq.n	8007ff8 <__sflush_r+0x98>
 8007f92:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007f94:	89a3      	ldrh	r3, [r4, #12]
 8007f96:	075a      	lsls	r2, r3, #29
 8007f98:	d505      	bpl.n	8007fa6 <__sflush_r+0x46>
 8007f9a:	6863      	ldr	r3, [r4, #4]
 8007f9c:	1ac0      	subs	r0, r0, r3
 8007f9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007fa0:	b10b      	cbz	r3, 8007fa6 <__sflush_r+0x46>
 8007fa2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007fa4:	1ac0      	subs	r0, r0, r3
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	4602      	mov	r2, r0
 8007faa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007fac:	6a21      	ldr	r1, [r4, #32]
 8007fae:	4628      	mov	r0, r5
 8007fb0:	47b0      	blx	r6
 8007fb2:	1c43      	adds	r3, r0, #1
 8007fb4:	89a3      	ldrh	r3, [r4, #12]
 8007fb6:	d106      	bne.n	8007fc6 <__sflush_r+0x66>
 8007fb8:	6829      	ldr	r1, [r5, #0]
 8007fba:	291d      	cmp	r1, #29
 8007fbc:	d82c      	bhi.n	8008018 <__sflush_r+0xb8>
 8007fbe:	4a2a      	ldr	r2, [pc, #168]	; (8008068 <__sflush_r+0x108>)
 8007fc0:	40ca      	lsrs	r2, r1
 8007fc2:	07d6      	lsls	r6, r2, #31
 8007fc4:	d528      	bpl.n	8008018 <__sflush_r+0xb8>
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	6062      	str	r2, [r4, #4]
 8007fca:	04d9      	lsls	r1, r3, #19
 8007fcc:	6922      	ldr	r2, [r4, #16]
 8007fce:	6022      	str	r2, [r4, #0]
 8007fd0:	d504      	bpl.n	8007fdc <__sflush_r+0x7c>
 8007fd2:	1c42      	adds	r2, r0, #1
 8007fd4:	d101      	bne.n	8007fda <__sflush_r+0x7a>
 8007fd6:	682b      	ldr	r3, [r5, #0]
 8007fd8:	b903      	cbnz	r3, 8007fdc <__sflush_r+0x7c>
 8007fda:	6560      	str	r0, [r4, #84]	; 0x54
 8007fdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fde:	602f      	str	r7, [r5, #0]
 8007fe0:	2900      	cmp	r1, #0
 8007fe2:	d0ca      	beq.n	8007f7a <__sflush_r+0x1a>
 8007fe4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fe8:	4299      	cmp	r1, r3
 8007fea:	d002      	beq.n	8007ff2 <__sflush_r+0x92>
 8007fec:	4628      	mov	r0, r5
 8007fee:	f000 fd8b 	bl	8008b08 <_free_r>
 8007ff2:	2000      	movs	r0, #0
 8007ff4:	6360      	str	r0, [r4, #52]	; 0x34
 8007ff6:	e7c1      	b.n	8007f7c <__sflush_r+0x1c>
 8007ff8:	6a21      	ldr	r1, [r4, #32]
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	4628      	mov	r0, r5
 8007ffe:	47b0      	blx	r6
 8008000:	1c41      	adds	r1, r0, #1
 8008002:	d1c7      	bne.n	8007f94 <__sflush_r+0x34>
 8008004:	682b      	ldr	r3, [r5, #0]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d0c4      	beq.n	8007f94 <__sflush_r+0x34>
 800800a:	2b1d      	cmp	r3, #29
 800800c:	d001      	beq.n	8008012 <__sflush_r+0xb2>
 800800e:	2b16      	cmp	r3, #22
 8008010:	d101      	bne.n	8008016 <__sflush_r+0xb6>
 8008012:	602f      	str	r7, [r5, #0]
 8008014:	e7b1      	b.n	8007f7a <__sflush_r+0x1a>
 8008016:	89a3      	ldrh	r3, [r4, #12]
 8008018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800801c:	81a3      	strh	r3, [r4, #12]
 800801e:	e7ad      	b.n	8007f7c <__sflush_r+0x1c>
 8008020:	690f      	ldr	r7, [r1, #16]
 8008022:	2f00      	cmp	r7, #0
 8008024:	d0a9      	beq.n	8007f7a <__sflush_r+0x1a>
 8008026:	0793      	lsls	r3, r2, #30
 8008028:	680e      	ldr	r6, [r1, #0]
 800802a:	bf08      	it	eq
 800802c:	694b      	ldreq	r3, [r1, #20]
 800802e:	600f      	str	r7, [r1, #0]
 8008030:	bf18      	it	ne
 8008032:	2300      	movne	r3, #0
 8008034:	eba6 0807 	sub.w	r8, r6, r7
 8008038:	608b      	str	r3, [r1, #8]
 800803a:	f1b8 0f00 	cmp.w	r8, #0
 800803e:	dd9c      	ble.n	8007f7a <__sflush_r+0x1a>
 8008040:	6a21      	ldr	r1, [r4, #32]
 8008042:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008044:	4643      	mov	r3, r8
 8008046:	463a      	mov	r2, r7
 8008048:	4628      	mov	r0, r5
 800804a:	47b0      	blx	r6
 800804c:	2800      	cmp	r0, #0
 800804e:	dc06      	bgt.n	800805e <__sflush_r+0xfe>
 8008050:	89a3      	ldrh	r3, [r4, #12]
 8008052:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008056:	81a3      	strh	r3, [r4, #12]
 8008058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800805c:	e78e      	b.n	8007f7c <__sflush_r+0x1c>
 800805e:	4407      	add	r7, r0
 8008060:	eba8 0800 	sub.w	r8, r8, r0
 8008064:	e7e9      	b.n	800803a <__sflush_r+0xda>
 8008066:	bf00      	nop
 8008068:	20400001 	.word	0x20400001

0800806c <_fflush_r>:
 800806c:	b538      	push	{r3, r4, r5, lr}
 800806e:	690b      	ldr	r3, [r1, #16]
 8008070:	4605      	mov	r5, r0
 8008072:	460c      	mov	r4, r1
 8008074:	b913      	cbnz	r3, 800807c <_fflush_r+0x10>
 8008076:	2500      	movs	r5, #0
 8008078:	4628      	mov	r0, r5
 800807a:	bd38      	pop	{r3, r4, r5, pc}
 800807c:	b118      	cbz	r0, 8008086 <_fflush_r+0x1a>
 800807e:	6983      	ldr	r3, [r0, #24]
 8008080:	b90b      	cbnz	r3, 8008086 <_fflush_r+0x1a>
 8008082:	f000 f887 	bl	8008194 <__sinit>
 8008086:	4b14      	ldr	r3, [pc, #80]	; (80080d8 <_fflush_r+0x6c>)
 8008088:	429c      	cmp	r4, r3
 800808a:	d11b      	bne.n	80080c4 <_fflush_r+0x58>
 800808c:	686c      	ldr	r4, [r5, #4]
 800808e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d0ef      	beq.n	8008076 <_fflush_r+0xa>
 8008096:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008098:	07d0      	lsls	r0, r2, #31
 800809a:	d404      	bmi.n	80080a6 <_fflush_r+0x3a>
 800809c:	0599      	lsls	r1, r3, #22
 800809e:	d402      	bmi.n	80080a6 <_fflush_r+0x3a>
 80080a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080a2:	f000 f91a 	bl	80082da <__retarget_lock_acquire_recursive>
 80080a6:	4628      	mov	r0, r5
 80080a8:	4621      	mov	r1, r4
 80080aa:	f7ff ff59 	bl	8007f60 <__sflush_r>
 80080ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80080b0:	07da      	lsls	r2, r3, #31
 80080b2:	4605      	mov	r5, r0
 80080b4:	d4e0      	bmi.n	8008078 <_fflush_r+0xc>
 80080b6:	89a3      	ldrh	r3, [r4, #12]
 80080b8:	059b      	lsls	r3, r3, #22
 80080ba:	d4dd      	bmi.n	8008078 <_fflush_r+0xc>
 80080bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080be:	f000 f90d 	bl	80082dc <__retarget_lock_release_recursive>
 80080c2:	e7d9      	b.n	8008078 <_fflush_r+0xc>
 80080c4:	4b05      	ldr	r3, [pc, #20]	; (80080dc <_fflush_r+0x70>)
 80080c6:	429c      	cmp	r4, r3
 80080c8:	d101      	bne.n	80080ce <_fflush_r+0x62>
 80080ca:	68ac      	ldr	r4, [r5, #8]
 80080cc:	e7df      	b.n	800808e <_fflush_r+0x22>
 80080ce:	4b04      	ldr	r3, [pc, #16]	; (80080e0 <_fflush_r+0x74>)
 80080d0:	429c      	cmp	r4, r3
 80080d2:	bf08      	it	eq
 80080d4:	68ec      	ldreq	r4, [r5, #12]
 80080d6:	e7da      	b.n	800808e <_fflush_r+0x22>
 80080d8:	08009560 	.word	0x08009560
 80080dc:	08009580 	.word	0x08009580
 80080e0:	08009540 	.word	0x08009540

080080e4 <std>:
 80080e4:	2300      	movs	r3, #0
 80080e6:	b510      	push	{r4, lr}
 80080e8:	4604      	mov	r4, r0
 80080ea:	e9c0 3300 	strd	r3, r3, [r0]
 80080ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80080f2:	6083      	str	r3, [r0, #8]
 80080f4:	8181      	strh	r1, [r0, #12]
 80080f6:	6643      	str	r3, [r0, #100]	; 0x64
 80080f8:	81c2      	strh	r2, [r0, #14]
 80080fa:	6183      	str	r3, [r0, #24]
 80080fc:	4619      	mov	r1, r3
 80080fe:	2208      	movs	r2, #8
 8008100:	305c      	adds	r0, #92	; 0x5c
 8008102:	f7fe fa03 	bl	800650c <memset>
 8008106:	4b05      	ldr	r3, [pc, #20]	; (800811c <std+0x38>)
 8008108:	6263      	str	r3, [r4, #36]	; 0x24
 800810a:	4b05      	ldr	r3, [pc, #20]	; (8008120 <std+0x3c>)
 800810c:	62a3      	str	r3, [r4, #40]	; 0x28
 800810e:	4b05      	ldr	r3, [pc, #20]	; (8008124 <std+0x40>)
 8008110:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008112:	4b05      	ldr	r3, [pc, #20]	; (8008128 <std+0x44>)
 8008114:	6224      	str	r4, [r4, #32]
 8008116:	6323      	str	r3, [r4, #48]	; 0x30
 8008118:	bd10      	pop	{r4, pc}
 800811a:	bf00      	nop
 800811c:	08009009 	.word	0x08009009
 8008120:	0800902b 	.word	0x0800902b
 8008124:	08009063 	.word	0x08009063
 8008128:	08009087 	.word	0x08009087

0800812c <_cleanup_r>:
 800812c:	4901      	ldr	r1, [pc, #4]	; (8008134 <_cleanup_r+0x8>)
 800812e:	f000 b8af 	b.w	8008290 <_fwalk_reent>
 8008132:	bf00      	nop
 8008134:	0800806d 	.word	0x0800806d

08008138 <__sfmoreglue>:
 8008138:	b570      	push	{r4, r5, r6, lr}
 800813a:	1e4a      	subs	r2, r1, #1
 800813c:	2568      	movs	r5, #104	; 0x68
 800813e:	4355      	muls	r5, r2
 8008140:	460e      	mov	r6, r1
 8008142:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008146:	f000 fd2f 	bl	8008ba8 <_malloc_r>
 800814a:	4604      	mov	r4, r0
 800814c:	b140      	cbz	r0, 8008160 <__sfmoreglue+0x28>
 800814e:	2100      	movs	r1, #0
 8008150:	e9c0 1600 	strd	r1, r6, [r0]
 8008154:	300c      	adds	r0, #12
 8008156:	60a0      	str	r0, [r4, #8]
 8008158:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800815c:	f7fe f9d6 	bl	800650c <memset>
 8008160:	4620      	mov	r0, r4
 8008162:	bd70      	pop	{r4, r5, r6, pc}

08008164 <__sfp_lock_acquire>:
 8008164:	4801      	ldr	r0, [pc, #4]	; (800816c <__sfp_lock_acquire+0x8>)
 8008166:	f000 b8b8 	b.w	80082da <__retarget_lock_acquire_recursive>
 800816a:	bf00      	nop
 800816c:	20002fa4 	.word	0x20002fa4

08008170 <__sfp_lock_release>:
 8008170:	4801      	ldr	r0, [pc, #4]	; (8008178 <__sfp_lock_release+0x8>)
 8008172:	f000 b8b3 	b.w	80082dc <__retarget_lock_release_recursive>
 8008176:	bf00      	nop
 8008178:	20002fa4 	.word	0x20002fa4

0800817c <__sinit_lock_acquire>:
 800817c:	4801      	ldr	r0, [pc, #4]	; (8008184 <__sinit_lock_acquire+0x8>)
 800817e:	f000 b8ac 	b.w	80082da <__retarget_lock_acquire_recursive>
 8008182:	bf00      	nop
 8008184:	20002f9f 	.word	0x20002f9f

08008188 <__sinit_lock_release>:
 8008188:	4801      	ldr	r0, [pc, #4]	; (8008190 <__sinit_lock_release+0x8>)
 800818a:	f000 b8a7 	b.w	80082dc <__retarget_lock_release_recursive>
 800818e:	bf00      	nop
 8008190:	20002f9f 	.word	0x20002f9f

08008194 <__sinit>:
 8008194:	b510      	push	{r4, lr}
 8008196:	4604      	mov	r4, r0
 8008198:	f7ff fff0 	bl	800817c <__sinit_lock_acquire>
 800819c:	69a3      	ldr	r3, [r4, #24]
 800819e:	b11b      	cbz	r3, 80081a8 <__sinit+0x14>
 80081a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081a4:	f7ff bff0 	b.w	8008188 <__sinit_lock_release>
 80081a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80081ac:	6523      	str	r3, [r4, #80]	; 0x50
 80081ae:	4b13      	ldr	r3, [pc, #76]	; (80081fc <__sinit+0x68>)
 80081b0:	4a13      	ldr	r2, [pc, #76]	; (8008200 <__sinit+0x6c>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80081b6:	42a3      	cmp	r3, r4
 80081b8:	bf04      	itt	eq
 80081ba:	2301      	moveq	r3, #1
 80081bc:	61a3      	streq	r3, [r4, #24]
 80081be:	4620      	mov	r0, r4
 80081c0:	f000 f820 	bl	8008204 <__sfp>
 80081c4:	6060      	str	r0, [r4, #4]
 80081c6:	4620      	mov	r0, r4
 80081c8:	f000 f81c 	bl	8008204 <__sfp>
 80081cc:	60a0      	str	r0, [r4, #8]
 80081ce:	4620      	mov	r0, r4
 80081d0:	f000 f818 	bl	8008204 <__sfp>
 80081d4:	2200      	movs	r2, #0
 80081d6:	60e0      	str	r0, [r4, #12]
 80081d8:	2104      	movs	r1, #4
 80081da:	6860      	ldr	r0, [r4, #4]
 80081dc:	f7ff ff82 	bl	80080e4 <std>
 80081e0:	68a0      	ldr	r0, [r4, #8]
 80081e2:	2201      	movs	r2, #1
 80081e4:	2109      	movs	r1, #9
 80081e6:	f7ff ff7d 	bl	80080e4 <std>
 80081ea:	68e0      	ldr	r0, [r4, #12]
 80081ec:	2202      	movs	r2, #2
 80081ee:	2112      	movs	r1, #18
 80081f0:	f7ff ff78 	bl	80080e4 <std>
 80081f4:	2301      	movs	r3, #1
 80081f6:	61a3      	str	r3, [r4, #24]
 80081f8:	e7d2      	b.n	80081a0 <__sinit+0xc>
 80081fa:	bf00      	nop
 80081fc:	08009460 	.word	0x08009460
 8008200:	0800812d 	.word	0x0800812d

08008204 <__sfp>:
 8008204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008206:	4607      	mov	r7, r0
 8008208:	f7ff ffac 	bl	8008164 <__sfp_lock_acquire>
 800820c:	4b1e      	ldr	r3, [pc, #120]	; (8008288 <__sfp+0x84>)
 800820e:	681e      	ldr	r6, [r3, #0]
 8008210:	69b3      	ldr	r3, [r6, #24]
 8008212:	b913      	cbnz	r3, 800821a <__sfp+0x16>
 8008214:	4630      	mov	r0, r6
 8008216:	f7ff ffbd 	bl	8008194 <__sinit>
 800821a:	3648      	adds	r6, #72	; 0x48
 800821c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008220:	3b01      	subs	r3, #1
 8008222:	d503      	bpl.n	800822c <__sfp+0x28>
 8008224:	6833      	ldr	r3, [r6, #0]
 8008226:	b30b      	cbz	r3, 800826c <__sfp+0x68>
 8008228:	6836      	ldr	r6, [r6, #0]
 800822a:	e7f7      	b.n	800821c <__sfp+0x18>
 800822c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008230:	b9d5      	cbnz	r5, 8008268 <__sfp+0x64>
 8008232:	4b16      	ldr	r3, [pc, #88]	; (800828c <__sfp+0x88>)
 8008234:	60e3      	str	r3, [r4, #12]
 8008236:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800823a:	6665      	str	r5, [r4, #100]	; 0x64
 800823c:	f000 f84c 	bl	80082d8 <__retarget_lock_init_recursive>
 8008240:	f7ff ff96 	bl	8008170 <__sfp_lock_release>
 8008244:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008248:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800824c:	6025      	str	r5, [r4, #0]
 800824e:	61a5      	str	r5, [r4, #24]
 8008250:	2208      	movs	r2, #8
 8008252:	4629      	mov	r1, r5
 8008254:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008258:	f7fe f958 	bl	800650c <memset>
 800825c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008260:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008264:	4620      	mov	r0, r4
 8008266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008268:	3468      	adds	r4, #104	; 0x68
 800826a:	e7d9      	b.n	8008220 <__sfp+0x1c>
 800826c:	2104      	movs	r1, #4
 800826e:	4638      	mov	r0, r7
 8008270:	f7ff ff62 	bl	8008138 <__sfmoreglue>
 8008274:	4604      	mov	r4, r0
 8008276:	6030      	str	r0, [r6, #0]
 8008278:	2800      	cmp	r0, #0
 800827a:	d1d5      	bne.n	8008228 <__sfp+0x24>
 800827c:	f7ff ff78 	bl	8008170 <__sfp_lock_release>
 8008280:	230c      	movs	r3, #12
 8008282:	603b      	str	r3, [r7, #0]
 8008284:	e7ee      	b.n	8008264 <__sfp+0x60>
 8008286:	bf00      	nop
 8008288:	08009460 	.word	0x08009460
 800828c:	ffff0001 	.word	0xffff0001

08008290 <_fwalk_reent>:
 8008290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008294:	4606      	mov	r6, r0
 8008296:	4688      	mov	r8, r1
 8008298:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800829c:	2700      	movs	r7, #0
 800829e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082a2:	f1b9 0901 	subs.w	r9, r9, #1
 80082a6:	d505      	bpl.n	80082b4 <_fwalk_reent+0x24>
 80082a8:	6824      	ldr	r4, [r4, #0]
 80082aa:	2c00      	cmp	r4, #0
 80082ac:	d1f7      	bne.n	800829e <_fwalk_reent+0xe>
 80082ae:	4638      	mov	r0, r7
 80082b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082b4:	89ab      	ldrh	r3, [r5, #12]
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	d907      	bls.n	80082ca <_fwalk_reent+0x3a>
 80082ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80082be:	3301      	adds	r3, #1
 80082c0:	d003      	beq.n	80082ca <_fwalk_reent+0x3a>
 80082c2:	4629      	mov	r1, r5
 80082c4:	4630      	mov	r0, r6
 80082c6:	47c0      	blx	r8
 80082c8:	4307      	orrs	r7, r0
 80082ca:	3568      	adds	r5, #104	; 0x68
 80082cc:	e7e9      	b.n	80082a2 <_fwalk_reent+0x12>
	...

080082d0 <_localeconv_r>:
 80082d0:	4800      	ldr	r0, [pc, #0]	; (80082d4 <_localeconv_r+0x4>)
 80082d2:	4770      	bx	lr
 80082d4:	20000160 	.word	0x20000160

080082d8 <__retarget_lock_init_recursive>:
 80082d8:	4770      	bx	lr

080082da <__retarget_lock_acquire_recursive>:
 80082da:	4770      	bx	lr

080082dc <__retarget_lock_release_recursive>:
 80082dc:	4770      	bx	lr

080082de <__swhatbuf_r>:
 80082de:	b570      	push	{r4, r5, r6, lr}
 80082e0:	460e      	mov	r6, r1
 80082e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082e6:	2900      	cmp	r1, #0
 80082e8:	b096      	sub	sp, #88	; 0x58
 80082ea:	4614      	mov	r4, r2
 80082ec:	461d      	mov	r5, r3
 80082ee:	da07      	bge.n	8008300 <__swhatbuf_r+0x22>
 80082f0:	2300      	movs	r3, #0
 80082f2:	602b      	str	r3, [r5, #0]
 80082f4:	89b3      	ldrh	r3, [r6, #12]
 80082f6:	061a      	lsls	r2, r3, #24
 80082f8:	d410      	bmi.n	800831c <__swhatbuf_r+0x3e>
 80082fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082fe:	e00e      	b.n	800831e <__swhatbuf_r+0x40>
 8008300:	466a      	mov	r2, sp
 8008302:	f000 fee7 	bl	80090d4 <_fstat_r>
 8008306:	2800      	cmp	r0, #0
 8008308:	dbf2      	blt.n	80082f0 <__swhatbuf_r+0x12>
 800830a:	9a01      	ldr	r2, [sp, #4]
 800830c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008310:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008314:	425a      	negs	r2, r3
 8008316:	415a      	adcs	r2, r3
 8008318:	602a      	str	r2, [r5, #0]
 800831a:	e7ee      	b.n	80082fa <__swhatbuf_r+0x1c>
 800831c:	2340      	movs	r3, #64	; 0x40
 800831e:	2000      	movs	r0, #0
 8008320:	6023      	str	r3, [r4, #0]
 8008322:	b016      	add	sp, #88	; 0x58
 8008324:	bd70      	pop	{r4, r5, r6, pc}
	...

08008328 <__smakebuf_r>:
 8008328:	898b      	ldrh	r3, [r1, #12]
 800832a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800832c:	079d      	lsls	r5, r3, #30
 800832e:	4606      	mov	r6, r0
 8008330:	460c      	mov	r4, r1
 8008332:	d507      	bpl.n	8008344 <__smakebuf_r+0x1c>
 8008334:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008338:	6023      	str	r3, [r4, #0]
 800833a:	6123      	str	r3, [r4, #16]
 800833c:	2301      	movs	r3, #1
 800833e:	6163      	str	r3, [r4, #20]
 8008340:	b002      	add	sp, #8
 8008342:	bd70      	pop	{r4, r5, r6, pc}
 8008344:	ab01      	add	r3, sp, #4
 8008346:	466a      	mov	r2, sp
 8008348:	f7ff ffc9 	bl	80082de <__swhatbuf_r>
 800834c:	9900      	ldr	r1, [sp, #0]
 800834e:	4605      	mov	r5, r0
 8008350:	4630      	mov	r0, r6
 8008352:	f000 fc29 	bl	8008ba8 <_malloc_r>
 8008356:	b948      	cbnz	r0, 800836c <__smakebuf_r+0x44>
 8008358:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800835c:	059a      	lsls	r2, r3, #22
 800835e:	d4ef      	bmi.n	8008340 <__smakebuf_r+0x18>
 8008360:	f023 0303 	bic.w	r3, r3, #3
 8008364:	f043 0302 	orr.w	r3, r3, #2
 8008368:	81a3      	strh	r3, [r4, #12]
 800836a:	e7e3      	b.n	8008334 <__smakebuf_r+0xc>
 800836c:	4b0d      	ldr	r3, [pc, #52]	; (80083a4 <__smakebuf_r+0x7c>)
 800836e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008370:	89a3      	ldrh	r3, [r4, #12]
 8008372:	6020      	str	r0, [r4, #0]
 8008374:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008378:	81a3      	strh	r3, [r4, #12]
 800837a:	9b00      	ldr	r3, [sp, #0]
 800837c:	6163      	str	r3, [r4, #20]
 800837e:	9b01      	ldr	r3, [sp, #4]
 8008380:	6120      	str	r0, [r4, #16]
 8008382:	b15b      	cbz	r3, 800839c <__smakebuf_r+0x74>
 8008384:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008388:	4630      	mov	r0, r6
 800838a:	f000 feb5 	bl	80090f8 <_isatty_r>
 800838e:	b128      	cbz	r0, 800839c <__smakebuf_r+0x74>
 8008390:	89a3      	ldrh	r3, [r4, #12]
 8008392:	f023 0303 	bic.w	r3, r3, #3
 8008396:	f043 0301 	orr.w	r3, r3, #1
 800839a:	81a3      	strh	r3, [r4, #12]
 800839c:	89a0      	ldrh	r0, [r4, #12]
 800839e:	4305      	orrs	r5, r0
 80083a0:	81a5      	strh	r5, [r4, #12]
 80083a2:	e7cd      	b.n	8008340 <__smakebuf_r+0x18>
 80083a4:	0800812d 	.word	0x0800812d

080083a8 <malloc>:
 80083a8:	4b02      	ldr	r3, [pc, #8]	; (80083b4 <malloc+0xc>)
 80083aa:	4601      	mov	r1, r0
 80083ac:	6818      	ldr	r0, [r3, #0]
 80083ae:	f000 bbfb 	b.w	8008ba8 <_malloc_r>
 80083b2:	bf00      	nop
 80083b4:	2000000c 	.word	0x2000000c

080083b8 <memmove>:
 80083b8:	4288      	cmp	r0, r1
 80083ba:	b510      	push	{r4, lr}
 80083bc:	eb01 0402 	add.w	r4, r1, r2
 80083c0:	d902      	bls.n	80083c8 <memmove+0x10>
 80083c2:	4284      	cmp	r4, r0
 80083c4:	4623      	mov	r3, r4
 80083c6:	d807      	bhi.n	80083d8 <memmove+0x20>
 80083c8:	1e43      	subs	r3, r0, #1
 80083ca:	42a1      	cmp	r1, r4
 80083cc:	d008      	beq.n	80083e0 <memmove+0x28>
 80083ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80083d6:	e7f8      	b.n	80083ca <memmove+0x12>
 80083d8:	4402      	add	r2, r0
 80083da:	4601      	mov	r1, r0
 80083dc:	428a      	cmp	r2, r1
 80083de:	d100      	bne.n	80083e2 <memmove+0x2a>
 80083e0:	bd10      	pop	{r4, pc}
 80083e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80083ea:	e7f7      	b.n	80083dc <memmove+0x24>

080083ec <_Balloc>:
 80083ec:	b570      	push	{r4, r5, r6, lr}
 80083ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80083f0:	4604      	mov	r4, r0
 80083f2:	460d      	mov	r5, r1
 80083f4:	b976      	cbnz	r6, 8008414 <_Balloc+0x28>
 80083f6:	2010      	movs	r0, #16
 80083f8:	f7ff ffd6 	bl	80083a8 <malloc>
 80083fc:	4602      	mov	r2, r0
 80083fe:	6260      	str	r0, [r4, #36]	; 0x24
 8008400:	b920      	cbnz	r0, 800840c <_Balloc+0x20>
 8008402:	4b18      	ldr	r3, [pc, #96]	; (8008464 <_Balloc+0x78>)
 8008404:	4818      	ldr	r0, [pc, #96]	; (8008468 <_Balloc+0x7c>)
 8008406:	2166      	movs	r1, #102	; 0x66
 8008408:	f7fe f818 	bl	800643c <__assert_func>
 800840c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008410:	6006      	str	r6, [r0, #0]
 8008412:	60c6      	str	r6, [r0, #12]
 8008414:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008416:	68f3      	ldr	r3, [r6, #12]
 8008418:	b183      	cbz	r3, 800843c <_Balloc+0x50>
 800841a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800841c:	68db      	ldr	r3, [r3, #12]
 800841e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008422:	b9b8      	cbnz	r0, 8008454 <_Balloc+0x68>
 8008424:	2101      	movs	r1, #1
 8008426:	fa01 f605 	lsl.w	r6, r1, r5
 800842a:	1d72      	adds	r2, r6, #5
 800842c:	0092      	lsls	r2, r2, #2
 800842e:	4620      	mov	r0, r4
 8008430:	f000 fb5a 	bl	8008ae8 <_calloc_r>
 8008434:	b160      	cbz	r0, 8008450 <_Balloc+0x64>
 8008436:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800843a:	e00e      	b.n	800845a <_Balloc+0x6e>
 800843c:	2221      	movs	r2, #33	; 0x21
 800843e:	2104      	movs	r1, #4
 8008440:	4620      	mov	r0, r4
 8008442:	f000 fb51 	bl	8008ae8 <_calloc_r>
 8008446:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008448:	60f0      	str	r0, [r6, #12]
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d1e4      	bne.n	800841a <_Balloc+0x2e>
 8008450:	2000      	movs	r0, #0
 8008452:	bd70      	pop	{r4, r5, r6, pc}
 8008454:	6802      	ldr	r2, [r0, #0]
 8008456:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800845a:	2300      	movs	r3, #0
 800845c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008460:	e7f7      	b.n	8008452 <_Balloc+0x66>
 8008462:	bf00      	nop
 8008464:	080094b6 	.word	0x080094b6
 8008468:	080095a0 	.word	0x080095a0

0800846c <_Bfree>:
 800846c:	b570      	push	{r4, r5, r6, lr}
 800846e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008470:	4605      	mov	r5, r0
 8008472:	460c      	mov	r4, r1
 8008474:	b976      	cbnz	r6, 8008494 <_Bfree+0x28>
 8008476:	2010      	movs	r0, #16
 8008478:	f7ff ff96 	bl	80083a8 <malloc>
 800847c:	4602      	mov	r2, r0
 800847e:	6268      	str	r0, [r5, #36]	; 0x24
 8008480:	b920      	cbnz	r0, 800848c <_Bfree+0x20>
 8008482:	4b09      	ldr	r3, [pc, #36]	; (80084a8 <_Bfree+0x3c>)
 8008484:	4809      	ldr	r0, [pc, #36]	; (80084ac <_Bfree+0x40>)
 8008486:	218a      	movs	r1, #138	; 0x8a
 8008488:	f7fd ffd8 	bl	800643c <__assert_func>
 800848c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008490:	6006      	str	r6, [r0, #0]
 8008492:	60c6      	str	r6, [r0, #12]
 8008494:	b13c      	cbz	r4, 80084a6 <_Bfree+0x3a>
 8008496:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008498:	6862      	ldr	r2, [r4, #4]
 800849a:	68db      	ldr	r3, [r3, #12]
 800849c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80084a0:	6021      	str	r1, [r4, #0]
 80084a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80084a6:	bd70      	pop	{r4, r5, r6, pc}
 80084a8:	080094b6 	.word	0x080094b6
 80084ac:	080095a0 	.word	0x080095a0

080084b0 <__multadd>:
 80084b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084b4:	690e      	ldr	r6, [r1, #16]
 80084b6:	4607      	mov	r7, r0
 80084b8:	4698      	mov	r8, r3
 80084ba:	460c      	mov	r4, r1
 80084bc:	f101 0014 	add.w	r0, r1, #20
 80084c0:	2300      	movs	r3, #0
 80084c2:	6805      	ldr	r5, [r0, #0]
 80084c4:	b2a9      	uxth	r1, r5
 80084c6:	fb02 8101 	mla	r1, r2, r1, r8
 80084ca:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80084ce:	0c2d      	lsrs	r5, r5, #16
 80084d0:	fb02 c505 	mla	r5, r2, r5, ip
 80084d4:	b289      	uxth	r1, r1
 80084d6:	3301      	adds	r3, #1
 80084d8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80084dc:	429e      	cmp	r6, r3
 80084de:	f840 1b04 	str.w	r1, [r0], #4
 80084e2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80084e6:	dcec      	bgt.n	80084c2 <__multadd+0x12>
 80084e8:	f1b8 0f00 	cmp.w	r8, #0
 80084ec:	d022      	beq.n	8008534 <__multadd+0x84>
 80084ee:	68a3      	ldr	r3, [r4, #8]
 80084f0:	42b3      	cmp	r3, r6
 80084f2:	dc19      	bgt.n	8008528 <__multadd+0x78>
 80084f4:	6861      	ldr	r1, [r4, #4]
 80084f6:	4638      	mov	r0, r7
 80084f8:	3101      	adds	r1, #1
 80084fa:	f7ff ff77 	bl	80083ec <_Balloc>
 80084fe:	4605      	mov	r5, r0
 8008500:	b928      	cbnz	r0, 800850e <__multadd+0x5e>
 8008502:	4602      	mov	r2, r0
 8008504:	4b0d      	ldr	r3, [pc, #52]	; (800853c <__multadd+0x8c>)
 8008506:	480e      	ldr	r0, [pc, #56]	; (8008540 <__multadd+0x90>)
 8008508:	21b5      	movs	r1, #181	; 0xb5
 800850a:	f7fd ff97 	bl	800643c <__assert_func>
 800850e:	6922      	ldr	r2, [r4, #16]
 8008510:	3202      	adds	r2, #2
 8008512:	f104 010c 	add.w	r1, r4, #12
 8008516:	0092      	lsls	r2, r2, #2
 8008518:	300c      	adds	r0, #12
 800851a:	f7fd ffe9 	bl	80064f0 <memcpy>
 800851e:	4621      	mov	r1, r4
 8008520:	4638      	mov	r0, r7
 8008522:	f7ff ffa3 	bl	800846c <_Bfree>
 8008526:	462c      	mov	r4, r5
 8008528:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800852c:	3601      	adds	r6, #1
 800852e:	f8c3 8014 	str.w	r8, [r3, #20]
 8008532:	6126      	str	r6, [r4, #16]
 8008534:	4620      	mov	r0, r4
 8008536:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800853a:	bf00      	nop
 800853c:	0800952c 	.word	0x0800952c
 8008540:	080095a0 	.word	0x080095a0

08008544 <__hi0bits>:
 8008544:	0c03      	lsrs	r3, r0, #16
 8008546:	041b      	lsls	r3, r3, #16
 8008548:	b9d3      	cbnz	r3, 8008580 <__hi0bits+0x3c>
 800854a:	0400      	lsls	r0, r0, #16
 800854c:	2310      	movs	r3, #16
 800854e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008552:	bf04      	itt	eq
 8008554:	0200      	lsleq	r0, r0, #8
 8008556:	3308      	addeq	r3, #8
 8008558:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800855c:	bf04      	itt	eq
 800855e:	0100      	lsleq	r0, r0, #4
 8008560:	3304      	addeq	r3, #4
 8008562:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008566:	bf04      	itt	eq
 8008568:	0080      	lsleq	r0, r0, #2
 800856a:	3302      	addeq	r3, #2
 800856c:	2800      	cmp	r0, #0
 800856e:	db05      	blt.n	800857c <__hi0bits+0x38>
 8008570:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008574:	f103 0301 	add.w	r3, r3, #1
 8008578:	bf08      	it	eq
 800857a:	2320      	moveq	r3, #32
 800857c:	4618      	mov	r0, r3
 800857e:	4770      	bx	lr
 8008580:	2300      	movs	r3, #0
 8008582:	e7e4      	b.n	800854e <__hi0bits+0xa>

08008584 <__lo0bits>:
 8008584:	6803      	ldr	r3, [r0, #0]
 8008586:	f013 0207 	ands.w	r2, r3, #7
 800858a:	4601      	mov	r1, r0
 800858c:	d00b      	beq.n	80085a6 <__lo0bits+0x22>
 800858e:	07da      	lsls	r2, r3, #31
 8008590:	d424      	bmi.n	80085dc <__lo0bits+0x58>
 8008592:	0798      	lsls	r0, r3, #30
 8008594:	bf49      	itett	mi
 8008596:	085b      	lsrmi	r3, r3, #1
 8008598:	089b      	lsrpl	r3, r3, #2
 800859a:	2001      	movmi	r0, #1
 800859c:	600b      	strmi	r3, [r1, #0]
 800859e:	bf5c      	itt	pl
 80085a0:	600b      	strpl	r3, [r1, #0]
 80085a2:	2002      	movpl	r0, #2
 80085a4:	4770      	bx	lr
 80085a6:	b298      	uxth	r0, r3
 80085a8:	b9b0      	cbnz	r0, 80085d8 <__lo0bits+0x54>
 80085aa:	0c1b      	lsrs	r3, r3, #16
 80085ac:	2010      	movs	r0, #16
 80085ae:	f013 0fff 	tst.w	r3, #255	; 0xff
 80085b2:	bf04      	itt	eq
 80085b4:	0a1b      	lsreq	r3, r3, #8
 80085b6:	3008      	addeq	r0, #8
 80085b8:	071a      	lsls	r2, r3, #28
 80085ba:	bf04      	itt	eq
 80085bc:	091b      	lsreq	r3, r3, #4
 80085be:	3004      	addeq	r0, #4
 80085c0:	079a      	lsls	r2, r3, #30
 80085c2:	bf04      	itt	eq
 80085c4:	089b      	lsreq	r3, r3, #2
 80085c6:	3002      	addeq	r0, #2
 80085c8:	07da      	lsls	r2, r3, #31
 80085ca:	d403      	bmi.n	80085d4 <__lo0bits+0x50>
 80085cc:	085b      	lsrs	r3, r3, #1
 80085ce:	f100 0001 	add.w	r0, r0, #1
 80085d2:	d005      	beq.n	80085e0 <__lo0bits+0x5c>
 80085d4:	600b      	str	r3, [r1, #0]
 80085d6:	4770      	bx	lr
 80085d8:	4610      	mov	r0, r2
 80085da:	e7e8      	b.n	80085ae <__lo0bits+0x2a>
 80085dc:	2000      	movs	r0, #0
 80085de:	4770      	bx	lr
 80085e0:	2020      	movs	r0, #32
 80085e2:	4770      	bx	lr

080085e4 <__i2b>:
 80085e4:	b510      	push	{r4, lr}
 80085e6:	460c      	mov	r4, r1
 80085e8:	2101      	movs	r1, #1
 80085ea:	f7ff feff 	bl	80083ec <_Balloc>
 80085ee:	4602      	mov	r2, r0
 80085f0:	b928      	cbnz	r0, 80085fe <__i2b+0x1a>
 80085f2:	4b05      	ldr	r3, [pc, #20]	; (8008608 <__i2b+0x24>)
 80085f4:	4805      	ldr	r0, [pc, #20]	; (800860c <__i2b+0x28>)
 80085f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80085fa:	f7fd ff1f 	bl	800643c <__assert_func>
 80085fe:	2301      	movs	r3, #1
 8008600:	6144      	str	r4, [r0, #20]
 8008602:	6103      	str	r3, [r0, #16]
 8008604:	bd10      	pop	{r4, pc}
 8008606:	bf00      	nop
 8008608:	0800952c 	.word	0x0800952c
 800860c:	080095a0 	.word	0x080095a0

08008610 <__multiply>:
 8008610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008614:	4614      	mov	r4, r2
 8008616:	690a      	ldr	r2, [r1, #16]
 8008618:	6923      	ldr	r3, [r4, #16]
 800861a:	429a      	cmp	r2, r3
 800861c:	bfb8      	it	lt
 800861e:	460b      	movlt	r3, r1
 8008620:	460d      	mov	r5, r1
 8008622:	bfbc      	itt	lt
 8008624:	4625      	movlt	r5, r4
 8008626:	461c      	movlt	r4, r3
 8008628:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800862c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008630:	68ab      	ldr	r3, [r5, #8]
 8008632:	6869      	ldr	r1, [r5, #4]
 8008634:	eb0a 0709 	add.w	r7, sl, r9
 8008638:	42bb      	cmp	r3, r7
 800863a:	b085      	sub	sp, #20
 800863c:	bfb8      	it	lt
 800863e:	3101      	addlt	r1, #1
 8008640:	f7ff fed4 	bl	80083ec <_Balloc>
 8008644:	b930      	cbnz	r0, 8008654 <__multiply+0x44>
 8008646:	4602      	mov	r2, r0
 8008648:	4b42      	ldr	r3, [pc, #264]	; (8008754 <__multiply+0x144>)
 800864a:	4843      	ldr	r0, [pc, #268]	; (8008758 <__multiply+0x148>)
 800864c:	f240 115d 	movw	r1, #349	; 0x15d
 8008650:	f7fd fef4 	bl	800643c <__assert_func>
 8008654:	f100 0614 	add.w	r6, r0, #20
 8008658:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800865c:	4633      	mov	r3, r6
 800865e:	2200      	movs	r2, #0
 8008660:	4543      	cmp	r3, r8
 8008662:	d31e      	bcc.n	80086a2 <__multiply+0x92>
 8008664:	f105 0c14 	add.w	ip, r5, #20
 8008668:	f104 0314 	add.w	r3, r4, #20
 800866c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008670:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008674:	9202      	str	r2, [sp, #8]
 8008676:	ebac 0205 	sub.w	r2, ip, r5
 800867a:	3a15      	subs	r2, #21
 800867c:	f022 0203 	bic.w	r2, r2, #3
 8008680:	3204      	adds	r2, #4
 8008682:	f105 0115 	add.w	r1, r5, #21
 8008686:	458c      	cmp	ip, r1
 8008688:	bf38      	it	cc
 800868a:	2204      	movcc	r2, #4
 800868c:	9201      	str	r2, [sp, #4]
 800868e:	9a02      	ldr	r2, [sp, #8]
 8008690:	9303      	str	r3, [sp, #12]
 8008692:	429a      	cmp	r2, r3
 8008694:	d808      	bhi.n	80086a8 <__multiply+0x98>
 8008696:	2f00      	cmp	r7, #0
 8008698:	dc55      	bgt.n	8008746 <__multiply+0x136>
 800869a:	6107      	str	r7, [r0, #16]
 800869c:	b005      	add	sp, #20
 800869e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086a2:	f843 2b04 	str.w	r2, [r3], #4
 80086a6:	e7db      	b.n	8008660 <__multiply+0x50>
 80086a8:	f8b3 a000 	ldrh.w	sl, [r3]
 80086ac:	f1ba 0f00 	cmp.w	sl, #0
 80086b0:	d020      	beq.n	80086f4 <__multiply+0xe4>
 80086b2:	f105 0e14 	add.w	lr, r5, #20
 80086b6:	46b1      	mov	r9, r6
 80086b8:	2200      	movs	r2, #0
 80086ba:	f85e 4b04 	ldr.w	r4, [lr], #4
 80086be:	f8d9 b000 	ldr.w	fp, [r9]
 80086c2:	b2a1      	uxth	r1, r4
 80086c4:	fa1f fb8b 	uxth.w	fp, fp
 80086c8:	fb0a b101 	mla	r1, sl, r1, fp
 80086cc:	4411      	add	r1, r2
 80086ce:	f8d9 2000 	ldr.w	r2, [r9]
 80086d2:	0c24      	lsrs	r4, r4, #16
 80086d4:	0c12      	lsrs	r2, r2, #16
 80086d6:	fb0a 2404 	mla	r4, sl, r4, r2
 80086da:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80086de:	b289      	uxth	r1, r1
 80086e0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80086e4:	45f4      	cmp	ip, lr
 80086e6:	f849 1b04 	str.w	r1, [r9], #4
 80086ea:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80086ee:	d8e4      	bhi.n	80086ba <__multiply+0xaa>
 80086f0:	9901      	ldr	r1, [sp, #4]
 80086f2:	5072      	str	r2, [r6, r1]
 80086f4:	9a03      	ldr	r2, [sp, #12]
 80086f6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80086fa:	3304      	adds	r3, #4
 80086fc:	f1b9 0f00 	cmp.w	r9, #0
 8008700:	d01f      	beq.n	8008742 <__multiply+0x132>
 8008702:	6834      	ldr	r4, [r6, #0]
 8008704:	f105 0114 	add.w	r1, r5, #20
 8008708:	46b6      	mov	lr, r6
 800870a:	f04f 0a00 	mov.w	sl, #0
 800870e:	880a      	ldrh	r2, [r1, #0]
 8008710:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008714:	fb09 b202 	mla	r2, r9, r2, fp
 8008718:	4492      	add	sl, r2
 800871a:	b2a4      	uxth	r4, r4
 800871c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008720:	f84e 4b04 	str.w	r4, [lr], #4
 8008724:	f851 4b04 	ldr.w	r4, [r1], #4
 8008728:	f8be 2000 	ldrh.w	r2, [lr]
 800872c:	0c24      	lsrs	r4, r4, #16
 800872e:	fb09 2404 	mla	r4, r9, r4, r2
 8008732:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008736:	458c      	cmp	ip, r1
 8008738:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800873c:	d8e7      	bhi.n	800870e <__multiply+0xfe>
 800873e:	9a01      	ldr	r2, [sp, #4]
 8008740:	50b4      	str	r4, [r6, r2]
 8008742:	3604      	adds	r6, #4
 8008744:	e7a3      	b.n	800868e <__multiply+0x7e>
 8008746:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1a5      	bne.n	800869a <__multiply+0x8a>
 800874e:	3f01      	subs	r7, #1
 8008750:	e7a1      	b.n	8008696 <__multiply+0x86>
 8008752:	bf00      	nop
 8008754:	0800952c 	.word	0x0800952c
 8008758:	080095a0 	.word	0x080095a0

0800875c <__pow5mult>:
 800875c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008760:	4615      	mov	r5, r2
 8008762:	f012 0203 	ands.w	r2, r2, #3
 8008766:	4606      	mov	r6, r0
 8008768:	460f      	mov	r7, r1
 800876a:	d007      	beq.n	800877c <__pow5mult+0x20>
 800876c:	4c25      	ldr	r4, [pc, #148]	; (8008804 <__pow5mult+0xa8>)
 800876e:	3a01      	subs	r2, #1
 8008770:	2300      	movs	r3, #0
 8008772:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008776:	f7ff fe9b 	bl	80084b0 <__multadd>
 800877a:	4607      	mov	r7, r0
 800877c:	10ad      	asrs	r5, r5, #2
 800877e:	d03d      	beq.n	80087fc <__pow5mult+0xa0>
 8008780:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008782:	b97c      	cbnz	r4, 80087a4 <__pow5mult+0x48>
 8008784:	2010      	movs	r0, #16
 8008786:	f7ff fe0f 	bl	80083a8 <malloc>
 800878a:	4602      	mov	r2, r0
 800878c:	6270      	str	r0, [r6, #36]	; 0x24
 800878e:	b928      	cbnz	r0, 800879c <__pow5mult+0x40>
 8008790:	4b1d      	ldr	r3, [pc, #116]	; (8008808 <__pow5mult+0xac>)
 8008792:	481e      	ldr	r0, [pc, #120]	; (800880c <__pow5mult+0xb0>)
 8008794:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008798:	f7fd fe50 	bl	800643c <__assert_func>
 800879c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80087a0:	6004      	str	r4, [r0, #0]
 80087a2:	60c4      	str	r4, [r0, #12]
 80087a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80087a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80087ac:	b94c      	cbnz	r4, 80087c2 <__pow5mult+0x66>
 80087ae:	f240 2171 	movw	r1, #625	; 0x271
 80087b2:	4630      	mov	r0, r6
 80087b4:	f7ff ff16 	bl	80085e4 <__i2b>
 80087b8:	2300      	movs	r3, #0
 80087ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80087be:	4604      	mov	r4, r0
 80087c0:	6003      	str	r3, [r0, #0]
 80087c2:	f04f 0900 	mov.w	r9, #0
 80087c6:	07eb      	lsls	r3, r5, #31
 80087c8:	d50a      	bpl.n	80087e0 <__pow5mult+0x84>
 80087ca:	4639      	mov	r1, r7
 80087cc:	4622      	mov	r2, r4
 80087ce:	4630      	mov	r0, r6
 80087d0:	f7ff ff1e 	bl	8008610 <__multiply>
 80087d4:	4639      	mov	r1, r7
 80087d6:	4680      	mov	r8, r0
 80087d8:	4630      	mov	r0, r6
 80087da:	f7ff fe47 	bl	800846c <_Bfree>
 80087de:	4647      	mov	r7, r8
 80087e0:	106d      	asrs	r5, r5, #1
 80087e2:	d00b      	beq.n	80087fc <__pow5mult+0xa0>
 80087e4:	6820      	ldr	r0, [r4, #0]
 80087e6:	b938      	cbnz	r0, 80087f8 <__pow5mult+0x9c>
 80087e8:	4622      	mov	r2, r4
 80087ea:	4621      	mov	r1, r4
 80087ec:	4630      	mov	r0, r6
 80087ee:	f7ff ff0f 	bl	8008610 <__multiply>
 80087f2:	6020      	str	r0, [r4, #0]
 80087f4:	f8c0 9000 	str.w	r9, [r0]
 80087f8:	4604      	mov	r4, r0
 80087fa:	e7e4      	b.n	80087c6 <__pow5mult+0x6a>
 80087fc:	4638      	mov	r0, r7
 80087fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008802:	bf00      	nop
 8008804:	080096f0 	.word	0x080096f0
 8008808:	080094b6 	.word	0x080094b6
 800880c:	080095a0 	.word	0x080095a0

08008810 <__lshift>:
 8008810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008814:	460c      	mov	r4, r1
 8008816:	6849      	ldr	r1, [r1, #4]
 8008818:	6923      	ldr	r3, [r4, #16]
 800881a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800881e:	68a3      	ldr	r3, [r4, #8]
 8008820:	4607      	mov	r7, r0
 8008822:	4691      	mov	r9, r2
 8008824:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008828:	f108 0601 	add.w	r6, r8, #1
 800882c:	42b3      	cmp	r3, r6
 800882e:	db0b      	blt.n	8008848 <__lshift+0x38>
 8008830:	4638      	mov	r0, r7
 8008832:	f7ff fddb 	bl	80083ec <_Balloc>
 8008836:	4605      	mov	r5, r0
 8008838:	b948      	cbnz	r0, 800884e <__lshift+0x3e>
 800883a:	4602      	mov	r2, r0
 800883c:	4b28      	ldr	r3, [pc, #160]	; (80088e0 <__lshift+0xd0>)
 800883e:	4829      	ldr	r0, [pc, #164]	; (80088e4 <__lshift+0xd4>)
 8008840:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008844:	f7fd fdfa 	bl	800643c <__assert_func>
 8008848:	3101      	adds	r1, #1
 800884a:	005b      	lsls	r3, r3, #1
 800884c:	e7ee      	b.n	800882c <__lshift+0x1c>
 800884e:	2300      	movs	r3, #0
 8008850:	f100 0114 	add.w	r1, r0, #20
 8008854:	f100 0210 	add.w	r2, r0, #16
 8008858:	4618      	mov	r0, r3
 800885a:	4553      	cmp	r3, sl
 800885c:	db33      	blt.n	80088c6 <__lshift+0xb6>
 800885e:	6920      	ldr	r0, [r4, #16]
 8008860:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008864:	f104 0314 	add.w	r3, r4, #20
 8008868:	f019 091f 	ands.w	r9, r9, #31
 800886c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008870:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008874:	d02b      	beq.n	80088ce <__lshift+0xbe>
 8008876:	f1c9 0e20 	rsb	lr, r9, #32
 800887a:	468a      	mov	sl, r1
 800887c:	2200      	movs	r2, #0
 800887e:	6818      	ldr	r0, [r3, #0]
 8008880:	fa00 f009 	lsl.w	r0, r0, r9
 8008884:	4302      	orrs	r2, r0
 8008886:	f84a 2b04 	str.w	r2, [sl], #4
 800888a:	f853 2b04 	ldr.w	r2, [r3], #4
 800888e:	459c      	cmp	ip, r3
 8008890:	fa22 f20e 	lsr.w	r2, r2, lr
 8008894:	d8f3      	bhi.n	800887e <__lshift+0x6e>
 8008896:	ebac 0304 	sub.w	r3, ip, r4
 800889a:	3b15      	subs	r3, #21
 800889c:	f023 0303 	bic.w	r3, r3, #3
 80088a0:	3304      	adds	r3, #4
 80088a2:	f104 0015 	add.w	r0, r4, #21
 80088a6:	4584      	cmp	ip, r0
 80088a8:	bf38      	it	cc
 80088aa:	2304      	movcc	r3, #4
 80088ac:	50ca      	str	r2, [r1, r3]
 80088ae:	b10a      	cbz	r2, 80088b4 <__lshift+0xa4>
 80088b0:	f108 0602 	add.w	r6, r8, #2
 80088b4:	3e01      	subs	r6, #1
 80088b6:	4638      	mov	r0, r7
 80088b8:	612e      	str	r6, [r5, #16]
 80088ba:	4621      	mov	r1, r4
 80088bc:	f7ff fdd6 	bl	800846c <_Bfree>
 80088c0:	4628      	mov	r0, r5
 80088c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80088ca:	3301      	adds	r3, #1
 80088cc:	e7c5      	b.n	800885a <__lshift+0x4a>
 80088ce:	3904      	subs	r1, #4
 80088d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80088d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80088d8:	459c      	cmp	ip, r3
 80088da:	d8f9      	bhi.n	80088d0 <__lshift+0xc0>
 80088dc:	e7ea      	b.n	80088b4 <__lshift+0xa4>
 80088de:	bf00      	nop
 80088e0:	0800952c 	.word	0x0800952c
 80088e4:	080095a0 	.word	0x080095a0

080088e8 <__mcmp>:
 80088e8:	b530      	push	{r4, r5, lr}
 80088ea:	6902      	ldr	r2, [r0, #16]
 80088ec:	690c      	ldr	r4, [r1, #16]
 80088ee:	1b12      	subs	r2, r2, r4
 80088f0:	d10e      	bne.n	8008910 <__mcmp+0x28>
 80088f2:	f100 0314 	add.w	r3, r0, #20
 80088f6:	3114      	adds	r1, #20
 80088f8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80088fc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008900:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008904:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008908:	42a5      	cmp	r5, r4
 800890a:	d003      	beq.n	8008914 <__mcmp+0x2c>
 800890c:	d305      	bcc.n	800891a <__mcmp+0x32>
 800890e:	2201      	movs	r2, #1
 8008910:	4610      	mov	r0, r2
 8008912:	bd30      	pop	{r4, r5, pc}
 8008914:	4283      	cmp	r3, r0
 8008916:	d3f3      	bcc.n	8008900 <__mcmp+0x18>
 8008918:	e7fa      	b.n	8008910 <__mcmp+0x28>
 800891a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800891e:	e7f7      	b.n	8008910 <__mcmp+0x28>

08008920 <__mdiff>:
 8008920:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008924:	460c      	mov	r4, r1
 8008926:	4606      	mov	r6, r0
 8008928:	4611      	mov	r1, r2
 800892a:	4620      	mov	r0, r4
 800892c:	4617      	mov	r7, r2
 800892e:	f7ff ffdb 	bl	80088e8 <__mcmp>
 8008932:	1e05      	subs	r5, r0, #0
 8008934:	d110      	bne.n	8008958 <__mdiff+0x38>
 8008936:	4629      	mov	r1, r5
 8008938:	4630      	mov	r0, r6
 800893a:	f7ff fd57 	bl	80083ec <_Balloc>
 800893e:	b930      	cbnz	r0, 800894e <__mdiff+0x2e>
 8008940:	4b39      	ldr	r3, [pc, #228]	; (8008a28 <__mdiff+0x108>)
 8008942:	4602      	mov	r2, r0
 8008944:	f240 2132 	movw	r1, #562	; 0x232
 8008948:	4838      	ldr	r0, [pc, #224]	; (8008a2c <__mdiff+0x10c>)
 800894a:	f7fd fd77 	bl	800643c <__assert_func>
 800894e:	2301      	movs	r3, #1
 8008950:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008954:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008958:	bfa4      	itt	ge
 800895a:	463b      	movge	r3, r7
 800895c:	4627      	movge	r7, r4
 800895e:	4630      	mov	r0, r6
 8008960:	6879      	ldr	r1, [r7, #4]
 8008962:	bfa6      	itte	ge
 8008964:	461c      	movge	r4, r3
 8008966:	2500      	movge	r5, #0
 8008968:	2501      	movlt	r5, #1
 800896a:	f7ff fd3f 	bl	80083ec <_Balloc>
 800896e:	b920      	cbnz	r0, 800897a <__mdiff+0x5a>
 8008970:	4b2d      	ldr	r3, [pc, #180]	; (8008a28 <__mdiff+0x108>)
 8008972:	4602      	mov	r2, r0
 8008974:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008978:	e7e6      	b.n	8008948 <__mdiff+0x28>
 800897a:	693e      	ldr	r6, [r7, #16]
 800897c:	60c5      	str	r5, [r0, #12]
 800897e:	6925      	ldr	r5, [r4, #16]
 8008980:	f107 0114 	add.w	r1, r7, #20
 8008984:	f104 0914 	add.w	r9, r4, #20
 8008988:	f100 0e14 	add.w	lr, r0, #20
 800898c:	f107 0210 	add.w	r2, r7, #16
 8008990:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008994:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008998:	46f2      	mov	sl, lr
 800899a:	2700      	movs	r7, #0
 800899c:	f859 3b04 	ldr.w	r3, [r9], #4
 80089a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80089a4:	fa1f f883 	uxth.w	r8, r3
 80089a8:	fa17 f78b 	uxtah	r7, r7, fp
 80089ac:	0c1b      	lsrs	r3, r3, #16
 80089ae:	eba7 0808 	sub.w	r8, r7, r8
 80089b2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80089b6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80089ba:	fa1f f888 	uxth.w	r8, r8
 80089be:	141f      	asrs	r7, r3, #16
 80089c0:	454d      	cmp	r5, r9
 80089c2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80089c6:	f84a 3b04 	str.w	r3, [sl], #4
 80089ca:	d8e7      	bhi.n	800899c <__mdiff+0x7c>
 80089cc:	1b2b      	subs	r3, r5, r4
 80089ce:	3b15      	subs	r3, #21
 80089d0:	f023 0303 	bic.w	r3, r3, #3
 80089d4:	3304      	adds	r3, #4
 80089d6:	3415      	adds	r4, #21
 80089d8:	42a5      	cmp	r5, r4
 80089da:	bf38      	it	cc
 80089dc:	2304      	movcc	r3, #4
 80089de:	4419      	add	r1, r3
 80089e0:	4473      	add	r3, lr
 80089e2:	469e      	mov	lr, r3
 80089e4:	460d      	mov	r5, r1
 80089e6:	4565      	cmp	r5, ip
 80089e8:	d30e      	bcc.n	8008a08 <__mdiff+0xe8>
 80089ea:	f10c 0203 	add.w	r2, ip, #3
 80089ee:	1a52      	subs	r2, r2, r1
 80089f0:	f022 0203 	bic.w	r2, r2, #3
 80089f4:	3903      	subs	r1, #3
 80089f6:	458c      	cmp	ip, r1
 80089f8:	bf38      	it	cc
 80089fa:	2200      	movcc	r2, #0
 80089fc:	441a      	add	r2, r3
 80089fe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008a02:	b17b      	cbz	r3, 8008a24 <__mdiff+0x104>
 8008a04:	6106      	str	r6, [r0, #16]
 8008a06:	e7a5      	b.n	8008954 <__mdiff+0x34>
 8008a08:	f855 8b04 	ldr.w	r8, [r5], #4
 8008a0c:	fa17 f488 	uxtah	r4, r7, r8
 8008a10:	1422      	asrs	r2, r4, #16
 8008a12:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008a16:	b2a4      	uxth	r4, r4
 8008a18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008a1c:	f84e 4b04 	str.w	r4, [lr], #4
 8008a20:	1417      	asrs	r7, r2, #16
 8008a22:	e7e0      	b.n	80089e6 <__mdiff+0xc6>
 8008a24:	3e01      	subs	r6, #1
 8008a26:	e7ea      	b.n	80089fe <__mdiff+0xde>
 8008a28:	0800952c 	.word	0x0800952c
 8008a2c:	080095a0 	.word	0x080095a0

08008a30 <__d2b>:
 8008a30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a34:	4689      	mov	r9, r1
 8008a36:	2101      	movs	r1, #1
 8008a38:	ec57 6b10 	vmov	r6, r7, d0
 8008a3c:	4690      	mov	r8, r2
 8008a3e:	f7ff fcd5 	bl	80083ec <_Balloc>
 8008a42:	4604      	mov	r4, r0
 8008a44:	b930      	cbnz	r0, 8008a54 <__d2b+0x24>
 8008a46:	4602      	mov	r2, r0
 8008a48:	4b25      	ldr	r3, [pc, #148]	; (8008ae0 <__d2b+0xb0>)
 8008a4a:	4826      	ldr	r0, [pc, #152]	; (8008ae4 <__d2b+0xb4>)
 8008a4c:	f240 310a 	movw	r1, #778	; 0x30a
 8008a50:	f7fd fcf4 	bl	800643c <__assert_func>
 8008a54:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008a58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008a5c:	bb35      	cbnz	r5, 8008aac <__d2b+0x7c>
 8008a5e:	2e00      	cmp	r6, #0
 8008a60:	9301      	str	r3, [sp, #4]
 8008a62:	d028      	beq.n	8008ab6 <__d2b+0x86>
 8008a64:	4668      	mov	r0, sp
 8008a66:	9600      	str	r6, [sp, #0]
 8008a68:	f7ff fd8c 	bl	8008584 <__lo0bits>
 8008a6c:	9900      	ldr	r1, [sp, #0]
 8008a6e:	b300      	cbz	r0, 8008ab2 <__d2b+0x82>
 8008a70:	9a01      	ldr	r2, [sp, #4]
 8008a72:	f1c0 0320 	rsb	r3, r0, #32
 8008a76:	fa02 f303 	lsl.w	r3, r2, r3
 8008a7a:	430b      	orrs	r3, r1
 8008a7c:	40c2      	lsrs	r2, r0
 8008a7e:	6163      	str	r3, [r4, #20]
 8008a80:	9201      	str	r2, [sp, #4]
 8008a82:	9b01      	ldr	r3, [sp, #4]
 8008a84:	61a3      	str	r3, [r4, #24]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	bf14      	ite	ne
 8008a8a:	2202      	movne	r2, #2
 8008a8c:	2201      	moveq	r2, #1
 8008a8e:	6122      	str	r2, [r4, #16]
 8008a90:	b1d5      	cbz	r5, 8008ac8 <__d2b+0x98>
 8008a92:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008a96:	4405      	add	r5, r0
 8008a98:	f8c9 5000 	str.w	r5, [r9]
 8008a9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008aa0:	f8c8 0000 	str.w	r0, [r8]
 8008aa4:	4620      	mov	r0, r4
 8008aa6:	b003      	add	sp, #12
 8008aa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008aac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ab0:	e7d5      	b.n	8008a5e <__d2b+0x2e>
 8008ab2:	6161      	str	r1, [r4, #20]
 8008ab4:	e7e5      	b.n	8008a82 <__d2b+0x52>
 8008ab6:	a801      	add	r0, sp, #4
 8008ab8:	f7ff fd64 	bl	8008584 <__lo0bits>
 8008abc:	9b01      	ldr	r3, [sp, #4]
 8008abe:	6163      	str	r3, [r4, #20]
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	6122      	str	r2, [r4, #16]
 8008ac4:	3020      	adds	r0, #32
 8008ac6:	e7e3      	b.n	8008a90 <__d2b+0x60>
 8008ac8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008acc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008ad0:	f8c9 0000 	str.w	r0, [r9]
 8008ad4:	6918      	ldr	r0, [r3, #16]
 8008ad6:	f7ff fd35 	bl	8008544 <__hi0bits>
 8008ada:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008ade:	e7df      	b.n	8008aa0 <__d2b+0x70>
 8008ae0:	0800952c 	.word	0x0800952c
 8008ae4:	080095a0 	.word	0x080095a0

08008ae8 <_calloc_r>:
 8008ae8:	b513      	push	{r0, r1, r4, lr}
 8008aea:	434a      	muls	r2, r1
 8008aec:	4611      	mov	r1, r2
 8008aee:	9201      	str	r2, [sp, #4]
 8008af0:	f000 f85a 	bl	8008ba8 <_malloc_r>
 8008af4:	4604      	mov	r4, r0
 8008af6:	b118      	cbz	r0, 8008b00 <_calloc_r+0x18>
 8008af8:	9a01      	ldr	r2, [sp, #4]
 8008afa:	2100      	movs	r1, #0
 8008afc:	f7fd fd06 	bl	800650c <memset>
 8008b00:	4620      	mov	r0, r4
 8008b02:	b002      	add	sp, #8
 8008b04:	bd10      	pop	{r4, pc}
	...

08008b08 <_free_r>:
 8008b08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b0a:	2900      	cmp	r1, #0
 8008b0c:	d048      	beq.n	8008ba0 <_free_r+0x98>
 8008b0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b12:	9001      	str	r0, [sp, #4]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f1a1 0404 	sub.w	r4, r1, #4
 8008b1a:	bfb8      	it	lt
 8008b1c:	18e4      	addlt	r4, r4, r3
 8008b1e:	f000 fb1f 	bl	8009160 <__malloc_lock>
 8008b22:	4a20      	ldr	r2, [pc, #128]	; (8008ba4 <_free_r+0x9c>)
 8008b24:	9801      	ldr	r0, [sp, #4]
 8008b26:	6813      	ldr	r3, [r2, #0]
 8008b28:	4615      	mov	r5, r2
 8008b2a:	b933      	cbnz	r3, 8008b3a <_free_r+0x32>
 8008b2c:	6063      	str	r3, [r4, #4]
 8008b2e:	6014      	str	r4, [r2, #0]
 8008b30:	b003      	add	sp, #12
 8008b32:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b36:	f000 bb19 	b.w	800916c <__malloc_unlock>
 8008b3a:	42a3      	cmp	r3, r4
 8008b3c:	d90b      	bls.n	8008b56 <_free_r+0x4e>
 8008b3e:	6821      	ldr	r1, [r4, #0]
 8008b40:	1862      	adds	r2, r4, r1
 8008b42:	4293      	cmp	r3, r2
 8008b44:	bf04      	itt	eq
 8008b46:	681a      	ldreq	r2, [r3, #0]
 8008b48:	685b      	ldreq	r3, [r3, #4]
 8008b4a:	6063      	str	r3, [r4, #4]
 8008b4c:	bf04      	itt	eq
 8008b4e:	1852      	addeq	r2, r2, r1
 8008b50:	6022      	streq	r2, [r4, #0]
 8008b52:	602c      	str	r4, [r5, #0]
 8008b54:	e7ec      	b.n	8008b30 <_free_r+0x28>
 8008b56:	461a      	mov	r2, r3
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	b10b      	cbz	r3, 8008b60 <_free_r+0x58>
 8008b5c:	42a3      	cmp	r3, r4
 8008b5e:	d9fa      	bls.n	8008b56 <_free_r+0x4e>
 8008b60:	6811      	ldr	r1, [r2, #0]
 8008b62:	1855      	adds	r5, r2, r1
 8008b64:	42a5      	cmp	r5, r4
 8008b66:	d10b      	bne.n	8008b80 <_free_r+0x78>
 8008b68:	6824      	ldr	r4, [r4, #0]
 8008b6a:	4421      	add	r1, r4
 8008b6c:	1854      	adds	r4, r2, r1
 8008b6e:	42a3      	cmp	r3, r4
 8008b70:	6011      	str	r1, [r2, #0]
 8008b72:	d1dd      	bne.n	8008b30 <_free_r+0x28>
 8008b74:	681c      	ldr	r4, [r3, #0]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	6053      	str	r3, [r2, #4]
 8008b7a:	4421      	add	r1, r4
 8008b7c:	6011      	str	r1, [r2, #0]
 8008b7e:	e7d7      	b.n	8008b30 <_free_r+0x28>
 8008b80:	d902      	bls.n	8008b88 <_free_r+0x80>
 8008b82:	230c      	movs	r3, #12
 8008b84:	6003      	str	r3, [r0, #0]
 8008b86:	e7d3      	b.n	8008b30 <_free_r+0x28>
 8008b88:	6825      	ldr	r5, [r4, #0]
 8008b8a:	1961      	adds	r1, r4, r5
 8008b8c:	428b      	cmp	r3, r1
 8008b8e:	bf04      	itt	eq
 8008b90:	6819      	ldreq	r1, [r3, #0]
 8008b92:	685b      	ldreq	r3, [r3, #4]
 8008b94:	6063      	str	r3, [r4, #4]
 8008b96:	bf04      	itt	eq
 8008b98:	1949      	addeq	r1, r1, r5
 8008b9a:	6021      	streq	r1, [r4, #0]
 8008b9c:	6054      	str	r4, [r2, #4]
 8008b9e:	e7c7      	b.n	8008b30 <_free_r+0x28>
 8008ba0:	b003      	add	sp, #12
 8008ba2:	bd30      	pop	{r4, r5, pc}
 8008ba4:	20002e14 	.word	0x20002e14

08008ba8 <_malloc_r>:
 8008ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008baa:	1ccd      	adds	r5, r1, #3
 8008bac:	f025 0503 	bic.w	r5, r5, #3
 8008bb0:	3508      	adds	r5, #8
 8008bb2:	2d0c      	cmp	r5, #12
 8008bb4:	bf38      	it	cc
 8008bb6:	250c      	movcc	r5, #12
 8008bb8:	2d00      	cmp	r5, #0
 8008bba:	4606      	mov	r6, r0
 8008bbc:	db01      	blt.n	8008bc2 <_malloc_r+0x1a>
 8008bbe:	42a9      	cmp	r1, r5
 8008bc0:	d903      	bls.n	8008bca <_malloc_r+0x22>
 8008bc2:	230c      	movs	r3, #12
 8008bc4:	6033      	str	r3, [r6, #0]
 8008bc6:	2000      	movs	r0, #0
 8008bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bca:	f000 fac9 	bl	8009160 <__malloc_lock>
 8008bce:	4921      	ldr	r1, [pc, #132]	; (8008c54 <_malloc_r+0xac>)
 8008bd0:	680a      	ldr	r2, [r1, #0]
 8008bd2:	4614      	mov	r4, r2
 8008bd4:	b99c      	cbnz	r4, 8008bfe <_malloc_r+0x56>
 8008bd6:	4f20      	ldr	r7, [pc, #128]	; (8008c58 <_malloc_r+0xb0>)
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	b923      	cbnz	r3, 8008be6 <_malloc_r+0x3e>
 8008bdc:	4621      	mov	r1, r4
 8008bde:	4630      	mov	r0, r6
 8008be0:	f000 f9be 	bl	8008f60 <_sbrk_r>
 8008be4:	6038      	str	r0, [r7, #0]
 8008be6:	4629      	mov	r1, r5
 8008be8:	4630      	mov	r0, r6
 8008bea:	f000 f9b9 	bl	8008f60 <_sbrk_r>
 8008bee:	1c43      	adds	r3, r0, #1
 8008bf0:	d123      	bne.n	8008c3a <_malloc_r+0x92>
 8008bf2:	230c      	movs	r3, #12
 8008bf4:	6033      	str	r3, [r6, #0]
 8008bf6:	4630      	mov	r0, r6
 8008bf8:	f000 fab8 	bl	800916c <__malloc_unlock>
 8008bfc:	e7e3      	b.n	8008bc6 <_malloc_r+0x1e>
 8008bfe:	6823      	ldr	r3, [r4, #0]
 8008c00:	1b5b      	subs	r3, r3, r5
 8008c02:	d417      	bmi.n	8008c34 <_malloc_r+0x8c>
 8008c04:	2b0b      	cmp	r3, #11
 8008c06:	d903      	bls.n	8008c10 <_malloc_r+0x68>
 8008c08:	6023      	str	r3, [r4, #0]
 8008c0a:	441c      	add	r4, r3
 8008c0c:	6025      	str	r5, [r4, #0]
 8008c0e:	e004      	b.n	8008c1a <_malloc_r+0x72>
 8008c10:	6863      	ldr	r3, [r4, #4]
 8008c12:	42a2      	cmp	r2, r4
 8008c14:	bf0c      	ite	eq
 8008c16:	600b      	streq	r3, [r1, #0]
 8008c18:	6053      	strne	r3, [r2, #4]
 8008c1a:	4630      	mov	r0, r6
 8008c1c:	f000 faa6 	bl	800916c <__malloc_unlock>
 8008c20:	f104 000b 	add.w	r0, r4, #11
 8008c24:	1d23      	adds	r3, r4, #4
 8008c26:	f020 0007 	bic.w	r0, r0, #7
 8008c2a:	1ac2      	subs	r2, r0, r3
 8008c2c:	d0cc      	beq.n	8008bc8 <_malloc_r+0x20>
 8008c2e:	1a1b      	subs	r3, r3, r0
 8008c30:	50a3      	str	r3, [r4, r2]
 8008c32:	e7c9      	b.n	8008bc8 <_malloc_r+0x20>
 8008c34:	4622      	mov	r2, r4
 8008c36:	6864      	ldr	r4, [r4, #4]
 8008c38:	e7cc      	b.n	8008bd4 <_malloc_r+0x2c>
 8008c3a:	1cc4      	adds	r4, r0, #3
 8008c3c:	f024 0403 	bic.w	r4, r4, #3
 8008c40:	42a0      	cmp	r0, r4
 8008c42:	d0e3      	beq.n	8008c0c <_malloc_r+0x64>
 8008c44:	1a21      	subs	r1, r4, r0
 8008c46:	4630      	mov	r0, r6
 8008c48:	f000 f98a 	bl	8008f60 <_sbrk_r>
 8008c4c:	3001      	adds	r0, #1
 8008c4e:	d1dd      	bne.n	8008c0c <_malloc_r+0x64>
 8008c50:	e7cf      	b.n	8008bf2 <_malloc_r+0x4a>
 8008c52:	bf00      	nop
 8008c54:	20002e14 	.word	0x20002e14
 8008c58:	20002e18 	.word	0x20002e18

08008c5c <_realloc_r>:
 8008c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c5e:	4607      	mov	r7, r0
 8008c60:	4614      	mov	r4, r2
 8008c62:	460e      	mov	r6, r1
 8008c64:	b921      	cbnz	r1, 8008c70 <_realloc_r+0x14>
 8008c66:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008c6a:	4611      	mov	r1, r2
 8008c6c:	f7ff bf9c 	b.w	8008ba8 <_malloc_r>
 8008c70:	b922      	cbnz	r2, 8008c7c <_realloc_r+0x20>
 8008c72:	f7ff ff49 	bl	8008b08 <_free_r>
 8008c76:	4625      	mov	r5, r4
 8008c78:	4628      	mov	r0, r5
 8008c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c7c:	f000 fa7c 	bl	8009178 <_malloc_usable_size_r>
 8008c80:	42a0      	cmp	r0, r4
 8008c82:	d20f      	bcs.n	8008ca4 <_realloc_r+0x48>
 8008c84:	4621      	mov	r1, r4
 8008c86:	4638      	mov	r0, r7
 8008c88:	f7ff ff8e 	bl	8008ba8 <_malloc_r>
 8008c8c:	4605      	mov	r5, r0
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	d0f2      	beq.n	8008c78 <_realloc_r+0x1c>
 8008c92:	4631      	mov	r1, r6
 8008c94:	4622      	mov	r2, r4
 8008c96:	f7fd fc2b 	bl	80064f0 <memcpy>
 8008c9a:	4631      	mov	r1, r6
 8008c9c:	4638      	mov	r0, r7
 8008c9e:	f7ff ff33 	bl	8008b08 <_free_r>
 8008ca2:	e7e9      	b.n	8008c78 <_realloc_r+0x1c>
 8008ca4:	4635      	mov	r5, r6
 8008ca6:	e7e7      	b.n	8008c78 <_realloc_r+0x1c>

08008ca8 <__ssputs_r>:
 8008ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cac:	688e      	ldr	r6, [r1, #8]
 8008cae:	429e      	cmp	r6, r3
 8008cb0:	4682      	mov	sl, r0
 8008cb2:	460c      	mov	r4, r1
 8008cb4:	4690      	mov	r8, r2
 8008cb6:	461f      	mov	r7, r3
 8008cb8:	d838      	bhi.n	8008d2c <__ssputs_r+0x84>
 8008cba:	898a      	ldrh	r2, [r1, #12]
 8008cbc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008cc0:	d032      	beq.n	8008d28 <__ssputs_r+0x80>
 8008cc2:	6825      	ldr	r5, [r4, #0]
 8008cc4:	6909      	ldr	r1, [r1, #16]
 8008cc6:	eba5 0901 	sub.w	r9, r5, r1
 8008cca:	6965      	ldr	r5, [r4, #20]
 8008ccc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008cd0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008cd4:	3301      	adds	r3, #1
 8008cd6:	444b      	add	r3, r9
 8008cd8:	106d      	asrs	r5, r5, #1
 8008cda:	429d      	cmp	r5, r3
 8008cdc:	bf38      	it	cc
 8008cde:	461d      	movcc	r5, r3
 8008ce0:	0553      	lsls	r3, r2, #21
 8008ce2:	d531      	bpl.n	8008d48 <__ssputs_r+0xa0>
 8008ce4:	4629      	mov	r1, r5
 8008ce6:	f7ff ff5f 	bl	8008ba8 <_malloc_r>
 8008cea:	4606      	mov	r6, r0
 8008cec:	b950      	cbnz	r0, 8008d04 <__ssputs_r+0x5c>
 8008cee:	230c      	movs	r3, #12
 8008cf0:	f8ca 3000 	str.w	r3, [sl]
 8008cf4:	89a3      	ldrh	r3, [r4, #12]
 8008cf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cfa:	81a3      	strh	r3, [r4, #12]
 8008cfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d04:	6921      	ldr	r1, [r4, #16]
 8008d06:	464a      	mov	r2, r9
 8008d08:	f7fd fbf2 	bl	80064f0 <memcpy>
 8008d0c:	89a3      	ldrh	r3, [r4, #12]
 8008d0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d16:	81a3      	strh	r3, [r4, #12]
 8008d18:	6126      	str	r6, [r4, #16]
 8008d1a:	6165      	str	r5, [r4, #20]
 8008d1c:	444e      	add	r6, r9
 8008d1e:	eba5 0509 	sub.w	r5, r5, r9
 8008d22:	6026      	str	r6, [r4, #0]
 8008d24:	60a5      	str	r5, [r4, #8]
 8008d26:	463e      	mov	r6, r7
 8008d28:	42be      	cmp	r6, r7
 8008d2a:	d900      	bls.n	8008d2e <__ssputs_r+0x86>
 8008d2c:	463e      	mov	r6, r7
 8008d2e:	4632      	mov	r2, r6
 8008d30:	6820      	ldr	r0, [r4, #0]
 8008d32:	4641      	mov	r1, r8
 8008d34:	f7ff fb40 	bl	80083b8 <memmove>
 8008d38:	68a3      	ldr	r3, [r4, #8]
 8008d3a:	6822      	ldr	r2, [r4, #0]
 8008d3c:	1b9b      	subs	r3, r3, r6
 8008d3e:	4432      	add	r2, r6
 8008d40:	60a3      	str	r3, [r4, #8]
 8008d42:	6022      	str	r2, [r4, #0]
 8008d44:	2000      	movs	r0, #0
 8008d46:	e7db      	b.n	8008d00 <__ssputs_r+0x58>
 8008d48:	462a      	mov	r2, r5
 8008d4a:	f7ff ff87 	bl	8008c5c <_realloc_r>
 8008d4e:	4606      	mov	r6, r0
 8008d50:	2800      	cmp	r0, #0
 8008d52:	d1e1      	bne.n	8008d18 <__ssputs_r+0x70>
 8008d54:	6921      	ldr	r1, [r4, #16]
 8008d56:	4650      	mov	r0, sl
 8008d58:	f7ff fed6 	bl	8008b08 <_free_r>
 8008d5c:	e7c7      	b.n	8008cee <__ssputs_r+0x46>
	...

08008d60 <_svfiprintf_r>:
 8008d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d64:	4698      	mov	r8, r3
 8008d66:	898b      	ldrh	r3, [r1, #12]
 8008d68:	061b      	lsls	r3, r3, #24
 8008d6a:	b09d      	sub	sp, #116	; 0x74
 8008d6c:	4607      	mov	r7, r0
 8008d6e:	460d      	mov	r5, r1
 8008d70:	4614      	mov	r4, r2
 8008d72:	d50e      	bpl.n	8008d92 <_svfiprintf_r+0x32>
 8008d74:	690b      	ldr	r3, [r1, #16]
 8008d76:	b963      	cbnz	r3, 8008d92 <_svfiprintf_r+0x32>
 8008d78:	2140      	movs	r1, #64	; 0x40
 8008d7a:	f7ff ff15 	bl	8008ba8 <_malloc_r>
 8008d7e:	6028      	str	r0, [r5, #0]
 8008d80:	6128      	str	r0, [r5, #16]
 8008d82:	b920      	cbnz	r0, 8008d8e <_svfiprintf_r+0x2e>
 8008d84:	230c      	movs	r3, #12
 8008d86:	603b      	str	r3, [r7, #0]
 8008d88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d8c:	e0d1      	b.n	8008f32 <_svfiprintf_r+0x1d2>
 8008d8e:	2340      	movs	r3, #64	; 0x40
 8008d90:	616b      	str	r3, [r5, #20]
 8008d92:	2300      	movs	r3, #0
 8008d94:	9309      	str	r3, [sp, #36]	; 0x24
 8008d96:	2320      	movs	r3, #32
 8008d98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008da0:	2330      	movs	r3, #48	; 0x30
 8008da2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008f4c <_svfiprintf_r+0x1ec>
 8008da6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008daa:	f04f 0901 	mov.w	r9, #1
 8008dae:	4623      	mov	r3, r4
 8008db0:	469a      	mov	sl, r3
 8008db2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008db6:	b10a      	cbz	r2, 8008dbc <_svfiprintf_r+0x5c>
 8008db8:	2a25      	cmp	r2, #37	; 0x25
 8008dba:	d1f9      	bne.n	8008db0 <_svfiprintf_r+0x50>
 8008dbc:	ebba 0b04 	subs.w	fp, sl, r4
 8008dc0:	d00b      	beq.n	8008dda <_svfiprintf_r+0x7a>
 8008dc2:	465b      	mov	r3, fp
 8008dc4:	4622      	mov	r2, r4
 8008dc6:	4629      	mov	r1, r5
 8008dc8:	4638      	mov	r0, r7
 8008dca:	f7ff ff6d 	bl	8008ca8 <__ssputs_r>
 8008dce:	3001      	adds	r0, #1
 8008dd0:	f000 80aa 	beq.w	8008f28 <_svfiprintf_r+0x1c8>
 8008dd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008dd6:	445a      	add	r2, fp
 8008dd8:	9209      	str	r2, [sp, #36]	; 0x24
 8008dda:	f89a 3000 	ldrb.w	r3, [sl]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	f000 80a2 	beq.w	8008f28 <_svfiprintf_r+0x1c8>
 8008de4:	2300      	movs	r3, #0
 8008de6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008dea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008dee:	f10a 0a01 	add.w	sl, sl, #1
 8008df2:	9304      	str	r3, [sp, #16]
 8008df4:	9307      	str	r3, [sp, #28]
 8008df6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008dfa:	931a      	str	r3, [sp, #104]	; 0x68
 8008dfc:	4654      	mov	r4, sl
 8008dfe:	2205      	movs	r2, #5
 8008e00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e04:	4851      	ldr	r0, [pc, #324]	; (8008f4c <_svfiprintf_r+0x1ec>)
 8008e06:	f7f7 f9eb 	bl	80001e0 <memchr>
 8008e0a:	9a04      	ldr	r2, [sp, #16]
 8008e0c:	b9d8      	cbnz	r0, 8008e46 <_svfiprintf_r+0xe6>
 8008e0e:	06d0      	lsls	r0, r2, #27
 8008e10:	bf44      	itt	mi
 8008e12:	2320      	movmi	r3, #32
 8008e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e18:	0711      	lsls	r1, r2, #28
 8008e1a:	bf44      	itt	mi
 8008e1c:	232b      	movmi	r3, #43	; 0x2b
 8008e1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e22:	f89a 3000 	ldrb.w	r3, [sl]
 8008e26:	2b2a      	cmp	r3, #42	; 0x2a
 8008e28:	d015      	beq.n	8008e56 <_svfiprintf_r+0xf6>
 8008e2a:	9a07      	ldr	r2, [sp, #28]
 8008e2c:	4654      	mov	r4, sl
 8008e2e:	2000      	movs	r0, #0
 8008e30:	f04f 0c0a 	mov.w	ip, #10
 8008e34:	4621      	mov	r1, r4
 8008e36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e3a:	3b30      	subs	r3, #48	; 0x30
 8008e3c:	2b09      	cmp	r3, #9
 8008e3e:	d94e      	bls.n	8008ede <_svfiprintf_r+0x17e>
 8008e40:	b1b0      	cbz	r0, 8008e70 <_svfiprintf_r+0x110>
 8008e42:	9207      	str	r2, [sp, #28]
 8008e44:	e014      	b.n	8008e70 <_svfiprintf_r+0x110>
 8008e46:	eba0 0308 	sub.w	r3, r0, r8
 8008e4a:	fa09 f303 	lsl.w	r3, r9, r3
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	9304      	str	r3, [sp, #16]
 8008e52:	46a2      	mov	sl, r4
 8008e54:	e7d2      	b.n	8008dfc <_svfiprintf_r+0x9c>
 8008e56:	9b03      	ldr	r3, [sp, #12]
 8008e58:	1d19      	adds	r1, r3, #4
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	9103      	str	r1, [sp, #12]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	bfbb      	ittet	lt
 8008e62:	425b      	neglt	r3, r3
 8008e64:	f042 0202 	orrlt.w	r2, r2, #2
 8008e68:	9307      	strge	r3, [sp, #28]
 8008e6a:	9307      	strlt	r3, [sp, #28]
 8008e6c:	bfb8      	it	lt
 8008e6e:	9204      	strlt	r2, [sp, #16]
 8008e70:	7823      	ldrb	r3, [r4, #0]
 8008e72:	2b2e      	cmp	r3, #46	; 0x2e
 8008e74:	d10c      	bne.n	8008e90 <_svfiprintf_r+0x130>
 8008e76:	7863      	ldrb	r3, [r4, #1]
 8008e78:	2b2a      	cmp	r3, #42	; 0x2a
 8008e7a:	d135      	bne.n	8008ee8 <_svfiprintf_r+0x188>
 8008e7c:	9b03      	ldr	r3, [sp, #12]
 8008e7e:	1d1a      	adds	r2, r3, #4
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	9203      	str	r2, [sp, #12]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	bfb8      	it	lt
 8008e88:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008e8c:	3402      	adds	r4, #2
 8008e8e:	9305      	str	r3, [sp, #20]
 8008e90:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008f5c <_svfiprintf_r+0x1fc>
 8008e94:	7821      	ldrb	r1, [r4, #0]
 8008e96:	2203      	movs	r2, #3
 8008e98:	4650      	mov	r0, sl
 8008e9a:	f7f7 f9a1 	bl	80001e0 <memchr>
 8008e9e:	b140      	cbz	r0, 8008eb2 <_svfiprintf_r+0x152>
 8008ea0:	2340      	movs	r3, #64	; 0x40
 8008ea2:	eba0 000a 	sub.w	r0, r0, sl
 8008ea6:	fa03 f000 	lsl.w	r0, r3, r0
 8008eaa:	9b04      	ldr	r3, [sp, #16]
 8008eac:	4303      	orrs	r3, r0
 8008eae:	3401      	adds	r4, #1
 8008eb0:	9304      	str	r3, [sp, #16]
 8008eb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eb6:	4826      	ldr	r0, [pc, #152]	; (8008f50 <_svfiprintf_r+0x1f0>)
 8008eb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ebc:	2206      	movs	r2, #6
 8008ebe:	f7f7 f98f 	bl	80001e0 <memchr>
 8008ec2:	2800      	cmp	r0, #0
 8008ec4:	d038      	beq.n	8008f38 <_svfiprintf_r+0x1d8>
 8008ec6:	4b23      	ldr	r3, [pc, #140]	; (8008f54 <_svfiprintf_r+0x1f4>)
 8008ec8:	bb1b      	cbnz	r3, 8008f12 <_svfiprintf_r+0x1b2>
 8008eca:	9b03      	ldr	r3, [sp, #12]
 8008ecc:	3307      	adds	r3, #7
 8008ece:	f023 0307 	bic.w	r3, r3, #7
 8008ed2:	3308      	adds	r3, #8
 8008ed4:	9303      	str	r3, [sp, #12]
 8008ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ed8:	4433      	add	r3, r6
 8008eda:	9309      	str	r3, [sp, #36]	; 0x24
 8008edc:	e767      	b.n	8008dae <_svfiprintf_r+0x4e>
 8008ede:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ee2:	460c      	mov	r4, r1
 8008ee4:	2001      	movs	r0, #1
 8008ee6:	e7a5      	b.n	8008e34 <_svfiprintf_r+0xd4>
 8008ee8:	2300      	movs	r3, #0
 8008eea:	3401      	adds	r4, #1
 8008eec:	9305      	str	r3, [sp, #20]
 8008eee:	4619      	mov	r1, r3
 8008ef0:	f04f 0c0a 	mov.w	ip, #10
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008efa:	3a30      	subs	r2, #48	; 0x30
 8008efc:	2a09      	cmp	r2, #9
 8008efe:	d903      	bls.n	8008f08 <_svfiprintf_r+0x1a8>
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d0c5      	beq.n	8008e90 <_svfiprintf_r+0x130>
 8008f04:	9105      	str	r1, [sp, #20]
 8008f06:	e7c3      	b.n	8008e90 <_svfiprintf_r+0x130>
 8008f08:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f0c:	4604      	mov	r4, r0
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e7f0      	b.n	8008ef4 <_svfiprintf_r+0x194>
 8008f12:	ab03      	add	r3, sp, #12
 8008f14:	9300      	str	r3, [sp, #0]
 8008f16:	462a      	mov	r2, r5
 8008f18:	4b0f      	ldr	r3, [pc, #60]	; (8008f58 <_svfiprintf_r+0x1f8>)
 8008f1a:	a904      	add	r1, sp, #16
 8008f1c:	4638      	mov	r0, r7
 8008f1e:	f7fd fcf7 	bl	8006910 <_printf_float>
 8008f22:	1c42      	adds	r2, r0, #1
 8008f24:	4606      	mov	r6, r0
 8008f26:	d1d6      	bne.n	8008ed6 <_svfiprintf_r+0x176>
 8008f28:	89ab      	ldrh	r3, [r5, #12]
 8008f2a:	065b      	lsls	r3, r3, #25
 8008f2c:	f53f af2c 	bmi.w	8008d88 <_svfiprintf_r+0x28>
 8008f30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f32:	b01d      	add	sp, #116	; 0x74
 8008f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f38:	ab03      	add	r3, sp, #12
 8008f3a:	9300      	str	r3, [sp, #0]
 8008f3c:	462a      	mov	r2, r5
 8008f3e:	4b06      	ldr	r3, [pc, #24]	; (8008f58 <_svfiprintf_r+0x1f8>)
 8008f40:	a904      	add	r1, sp, #16
 8008f42:	4638      	mov	r0, r7
 8008f44:	f7fd ff88 	bl	8006e58 <_printf_i>
 8008f48:	e7eb      	b.n	8008f22 <_svfiprintf_r+0x1c2>
 8008f4a:	bf00      	nop
 8008f4c:	08009464 	.word	0x08009464
 8008f50:	0800946e 	.word	0x0800946e
 8008f54:	08006911 	.word	0x08006911
 8008f58:	08008ca9 	.word	0x08008ca9
 8008f5c:	0800946a 	.word	0x0800946a

08008f60 <_sbrk_r>:
 8008f60:	b538      	push	{r3, r4, r5, lr}
 8008f62:	4d06      	ldr	r5, [pc, #24]	; (8008f7c <_sbrk_r+0x1c>)
 8008f64:	2300      	movs	r3, #0
 8008f66:	4604      	mov	r4, r0
 8008f68:	4608      	mov	r0, r1
 8008f6a:	602b      	str	r3, [r5, #0]
 8008f6c:	f7f8 fd68 	bl	8001a40 <_sbrk>
 8008f70:	1c43      	adds	r3, r0, #1
 8008f72:	d102      	bne.n	8008f7a <_sbrk_r+0x1a>
 8008f74:	682b      	ldr	r3, [r5, #0]
 8008f76:	b103      	cbz	r3, 8008f7a <_sbrk_r+0x1a>
 8008f78:	6023      	str	r3, [r4, #0]
 8008f7a:	bd38      	pop	{r3, r4, r5, pc}
 8008f7c:	20002fa8 	.word	0x20002fa8

08008f80 <_raise_r>:
 8008f80:	291f      	cmp	r1, #31
 8008f82:	b538      	push	{r3, r4, r5, lr}
 8008f84:	4604      	mov	r4, r0
 8008f86:	460d      	mov	r5, r1
 8008f88:	d904      	bls.n	8008f94 <_raise_r+0x14>
 8008f8a:	2316      	movs	r3, #22
 8008f8c:	6003      	str	r3, [r0, #0]
 8008f8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f92:	bd38      	pop	{r3, r4, r5, pc}
 8008f94:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008f96:	b112      	cbz	r2, 8008f9e <_raise_r+0x1e>
 8008f98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f9c:	b94b      	cbnz	r3, 8008fb2 <_raise_r+0x32>
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	f000 f830 	bl	8009004 <_getpid_r>
 8008fa4:	462a      	mov	r2, r5
 8008fa6:	4601      	mov	r1, r0
 8008fa8:	4620      	mov	r0, r4
 8008faa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fae:	f000 b817 	b.w	8008fe0 <_kill_r>
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d00a      	beq.n	8008fcc <_raise_r+0x4c>
 8008fb6:	1c59      	adds	r1, r3, #1
 8008fb8:	d103      	bne.n	8008fc2 <_raise_r+0x42>
 8008fba:	2316      	movs	r3, #22
 8008fbc:	6003      	str	r3, [r0, #0]
 8008fbe:	2001      	movs	r0, #1
 8008fc0:	e7e7      	b.n	8008f92 <_raise_r+0x12>
 8008fc2:	2400      	movs	r4, #0
 8008fc4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008fc8:	4628      	mov	r0, r5
 8008fca:	4798      	blx	r3
 8008fcc:	2000      	movs	r0, #0
 8008fce:	e7e0      	b.n	8008f92 <_raise_r+0x12>

08008fd0 <raise>:
 8008fd0:	4b02      	ldr	r3, [pc, #8]	; (8008fdc <raise+0xc>)
 8008fd2:	4601      	mov	r1, r0
 8008fd4:	6818      	ldr	r0, [r3, #0]
 8008fd6:	f7ff bfd3 	b.w	8008f80 <_raise_r>
 8008fda:	bf00      	nop
 8008fdc:	2000000c 	.word	0x2000000c

08008fe0 <_kill_r>:
 8008fe0:	b538      	push	{r3, r4, r5, lr}
 8008fe2:	4d07      	ldr	r5, [pc, #28]	; (8009000 <_kill_r+0x20>)
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	4604      	mov	r4, r0
 8008fe8:	4608      	mov	r0, r1
 8008fea:	4611      	mov	r1, r2
 8008fec:	602b      	str	r3, [r5, #0]
 8008fee:	f7f8 fc9f 	bl	8001930 <_kill>
 8008ff2:	1c43      	adds	r3, r0, #1
 8008ff4:	d102      	bne.n	8008ffc <_kill_r+0x1c>
 8008ff6:	682b      	ldr	r3, [r5, #0]
 8008ff8:	b103      	cbz	r3, 8008ffc <_kill_r+0x1c>
 8008ffa:	6023      	str	r3, [r4, #0]
 8008ffc:	bd38      	pop	{r3, r4, r5, pc}
 8008ffe:	bf00      	nop
 8009000:	20002fa8 	.word	0x20002fa8

08009004 <_getpid_r>:
 8009004:	f7f8 bc8c 	b.w	8001920 <_getpid>

08009008 <__sread>:
 8009008:	b510      	push	{r4, lr}
 800900a:	460c      	mov	r4, r1
 800900c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009010:	f000 f8ba 	bl	8009188 <_read_r>
 8009014:	2800      	cmp	r0, #0
 8009016:	bfab      	itete	ge
 8009018:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800901a:	89a3      	ldrhlt	r3, [r4, #12]
 800901c:	181b      	addge	r3, r3, r0
 800901e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009022:	bfac      	ite	ge
 8009024:	6563      	strge	r3, [r4, #84]	; 0x54
 8009026:	81a3      	strhlt	r3, [r4, #12]
 8009028:	bd10      	pop	{r4, pc}

0800902a <__swrite>:
 800902a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800902e:	461f      	mov	r7, r3
 8009030:	898b      	ldrh	r3, [r1, #12]
 8009032:	05db      	lsls	r3, r3, #23
 8009034:	4605      	mov	r5, r0
 8009036:	460c      	mov	r4, r1
 8009038:	4616      	mov	r6, r2
 800903a:	d505      	bpl.n	8009048 <__swrite+0x1e>
 800903c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009040:	2302      	movs	r3, #2
 8009042:	2200      	movs	r2, #0
 8009044:	f000 f868 	bl	8009118 <_lseek_r>
 8009048:	89a3      	ldrh	r3, [r4, #12]
 800904a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800904e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009052:	81a3      	strh	r3, [r4, #12]
 8009054:	4632      	mov	r2, r6
 8009056:	463b      	mov	r3, r7
 8009058:	4628      	mov	r0, r5
 800905a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800905e:	f000 b817 	b.w	8009090 <_write_r>

08009062 <__sseek>:
 8009062:	b510      	push	{r4, lr}
 8009064:	460c      	mov	r4, r1
 8009066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800906a:	f000 f855 	bl	8009118 <_lseek_r>
 800906e:	1c43      	adds	r3, r0, #1
 8009070:	89a3      	ldrh	r3, [r4, #12]
 8009072:	bf15      	itete	ne
 8009074:	6560      	strne	r0, [r4, #84]	; 0x54
 8009076:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800907a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800907e:	81a3      	strheq	r3, [r4, #12]
 8009080:	bf18      	it	ne
 8009082:	81a3      	strhne	r3, [r4, #12]
 8009084:	bd10      	pop	{r4, pc}

08009086 <__sclose>:
 8009086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800908a:	f000 b813 	b.w	80090b4 <_close_r>
	...

08009090 <_write_r>:
 8009090:	b538      	push	{r3, r4, r5, lr}
 8009092:	4d07      	ldr	r5, [pc, #28]	; (80090b0 <_write_r+0x20>)
 8009094:	4604      	mov	r4, r0
 8009096:	4608      	mov	r0, r1
 8009098:	4611      	mov	r1, r2
 800909a:	2200      	movs	r2, #0
 800909c:	602a      	str	r2, [r5, #0]
 800909e:	461a      	mov	r2, r3
 80090a0:	f7f8 fc7d 	bl	800199e <_write>
 80090a4:	1c43      	adds	r3, r0, #1
 80090a6:	d102      	bne.n	80090ae <_write_r+0x1e>
 80090a8:	682b      	ldr	r3, [r5, #0]
 80090aa:	b103      	cbz	r3, 80090ae <_write_r+0x1e>
 80090ac:	6023      	str	r3, [r4, #0]
 80090ae:	bd38      	pop	{r3, r4, r5, pc}
 80090b0:	20002fa8 	.word	0x20002fa8

080090b4 <_close_r>:
 80090b4:	b538      	push	{r3, r4, r5, lr}
 80090b6:	4d06      	ldr	r5, [pc, #24]	; (80090d0 <_close_r+0x1c>)
 80090b8:	2300      	movs	r3, #0
 80090ba:	4604      	mov	r4, r0
 80090bc:	4608      	mov	r0, r1
 80090be:	602b      	str	r3, [r5, #0]
 80090c0:	f7f8 fc89 	bl	80019d6 <_close>
 80090c4:	1c43      	adds	r3, r0, #1
 80090c6:	d102      	bne.n	80090ce <_close_r+0x1a>
 80090c8:	682b      	ldr	r3, [r5, #0]
 80090ca:	b103      	cbz	r3, 80090ce <_close_r+0x1a>
 80090cc:	6023      	str	r3, [r4, #0]
 80090ce:	bd38      	pop	{r3, r4, r5, pc}
 80090d0:	20002fa8 	.word	0x20002fa8

080090d4 <_fstat_r>:
 80090d4:	b538      	push	{r3, r4, r5, lr}
 80090d6:	4d07      	ldr	r5, [pc, #28]	; (80090f4 <_fstat_r+0x20>)
 80090d8:	2300      	movs	r3, #0
 80090da:	4604      	mov	r4, r0
 80090dc:	4608      	mov	r0, r1
 80090de:	4611      	mov	r1, r2
 80090e0:	602b      	str	r3, [r5, #0]
 80090e2:	f7f8 fc84 	bl	80019ee <_fstat>
 80090e6:	1c43      	adds	r3, r0, #1
 80090e8:	d102      	bne.n	80090f0 <_fstat_r+0x1c>
 80090ea:	682b      	ldr	r3, [r5, #0]
 80090ec:	b103      	cbz	r3, 80090f0 <_fstat_r+0x1c>
 80090ee:	6023      	str	r3, [r4, #0]
 80090f0:	bd38      	pop	{r3, r4, r5, pc}
 80090f2:	bf00      	nop
 80090f4:	20002fa8 	.word	0x20002fa8

080090f8 <_isatty_r>:
 80090f8:	b538      	push	{r3, r4, r5, lr}
 80090fa:	4d06      	ldr	r5, [pc, #24]	; (8009114 <_isatty_r+0x1c>)
 80090fc:	2300      	movs	r3, #0
 80090fe:	4604      	mov	r4, r0
 8009100:	4608      	mov	r0, r1
 8009102:	602b      	str	r3, [r5, #0]
 8009104:	f7f8 fc83 	bl	8001a0e <_isatty>
 8009108:	1c43      	adds	r3, r0, #1
 800910a:	d102      	bne.n	8009112 <_isatty_r+0x1a>
 800910c:	682b      	ldr	r3, [r5, #0]
 800910e:	b103      	cbz	r3, 8009112 <_isatty_r+0x1a>
 8009110:	6023      	str	r3, [r4, #0]
 8009112:	bd38      	pop	{r3, r4, r5, pc}
 8009114:	20002fa8 	.word	0x20002fa8

08009118 <_lseek_r>:
 8009118:	b538      	push	{r3, r4, r5, lr}
 800911a:	4d07      	ldr	r5, [pc, #28]	; (8009138 <_lseek_r+0x20>)
 800911c:	4604      	mov	r4, r0
 800911e:	4608      	mov	r0, r1
 8009120:	4611      	mov	r1, r2
 8009122:	2200      	movs	r2, #0
 8009124:	602a      	str	r2, [r5, #0]
 8009126:	461a      	mov	r2, r3
 8009128:	f7f8 fc7c 	bl	8001a24 <_lseek>
 800912c:	1c43      	adds	r3, r0, #1
 800912e:	d102      	bne.n	8009136 <_lseek_r+0x1e>
 8009130:	682b      	ldr	r3, [r5, #0]
 8009132:	b103      	cbz	r3, 8009136 <_lseek_r+0x1e>
 8009134:	6023      	str	r3, [r4, #0]
 8009136:	bd38      	pop	{r3, r4, r5, pc}
 8009138:	20002fa8 	.word	0x20002fa8

0800913c <__ascii_mbtowc>:
 800913c:	b082      	sub	sp, #8
 800913e:	b901      	cbnz	r1, 8009142 <__ascii_mbtowc+0x6>
 8009140:	a901      	add	r1, sp, #4
 8009142:	b142      	cbz	r2, 8009156 <__ascii_mbtowc+0x1a>
 8009144:	b14b      	cbz	r3, 800915a <__ascii_mbtowc+0x1e>
 8009146:	7813      	ldrb	r3, [r2, #0]
 8009148:	600b      	str	r3, [r1, #0]
 800914a:	7812      	ldrb	r2, [r2, #0]
 800914c:	1e10      	subs	r0, r2, #0
 800914e:	bf18      	it	ne
 8009150:	2001      	movne	r0, #1
 8009152:	b002      	add	sp, #8
 8009154:	4770      	bx	lr
 8009156:	4610      	mov	r0, r2
 8009158:	e7fb      	b.n	8009152 <__ascii_mbtowc+0x16>
 800915a:	f06f 0001 	mvn.w	r0, #1
 800915e:	e7f8      	b.n	8009152 <__ascii_mbtowc+0x16>

08009160 <__malloc_lock>:
 8009160:	4801      	ldr	r0, [pc, #4]	; (8009168 <__malloc_lock+0x8>)
 8009162:	f7ff b8ba 	b.w	80082da <__retarget_lock_acquire_recursive>
 8009166:	bf00      	nop
 8009168:	20002fa0 	.word	0x20002fa0

0800916c <__malloc_unlock>:
 800916c:	4801      	ldr	r0, [pc, #4]	; (8009174 <__malloc_unlock+0x8>)
 800916e:	f7ff b8b5 	b.w	80082dc <__retarget_lock_release_recursive>
 8009172:	bf00      	nop
 8009174:	20002fa0 	.word	0x20002fa0

08009178 <_malloc_usable_size_r>:
 8009178:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800917c:	1f18      	subs	r0, r3, #4
 800917e:	2b00      	cmp	r3, #0
 8009180:	bfbc      	itt	lt
 8009182:	580b      	ldrlt	r3, [r1, r0]
 8009184:	18c0      	addlt	r0, r0, r3
 8009186:	4770      	bx	lr

08009188 <_read_r>:
 8009188:	b538      	push	{r3, r4, r5, lr}
 800918a:	4d07      	ldr	r5, [pc, #28]	; (80091a8 <_read_r+0x20>)
 800918c:	4604      	mov	r4, r0
 800918e:	4608      	mov	r0, r1
 8009190:	4611      	mov	r1, r2
 8009192:	2200      	movs	r2, #0
 8009194:	602a      	str	r2, [r5, #0]
 8009196:	461a      	mov	r2, r3
 8009198:	f7f8 fbe4 	bl	8001964 <_read>
 800919c:	1c43      	adds	r3, r0, #1
 800919e:	d102      	bne.n	80091a6 <_read_r+0x1e>
 80091a0:	682b      	ldr	r3, [r5, #0]
 80091a2:	b103      	cbz	r3, 80091a6 <_read_r+0x1e>
 80091a4:	6023      	str	r3, [r4, #0]
 80091a6:	bd38      	pop	{r3, r4, r5, pc}
 80091a8:	20002fa8 	.word	0x20002fa8

080091ac <__ascii_wctomb>:
 80091ac:	b149      	cbz	r1, 80091c2 <__ascii_wctomb+0x16>
 80091ae:	2aff      	cmp	r2, #255	; 0xff
 80091b0:	bf85      	ittet	hi
 80091b2:	238a      	movhi	r3, #138	; 0x8a
 80091b4:	6003      	strhi	r3, [r0, #0]
 80091b6:	700a      	strbls	r2, [r1, #0]
 80091b8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80091bc:	bf98      	it	ls
 80091be:	2001      	movls	r0, #1
 80091c0:	4770      	bx	lr
 80091c2:	4608      	mov	r0, r1
 80091c4:	4770      	bx	lr
	...

080091c8 <floor>:
 80091c8:	ec51 0b10 	vmov	r0, r1, d0
 80091cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091d0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80091d4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80091d8:	2e13      	cmp	r6, #19
 80091da:	ee10 5a10 	vmov	r5, s0
 80091de:	ee10 8a10 	vmov	r8, s0
 80091e2:	460c      	mov	r4, r1
 80091e4:	dc32      	bgt.n	800924c <floor+0x84>
 80091e6:	2e00      	cmp	r6, #0
 80091e8:	da14      	bge.n	8009214 <floor+0x4c>
 80091ea:	a333      	add	r3, pc, #204	; (adr r3, 80092b8 <floor+0xf0>)
 80091ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f0:	f7f7 f84c 	bl	800028c <__adddf3>
 80091f4:	2200      	movs	r2, #0
 80091f6:	2300      	movs	r3, #0
 80091f8:	f7f7 fc8e 	bl	8000b18 <__aeabi_dcmpgt>
 80091fc:	b138      	cbz	r0, 800920e <floor+0x46>
 80091fe:	2c00      	cmp	r4, #0
 8009200:	da57      	bge.n	80092b2 <floor+0xea>
 8009202:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009206:	431d      	orrs	r5, r3
 8009208:	d001      	beq.n	800920e <floor+0x46>
 800920a:	4c2d      	ldr	r4, [pc, #180]	; (80092c0 <floor+0xf8>)
 800920c:	2500      	movs	r5, #0
 800920e:	4621      	mov	r1, r4
 8009210:	4628      	mov	r0, r5
 8009212:	e025      	b.n	8009260 <floor+0x98>
 8009214:	4f2b      	ldr	r7, [pc, #172]	; (80092c4 <floor+0xfc>)
 8009216:	4137      	asrs	r7, r6
 8009218:	ea01 0307 	and.w	r3, r1, r7
 800921c:	4303      	orrs	r3, r0
 800921e:	d01f      	beq.n	8009260 <floor+0x98>
 8009220:	a325      	add	r3, pc, #148	; (adr r3, 80092b8 <floor+0xf0>)
 8009222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009226:	f7f7 f831 	bl	800028c <__adddf3>
 800922a:	2200      	movs	r2, #0
 800922c:	2300      	movs	r3, #0
 800922e:	f7f7 fc73 	bl	8000b18 <__aeabi_dcmpgt>
 8009232:	2800      	cmp	r0, #0
 8009234:	d0eb      	beq.n	800920e <floor+0x46>
 8009236:	2c00      	cmp	r4, #0
 8009238:	bfbe      	ittt	lt
 800923a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800923e:	fa43 f606 	asrlt.w	r6, r3, r6
 8009242:	19a4      	addlt	r4, r4, r6
 8009244:	ea24 0407 	bic.w	r4, r4, r7
 8009248:	2500      	movs	r5, #0
 800924a:	e7e0      	b.n	800920e <floor+0x46>
 800924c:	2e33      	cmp	r6, #51	; 0x33
 800924e:	dd0b      	ble.n	8009268 <floor+0xa0>
 8009250:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009254:	d104      	bne.n	8009260 <floor+0x98>
 8009256:	ee10 2a10 	vmov	r2, s0
 800925a:	460b      	mov	r3, r1
 800925c:	f7f7 f816 	bl	800028c <__adddf3>
 8009260:	ec41 0b10 	vmov	d0, r0, r1
 8009264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009268:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800926c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009270:	fa23 f707 	lsr.w	r7, r3, r7
 8009274:	4207      	tst	r7, r0
 8009276:	d0f3      	beq.n	8009260 <floor+0x98>
 8009278:	a30f      	add	r3, pc, #60	; (adr r3, 80092b8 <floor+0xf0>)
 800927a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800927e:	f7f7 f805 	bl	800028c <__adddf3>
 8009282:	2200      	movs	r2, #0
 8009284:	2300      	movs	r3, #0
 8009286:	f7f7 fc47 	bl	8000b18 <__aeabi_dcmpgt>
 800928a:	2800      	cmp	r0, #0
 800928c:	d0bf      	beq.n	800920e <floor+0x46>
 800928e:	2c00      	cmp	r4, #0
 8009290:	da02      	bge.n	8009298 <floor+0xd0>
 8009292:	2e14      	cmp	r6, #20
 8009294:	d103      	bne.n	800929e <floor+0xd6>
 8009296:	3401      	adds	r4, #1
 8009298:	ea25 0507 	bic.w	r5, r5, r7
 800929c:	e7b7      	b.n	800920e <floor+0x46>
 800929e:	2301      	movs	r3, #1
 80092a0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80092a4:	fa03 f606 	lsl.w	r6, r3, r6
 80092a8:	4435      	add	r5, r6
 80092aa:	4545      	cmp	r5, r8
 80092ac:	bf38      	it	cc
 80092ae:	18e4      	addcc	r4, r4, r3
 80092b0:	e7f2      	b.n	8009298 <floor+0xd0>
 80092b2:	2500      	movs	r5, #0
 80092b4:	462c      	mov	r4, r5
 80092b6:	e7aa      	b.n	800920e <floor+0x46>
 80092b8:	8800759c 	.word	0x8800759c
 80092bc:	7e37e43c 	.word	0x7e37e43c
 80092c0:	bff00000 	.word	0xbff00000
 80092c4:	000fffff 	.word	0x000fffff

080092c8 <_init>:
 80092c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ca:	bf00      	nop
 80092cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ce:	bc08      	pop	{r3}
 80092d0:	469e      	mov	lr, r3
 80092d2:	4770      	bx	lr

080092d4 <_fini>:
 80092d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d6:	bf00      	nop
 80092d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092da:	bc08      	pop	{r3}
 80092dc:	469e      	mov	lr, r3
 80092de:	4770      	bx	lr
