JDF B
// Created by Version 2.0 
PROJECT gr48_bygg
DESIGN gr48_bygg Normal
DEVKIT GAL16V8D-15QP
ENTRY Pure VHDL
MODULE gal_gr48.vhd
MODSTYLE address_decoder Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE address_decoder
