
lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032b8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  080034b8  080034b8  000134b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003590  08003590  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003590  08003590  00013590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003598  08003598  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003598  08003598  00013598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800359c  0800359c  0001359c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080035a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000070  08003610  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000404  20000124  08003610  00020124  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009110  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001499  00000000  00000000  000291ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006c0  00000000  00000000  0002a648  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000618  00000000  00000000  0002ad08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ca56  00000000  00000000  0002b320  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006aed  00000000  00000000  00057d76  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00111fac  00000000  00000000  0005e863  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017080f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002204  00000000  00000000  0017088c  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         0000006c  00000000  00000000  00172a90  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000000e3  00000000  00000000  00172afc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	080034a0 	.word	0x080034a0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	080034a0 	.word	0x080034a0

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b972 	b.w	80005dc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	4688      	mov	r8, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14b      	bne.n	80003b6 <__udivmoddi4+0xa6>
 800031e:	428a      	cmp	r2, r1
 8000320:	4615      	mov	r5, r2
 8000322:	d967      	bls.n	80003f4 <__udivmoddi4+0xe4>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0720 	rsb	r7, r2, #32
 800032e:	fa01 f302 	lsl.w	r3, r1, r2
 8000332:	fa20 f707 	lsr.w	r7, r0, r7
 8000336:	4095      	lsls	r5, r2
 8000338:	ea47 0803 	orr.w	r8, r7, r3
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbb8 f7fe 	udiv	r7, r8, lr
 8000348:	fa1f fc85 	uxth.w	ip, r5
 800034c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000350:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000354:	fb07 f10c 	mul.w	r1, r7, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000362:	f080 811b 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8118 	bls.w	800059c <__udivmoddi4+0x28c>
 800036c:	3f02      	subs	r7, #2
 800036e:	442b      	add	r3, r5
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0fe 	udiv	r0, r3, lr
 8000378:	fb0e 3310 	mls	r3, lr, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fc0c 	mul.w	ip, r0, ip
 8000384:	45a4      	cmp	ip, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	192c      	adds	r4, r5, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8107 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000392:	45a4      	cmp	ip, r4
 8000394:	f240 8104 	bls.w	80005a0 <__udivmoddi4+0x290>
 8000398:	3802      	subs	r0, #2
 800039a:	442c      	add	r4, r5
 800039c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a0:	eba4 040c 	sub.w	r4, r4, ip
 80003a4:	2700      	movs	r7, #0
 80003a6:	b11e      	cbz	r6, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c6 4300 	strd	r4, r3, [r6]
 80003b0:	4639      	mov	r1, r7
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0xbe>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80eb 	beq.w	8000596 <__udivmoddi4+0x286>
 80003c0:	2700      	movs	r7, #0
 80003c2:	e9c6 0100 	strd	r0, r1, [r6]
 80003c6:	4638      	mov	r0, r7
 80003c8:	4639      	mov	r1, r7
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f783 	clz	r7, r3
 80003d2:	2f00      	cmp	r7, #0
 80003d4:	d147      	bne.n	8000466 <__udivmoddi4+0x156>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xd0>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80fa 	bhi.w	80005d4 <__udivmoddi4+0x2c4>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0303 	sbc.w	r3, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4698      	mov	r8, r3
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d0e0      	beq.n	80003b0 <__udivmoddi4+0xa0>
 80003ee:	e9c6 4800 	strd	r4, r8, [r6]
 80003f2:	e7dd      	b.n	80003b0 <__udivmoddi4+0xa0>
 80003f4:	b902      	cbnz	r2, 80003f8 <__udivmoddi4+0xe8>
 80003f6:	deff      	udf	#255	; 0xff
 80003f8:	fab2 f282 	clz	r2, r2
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f040 808f 	bne.w	8000520 <__udivmoddi4+0x210>
 8000402:	1b49      	subs	r1, r1, r5
 8000404:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000408:	fa1f f885 	uxth.w	r8, r5
 800040c:	2701      	movs	r7, #1
 800040e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fb0e 111c 	mls	r1, lr, ip, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb08 f10c 	mul.w	r1, r8, ip
 8000420:	4299      	cmp	r1, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x124>
 8000424:	18eb      	adds	r3, r5, r3
 8000426:	f10c 30ff 	add.w	r0, ip, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4299      	cmp	r1, r3
 800042e:	f200 80cd 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 8000432:	4684      	mov	ip, r0
 8000434:	1a59      	subs	r1, r3, r1
 8000436:	b2a3      	uxth	r3, r4
 8000438:	fbb1 f0fe 	udiv	r0, r1, lr
 800043c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000440:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000444:	fb08 f800 	mul.w	r8, r8, r0
 8000448:	45a0      	cmp	r8, r4
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x14c>
 800044c:	192c      	adds	r4, r5, r4
 800044e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x14a>
 8000454:	45a0      	cmp	r8, r4
 8000456:	f200 80b6 	bhi.w	80005c6 <__udivmoddi4+0x2b6>
 800045a:	4618      	mov	r0, r3
 800045c:	eba4 0408 	sub.w	r4, r4, r8
 8000460:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000464:	e79f      	b.n	80003a6 <__udivmoddi4+0x96>
 8000466:	f1c7 0c20 	rsb	ip, r7, #32
 800046a:	40bb      	lsls	r3, r7
 800046c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000470:	ea4e 0e03 	orr.w	lr, lr, r3
 8000474:	fa01 f407 	lsl.w	r4, r1, r7
 8000478:	fa20 f50c 	lsr.w	r5, r0, ip
 800047c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000480:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000484:	4325      	orrs	r5, r4
 8000486:	fbb3 f9f8 	udiv	r9, r3, r8
 800048a:	0c2c      	lsrs	r4, r5, #16
 800048c:	fb08 3319 	mls	r3, r8, r9, r3
 8000490:	fa1f fa8e 	uxth.w	sl, lr
 8000494:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000498:	fb09 f40a 	mul.w	r4, r9, sl
 800049c:	429c      	cmp	r4, r3
 800049e:	fa02 f207 	lsl.w	r2, r2, r7
 80004a2:	fa00 f107 	lsl.w	r1, r0, r7
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1e 0303 	adds.w	r3, lr, r3
 80004ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b0:	f080 8087 	bcs.w	80005c2 <__udivmoddi4+0x2b2>
 80004b4:	429c      	cmp	r4, r3
 80004b6:	f240 8084 	bls.w	80005c2 <__udivmoddi4+0x2b2>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4473      	add	r3, lr
 80004c0:	1b1b      	subs	r3, r3, r4
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3310 	mls	r3, r8, r0, r3
 80004cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004d4:	45a2      	cmp	sl, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1e 0404 	adds.w	r4, lr, r4
 80004dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e0:	d26b      	bcs.n	80005ba <__udivmoddi4+0x2aa>
 80004e2:	45a2      	cmp	sl, r4
 80004e4:	d969      	bls.n	80005ba <__udivmoddi4+0x2aa>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4474      	add	r4, lr
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	fba0 8902 	umull	r8, r9, r0, r2
 80004f2:	eba4 040a 	sub.w	r4, r4, sl
 80004f6:	454c      	cmp	r4, r9
 80004f8:	46c2      	mov	sl, r8
 80004fa:	464b      	mov	r3, r9
 80004fc:	d354      	bcc.n	80005a8 <__udivmoddi4+0x298>
 80004fe:	d051      	beq.n	80005a4 <__udivmoddi4+0x294>
 8000500:	2e00      	cmp	r6, #0
 8000502:	d069      	beq.n	80005d8 <__udivmoddi4+0x2c8>
 8000504:	ebb1 050a 	subs.w	r5, r1, sl
 8000508:	eb64 0403 	sbc.w	r4, r4, r3
 800050c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000510:	40fd      	lsrs	r5, r7
 8000512:	40fc      	lsrs	r4, r7
 8000514:	ea4c 0505 	orr.w	r5, ip, r5
 8000518:	e9c6 5400 	strd	r5, r4, [r6]
 800051c:	2700      	movs	r7, #0
 800051e:	e747      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000520:	f1c2 0320 	rsb	r3, r2, #32
 8000524:	fa20 f703 	lsr.w	r7, r0, r3
 8000528:	4095      	lsls	r5, r2
 800052a:	fa01 f002 	lsl.w	r0, r1, r2
 800052e:	fa21 f303 	lsr.w	r3, r1, r3
 8000532:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000536:	4338      	orrs	r0, r7
 8000538:	0c01      	lsrs	r1, r0, #16
 800053a:	fbb3 f7fe 	udiv	r7, r3, lr
 800053e:	fa1f f885 	uxth.w	r8, r5
 8000542:	fb0e 3317 	mls	r3, lr, r7, r3
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb07 f308 	mul.w	r3, r7, r8
 800054e:	428b      	cmp	r3, r1
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x256>
 8000556:	1869      	adds	r1, r5, r1
 8000558:	f107 3cff 	add.w	ip, r7, #4294967295
 800055c:	d22f      	bcs.n	80005be <__udivmoddi4+0x2ae>
 800055e:	428b      	cmp	r3, r1
 8000560:	d92d      	bls.n	80005be <__udivmoddi4+0x2ae>
 8000562:	3f02      	subs	r7, #2
 8000564:	4429      	add	r1, r5
 8000566:	1acb      	subs	r3, r1, r3
 8000568:	b281      	uxth	r1, r0
 800056a:	fbb3 f0fe 	udiv	r0, r3, lr
 800056e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000572:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000576:	fb00 f308 	mul.w	r3, r0, r8
 800057a:	428b      	cmp	r3, r1
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x27e>
 800057e:	1869      	adds	r1, r5, r1
 8000580:	f100 3cff 	add.w	ip, r0, #4294967295
 8000584:	d217      	bcs.n	80005b6 <__udivmoddi4+0x2a6>
 8000586:	428b      	cmp	r3, r1
 8000588:	d915      	bls.n	80005b6 <__udivmoddi4+0x2a6>
 800058a:	3802      	subs	r0, #2
 800058c:	4429      	add	r1, r5
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000594:	e73b      	b.n	800040e <__udivmoddi4+0xfe>
 8000596:	4637      	mov	r7, r6
 8000598:	4630      	mov	r0, r6
 800059a:	e709      	b.n	80003b0 <__udivmoddi4+0xa0>
 800059c:	4607      	mov	r7, r0
 800059e:	e6e7      	b.n	8000370 <__udivmoddi4+0x60>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6fb      	b.n	800039c <__udivmoddi4+0x8c>
 80005a4:	4541      	cmp	r1, r8
 80005a6:	d2ab      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005ac:	eb69 020e 	sbc.w	r2, r9, lr
 80005b0:	3801      	subs	r0, #1
 80005b2:	4613      	mov	r3, r2
 80005b4:	e7a4      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b6:	4660      	mov	r0, ip
 80005b8:	e7e9      	b.n	800058e <__udivmoddi4+0x27e>
 80005ba:	4618      	mov	r0, r3
 80005bc:	e795      	b.n	80004ea <__udivmoddi4+0x1da>
 80005be:	4667      	mov	r7, ip
 80005c0:	e7d1      	b.n	8000566 <__udivmoddi4+0x256>
 80005c2:	4681      	mov	r9, r0
 80005c4:	e77c      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c6:	3802      	subs	r0, #2
 80005c8:	442c      	add	r4, r5
 80005ca:	e747      	b.n	800045c <__udivmoddi4+0x14c>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	442b      	add	r3, r5
 80005d2:	e72f      	b.n	8000434 <__udivmoddi4+0x124>
 80005d4:	4638      	mov	r0, r7
 80005d6:	e708      	b.n	80003ea <__udivmoddi4+0xda>
 80005d8:	4637      	mov	r7, r6
 80005da:	e6e9      	b.n	80003b0 <__udivmoddi4+0xa0>

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <main>:
static int time = 0;

void Init_Timer();
void TIM6_DAC_IRQHandler();

int main(){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
	Sys_Init();
 80005e4:	f000 f954 	bl	8000890 <Sys_Init>
	Init_Timer();
 80005e8:	f000 f840 	bl	800066c <Init_Timer>
	printf("\033c\033[36m\033[2J\033[?25l");
 80005ec:	4819      	ldr	r0, [pc, #100]	; (8000654 <main+0x74>)
 80005ee:	f002 fa67 	bl	8002ac0 <iprintf>
	fflush(stdout);
 80005f2:	4b19      	ldr	r3, [pc, #100]	; (8000658 <main+0x78>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	689b      	ldr	r3, [r3, #8]
 80005f8:	4618      	mov	r0, r3
 80005fa:	f002 f8b1 	bl	8002760 <fflush>

	while(1){
		printf("\033[2;30H");
 80005fe:	4817      	ldr	r0, [pc, #92]	; (800065c <main+0x7c>)
 8000600:	f002 fa5e 	bl	8002ac0 <iprintf>
		fflush(stdout);
 8000604:	4b14      	ldr	r3, [pc, #80]	; (8000658 <main+0x78>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	689b      	ldr	r3, [r3, #8]
 800060a:	4618      	mov	r0, r3
 800060c:	f002 f8a8 	bl	8002760 <fflush>
		printf("  %d.%d  ",time/10,time%10);
 8000610:	4b13      	ldr	r3, [pc, #76]	; (8000660 <main+0x80>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a13      	ldr	r2, [pc, #76]	; (8000664 <main+0x84>)
 8000616:	fb82 1203 	smull	r1, r2, r2, r3
 800061a:	1092      	asrs	r2, r2, #2
 800061c:	17db      	asrs	r3, r3, #31
 800061e:	1ad0      	subs	r0, r2, r3
 8000620:	4b0f      	ldr	r3, [pc, #60]	; (8000660 <main+0x80>)
 8000622:	681a      	ldr	r2, [r3, #0]
 8000624:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <main+0x84>)
 8000626:	fb83 1302 	smull	r1, r3, r3, r2
 800062a:	1099      	asrs	r1, r3, #2
 800062c:	17d3      	asrs	r3, r2, #31
 800062e:	1ac9      	subs	r1, r1, r3
 8000630:	460b      	mov	r3, r1
 8000632:	009b      	lsls	r3, r3, #2
 8000634:	440b      	add	r3, r1
 8000636:	005b      	lsls	r3, r3, #1
 8000638:	1ad1      	subs	r1, r2, r3
 800063a:	460a      	mov	r2, r1
 800063c:	4601      	mov	r1, r0
 800063e:	480a      	ldr	r0, [pc, #40]	; (8000668 <main+0x88>)
 8000640:	f002 fa3e 	bl	8002ac0 <iprintf>
		fflush(stdout);
 8000644:	4b04      	ldr	r3, [pc, #16]	; (8000658 <main+0x78>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	689b      	ldr	r3, [r3, #8]
 800064a:	4618      	mov	r0, r3
 800064c:	f002 f888 	bl	8002760 <fflush>
		asm ("nop");
 8000650:	bf00      	nop
		printf("\033[2;30H");
 8000652:	e7d4      	b.n	80005fe <main+0x1e>
 8000654:	080034b8 	.word	0x080034b8
 8000658:	2000000c 	.word	0x2000000c
 800065c:	080034cc 	.word	0x080034cc
 8000660:	2000008c 	.word	0x2000008c
 8000664:	66666667 	.word	0x66666667
 8000668:	080034d4 	.word	0x080034d4

0800066c <Init_Timer>:
	}
}

void Init_Timer() {
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
	// Enable the TIM6 interrupt.
	// Looks like HAL hid this little gem, this register isn't mentioned in
	//   the STM32F7 ARM Reference Manual....
	NVIC->ISER[54 / 32] = (uint32_t) 1 << (54 % 32);
 8000670:	4b19      	ldr	r3, [pc, #100]	; (80006d8 <Init_Timer+0x6c>)
 8000672:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000676:	605a      	str	r2, [r3, #4]

	// Enable TIM2 clock
	RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 8000678:	4b18      	ldr	r3, [pc, #96]	; (80006dc <Init_Timer+0x70>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	4a17      	ldr	r2, [pc, #92]	; (80006dc <Init_Timer+0x70>)
 800067e:	f043 0310 	orr.w	r3, r3, #16
 8000682:	6413      	str	r3, [r2, #64]	; 0x40
	asm ( "nop" );
 8000684:	bf00      	nop
	asm ( "nop" );
 8000686:	bf00      	nop

	// Set pre-scaler to slow down ticlks
	TIM6->PSC=10799;
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <Init_Timer+0x74>)
 800068a:	f642 222f 	movw	r2, #10799	; 0x2a2f
 800068e:	629a      	str	r2, [r3, #40]	; 0x28

	// Set the Auto-reload Value for 10Hz overflow
	TIM6->ARR=999;
 8000690:	4b13      	ldr	r3, [pc, #76]	; (80006e0 <Init_Timer+0x74>)
 8000692:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000696:	62da      	str	r2, [r3, #44]	; 0x2c

	// Generate update events to auto reload.
	TIM6->EGR |= TIM_EGR_UG;
 8000698:	4b11      	ldr	r3, [pc, #68]	; (80006e0 <Init_Timer+0x74>)
 800069a:	695b      	ldr	r3, [r3, #20]
 800069c:	4a10      	ldr	r2, [pc, #64]	; (80006e0 <Init_Timer+0x74>)
 800069e:	f043 0301 	orr.w	r3, r3, #1
 80006a2:	6153      	str	r3, [r2, #20]
	TIM6->SR &= 0xFFFFFFFE;//clear sr before setting dier so that the timer does not interrupt imidiatly
 80006a4:	4b0e      	ldr	r3, [pc, #56]	; (80006e0 <Init_Timer+0x74>)
 80006a6:	691b      	ldr	r3, [r3, #16]
 80006a8:	4a0d      	ldr	r2, [pc, #52]	; (80006e0 <Init_Timer+0x74>)
 80006aa:	f023 0301 	bic.w	r3, r3, #1
 80006ae:	6113      	str	r3, [r2, #16]
	asm ( "nop" );
 80006b0:	bf00      	nop
	asm ( "nop" );
 80006b2:	bf00      	nop
	// Enable Update Interrupts.
	TIM6->DIER |= TIM_DIER_UIE;
 80006b4:	4b0a      	ldr	r3, [pc, #40]	; (80006e0 <Init_Timer+0x74>)
 80006b6:	68db      	ldr	r3, [r3, #12]
 80006b8:	4a09      	ldr	r2, [pc, #36]	; (80006e0 <Init_Timer+0x74>)
 80006ba:	f043 0301 	orr.w	r3, r3, #1
 80006be:	60d3      	str	r3, [r2, #12]
	//TIM6->SR &= 0xFFFFFFFE;

	// Start the timer.
	TIM6->CR1 |= 0x05;//enable timer, and enable urs so that it does not interrupt when updating egr
 80006c0:	4b07      	ldr	r3, [pc, #28]	; (80006e0 <Init_Timer+0x74>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a06      	ldr	r2, [pc, #24]	; (80006e0 <Init_Timer+0x74>)
 80006c6:	f043 0305 	orr.w	r3, r3, #5
 80006ca:	6013      	str	r3, [r2, #0]
}
 80006cc:	bf00      	nop
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	e000e100 	.word	0xe000e100
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40001000 	.word	0x40001000

080006e4 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler() {
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
	// Clear Interrupt Bit
	TIM6->SR &= 0xFFFFFFFE;
 80006e8:	4b0b      	ldr	r3, [pc, #44]	; (8000718 <TIM6_DAC_IRQHandler+0x34>)
 80006ea:	691b      	ldr	r3, [r3, #16]
 80006ec:	4a0a      	ldr	r2, [pc, #40]	; (8000718 <TIM6_DAC_IRQHandler+0x34>)
 80006ee:	f023 0301 	bic.w	r3, r3, #1
 80006f2:	6113      	str	r3, [r2, #16]
	while(TIM6->SR & 0x01);
 80006f4:	bf00      	nop
 80006f6:	4b08      	ldr	r3, [pc, #32]	; (8000718 <TIM6_DAC_IRQHandler+0x34>)
 80006f8:	691b      	ldr	r3, [r3, #16]
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d1f9      	bne.n	80006f6 <TIM6_DAC_IRQHandler+0x12>
	// Other code here:
	time+=1;
 8000702:	4b06      	ldr	r3, [pc, #24]	; (800071c <TIM6_DAC_IRQHandler+0x38>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	3301      	adds	r3, #1
 8000708:	4a04      	ldr	r2, [pc, #16]	; (800071c <TIM6_DAC_IRQHandler+0x38>)
 800070a:	6013      	str	r3, [r2, #0]
}
 800070c:	bf00      	nop
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	40001000 	.word	0x40001000
 800071c:	2000008c 	.word	0x2000008c

08000720 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000724:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000728:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800072c:	4b0b      	ldr	r3, [pc, #44]	; (800075c <SCB_EnableICache+0x3c>)
 800072e:	2200      	movs	r2, #0
 8000730:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000734:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000738:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800073c:	4b07      	ldr	r3, [pc, #28]	; (800075c <SCB_EnableICache+0x3c>)
 800073e:	695b      	ldr	r3, [r3, #20]
 8000740:	4a06      	ldr	r2, [pc, #24]	; (800075c <SCB_EnableICache+0x3c>)
 8000742:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000746:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000748:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800074c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	e000ed00 	.word	0xe000ed00

08000760 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000766:	4b1d      	ldr	r3, [pc, #116]	; (80007dc <SCB_EnableDCache+0x7c>)
 8000768:	2200      	movs	r2, #0
 800076a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800076e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000772:	4b1a      	ldr	r3, [pc, #104]	; (80007dc <SCB_EnableDCache+0x7c>)
 8000774:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000778:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	0b5b      	lsrs	r3, r3, #13
 800077e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000782:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	08db      	lsrs	r3, r3, #3
 8000788:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800078c:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	015a      	lsls	r2, r3, #5
 8000792:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000796:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000798:	68ba      	ldr	r2, [r7, #8]
 800079a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800079c:	490f      	ldr	r1, [pc, #60]	; (80007dc <SCB_EnableDCache+0x7c>)
 800079e:	4313      	orrs	r3, r2
 80007a0:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	1e5a      	subs	r2, r3, #1
 80007a8:	60ba      	str	r2, [r7, #8]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d1ef      	bne.n	800078e <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	1e5a      	subs	r2, r3, #1
 80007b2:	60fa      	str	r2, [r7, #12]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d1e5      	bne.n	8000784 <SCB_EnableDCache+0x24>
 80007b8:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80007bc:	4b07      	ldr	r3, [pc, #28]	; (80007dc <SCB_EnableDCache+0x7c>)
 80007be:	695b      	ldr	r3, [r3, #20]
 80007c0:	4a06      	ldr	r2, [pc, #24]	; (80007dc <SCB_EnableDCache+0x7c>)
 80007c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007c6:	6153      	str	r3, [r2, #20]
 80007c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80007cc:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 80007d0:	bf00      	nop
 80007d2:	3714      	adds	r7, #20
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	e000ed00 	.word	0xe000ed00

080007e0 <SystemClock_Config>:
  *            Main regulator output voltage  = Scale1 mode
  *            Flash Latency(WS)              = 7
  * @param  None
  * @retval None
  */
void SystemClock_Config(void) {
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b094      	sub	sp, #80	; 0x50
 80007e4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;
 80007e6:	2300      	movs	r3, #0
 80007e8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007ec:	2301      	movs	r3, #1
 80007ee:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007f4:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f6:	2302      	movs	r3, #2
 80007f8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000800:	2319      	movs	r3, #25
 8000802:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 432;
 8000804:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8000808:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800080a:	2302      	movs	r3, #2
 800080c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800080e:	2309      	movs	r3, #9
 8000810:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = 7;
 8000812:	2307      	movs	r3, #7
 8000814:	637b      	str	r3, [r7, #52]	; 0x34

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	4618      	mov	r0, r3
 800081a:	f000 fcb9 	bl	8001190 <HAL_RCC_OscConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  if(ret != HAL_OK) {
 8000824:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000828:	2b00      	cmp	r3, #0
 800082a:	d000      	beq.n	800082e <SystemClock_Config+0x4e>
    while(1) { ; }
 800082c:	e7fe      	b.n	800082c <SystemClock_Config+0x4c>
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 800082e:	f000 fc5f 	bl	80010f0 <HAL_PWREx_EnableOverDrive>
 8000832:	4603      	mov	r3, r0
 8000834:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  if(ret != HAL_OK) {
 8000838:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800083c:	2b00      	cmp	r3, #0
 800083e:	d000      	beq.n	8000842 <SystemClock_Config+0x62>
    while(1) { ; }
 8000840:	e7fe      	b.n	8000840 <SystemClock_Config+0x60>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000842:	230f      	movs	r3, #15
 8000844:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000846:	2302      	movs	r3, #2
 8000848:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800084e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000852:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000858:	64bb      	str	r3, [r7, #72]	; 0x48

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 800085a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800085e:	2107      	movs	r1, #7
 8000860:	4618      	mov	r0, r3
 8000862:	f000 ff43 	bl	80016ec <HAL_RCC_ClockConfig>
 8000866:	4603      	mov	r3, r0
 8000868:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  if(ret != HAL_OK) {
 800086c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000870:	2b00      	cmp	r3, #0
 8000872:	d000      	beq.n	8000876 <SystemClock_Config+0x96>
    while(1) { ; }
 8000874:	e7fe      	b.n	8000874 <SystemClock_Config+0x94>
  }
}
 8000876:	bf00      	nop
 8000878:	3750      	adds	r7, #80	; 0x50
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}

0800087e <CPU_CACHE_Enable>:

// Enables CPU Instruction and Data Caches
void CPU_CACHE_Enable(void) {
 800087e:	b580      	push	{r7, lr}
 8000880:	af00      	add	r7, sp, #0
  /* Enable I-Cache */
  SCB_EnableICache();
 8000882:	f7ff ff4d 	bl	8000720 <SCB_EnableICache>

  /* Enable D-Cache */
  SCB_EnableDCache();
 8000886:	f7ff ff6b 	bl	8000760 <SCB_EnableDCache>
}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <Sys_Init>:

// Unified System Initialization (equivalent of current MPS Sys_Init())
void Sys_Init(void) {
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
	//Initialize the system
	CPU_CACHE_Enable();		// Enable CPU Caching
 8000894:	f7ff fff3 	bl	800087e <CPU_CACHE_Enable>
	HAL_Init();				// Initialize HAL
 8000898:	f000 f926 	bl	8000ae8 <HAL_Init>
	SystemClock_Config(); 	// Configure the system clock to 216 MHz
 800089c:	f7ff ffa0 	bl	80007e0 <SystemClock_Config>
		- Stop Bit = No Stop bits
		- Parity = None
		- BaudRate = 115200 baud
		- Hardware flow control disabled (RTS and CTS signals)
	*/
	initUart(&USB_UART, 115200, USART1);
 80008a0:	4a03      	ldr	r2, [pc, #12]	; (80008b0 <Sys_Init+0x20>)
 80008a2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80008a6:	4803      	ldr	r0, [pc, #12]	; (80008b4 <Sys_Init+0x24>)
 80008a8:	f000 f88c 	bl	80009c4 <initUart>
}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40011000 	.word	0x40011000
 80008b4:	2000009c 	.word	0x2000009c

080008b8 <SysTick_Handler>:

// This function is what makes everything work
// Don't touch it...
// (Increments the system clock)
void SysTick_Handler(void) {
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  HAL_IncTick();
 80008bc:	f000 f968 	bl	8000b90 <HAL_IncTick>
}
 80008c0:	bf00      	nop
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <HAL_UART_MspInit>:
#include "uart.h"

// Initialize Hardware Resources
// Peripheral's clock enable
// Peripheral's GPIO Configuration
void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b08c      	sub	sp, #48	; 0x30
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef  GPIO_InitStruct;

	if (huart->Instance == USART1) {
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a37      	ldr	r2, [pc, #220]	; (80009b0 <HAL_UART_MspInit+0xec>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d132      	bne.n	800093c <HAL_UART_MspInit+0x78>
		// Enable GPIO Clocks
		__GPIOA_CLK_ENABLE();
 80008d6:	4b37      	ldr	r3, [pc, #220]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	4a36      	ldr	r2, [pc, #216]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 80008dc:	f043 0301 	orr.w	r3, r3, #1
 80008e0:	6313      	str	r3, [r2, #48]	; 0x30
 80008e2:	4b34      	ldr	r3, [pc, #208]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	f003 0301 	and.w	r3, r3, #1
 80008ea:	61bb      	str	r3, [r7, #24]
 80008ec:	69bb      	ldr	r3, [r7, #24]

		// Initialize TX Pin
		GPIO_InitStruct.Pin       = GPIO_PIN_9;
 80008ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008f2:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80008f4:	2302      	movs	r3, #2
 80008f6:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80008f8:	2301      	movs	r3, #1
 80008fa:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 80008fc:	2303      	movs	r3, #3
 80008fe:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000900:	2307      	movs	r3, #7
 8000902:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //TX Config
 8000904:	f107 031c 	add.w	r3, r7, #28
 8000908:	4619      	mov	r1, r3
 800090a:	482b      	ldr	r0, [pc, #172]	; (80009b8 <HAL_UART_MspInit+0xf4>)
 800090c:	f000 fa46 	bl	8000d9c <HAL_GPIO_Init>

		// Initialize RX Pin
		GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000910:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000914:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	4826      	ldr	r0, [pc, #152]	; (80009b8 <HAL_UART_MspInit+0xf4>)
 800091e:	f000 fa3d 	bl	8000d9c <HAL_GPIO_Init>

		// Enable UART Clocking
		__USART1_CLK_ENABLE();
 8000922:	4b24      	ldr	r3, [pc, #144]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 8000924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000926:	4a23      	ldr	r2, [pc, #140]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 8000928:	f043 0310 	orr.w	r3, r3, #16
 800092c:	6453      	str	r3, [r2, #68]	; 0x44
 800092e:	4b21      	ldr	r3, [pc, #132]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 8000930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000932:	f003 0310 	and.w	r3, r3, #16
 8000936:	617b      	str	r3, [r7, #20]
 8000938:	697b      	ldr	r3, [r7, #20]

		// Enable UART Clocking
		__USART6_CLK_ENABLE();

	}
}
 800093a:	e034      	b.n	80009a6 <HAL_UART_MspInit+0xe2>
	} else if (huart->Instance == USART6) {
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a1e      	ldr	r2, [pc, #120]	; (80009bc <HAL_UART_MspInit+0xf8>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d12f      	bne.n	80009a6 <HAL_UART_MspInit+0xe2>
		__GPIOC_CLK_ENABLE();
 8000946:	4b1b      	ldr	r3, [pc, #108]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a1a      	ldr	r2, [pc, #104]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 800094c:	f043 0304 	orr.w	r3, r3, #4
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b18      	ldr	r3, [pc, #96]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0304 	and.w	r3, r3, #4
 800095a:	613b      	str	r3, [r7, #16]
 800095c:	693b      	ldr	r3, [r7, #16]
		GPIO_InitStruct.Pin       = GPIO_PIN_6;
 800095e:	2340      	movs	r3, #64	; 0x40
 8000960:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000962:	2302      	movs	r3, #2
 8000964:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8000966:	2301      	movs	r3, #1
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800096a:	2303      	movs	r3, #3
 800096c:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800096e:	2308      	movs	r3, #8
 8000970:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //TX Config
 8000972:	f107 031c 	add.w	r3, r7, #28
 8000976:	4619      	mov	r1, r3
 8000978:	4811      	ldr	r0, [pc, #68]	; (80009c0 <HAL_UART_MspInit+0xfc>)
 800097a:	f000 fa0f 	bl	8000d9c <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 800097e:	2380      	movs	r3, #128	; 0x80
 8000980:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //RX Config
 8000982:	f107 031c 	add.w	r3, r7, #28
 8000986:	4619      	mov	r1, r3
 8000988:	480d      	ldr	r0, [pc, #52]	; (80009c0 <HAL_UART_MspInit+0xfc>)
 800098a:	f000 fa07 	bl	8000d9c <HAL_GPIO_Init>
		__USART6_CLK_ENABLE();
 800098e:	4b09      	ldr	r3, [pc, #36]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 8000990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000992:	4a08      	ldr	r2, [pc, #32]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 8000994:	f043 0320 	orr.w	r3, r3, #32
 8000998:	6453      	str	r3, [r2, #68]	; 0x44
 800099a:	4b06      	ldr	r3, [pc, #24]	; (80009b4 <HAL_UART_MspInit+0xf0>)
 800099c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099e:	f003 0320 	and.w	r3, r3, #32
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
}
 80009a6:	bf00      	nop
 80009a8:	3730      	adds	r7, #48	; 0x30
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40011000 	.word	0x40011000
 80009b4:	40023800 	.word	0x40023800
 80009b8:	40020000 	.word	0x40020000
 80009bc:	40011400 	.word	0x40011400
 80009c0:	40020800 	.word	0x40020800

080009c4 <initUart>:

//UART Initialization
void initUart(UART_HandleTypeDef* Uhand, uint32_t Baud, USART_TypeDef* Tgt) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	60f8      	str	r0, [r7, #12]
 80009cc:	60b9      	str	r1, [r7, #8]
 80009ce:	607a      	str	r2, [r7, #4]
	Uhand->Instance        = Tgt;
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	601a      	str	r2, [r3, #0]

	Uhand->Init.BaudRate   = Baud;
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	68ba      	ldr	r2, [r7, #8]
 80009da:	605a      	str	r2, [r3, #4]
	Uhand->Init.WordLength = UART_WORDLENGTH_8B;
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	2200      	movs	r2, #0
 80009e0:	609a      	str	r2, [r3, #8]
	Uhand->Init.StopBits   = UART_STOPBITS_1;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	2200      	movs	r2, #0
 80009e6:	60da      	str	r2, [r3, #12]
	Uhand->Init.Parity     = UART_PARITY_NONE;
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	2200      	movs	r2, #0
 80009ec:	611a      	str	r2, [r3, #16]
	Uhand->Init.Mode       = UART_MODE_TX_RX;
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	220c      	movs	r2, #12
 80009f2:	615a      	str	r2, [r3, #20]
	Uhand->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	2200      	movs	r2, #0
 80009f8:	619a      	str	r2, [r3, #24]

	HAL_UART_Init(Uhand);
 80009fa:	68f8      	ldr	r0, [r7, #12]
 80009fc:	f001 f848 	bl	8001a90 <HAL_UART_Init>
}
 8000a00:	bf00      	nop
 8000a02:	3710      	adds	r7, #16
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}

08000a08 <_write>:

============================================================================= */


// Make printf(), putchar(), etc. default to work over USB UART
int _write(int file, char *ptr, int len) {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&USB_UART, (uint8_t*) ptr, len, 1000);
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	b29a      	uxth	r2, r3
 8000a18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a1c:	68b9      	ldr	r1, [r7, #8]
 8000a1e:	4804      	ldr	r0, [pc, #16]	; (8000a30 <_write+0x28>)
 8000a20:	f001 f884 	bl	8001b2c <HAL_UART_Transmit>
	return len;
 8000a24:	687b      	ldr	r3, [r7, #4]
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	2000009c 	.word	0x2000009c

08000a34 <_read>:

// Make scanf(), getchar(), etc. default to work over USB UART
int _read(int file, char *ptr, int len) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	60f8      	str	r0, [r7, #12]
 8000a3c:	60b9      	str	r1, [r7, #8]
 8000a3e:	607a      	str	r2, [r7, #4]
	*ptr = 0x00; // Clear the character buffer because scanf() is finicky
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	2200      	movs	r2, #0
 8000a44:	701a      	strb	r2, [r3, #0]
	len = 1; // Again because of scanf's finickiness, len must = 1
 8000a46:	2301      	movs	r3, #1
 8000a48:	607b      	str	r3, [r7, #4]
	HAL_UART_Receive(&USB_UART, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a52:	68b9      	ldr	r1, [r7, #8]
 8000a54:	4803      	ldr	r0, [pc, #12]	; (8000a64 <_read+0x30>)
 8000a56:	f001 f8fa 	bl	8001c4e <HAL_UART_Receive>
	return len;
 8000a5a:	687b      	ldr	r3, [r7, #4]
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3710      	adds	r7, #16
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	2000009c 	.word	0x2000009c

08000a68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000aa0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000a6c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000a6e:	e003      	b.n	8000a78 <LoopCopyDataInit>

08000a70 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000a70:	4b0c      	ldr	r3, [pc, #48]	; (8000aa4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000a72:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000a74:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000a76:	3104      	adds	r1, #4

08000a78 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000a78:	480b      	ldr	r0, [pc, #44]	; (8000aa8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000a7a:	4b0c      	ldr	r3, [pc, #48]	; (8000aac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000a7c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000a7e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000a80:	d3f6      	bcc.n	8000a70 <CopyDataInit>
  ldr  r2, =_sbss
 8000a82:	4a0b      	ldr	r2, [pc, #44]	; (8000ab0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000a84:	e002      	b.n	8000a8c <LoopFillZerobss>

08000a86 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000a86:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000a88:	f842 3b04 	str.w	r3, [r2], #4

08000a8c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000a8c:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000a8e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000a90:	d3f9      	bcc.n	8000a86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000a92:	f000 f813 	bl	8000abc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a96:	f001 ff3f 	bl	8002918 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a9a:	f7ff fda1 	bl	80005e0 <main>
  bx  lr    
 8000a9e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000aa0:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8000aa4:	080035a0 	.word	0x080035a0
  ldr  r0, =_sdata
 8000aa8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000aac:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000ab0:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000ab4:	20000124 	.word	0x20000124

08000ab8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ab8:	e7fe      	b.n	8000ab8 <ADC_IRQHandler>
	...

08000abc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ac0:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <SystemInit+0x28>)
 8000ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ac6:	4a07      	ldr	r2, [pc, #28]	; (8000ae4 <SystemInit+0x28>)
 8000ac8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000acc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ad0:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <SystemInit+0x28>)
 8000ad2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ad6:	609a      	str	r2, [r3, #8]
#endif
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	e000ed00 	.word	0xe000ed00

08000ae8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 8000aec:	4b0b      	ldr	r3, [pc, #44]	; (8000b1c <HAL_Init+0x34>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a0a      	ldr	r2, [pc, #40]	; (8000b1c <HAL_Init+0x34>)
 8000af2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000af6:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000af8:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <HAL_Init+0x34>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a07      	ldr	r2, [pc, #28]	; (8000b1c <HAL_Init+0x34>)
 8000afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b04:	2003      	movs	r0, #3
 8000b06:	f000 f915 	bl	8000d34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b0a:	200f      	movs	r0, #15
 8000b0c:	f000 f810 	bl	8000b30 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000b10:	f000 f806 	bl	8000b20 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40023c00 	.word	0x40023c00

08000b20 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
	...

08000b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b38:	4b12      	ldr	r3, [pc, #72]	; (8000b84 <HAL_InitTick+0x54>)
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	4b12      	ldr	r3, [pc, #72]	; (8000b88 <HAL_InitTick+0x58>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	4619      	mov	r1, r3
 8000b42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 f917 	bl	8000d82 <HAL_SYSTICK_Config>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e00e      	b.n	8000b7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b0f      	cmp	r3, #15
 8000b62:	d80a      	bhi.n	8000b7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b64:	2200      	movs	r2, #0
 8000b66:	6879      	ldr	r1, [r7, #4]
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	f000 f8ed 	bl	8000d4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b70:	4a06      	ldr	r2, [pc, #24]	; (8000b8c <HAL_InitTick+0x5c>)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b76:	2300      	movs	r3, #0
 8000b78:	e000      	b.n	8000b7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000000 	.word	0x20000000
 8000b88:	20000008 	.word	0x20000008
 8000b8c:	20000004 	.word	0x20000004

08000b90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b94:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <HAL_IncTick+0x20>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <HAL_IncTick+0x24>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	4a04      	ldr	r2, [pc, #16]	; (8000bb4 <HAL_IncTick+0x24>)
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	20000008 	.word	0x20000008
 8000bb4:	2000011c 	.word	0x2000011c

08000bb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  return uwTick;
 8000bbc:	4b03      	ldr	r3, [pc, #12]	; (8000bcc <HAL_GetTick+0x14>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	2000011c 	.word	0x2000011c

08000bd0 <__NVIC_SetPriorityGrouping>:
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b085      	sub	sp, #20
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	f003 0307 	and.w	r3, r3, #7
 8000bde:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000be0:	4b0b      	ldr	r3, [pc, #44]	; (8000c10 <__NVIC_SetPriorityGrouping+0x40>)
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000be6:	68ba      	ldr	r2, [r7, #8]
 8000be8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bec:	4013      	ands	r3, r2
 8000bee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <__NVIC_SetPriorityGrouping+0x44>)
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bfe:	4a04      	ldr	r2, [pc, #16]	; (8000c10 <__NVIC_SetPriorityGrouping+0x40>)
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	60d3      	str	r3, [r2, #12]
}
 8000c04:	bf00      	nop
 8000c06:	3714      	adds	r7, #20
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	e000ed00 	.word	0xe000ed00
 8000c14:	05fa0000 	.word	0x05fa0000

08000c18 <__NVIC_GetPriorityGrouping>:
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c1c:	4b04      	ldr	r3, [pc, #16]	; (8000c30 <__NVIC_GetPriorityGrouping+0x18>)
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	0a1b      	lsrs	r3, r3, #8
 8000c22:	f003 0307 	and.w	r3, r3, #7
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <__NVIC_SetPriority>:
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	6039      	str	r1, [r7, #0]
 8000c3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	db0a      	blt.n	8000c5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	b2da      	uxtb	r2, r3
 8000c4c:	490c      	ldr	r1, [pc, #48]	; (8000c80 <__NVIC_SetPriority+0x4c>)
 8000c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c52:	0112      	lsls	r2, r2, #4
 8000c54:	b2d2      	uxtb	r2, r2
 8000c56:	440b      	add	r3, r1
 8000c58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c5c:	e00a      	b.n	8000c74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	4908      	ldr	r1, [pc, #32]	; (8000c84 <__NVIC_SetPriority+0x50>)
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	f003 030f 	and.w	r3, r3, #15
 8000c6a:	3b04      	subs	r3, #4
 8000c6c:	0112      	lsls	r2, r2, #4
 8000c6e:	b2d2      	uxtb	r2, r2
 8000c70:	440b      	add	r3, r1
 8000c72:	761a      	strb	r2, [r3, #24]
}
 8000c74:	bf00      	nop
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	e000e100 	.word	0xe000e100
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <NVIC_EncodePriority>:
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b089      	sub	sp, #36	; 0x24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	60f8      	str	r0, [r7, #12]
 8000c90:	60b9      	str	r1, [r7, #8]
 8000c92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	f003 0307 	and.w	r3, r3, #7
 8000c9a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	f1c3 0307 	rsb	r3, r3, #7
 8000ca2:	2b04      	cmp	r3, #4
 8000ca4:	bf28      	it	cs
 8000ca6:	2304      	movcs	r3, #4
 8000ca8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000caa:	69fb      	ldr	r3, [r7, #28]
 8000cac:	3304      	adds	r3, #4
 8000cae:	2b06      	cmp	r3, #6
 8000cb0:	d902      	bls.n	8000cb8 <NVIC_EncodePriority+0x30>
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	3b03      	subs	r3, #3
 8000cb6:	e000      	b.n	8000cba <NVIC_EncodePriority+0x32>
 8000cb8:	2300      	movs	r3, #0
 8000cba:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8000cc0:	69bb      	ldr	r3, [r7, #24]
 8000cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc6:	43da      	mvns	r2, r3
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	401a      	ands	r2, r3
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cda:	43d9      	mvns	r1, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce0:	4313      	orrs	r3, r2
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3724      	adds	r7, #36	; 0x24
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
	...

08000cf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	3b01      	subs	r3, #1
 8000cfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d00:	d301      	bcc.n	8000d06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d02:	2301      	movs	r3, #1
 8000d04:	e00f      	b.n	8000d26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d06:	4a0a      	ldr	r2, [pc, #40]	; (8000d30 <SysTick_Config+0x40>)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	3b01      	subs	r3, #1
 8000d0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d0e:	210f      	movs	r1, #15
 8000d10:	f04f 30ff 	mov.w	r0, #4294967295
 8000d14:	f7ff ff8e 	bl	8000c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d18:	4b05      	ldr	r3, [pc, #20]	; (8000d30 <SysTick_Config+0x40>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d1e:	4b04      	ldr	r3, [pc, #16]	; (8000d30 <SysTick_Config+0x40>)
 8000d20:	2207      	movs	r2, #7
 8000d22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d24:	2300      	movs	r3, #0
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	e000e010 	.word	0xe000e010

08000d34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff ff47 	bl	8000bd0 <__NVIC_SetPriorityGrouping>
}
 8000d42:	bf00      	nop
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b086      	sub	sp, #24
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	4603      	mov	r3, r0
 8000d52:	60b9      	str	r1, [r7, #8]
 8000d54:	607a      	str	r2, [r7, #4]
 8000d56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d5c:	f7ff ff5c 	bl	8000c18 <__NVIC_GetPriorityGrouping>
 8000d60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	68b9      	ldr	r1, [r7, #8]
 8000d66:	6978      	ldr	r0, [r7, #20]
 8000d68:	f7ff ff8e 	bl	8000c88 <NVIC_EncodePriority>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d72:	4611      	mov	r1, r2
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff ff5d 	bl	8000c34 <__NVIC_SetPriority>
}
 8000d7a:	bf00      	nop
 8000d7c:	3718      	adds	r7, #24
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b082      	sub	sp, #8
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d8a:	6878      	ldr	r0, [r7, #4]
 8000d8c:	f7ff ffb0 	bl	8000cf0 <SysTick_Config>
 8000d90:	4603      	mov	r3, r0
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
	...

08000d9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b089      	sub	sp, #36	; 0x24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000da6:	2300      	movs	r3, #0
 8000da8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000dae:	2300      	movs	r3, #0
 8000db0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000db2:	2300      	movs	r3, #0
 8000db4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000db6:	2300      	movs	r3, #0
 8000db8:	61fb      	str	r3, [r7, #28]
 8000dba:	e175      	b.n	80010a8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	697a      	ldr	r2, [r7, #20]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000dd0:	693a      	ldr	r2, [r7, #16]
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	f040 8164 	bne.w	80010a2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d00b      	beq.n	8000dfa <HAL_GPIO_Init+0x5e>
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	2b02      	cmp	r3, #2
 8000de8:	d007      	beq.n	8000dfa <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dee:	2b11      	cmp	r3, #17
 8000df0:	d003      	beq.n	8000dfa <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	2b12      	cmp	r3, #18
 8000df8:	d130      	bne.n	8000e5c <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	689b      	ldr	r3, [r3, #8]
 8000dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000e00:	69fb      	ldr	r3, [r7, #28]
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	2203      	movs	r2, #3
 8000e06:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	69ba      	ldr	r2, [r7, #24]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	68da      	ldr	r2, [r3, #12]
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	69ba      	ldr	r2, [r7, #24]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	69ba      	ldr	r2, [r7, #24]
 8000e28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e30:	2201      	movs	r2, #1
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	69ba      	ldr	r2, [r7, #24]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	091b      	lsrs	r3, r3, #4
 8000e46:	f003 0201 	and.w	r2, r3, #1
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	68db      	ldr	r3, [r3, #12]
 8000e60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	2203      	movs	r2, #3
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	69ba      	ldr	r2, [r7, #24]
 8000e70:	4013      	ands	r3, r2
 8000e72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	689a      	ldr	r2, [r3, #8]
 8000e78:	69fb      	ldr	r3, [r7, #28]
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	69ba      	ldr	r2, [r7, #24]
 8000e8a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d003      	beq.n	8000e9c <HAL_GPIO_Init+0x100>
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	2b12      	cmp	r3, #18
 8000e9a:	d123      	bne.n	8000ee4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000e9c:	69fb      	ldr	r3, [r7, #28]
 8000e9e:	08da      	lsrs	r2, r3, #3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	3208      	adds	r2, #8
 8000ea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	f003 0307 	and.w	r3, r3, #7
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	220f      	movs	r2, #15
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	43db      	mvns	r3, r3
 8000eba:	69ba      	ldr	r2, [r7, #24]
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	691a      	ldr	r2, [r3, #16]
 8000ec4:	69fb      	ldr	r3, [r7, #28]
 8000ec6:	f003 0307 	and.w	r3, r3, #7
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	69ba      	ldr	r2, [r7, #24]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	08da      	lsrs	r2, r3, #3
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	3208      	adds	r2, #8
 8000ede:	69b9      	ldr	r1, [r7, #24]
 8000ee0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	2203      	movs	r2, #3
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	43db      	mvns	r3, r3
 8000ef6:	69ba      	ldr	r2, [r7, #24]
 8000ef8:	4013      	ands	r3, r2
 8000efa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 0203 	and.w	r2, r3, #3
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	f000 80be 	beq.w	80010a2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f26:	4b65      	ldr	r3, [pc, #404]	; (80010bc <HAL_GPIO_Init+0x320>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f2a:	4a64      	ldr	r2, [pc, #400]	; (80010bc <HAL_GPIO_Init+0x320>)
 8000f2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f30:	6453      	str	r3, [r2, #68]	; 0x44
 8000f32:	4b62      	ldr	r3, [pc, #392]	; (80010bc <HAL_GPIO_Init+0x320>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000f3e:	4a60      	ldr	r2, [pc, #384]	; (80010c0 <HAL_GPIO_Init+0x324>)
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	089b      	lsrs	r3, r3, #2
 8000f44:	3302      	adds	r3, #2
 8000f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	f003 0303 	and.w	r3, r3, #3
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	220f      	movs	r2, #15
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a57      	ldr	r2, [pc, #348]	; (80010c4 <HAL_GPIO_Init+0x328>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d037      	beq.n	8000fda <HAL_GPIO_Init+0x23e>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a56      	ldr	r2, [pc, #344]	; (80010c8 <HAL_GPIO_Init+0x32c>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d031      	beq.n	8000fd6 <HAL_GPIO_Init+0x23a>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a55      	ldr	r2, [pc, #340]	; (80010cc <HAL_GPIO_Init+0x330>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d02b      	beq.n	8000fd2 <HAL_GPIO_Init+0x236>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a54      	ldr	r2, [pc, #336]	; (80010d0 <HAL_GPIO_Init+0x334>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d025      	beq.n	8000fce <HAL_GPIO_Init+0x232>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a53      	ldr	r2, [pc, #332]	; (80010d4 <HAL_GPIO_Init+0x338>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d01f      	beq.n	8000fca <HAL_GPIO_Init+0x22e>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a52      	ldr	r2, [pc, #328]	; (80010d8 <HAL_GPIO_Init+0x33c>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d019      	beq.n	8000fc6 <HAL_GPIO_Init+0x22a>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a51      	ldr	r2, [pc, #324]	; (80010dc <HAL_GPIO_Init+0x340>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d013      	beq.n	8000fc2 <HAL_GPIO_Init+0x226>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a50      	ldr	r2, [pc, #320]	; (80010e0 <HAL_GPIO_Init+0x344>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d00d      	beq.n	8000fbe <HAL_GPIO_Init+0x222>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a4f      	ldr	r2, [pc, #316]	; (80010e4 <HAL_GPIO_Init+0x348>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d007      	beq.n	8000fba <HAL_GPIO_Init+0x21e>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a4e      	ldr	r2, [pc, #312]	; (80010e8 <HAL_GPIO_Init+0x34c>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d101      	bne.n	8000fb6 <HAL_GPIO_Init+0x21a>
 8000fb2:	2309      	movs	r3, #9
 8000fb4:	e012      	b.n	8000fdc <HAL_GPIO_Init+0x240>
 8000fb6:	230a      	movs	r3, #10
 8000fb8:	e010      	b.n	8000fdc <HAL_GPIO_Init+0x240>
 8000fba:	2308      	movs	r3, #8
 8000fbc:	e00e      	b.n	8000fdc <HAL_GPIO_Init+0x240>
 8000fbe:	2307      	movs	r3, #7
 8000fc0:	e00c      	b.n	8000fdc <HAL_GPIO_Init+0x240>
 8000fc2:	2306      	movs	r3, #6
 8000fc4:	e00a      	b.n	8000fdc <HAL_GPIO_Init+0x240>
 8000fc6:	2305      	movs	r3, #5
 8000fc8:	e008      	b.n	8000fdc <HAL_GPIO_Init+0x240>
 8000fca:	2304      	movs	r3, #4
 8000fcc:	e006      	b.n	8000fdc <HAL_GPIO_Init+0x240>
 8000fce:	2303      	movs	r3, #3
 8000fd0:	e004      	b.n	8000fdc <HAL_GPIO_Init+0x240>
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	e002      	b.n	8000fdc <HAL_GPIO_Init+0x240>
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e000      	b.n	8000fdc <HAL_GPIO_Init+0x240>
 8000fda:	2300      	movs	r3, #0
 8000fdc:	69fa      	ldr	r2, [r7, #28]
 8000fde:	f002 0203 	and.w	r2, r2, #3
 8000fe2:	0092      	lsls	r2, r2, #2
 8000fe4:	4093      	lsls	r3, r2
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000fec:	4934      	ldr	r1, [pc, #208]	; (80010c0 <HAL_GPIO_Init+0x324>)
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	089b      	lsrs	r3, r3, #2
 8000ff2:	3302      	adds	r3, #2
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ffa:	4b3c      	ldr	r3, [pc, #240]	; (80010ec <HAL_GPIO_Init+0x350>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	43db      	mvns	r3, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4013      	ands	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001012:	2b00      	cmp	r3, #0
 8001014:	d003      	beq.n	800101e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	4313      	orrs	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800101e:	4a33      	ldr	r2, [pc, #204]	; (80010ec <HAL_GPIO_Init+0x350>)
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001024:	4b31      	ldr	r3, [pc, #196]	; (80010ec <HAL_GPIO_Init+0x350>)
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	43db      	mvns	r3, r3
 800102e:	69ba      	ldr	r2, [r7, #24]
 8001030:	4013      	ands	r3, r2
 8001032:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d003      	beq.n	8001048 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	4313      	orrs	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001048:	4a28      	ldr	r2, [pc, #160]	; (80010ec <HAL_GPIO_Init+0x350>)
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800104e:	4b27      	ldr	r3, [pc, #156]	; (80010ec <HAL_GPIO_Init+0x350>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	43db      	mvns	r3, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4013      	ands	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d003      	beq.n	8001072 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	4313      	orrs	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001072:	4a1e      	ldr	r2, [pc, #120]	; (80010ec <HAL_GPIO_Init+0x350>)
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001078:	4b1c      	ldr	r3, [pc, #112]	; (80010ec <HAL_GPIO_Init+0x350>)
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	43db      	mvns	r3, r3
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4013      	ands	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d003      	beq.n	800109c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	4313      	orrs	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800109c:	4a13      	ldr	r2, [pc, #76]	; (80010ec <HAL_GPIO_Init+0x350>)
 800109e:	69bb      	ldr	r3, [r7, #24]
 80010a0:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	3301      	adds	r3, #1
 80010a6:	61fb      	str	r3, [r7, #28]
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	2b0f      	cmp	r3, #15
 80010ac:	f67f ae86 	bls.w	8000dbc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80010b0:	bf00      	nop
 80010b2:	3724      	adds	r7, #36	; 0x24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	40023800 	.word	0x40023800
 80010c0:	40013800 	.word	0x40013800
 80010c4:	40020000 	.word	0x40020000
 80010c8:	40020400 	.word	0x40020400
 80010cc:	40020800 	.word	0x40020800
 80010d0:	40020c00 	.word	0x40020c00
 80010d4:	40021000 	.word	0x40021000
 80010d8:	40021400 	.word	0x40021400
 80010dc:	40021800 	.word	0x40021800
 80010e0:	40021c00 	.word	0x40021c00
 80010e4:	40022000 	.word	0x40022000
 80010e8:	40022400 	.word	0x40022400
 80010ec:	40013c00 	.word	0x40013c00

080010f0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80010fa:	4b23      	ldr	r3, [pc, #140]	; (8001188 <HAL_PWREx_EnableOverDrive+0x98>)
 80010fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fe:	4a22      	ldr	r2, [pc, #136]	; (8001188 <HAL_PWREx_EnableOverDrive+0x98>)
 8001100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001104:	6413      	str	r3, [r2, #64]	; 0x40
 8001106:	4b20      	ldr	r3, [pc, #128]	; (8001188 <HAL_PWREx_EnableOverDrive+0x98>)
 8001108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800110e:	603b      	str	r3, [r7, #0]
 8001110:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001112:	4b1e      	ldr	r3, [pc, #120]	; (800118c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a1d      	ldr	r2, [pc, #116]	; (800118c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800111c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800111e:	f7ff fd4b 	bl	8000bb8 <HAL_GetTick>
 8001122:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001124:	e009      	b.n	800113a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001126:	f7ff fd47 	bl	8000bb8 <HAL_GetTick>
 800112a:	4602      	mov	r2, r0
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001134:	d901      	bls.n	800113a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e022      	b.n	8001180 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800113a:	4b14      	ldr	r3, [pc, #80]	; (800118c <HAL_PWREx_EnableOverDrive+0x9c>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001142:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001146:	d1ee      	bne.n	8001126 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001148:	4b10      	ldr	r3, [pc, #64]	; (800118c <HAL_PWREx_EnableOverDrive+0x9c>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a0f      	ldr	r2, [pc, #60]	; (800118c <HAL_PWREx_EnableOverDrive+0x9c>)
 800114e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001152:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001154:	f7ff fd30 	bl	8000bb8 <HAL_GetTick>
 8001158:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800115a:	e009      	b.n	8001170 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800115c:	f7ff fd2c 	bl	8000bb8 <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800116a:	d901      	bls.n	8001170 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e007      	b.n	8001180 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001170:	4b06      	ldr	r3, [pc, #24]	; (800118c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001178:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800117c:	d1ee      	bne.n	800115c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800117e:	2300      	movs	r3, #0
}
 8001180:	4618      	mov	r0, r3
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40023800 	.word	0x40023800
 800118c:	40007000 	.word	0x40007000

08001190 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001198:	2300      	movs	r3, #0
 800119a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d101      	bne.n	80011a6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e29b      	b.n	80016de <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f000 8087 	beq.w	80012c2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011b4:	4b96      	ldr	r3, [pc, #600]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	f003 030c 	and.w	r3, r3, #12
 80011bc:	2b04      	cmp	r3, #4
 80011be:	d00c      	beq.n	80011da <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011c0:	4b93      	ldr	r3, [pc, #588]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	f003 030c 	and.w	r3, r3, #12
 80011c8:	2b08      	cmp	r3, #8
 80011ca:	d112      	bne.n	80011f2 <HAL_RCC_OscConfig+0x62>
 80011cc:	4b90      	ldr	r3, [pc, #576]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011d8:	d10b      	bne.n	80011f2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011da:	4b8d      	ldr	r3, [pc, #564]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d06c      	beq.n	80012c0 <HAL_RCC_OscConfig+0x130>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d168      	bne.n	80012c0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e275      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011fa:	d106      	bne.n	800120a <HAL_RCC_OscConfig+0x7a>
 80011fc:	4b84      	ldr	r3, [pc, #528]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a83      	ldr	r2, [pc, #524]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001202:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	e02e      	b.n	8001268 <HAL_RCC_OscConfig+0xd8>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d10c      	bne.n	800122c <HAL_RCC_OscConfig+0x9c>
 8001212:	4b7f      	ldr	r3, [pc, #508]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a7e      	ldr	r2, [pc, #504]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001218:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800121c:	6013      	str	r3, [r2, #0]
 800121e:	4b7c      	ldr	r3, [pc, #496]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a7b      	ldr	r2, [pc, #492]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001224:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001228:	6013      	str	r3, [r2, #0]
 800122a:	e01d      	b.n	8001268 <HAL_RCC_OscConfig+0xd8>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001234:	d10c      	bne.n	8001250 <HAL_RCC_OscConfig+0xc0>
 8001236:	4b76      	ldr	r3, [pc, #472]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a75      	ldr	r2, [pc, #468]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 800123c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001240:	6013      	str	r3, [r2, #0]
 8001242:	4b73      	ldr	r3, [pc, #460]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a72      	ldr	r2, [pc, #456]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800124c:	6013      	str	r3, [r2, #0]
 800124e:	e00b      	b.n	8001268 <HAL_RCC_OscConfig+0xd8>
 8001250:	4b6f      	ldr	r3, [pc, #444]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a6e      	ldr	r2, [pc, #440]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800125a:	6013      	str	r3, [r2, #0]
 800125c:	4b6c      	ldr	r3, [pc, #432]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a6b      	ldr	r2, [pc, #428]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001266:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d013      	beq.n	8001298 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001270:	f7ff fca2 	bl	8000bb8 <HAL_GetTick>
 8001274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001276:	e008      	b.n	800128a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001278:	f7ff fc9e 	bl	8000bb8 <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b64      	cmp	r3, #100	; 0x64
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e229      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800128a:	4b61      	ldr	r3, [pc, #388]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d0f0      	beq.n	8001278 <HAL_RCC_OscConfig+0xe8>
 8001296:	e014      	b.n	80012c2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001298:	f7ff fc8e 	bl	8000bb8 <HAL_GetTick>
 800129c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800129e:	e008      	b.n	80012b2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012a0:	f7ff fc8a 	bl	8000bb8 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b64      	cmp	r3, #100	; 0x64
 80012ac:	d901      	bls.n	80012b2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e215      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012b2:	4b57      	ldr	r3, [pc, #348]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d1f0      	bne.n	80012a0 <HAL_RCC_OscConfig+0x110>
 80012be:	e000      	b.n	80012c2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d069      	beq.n	80013a2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012ce:	4b50      	ldr	r3, [pc, #320]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f003 030c 	and.w	r3, r3, #12
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d00b      	beq.n	80012f2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012da:	4b4d      	ldr	r3, [pc, #308]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	f003 030c 	and.w	r3, r3, #12
 80012e2:	2b08      	cmp	r3, #8
 80012e4:	d11c      	bne.n	8001320 <HAL_RCC_OscConfig+0x190>
 80012e6:	4b4a      	ldr	r3, [pc, #296]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d116      	bne.n	8001320 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012f2:	4b47      	ldr	r3, [pc, #284]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 0302 	and.w	r3, r3, #2
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d005      	beq.n	800130a <HAL_RCC_OscConfig+0x17a>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	68db      	ldr	r3, [r3, #12]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d001      	beq.n	800130a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e1e9      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800130a:	4b41      	ldr	r3, [pc, #260]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	691b      	ldr	r3, [r3, #16]
 8001316:	00db      	lsls	r3, r3, #3
 8001318:	493d      	ldr	r1, [pc, #244]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 800131a:	4313      	orrs	r3, r2
 800131c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800131e:	e040      	b.n	80013a2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d023      	beq.n	8001370 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001328:	4b39      	ldr	r3, [pc, #228]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a38      	ldr	r2, [pc, #224]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 800132e:	f043 0301 	orr.w	r3, r3, #1
 8001332:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001334:	f7ff fc40 	bl	8000bb8 <HAL_GetTick>
 8001338:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800133c:	f7ff fc3c 	bl	8000bb8 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e1c7      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800134e:	4b30      	ldr	r3, [pc, #192]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0302 	and.w	r3, r3, #2
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0f0      	beq.n	800133c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800135a:	4b2d      	ldr	r3, [pc, #180]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	691b      	ldr	r3, [r3, #16]
 8001366:	00db      	lsls	r3, r3, #3
 8001368:	4929      	ldr	r1, [pc, #164]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 800136a:	4313      	orrs	r3, r2
 800136c:	600b      	str	r3, [r1, #0]
 800136e:	e018      	b.n	80013a2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001370:	4b27      	ldr	r3, [pc, #156]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a26      	ldr	r2, [pc, #152]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001376:	f023 0301 	bic.w	r3, r3, #1
 800137a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800137c:	f7ff fc1c 	bl	8000bb8 <HAL_GetTick>
 8001380:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001382:	e008      	b.n	8001396 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001384:	f7ff fc18 	bl	8000bb8 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	2b02      	cmp	r3, #2
 8001390:	d901      	bls.n	8001396 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e1a3      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001396:	4b1e      	ldr	r3, [pc, #120]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d1f0      	bne.n	8001384 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0308 	and.w	r3, r3, #8
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d038      	beq.n	8001420 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	695b      	ldr	r3, [r3, #20]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d019      	beq.n	80013ea <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013b6:	4b16      	ldr	r3, [pc, #88]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80013b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013ba:	4a15      	ldr	r2, [pc, #84]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013c2:	f7ff fbf9 	bl	8000bb8 <HAL_GetTick>
 80013c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013c8:	e008      	b.n	80013dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013ca:	f7ff fbf5 	bl	8000bb8 <HAL_GetTick>
 80013ce:	4602      	mov	r2, r0
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d901      	bls.n	80013dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e180      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013dc:	4b0c      	ldr	r3, [pc, #48]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80013de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d0f0      	beq.n	80013ca <HAL_RCC_OscConfig+0x23a>
 80013e8:	e01a      	b.n	8001420 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013ea:	4b09      	ldr	r3, [pc, #36]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80013ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013ee:	4a08      	ldr	r2, [pc, #32]	; (8001410 <HAL_RCC_OscConfig+0x280>)
 80013f0:	f023 0301 	bic.w	r3, r3, #1
 80013f4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013f6:	f7ff fbdf 	bl	8000bb8 <HAL_GetTick>
 80013fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013fc:	e00a      	b.n	8001414 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013fe:	f7ff fbdb 	bl	8000bb8 <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d903      	bls.n	8001414 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e166      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
 8001410:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001414:	4b92      	ldr	r3, [pc, #584]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 8001416:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001418:	f003 0302 	and.w	r3, r3, #2
 800141c:	2b00      	cmp	r3, #0
 800141e:	d1ee      	bne.n	80013fe <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 0304 	and.w	r3, r3, #4
 8001428:	2b00      	cmp	r3, #0
 800142a:	f000 80a4 	beq.w	8001576 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800142e:	4b8c      	ldr	r3, [pc, #560]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d10d      	bne.n	8001456 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800143a:	4b89      	ldr	r3, [pc, #548]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 800143c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143e:	4a88      	ldr	r2, [pc, #544]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 8001440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001444:	6413      	str	r3, [r2, #64]	; 0x40
 8001446:	4b86      	ldr	r3, [pc, #536]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 8001448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001452:	2301      	movs	r3, #1
 8001454:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001456:	4b83      	ldr	r3, [pc, #524]	; (8001664 <HAL_RCC_OscConfig+0x4d4>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800145e:	2b00      	cmp	r3, #0
 8001460:	d118      	bne.n	8001494 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001462:	4b80      	ldr	r3, [pc, #512]	; (8001664 <HAL_RCC_OscConfig+0x4d4>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a7f      	ldr	r2, [pc, #508]	; (8001664 <HAL_RCC_OscConfig+0x4d4>)
 8001468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800146c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800146e:	f7ff fba3 	bl	8000bb8 <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001476:	f7ff fb9f 	bl	8000bb8 <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b64      	cmp	r3, #100	; 0x64
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e12a      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001488:	4b76      	ldr	r3, [pc, #472]	; (8001664 <HAL_RCC_OscConfig+0x4d4>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0f0      	beq.n	8001476 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d106      	bne.n	80014aa <HAL_RCC_OscConfig+0x31a>
 800149c:	4b70      	ldr	r3, [pc, #448]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 800149e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014a0:	4a6f      	ldr	r2, [pc, #444]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6713      	str	r3, [r2, #112]	; 0x70
 80014a8:	e02d      	b.n	8001506 <HAL_RCC_OscConfig+0x376>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d10c      	bne.n	80014cc <HAL_RCC_OscConfig+0x33c>
 80014b2:	4b6b      	ldr	r3, [pc, #428]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014b6:	4a6a      	ldr	r2, [pc, #424]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014b8:	f023 0301 	bic.w	r3, r3, #1
 80014bc:	6713      	str	r3, [r2, #112]	; 0x70
 80014be:	4b68      	ldr	r3, [pc, #416]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014c2:	4a67      	ldr	r2, [pc, #412]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014c4:	f023 0304 	bic.w	r3, r3, #4
 80014c8:	6713      	str	r3, [r2, #112]	; 0x70
 80014ca:	e01c      	b.n	8001506 <HAL_RCC_OscConfig+0x376>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2b05      	cmp	r3, #5
 80014d2:	d10c      	bne.n	80014ee <HAL_RCC_OscConfig+0x35e>
 80014d4:	4b62      	ldr	r3, [pc, #392]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014d8:	4a61      	ldr	r2, [pc, #388]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014da:	f043 0304 	orr.w	r3, r3, #4
 80014de:	6713      	str	r3, [r2, #112]	; 0x70
 80014e0:	4b5f      	ldr	r3, [pc, #380]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014e4:	4a5e      	ldr	r2, [pc, #376]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014e6:	f043 0301 	orr.w	r3, r3, #1
 80014ea:	6713      	str	r3, [r2, #112]	; 0x70
 80014ec:	e00b      	b.n	8001506 <HAL_RCC_OscConfig+0x376>
 80014ee:	4b5c      	ldr	r3, [pc, #368]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014f2:	4a5b      	ldr	r2, [pc, #364]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014f4:	f023 0301 	bic.w	r3, r3, #1
 80014f8:	6713      	str	r3, [r2, #112]	; 0x70
 80014fa:	4b59      	ldr	r3, [pc, #356]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80014fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014fe:	4a58      	ldr	r2, [pc, #352]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 8001500:	f023 0304 	bic.w	r3, r3, #4
 8001504:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d015      	beq.n	800153a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800150e:	f7ff fb53 	bl	8000bb8 <HAL_GetTick>
 8001512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001514:	e00a      	b.n	800152c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001516:	f7ff fb4f 	bl	8000bb8 <HAL_GetTick>
 800151a:	4602      	mov	r2, r0
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	f241 3288 	movw	r2, #5000	; 0x1388
 8001524:	4293      	cmp	r3, r2
 8001526:	d901      	bls.n	800152c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e0d8      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800152c:	4b4c      	ldr	r3, [pc, #304]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 800152e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d0ee      	beq.n	8001516 <HAL_RCC_OscConfig+0x386>
 8001538:	e014      	b.n	8001564 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800153a:	f7ff fb3d 	bl	8000bb8 <HAL_GetTick>
 800153e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001540:	e00a      	b.n	8001558 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001542:	f7ff fb39 	bl	8000bb8 <HAL_GetTick>
 8001546:	4602      	mov	r2, r0
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001550:	4293      	cmp	r3, r2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e0c2      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001558:	4b41      	ldr	r3, [pc, #260]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 800155a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1ee      	bne.n	8001542 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001564:	7dfb      	ldrb	r3, [r7, #23]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d105      	bne.n	8001576 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800156a:	4b3d      	ldr	r3, [pc, #244]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156e:	4a3c      	ldr	r2, [pc, #240]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 8001570:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001574:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	699b      	ldr	r3, [r3, #24]
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 80ae 	beq.w	80016dc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001580:	4b37      	ldr	r3, [pc, #220]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	f003 030c 	and.w	r3, r3, #12
 8001588:	2b08      	cmp	r3, #8
 800158a:	d06d      	beq.n	8001668 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	2b02      	cmp	r3, #2
 8001592:	d14b      	bne.n	800162c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001594:	4b32      	ldr	r3, [pc, #200]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a31      	ldr	r2, [pc, #196]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 800159a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800159e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015a0:	f7ff fb0a 	bl	8000bb8 <HAL_GetTick>
 80015a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015a6:	e008      	b.n	80015ba <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a8:	f7ff fb06 	bl	8000bb8 <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e091      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ba:	4b29      	ldr	r3, [pc, #164]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1f0      	bne.n	80015a8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	69da      	ldr	r2, [r3, #28]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a1b      	ldr	r3, [r3, #32]
 80015ce:	431a      	orrs	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d4:	019b      	lsls	r3, r3, #6
 80015d6:	431a      	orrs	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015dc:	085b      	lsrs	r3, r3, #1
 80015de:	3b01      	subs	r3, #1
 80015e0:	041b      	lsls	r3, r3, #16
 80015e2:	431a      	orrs	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015e8:	061b      	lsls	r3, r3, #24
 80015ea:	431a      	orrs	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f0:	071b      	lsls	r3, r3, #28
 80015f2:	491b      	ldr	r1, [pc, #108]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80015f4:	4313      	orrs	r3, r2
 80015f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015f8:	4b19      	ldr	r3, [pc, #100]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a18      	ldr	r2, [pc, #96]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 80015fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001604:	f7ff fad8 	bl	8000bb8 <HAL_GetTick>
 8001608:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800160c:	f7ff fad4 	bl	8000bb8 <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e05f      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800161e:	4b10      	ldr	r3, [pc, #64]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d0f0      	beq.n	800160c <HAL_RCC_OscConfig+0x47c>
 800162a:	e057      	b.n	80016dc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800162c:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a0b      	ldr	r2, [pc, #44]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 8001632:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001636:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001638:	f7ff fabe 	bl	8000bb8 <HAL_GetTick>
 800163c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800163e:	e008      	b.n	8001652 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001640:	f7ff faba 	bl	8000bb8 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b02      	cmp	r3, #2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e045      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001652:	4b03      	ldr	r3, [pc, #12]	; (8001660 <HAL_RCC_OscConfig+0x4d0>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d1f0      	bne.n	8001640 <HAL_RCC_OscConfig+0x4b0>
 800165e:	e03d      	b.n	80016dc <HAL_RCC_OscConfig+0x54c>
 8001660:	40023800 	.word	0x40023800
 8001664:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001668:	4b1f      	ldr	r3, [pc, #124]	; (80016e8 <HAL_RCC_OscConfig+0x558>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	2b01      	cmp	r3, #1
 8001674:	d030      	beq.n	80016d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001680:	429a      	cmp	r2, r3
 8001682:	d129      	bne.n	80016d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800168e:	429a      	cmp	r2, r3
 8001690:	d122      	bne.n	80016d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001698:	4013      	ands	r3, r2
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800169e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d119      	bne.n	80016d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ae:	085b      	lsrs	r3, r3, #1
 80016b0:	3b01      	subs	r3, #1
 80016b2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d10f      	bne.n	80016d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016c2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d107      	bne.n	80016d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d001      	beq.n	80016dc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e000      	b.n	80016de <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3718      	adds	r7, #24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40023800 	.word	0x40023800

080016ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80016f6:	2300      	movs	r3, #0
 80016f8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d101      	bne.n	8001704 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e0d0      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001704:	4b6a      	ldr	r3, [pc, #424]	; (80018b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 030f 	and.w	r3, r3, #15
 800170c:	683a      	ldr	r2, [r7, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d910      	bls.n	8001734 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001712:	4b67      	ldr	r3, [pc, #412]	; (80018b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f023 020f 	bic.w	r2, r3, #15
 800171a:	4965      	ldr	r1, [pc, #404]	; (80018b0 <HAL_RCC_ClockConfig+0x1c4>)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	4313      	orrs	r3, r2
 8001720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001722:	4b63      	ldr	r3, [pc, #396]	; (80018b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 030f 	and.w	r3, r3, #15
 800172a:	683a      	ldr	r2, [r7, #0]
 800172c:	429a      	cmp	r2, r3
 800172e:	d001      	beq.n	8001734 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e0b8      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0302 	and.w	r3, r3, #2
 800173c:	2b00      	cmp	r3, #0
 800173e:	d020      	beq.n	8001782 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	2b00      	cmp	r3, #0
 800174a:	d005      	beq.n	8001758 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800174c:	4b59      	ldr	r3, [pc, #356]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	4a58      	ldr	r2, [pc, #352]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 8001752:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001756:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0308 	and.w	r3, r3, #8
 8001760:	2b00      	cmp	r3, #0
 8001762:	d005      	beq.n	8001770 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001764:	4b53      	ldr	r3, [pc, #332]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	4a52      	ldr	r2, [pc, #328]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 800176a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800176e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001770:	4b50      	ldr	r3, [pc, #320]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	494d      	ldr	r1, [pc, #308]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 800177e:	4313      	orrs	r3, r2
 8001780:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	2b00      	cmp	r3, #0
 800178c:	d040      	beq.n	8001810 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d107      	bne.n	80017a6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001796:	4b47      	ldr	r3, [pc, #284]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d115      	bne.n	80017ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e07f      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d107      	bne.n	80017be <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ae:	4b41      	ldr	r3, [pc, #260]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d109      	bne.n	80017ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e073      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017be:	4b3d      	ldr	r3, [pc, #244]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d101      	bne.n	80017ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e06b      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017ce:	4b39      	ldr	r3, [pc, #228]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f023 0203 	bic.w	r2, r3, #3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	4936      	ldr	r1, [pc, #216]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 80017dc:	4313      	orrs	r3, r2
 80017de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017e0:	f7ff f9ea 	bl	8000bb8 <HAL_GetTick>
 80017e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017e6:	e00a      	b.n	80017fe <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017e8:	f7ff f9e6 	bl	8000bb8 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e053      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017fe:	4b2d      	ldr	r3, [pc, #180]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f003 020c 	and.w	r2, r3, #12
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	429a      	cmp	r2, r3
 800180e:	d1eb      	bne.n	80017e8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001810:	4b27      	ldr	r3, [pc, #156]	; (80018b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 030f 	and.w	r3, r3, #15
 8001818:	683a      	ldr	r2, [r7, #0]
 800181a:	429a      	cmp	r2, r3
 800181c:	d210      	bcs.n	8001840 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800181e:	4b24      	ldr	r3, [pc, #144]	; (80018b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f023 020f 	bic.w	r2, r3, #15
 8001826:	4922      	ldr	r1, [pc, #136]	; (80018b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	4313      	orrs	r3, r2
 800182c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800182e:	4b20      	ldr	r3, [pc, #128]	; (80018b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 030f 	and.w	r3, r3, #15
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	429a      	cmp	r2, r3
 800183a:	d001      	beq.n	8001840 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e032      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	d008      	beq.n	800185e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800184c:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	4916      	ldr	r1, [pc, #88]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 800185a:	4313      	orrs	r3, r2
 800185c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0308 	and.w	r3, r3, #8
 8001866:	2b00      	cmp	r3, #0
 8001868:	d009      	beq.n	800187e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800186a:	4b12      	ldr	r3, [pc, #72]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	691b      	ldr	r3, [r3, #16]
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	490e      	ldr	r1, [pc, #56]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 800187a:	4313      	orrs	r3, r2
 800187c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800187e:	f000 f821 	bl	80018c4 <HAL_RCC_GetSysClockFreq>
 8001882:	4601      	mov	r1, r0
 8001884:	4b0b      	ldr	r3, [pc, #44]	; (80018b4 <HAL_RCC_ClockConfig+0x1c8>)
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	091b      	lsrs	r3, r3, #4
 800188a:	f003 030f 	and.w	r3, r3, #15
 800188e:	4a0a      	ldr	r2, [pc, #40]	; (80018b8 <HAL_RCC_ClockConfig+0x1cc>)
 8001890:	5cd3      	ldrb	r3, [r2, r3]
 8001892:	fa21 f303 	lsr.w	r3, r1, r3
 8001896:	4a09      	ldr	r2, [pc, #36]	; (80018bc <HAL_RCC_ClockConfig+0x1d0>)
 8001898:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800189a:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <HAL_RCC_ClockConfig+0x1d4>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff f946 	bl	8000b30 <HAL_InitTick>

  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40023c00 	.word	0x40023c00
 80018b4:	40023800 	.word	0x40023800
 80018b8:	080034e0 	.word	0x080034e0
 80018bc:	20000000 	.word	0x20000000
 80018c0:	20000004 	.word	0x20000004

080018c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80018ca:	2300      	movs	r3, #0
 80018cc:	607b      	str	r3, [r7, #4]
 80018ce:	2300      	movs	r3, #0
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	2300      	movs	r3, #0
 80018d4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80018d6:	2300      	movs	r3, #0
 80018d8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018da:	4b50      	ldr	r3, [pc, #320]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x158>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 030c 	and.w	r3, r3, #12
 80018e2:	2b04      	cmp	r3, #4
 80018e4:	d007      	beq.n	80018f6 <HAL_RCC_GetSysClockFreq+0x32>
 80018e6:	2b08      	cmp	r3, #8
 80018e8:	d008      	beq.n	80018fc <HAL_RCC_GetSysClockFreq+0x38>
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	f040 808d 	bne.w	8001a0a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018f0:	4b4b      	ldr	r3, [pc, #300]	; (8001a20 <HAL_RCC_GetSysClockFreq+0x15c>)
 80018f2:	60bb      	str	r3, [r7, #8]
      break;
 80018f4:	e08c      	b.n	8001a10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018f6:	4b4b      	ldr	r3, [pc, #300]	; (8001a24 <HAL_RCC_GetSysClockFreq+0x160>)
 80018f8:	60bb      	str	r3, [r7, #8]
      break;
 80018fa:	e089      	b.n	8001a10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018fc:	4b47      	ldr	r3, [pc, #284]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x158>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001904:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001906:	4b45      	ldr	r3, [pc, #276]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x158>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d023      	beq.n	800195a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001912:	4b42      	ldr	r3, [pc, #264]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x158>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	099b      	lsrs	r3, r3, #6
 8001918:	f04f 0400 	mov.w	r4, #0
 800191c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001920:	f04f 0200 	mov.w	r2, #0
 8001924:	ea03 0501 	and.w	r5, r3, r1
 8001928:	ea04 0602 	and.w	r6, r4, r2
 800192c:	4a3d      	ldr	r2, [pc, #244]	; (8001a24 <HAL_RCC_GetSysClockFreq+0x160>)
 800192e:	fb02 f106 	mul.w	r1, r2, r6
 8001932:	2200      	movs	r2, #0
 8001934:	fb02 f205 	mul.w	r2, r2, r5
 8001938:	440a      	add	r2, r1
 800193a:	493a      	ldr	r1, [pc, #232]	; (8001a24 <HAL_RCC_GetSysClockFreq+0x160>)
 800193c:	fba5 0101 	umull	r0, r1, r5, r1
 8001940:	1853      	adds	r3, r2, r1
 8001942:	4619      	mov	r1, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f04f 0400 	mov.w	r4, #0
 800194a:	461a      	mov	r2, r3
 800194c:	4623      	mov	r3, r4
 800194e:	f7fe fcc7 	bl	80002e0 <__aeabi_uldivmod>
 8001952:	4603      	mov	r3, r0
 8001954:	460c      	mov	r4, r1
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	e049      	b.n	80019ee <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800195a:	4b30      	ldr	r3, [pc, #192]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x158>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	099b      	lsrs	r3, r3, #6
 8001960:	f04f 0400 	mov.w	r4, #0
 8001964:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	ea03 0501 	and.w	r5, r3, r1
 8001970:	ea04 0602 	and.w	r6, r4, r2
 8001974:	4629      	mov	r1, r5
 8001976:	4632      	mov	r2, r6
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	f04f 0400 	mov.w	r4, #0
 8001980:	0154      	lsls	r4, r2, #5
 8001982:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001986:	014b      	lsls	r3, r1, #5
 8001988:	4619      	mov	r1, r3
 800198a:	4622      	mov	r2, r4
 800198c:	1b49      	subs	r1, r1, r5
 800198e:	eb62 0206 	sbc.w	r2, r2, r6
 8001992:	f04f 0300 	mov.w	r3, #0
 8001996:	f04f 0400 	mov.w	r4, #0
 800199a:	0194      	lsls	r4, r2, #6
 800199c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80019a0:	018b      	lsls	r3, r1, #6
 80019a2:	1a5b      	subs	r3, r3, r1
 80019a4:	eb64 0402 	sbc.w	r4, r4, r2
 80019a8:	f04f 0100 	mov.w	r1, #0
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	00e2      	lsls	r2, r4, #3
 80019b2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80019b6:	00d9      	lsls	r1, r3, #3
 80019b8:	460b      	mov	r3, r1
 80019ba:	4614      	mov	r4, r2
 80019bc:	195b      	adds	r3, r3, r5
 80019be:	eb44 0406 	adc.w	r4, r4, r6
 80019c2:	f04f 0100 	mov.w	r1, #0
 80019c6:	f04f 0200 	mov.w	r2, #0
 80019ca:	02a2      	lsls	r2, r4, #10
 80019cc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80019d0:	0299      	lsls	r1, r3, #10
 80019d2:	460b      	mov	r3, r1
 80019d4:	4614      	mov	r4, r2
 80019d6:	4618      	mov	r0, r3
 80019d8:	4621      	mov	r1, r4
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f04f 0400 	mov.w	r4, #0
 80019e0:	461a      	mov	r2, r3
 80019e2:	4623      	mov	r3, r4
 80019e4:	f7fe fc7c 	bl	80002e0 <__aeabi_uldivmod>
 80019e8:	4603      	mov	r3, r0
 80019ea:	460c      	mov	r4, r1
 80019ec:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80019ee:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x158>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	0c1b      	lsrs	r3, r3, #16
 80019f4:	f003 0303 	and.w	r3, r3, #3
 80019f8:	3301      	adds	r3, #1
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a06:	60bb      	str	r3, [r7, #8]
      break;
 8001a08:	e002      	b.n	8001a10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a0a:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001a0c:	60bb      	str	r3, [r7, #8]
      break;
 8001a0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a10:	68bb      	ldr	r3, [r7, #8]
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3714      	adds	r7, #20
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	00f42400 	.word	0x00f42400
 8001a24:	017d7840 	.word	0x017d7840

08001a28 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a2c:	4b03      	ldr	r3, [pc, #12]	; (8001a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	20000000 	.word	0x20000000

08001a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a44:	f7ff fff0 	bl	8001a28 <HAL_RCC_GetHCLKFreq>
 8001a48:	4601      	mov	r1, r0
 8001a4a:	4b05      	ldr	r3, [pc, #20]	; (8001a60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	0a9b      	lsrs	r3, r3, #10
 8001a50:	f003 0307 	and.w	r3, r3, #7
 8001a54:	4a03      	ldr	r2, [pc, #12]	; (8001a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a56:	5cd3      	ldrb	r3, [r2, r3]
 8001a58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40023800 	.word	0x40023800
 8001a64:	080034f0 	.word	0x080034f0

08001a68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a6c:	f7ff ffdc 	bl	8001a28 <HAL_RCC_GetHCLKFreq>
 8001a70:	4601      	mov	r1, r0
 8001a72:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	0b5b      	lsrs	r3, r3, #13
 8001a78:	f003 0307 	and.w	r3, r3, #7
 8001a7c:	4a03      	ldr	r2, [pc, #12]	; (8001a8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a7e:	5cd3      	ldrb	r3, [r2, r3]
 8001a80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	080034f0 	.word	0x080034f0

08001a90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e040      	b.n	8001b24 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d106      	bne.n	8001ab8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2200      	movs	r2, #0
 8001aae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7fe ff06 	bl	80008c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2224      	movs	r2, #36	; 0x24
 8001abc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f022 0201 	bic.w	r2, r2, #1
 8001acc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 f98a 	bl	8001de8 <UART_SetConfig>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	d101      	bne.n	8001ade <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e022      	b.n	8001b24 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d002      	beq.n	8001aec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f000 fc28 	bl	800233c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	685a      	ldr	r2, [r3, #4]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001afa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	689a      	ldr	r2, [r3, #8]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f042 0201 	orr.w	r2, r2, #1
 8001b1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 fcaf 	bl	8002480 <UART_CheckIdleState>
 8001b22:	4603      	mov	r3, r0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08a      	sub	sp, #40	; 0x28
 8001b30:	af02      	add	r7, sp, #8
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	603b      	str	r3, [r7, #0]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b40:	2b20      	cmp	r3, #32
 8001b42:	d17f      	bne.n	8001c44 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d002      	beq.n	8001b50 <HAL_UART_Transmit+0x24>
 8001b4a:	88fb      	ldrh	r3, [r7, #6]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d101      	bne.n	8001b54 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e078      	b.n	8001c46 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d101      	bne.n	8001b62 <HAL_UART_Transmit+0x36>
 8001b5e:	2302      	movs	r3, #2
 8001b60:	e071      	b.n	8001c46 <HAL_UART_Transmit+0x11a>
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2201      	movs	r2, #1
 8001b66:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2221      	movs	r2, #33	; 0x21
 8001b74:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001b76:	f7ff f81f 	bl	8000bb8 <HAL_GetTick>
 8001b7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	88fa      	ldrh	r2, [r7, #6]
 8001b80:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	88fa      	ldrh	r2, [r7, #6]
 8001b88:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b94:	d108      	bne.n	8001ba8 <HAL_UART_Transmit+0x7c>
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d104      	bne.n	8001ba8 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	61bb      	str	r3, [r7, #24]
 8001ba6:	e003      	b.n	8001bb0 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8001bb8:	e02c      	b.n	8001c14 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2180      	movs	r1, #128	; 0x80
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f000 fca0 	bl	800250a <UART_WaitOnFlagUntilTimeout>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e038      	b.n	8001c46 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d10b      	bne.n	8001bf2 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	881b      	ldrh	r3, [r3, #0]
 8001bde:	461a      	mov	r2, r3
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001be8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	3302      	adds	r3, #2
 8001bee:	61bb      	str	r3, [r7, #24]
 8001bf0:	e007      	b.n	8001c02 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	781a      	ldrb	r2, [r3, #0]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1cc      	bne.n	8001bba <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	2200      	movs	r2, #0
 8001c28:	2140      	movs	r1, #64	; 0x40
 8001c2a:	68f8      	ldr	r0, [r7, #12]
 8001c2c:	f000 fc6d 	bl	800250a <UART_WaitOnFlagUntilTimeout>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e005      	b.n	8001c46 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2220      	movs	r2, #32
 8001c3e:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8001c40:	2300      	movs	r3, #0
 8001c42:	e000      	b.n	8001c46 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8001c44:	2302      	movs	r3, #2
  }
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3720      	adds	r7, #32
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b08a      	sub	sp, #40	; 0x28
 8001c52:	af02      	add	r7, sp, #8
 8001c54:	60f8      	str	r0, [r7, #12]
 8001c56:	60b9      	str	r1, [r7, #8]
 8001c58:	603b      	str	r3, [r7, #0]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001c62:	2b20      	cmp	r3, #32
 8001c64:	f040 80ba 	bne.w	8001ddc <HAL_UART_Receive+0x18e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d002      	beq.n	8001c74 <HAL_UART_Receive+0x26>
 8001c6e:	88fb      	ldrh	r3, [r7, #6]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d101      	bne.n	8001c78 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e0b2      	b.n	8001dde <HAL_UART_Receive+0x190>
    }

    __HAL_LOCK(huart);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d101      	bne.n	8001c86 <HAL_UART_Receive+0x38>
 8001c82:	2302      	movs	r3, #2
 8001c84:	e0ab      	b.n	8001dde <HAL_UART_Receive+0x190>
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2222      	movs	r2, #34	; 0x22
 8001c98:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001c9a:	f7fe ff8d 	bl	8000bb8 <HAL_GetTick>
 8001c9e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	88fa      	ldrh	r2, [r7, #6]
 8001ca4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	88fa      	ldrh	r2, [r7, #6]
 8001cac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cb8:	d10e      	bne.n	8001cd8 <HAL_UART_Receive+0x8a>
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	691b      	ldr	r3, [r3, #16]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d105      	bne.n	8001cce <HAL_UART_Receive+0x80>
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001cc8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8001ccc:	e02d      	b.n	8001d2a <HAL_UART_Receive+0xdc>
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	22ff      	movs	r2, #255	; 0xff
 8001cd2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8001cd6:	e028      	b.n	8001d2a <HAL_UART_Receive+0xdc>
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d10d      	bne.n	8001cfc <HAL_UART_Receive+0xae>
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	691b      	ldr	r3, [r3, #16]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d104      	bne.n	8001cf2 <HAL_UART_Receive+0xa4>
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	22ff      	movs	r2, #255	; 0xff
 8001cec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8001cf0:	e01b      	b.n	8001d2a <HAL_UART_Receive+0xdc>
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	227f      	movs	r2, #127	; 0x7f
 8001cf6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8001cfa:	e016      	b.n	8001d2a <HAL_UART_Receive+0xdc>
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001d04:	d10d      	bne.n	8001d22 <HAL_UART_Receive+0xd4>
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	691b      	ldr	r3, [r3, #16]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d104      	bne.n	8001d18 <HAL_UART_Receive+0xca>
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	227f      	movs	r2, #127	; 0x7f
 8001d12:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8001d16:	e008      	b.n	8001d2a <HAL_UART_Receive+0xdc>
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	223f      	movs	r2, #63	; 0x3f
 8001d1c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8001d20:	e003      	b.n	8001d2a <HAL_UART_Receive+0xdc>
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8001d30:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d3a:	d108      	bne.n	8001d4e <HAL_UART_Receive+0x100>
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d104      	bne.n	8001d4e <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	61bb      	str	r3, [r7, #24]
 8001d4c:	e003      	b.n	8001d56 <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8001d5e:	e032      	b.n	8001dc6 <HAL_UART_Receive+0x178>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	9300      	str	r3, [sp, #0]
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	2200      	movs	r2, #0
 8001d68:	2120      	movs	r1, #32
 8001d6a:	68f8      	ldr	r0, [r7, #12]
 8001d6c:	f000 fbcd 	bl	800250a <UART_WaitOnFlagUntilTimeout>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e031      	b.n	8001dde <HAL_UART_Receive+0x190>
      }
      if (pdata8bits == NULL)
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d10c      	bne.n	8001d9a <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	8a7b      	ldrh	r3, [r7, #18]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	b29a      	uxth	r2, r3
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	3302      	adds	r3, #2
 8001d96:	61bb      	str	r3, [r7, #24]
 8001d98:	e00c      	b.n	8001db4 <HAL_UART_Receive+0x166>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da0:	b2da      	uxtb	r2, r3
 8001da2:	8a7b      	ldrh	r3, [r7, #18]
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	4013      	ands	r3, r2
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	3301      	adds	r3, #1
 8001db2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	3b01      	subs	r3, #1
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1c6      	bne.n	8001d60 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2220      	movs	r2, #32
 8001dd6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	e000      	b.n	8001dde <HAL_UART_Receive+0x190>
  }
  else
  {
    return HAL_BUSY;
 8001ddc:	2302      	movs	r3, #2
  }
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3720      	adds	r7, #32
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
	...

08001de8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b088      	sub	sp, #32
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001df4:	2300      	movs	r3, #0
 8001df6:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689a      	ldr	r2, [r3, #8]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	431a      	orrs	r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	431a      	orrs	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	69db      	ldr	r3, [r3, #28]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	4bb1      	ldr	r3, [pc, #708]	; (80020dc <UART_SetConfig+0x2f4>)
 8001e18:	4013      	ands	r3, r2
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	6812      	ldr	r2, [r2, #0]
 8001e1e:	6939      	ldr	r1, [r7, #16]
 8001e20:	430b      	orrs	r3, r1
 8001e22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	68da      	ldr	r2, [r3, #12]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	430a      	orrs	r2, r1
 8001e38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a9f      	ldr	r2, [pc, #636]	; (80020e0 <UART_SetConfig+0x2f8>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d121      	bne.n	8001eac <UART_SetConfig+0xc4>
 8001e68:	4b9e      	ldr	r3, [pc, #632]	; (80020e4 <UART_SetConfig+0x2fc>)
 8001e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e6e:	f003 0303 	and.w	r3, r3, #3
 8001e72:	2b03      	cmp	r3, #3
 8001e74:	d816      	bhi.n	8001ea4 <UART_SetConfig+0xbc>
 8001e76:	a201      	add	r2, pc, #4	; (adr r2, 8001e7c <UART_SetConfig+0x94>)
 8001e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e7c:	08001e8d 	.word	0x08001e8d
 8001e80:	08001e99 	.word	0x08001e99
 8001e84:	08001e93 	.word	0x08001e93
 8001e88:	08001e9f 	.word	0x08001e9f
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	77fb      	strb	r3, [r7, #31]
 8001e90:	e151      	b.n	8002136 <UART_SetConfig+0x34e>
 8001e92:	2302      	movs	r3, #2
 8001e94:	77fb      	strb	r3, [r7, #31]
 8001e96:	e14e      	b.n	8002136 <UART_SetConfig+0x34e>
 8001e98:	2304      	movs	r3, #4
 8001e9a:	77fb      	strb	r3, [r7, #31]
 8001e9c:	e14b      	b.n	8002136 <UART_SetConfig+0x34e>
 8001e9e:	2308      	movs	r3, #8
 8001ea0:	77fb      	strb	r3, [r7, #31]
 8001ea2:	e148      	b.n	8002136 <UART_SetConfig+0x34e>
 8001ea4:	2310      	movs	r3, #16
 8001ea6:	77fb      	strb	r3, [r7, #31]
 8001ea8:	bf00      	nop
 8001eaa:	e144      	b.n	8002136 <UART_SetConfig+0x34e>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a8d      	ldr	r2, [pc, #564]	; (80020e8 <UART_SetConfig+0x300>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d134      	bne.n	8001f20 <UART_SetConfig+0x138>
 8001eb6:	4b8b      	ldr	r3, [pc, #556]	; (80020e4 <UART_SetConfig+0x2fc>)
 8001eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ebc:	f003 030c 	and.w	r3, r3, #12
 8001ec0:	2b0c      	cmp	r3, #12
 8001ec2:	d829      	bhi.n	8001f18 <UART_SetConfig+0x130>
 8001ec4:	a201      	add	r2, pc, #4	; (adr r2, 8001ecc <UART_SetConfig+0xe4>)
 8001ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eca:	bf00      	nop
 8001ecc:	08001f01 	.word	0x08001f01
 8001ed0:	08001f19 	.word	0x08001f19
 8001ed4:	08001f19 	.word	0x08001f19
 8001ed8:	08001f19 	.word	0x08001f19
 8001edc:	08001f0d 	.word	0x08001f0d
 8001ee0:	08001f19 	.word	0x08001f19
 8001ee4:	08001f19 	.word	0x08001f19
 8001ee8:	08001f19 	.word	0x08001f19
 8001eec:	08001f07 	.word	0x08001f07
 8001ef0:	08001f19 	.word	0x08001f19
 8001ef4:	08001f19 	.word	0x08001f19
 8001ef8:	08001f19 	.word	0x08001f19
 8001efc:	08001f13 	.word	0x08001f13
 8001f00:	2300      	movs	r3, #0
 8001f02:	77fb      	strb	r3, [r7, #31]
 8001f04:	e117      	b.n	8002136 <UART_SetConfig+0x34e>
 8001f06:	2302      	movs	r3, #2
 8001f08:	77fb      	strb	r3, [r7, #31]
 8001f0a:	e114      	b.n	8002136 <UART_SetConfig+0x34e>
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	77fb      	strb	r3, [r7, #31]
 8001f10:	e111      	b.n	8002136 <UART_SetConfig+0x34e>
 8001f12:	2308      	movs	r3, #8
 8001f14:	77fb      	strb	r3, [r7, #31]
 8001f16:	e10e      	b.n	8002136 <UART_SetConfig+0x34e>
 8001f18:	2310      	movs	r3, #16
 8001f1a:	77fb      	strb	r3, [r7, #31]
 8001f1c:	bf00      	nop
 8001f1e:	e10a      	b.n	8002136 <UART_SetConfig+0x34e>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a71      	ldr	r2, [pc, #452]	; (80020ec <UART_SetConfig+0x304>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d120      	bne.n	8001f6c <UART_SetConfig+0x184>
 8001f2a:	4b6e      	ldr	r3, [pc, #440]	; (80020e4 <UART_SetConfig+0x2fc>)
 8001f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f30:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001f34:	2b10      	cmp	r3, #16
 8001f36:	d00f      	beq.n	8001f58 <UART_SetConfig+0x170>
 8001f38:	2b10      	cmp	r3, #16
 8001f3a:	d802      	bhi.n	8001f42 <UART_SetConfig+0x15a>
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d005      	beq.n	8001f4c <UART_SetConfig+0x164>
 8001f40:	e010      	b.n	8001f64 <UART_SetConfig+0x17c>
 8001f42:	2b20      	cmp	r3, #32
 8001f44:	d005      	beq.n	8001f52 <UART_SetConfig+0x16a>
 8001f46:	2b30      	cmp	r3, #48	; 0x30
 8001f48:	d009      	beq.n	8001f5e <UART_SetConfig+0x176>
 8001f4a:	e00b      	b.n	8001f64 <UART_SetConfig+0x17c>
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	77fb      	strb	r3, [r7, #31]
 8001f50:	e0f1      	b.n	8002136 <UART_SetConfig+0x34e>
 8001f52:	2302      	movs	r3, #2
 8001f54:	77fb      	strb	r3, [r7, #31]
 8001f56:	e0ee      	b.n	8002136 <UART_SetConfig+0x34e>
 8001f58:	2304      	movs	r3, #4
 8001f5a:	77fb      	strb	r3, [r7, #31]
 8001f5c:	e0eb      	b.n	8002136 <UART_SetConfig+0x34e>
 8001f5e:	2308      	movs	r3, #8
 8001f60:	77fb      	strb	r3, [r7, #31]
 8001f62:	e0e8      	b.n	8002136 <UART_SetConfig+0x34e>
 8001f64:	2310      	movs	r3, #16
 8001f66:	77fb      	strb	r3, [r7, #31]
 8001f68:	bf00      	nop
 8001f6a:	e0e4      	b.n	8002136 <UART_SetConfig+0x34e>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a5f      	ldr	r2, [pc, #380]	; (80020f0 <UART_SetConfig+0x308>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d120      	bne.n	8001fb8 <UART_SetConfig+0x1d0>
 8001f76:	4b5b      	ldr	r3, [pc, #364]	; (80020e4 <UART_SetConfig+0x2fc>)
 8001f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f7c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001f80:	2b40      	cmp	r3, #64	; 0x40
 8001f82:	d00f      	beq.n	8001fa4 <UART_SetConfig+0x1bc>
 8001f84:	2b40      	cmp	r3, #64	; 0x40
 8001f86:	d802      	bhi.n	8001f8e <UART_SetConfig+0x1a6>
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d005      	beq.n	8001f98 <UART_SetConfig+0x1b0>
 8001f8c:	e010      	b.n	8001fb0 <UART_SetConfig+0x1c8>
 8001f8e:	2b80      	cmp	r3, #128	; 0x80
 8001f90:	d005      	beq.n	8001f9e <UART_SetConfig+0x1b6>
 8001f92:	2bc0      	cmp	r3, #192	; 0xc0
 8001f94:	d009      	beq.n	8001faa <UART_SetConfig+0x1c2>
 8001f96:	e00b      	b.n	8001fb0 <UART_SetConfig+0x1c8>
 8001f98:	2300      	movs	r3, #0
 8001f9a:	77fb      	strb	r3, [r7, #31]
 8001f9c:	e0cb      	b.n	8002136 <UART_SetConfig+0x34e>
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	77fb      	strb	r3, [r7, #31]
 8001fa2:	e0c8      	b.n	8002136 <UART_SetConfig+0x34e>
 8001fa4:	2304      	movs	r3, #4
 8001fa6:	77fb      	strb	r3, [r7, #31]
 8001fa8:	e0c5      	b.n	8002136 <UART_SetConfig+0x34e>
 8001faa:	2308      	movs	r3, #8
 8001fac:	77fb      	strb	r3, [r7, #31]
 8001fae:	e0c2      	b.n	8002136 <UART_SetConfig+0x34e>
 8001fb0:	2310      	movs	r3, #16
 8001fb2:	77fb      	strb	r3, [r7, #31]
 8001fb4:	bf00      	nop
 8001fb6:	e0be      	b.n	8002136 <UART_SetConfig+0x34e>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a4d      	ldr	r2, [pc, #308]	; (80020f4 <UART_SetConfig+0x30c>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d124      	bne.n	800200c <UART_SetConfig+0x224>
 8001fc2:	4b48      	ldr	r3, [pc, #288]	; (80020e4 <UART_SetConfig+0x2fc>)
 8001fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fd0:	d012      	beq.n	8001ff8 <UART_SetConfig+0x210>
 8001fd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fd6:	d802      	bhi.n	8001fde <UART_SetConfig+0x1f6>
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d007      	beq.n	8001fec <UART_SetConfig+0x204>
 8001fdc:	e012      	b.n	8002004 <UART_SetConfig+0x21c>
 8001fde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fe2:	d006      	beq.n	8001ff2 <UART_SetConfig+0x20a>
 8001fe4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001fe8:	d009      	beq.n	8001ffe <UART_SetConfig+0x216>
 8001fea:	e00b      	b.n	8002004 <UART_SetConfig+0x21c>
 8001fec:	2300      	movs	r3, #0
 8001fee:	77fb      	strb	r3, [r7, #31]
 8001ff0:	e0a1      	b.n	8002136 <UART_SetConfig+0x34e>
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	77fb      	strb	r3, [r7, #31]
 8001ff6:	e09e      	b.n	8002136 <UART_SetConfig+0x34e>
 8001ff8:	2304      	movs	r3, #4
 8001ffa:	77fb      	strb	r3, [r7, #31]
 8001ffc:	e09b      	b.n	8002136 <UART_SetConfig+0x34e>
 8001ffe:	2308      	movs	r3, #8
 8002000:	77fb      	strb	r3, [r7, #31]
 8002002:	e098      	b.n	8002136 <UART_SetConfig+0x34e>
 8002004:	2310      	movs	r3, #16
 8002006:	77fb      	strb	r3, [r7, #31]
 8002008:	bf00      	nop
 800200a:	e094      	b.n	8002136 <UART_SetConfig+0x34e>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a39      	ldr	r2, [pc, #228]	; (80020f8 <UART_SetConfig+0x310>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d124      	bne.n	8002060 <UART_SetConfig+0x278>
 8002016:	4b33      	ldr	r3, [pc, #204]	; (80020e4 <UART_SetConfig+0x2fc>)
 8002018:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800201c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002020:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002024:	d012      	beq.n	800204c <UART_SetConfig+0x264>
 8002026:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800202a:	d802      	bhi.n	8002032 <UART_SetConfig+0x24a>
 800202c:	2b00      	cmp	r3, #0
 800202e:	d007      	beq.n	8002040 <UART_SetConfig+0x258>
 8002030:	e012      	b.n	8002058 <UART_SetConfig+0x270>
 8002032:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002036:	d006      	beq.n	8002046 <UART_SetConfig+0x25e>
 8002038:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800203c:	d009      	beq.n	8002052 <UART_SetConfig+0x26a>
 800203e:	e00b      	b.n	8002058 <UART_SetConfig+0x270>
 8002040:	2301      	movs	r3, #1
 8002042:	77fb      	strb	r3, [r7, #31]
 8002044:	e077      	b.n	8002136 <UART_SetConfig+0x34e>
 8002046:	2302      	movs	r3, #2
 8002048:	77fb      	strb	r3, [r7, #31]
 800204a:	e074      	b.n	8002136 <UART_SetConfig+0x34e>
 800204c:	2304      	movs	r3, #4
 800204e:	77fb      	strb	r3, [r7, #31]
 8002050:	e071      	b.n	8002136 <UART_SetConfig+0x34e>
 8002052:	2308      	movs	r3, #8
 8002054:	77fb      	strb	r3, [r7, #31]
 8002056:	e06e      	b.n	8002136 <UART_SetConfig+0x34e>
 8002058:	2310      	movs	r3, #16
 800205a:	77fb      	strb	r3, [r7, #31]
 800205c:	bf00      	nop
 800205e:	e06a      	b.n	8002136 <UART_SetConfig+0x34e>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a25      	ldr	r2, [pc, #148]	; (80020fc <UART_SetConfig+0x314>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d124      	bne.n	80020b4 <UART_SetConfig+0x2cc>
 800206a:	4b1e      	ldr	r3, [pc, #120]	; (80020e4 <UART_SetConfig+0x2fc>)
 800206c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002070:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002074:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002078:	d012      	beq.n	80020a0 <UART_SetConfig+0x2b8>
 800207a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800207e:	d802      	bhi.n	8002086 <UART_SetConfig+0x29e>
 8002080:	2b00      	cmp	r3, #0
 8002082:	d007      	beq.n	8002094 <UART_SetConfig+0x2ac>
 8002084:	e012      	b.n	80020ac <UART_SetConfig+0x2c4>
 8002086:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800208a:	d006      	beq.n	800209a <UART_SetConfig+0x2b2>
 800208c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002090:	d009      	beq.n	80020a6 <UART_SetConfig+0x2be>
 8002092:	e00b      	b.n	80020ac <UART_SetConfig+0x2c4>
 8002094:	2300      	movs	r3, #0
 8002096:	77fb      	strb	r3, [r7, #31]
 8002098:	e04d      	b.n	8002136 <UART_SetConfig+0x34e>
 800209a:	2302      	movs	r3, #2
 800209c:	77fb      	strb	r3, [r7, #31]
 800209e:	e04a      	b.n	8002136 <UART_SetConfig+0x34e>
 80020a0:	2304      	movs	r3, #4
 80020a2:	77fb      	strb	r3, [r7, #31]
 80020a4:	e047      	b.n	8002136 <UART_SetConfig+0x34e>
 80020a6:	2308      	movs	r3, #8
 80020a8:	77fb      	strb	r3, [r7, #31]
 80020aa:	e044      	b.n	8002136 <UART_SetConfig+0x34e>
 80020ac:	2310      	movs	r3, #16
 80020ae:	77fb      	strb	r3, [r7, #31]
 80020b0:	bf00      	nop
 80020b2:	e040      	b.n	8002136 <UART_SetConfig+0x34e>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a11      	ldr	r2, [pc, #68]	; (8002100 <UART_SetConfig+0x318>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d139      	bne.n	8002132 <UART_SetConfig+0x34a>
 80020be:	4b09      	ldr	r3, [pc, #36]	; (80020e4 <UART_SetConfig+0x2fc>)
 80020c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80020cc:	d027      	beq.n	800211e <UART_SetConfig+0x336>
 80020ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80020d2:	d817      	bhi.n	8002104 <UART_SetConfig+0x31c>
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d01c      	beq.n	8002112 <UART_SetConfig+0x32a>
 80020d8:	e027      	b.n	800212a <UART_SetConfig+0x342>
 80020da:	bf00      	nop
 80020dc:	efff69f3 	.word	0xefff69f3
 80020e0:	40011000 	.word	0x40011000
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40004400 	.word	0x40004400
 80020ec:	40004800 	.word	0x40004800
 80020f0:	40004c00 	.word	0x40004c00
 80020f4:	40005000 	.word	0x40005000
 80020f8:	40011400 	.word	0x40011400
 80020fc:	40007800 	.word	0x40007800
 8002100:	40007c00 	.word	0x40007c00
 8002104:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002108:	d006      	beq.n	8002118 <UART_SetConfig+0x330>
 800210a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800210e:	d009      	beq.n	8002124 <UART_SetConfig+0x33c>
 8002110:	e00b      	b.n	800212a <UART_SetConfig+0x342>
 8002112:	2300      	movs	r3, #0
 8002114:	77fb      	strb	r3, [r7, #31]
 8002116:	e00e      	b.n	8002136 <UART_SetConfig+0x34e>
 8002118:	2302      	movs	r3, #2
 800211a:	77fb      	strb	r3, [r7, #31]
 800211c:	e00b      	b.n	8002136 <UART_SetConfig+0x34e>
 800211e:	2304      	movs	r3, #4
 8002120:	77fb      	strb	r3, [r7, #31]
 8002122:	e008      	b.n	8002136 <UART_SetConfig+0x34e>
 8002124:	2308      	movs	r3, #8
 8002126:	77fb      	strb	r3, [r7, #31]
 8002128:	e005      	b.n	8002136 <UART_SetConfig+0x34e>
 800212a:	2310      	movs	r3, #16
 800212c:	77fb      	strb	r3, [r7, #31]
 800212e:	bf00      	nop
 8002130:	e001      	b.n	8002136 <UART_SetConfig+0x34e>
 8002132:	2310      	movs	r3, #16
 8002134:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800213e:	d17f      	bne.n	8002240 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8002140:	7ffb      	ldrb	r3, [r7, #31]
 8002142:	2b08      	cmp	r3, #8
 8002144:	d85c      	bhi.n	8002200 <UART_SetConfig+0x418>
 8002146:	a201      	add	r2, pc, #4	; (adr r2, 800214c <UART_SetConfig+0x364>)
 8002148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800214c:	08002171 	.word	0x08002171
 8002150:	08002191 	.word	0x08002191
 8002154:	080021b1 	.word	0x080021b1
 8002158:	08002201 	.word	0x08002201
 800215c:	080021c9 	.word	0x080021c9
 8002160:	08002201 	.word	0x08002201
 8002164:	08002201 	.word	0x08002201
 8002168:	08002201 	.word	0x08002201
 800216c:	080021e9 	.word	0x080021e9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002170:	f7ff fc66 	bl	8001a40 <HAL_RCC_GetPCLK1Freq>
 8002174:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	005a      	lsls	r2, r3, #1
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	085b      	lsrs	r3, r3, #1
 8002180:	441a      	add	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	fbb2 f3f3 	udiv	r3, r2, r3
 800218a:	b29b      	uxth	r3, r3
 800218c:	61bb      	str	r3, [r7, #24]
        break;
 800218e:	e03a      	b.n	8002206 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002190:	f7ff fc6a 	bl	8001a68 <HAL_RCC_GetPCLK2Freq>
 8002194:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	005a      	lsls	r2, r3, #1
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	085b      	lsrs	r3, r3, #1
 80021a0:	441a      	add	r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	61bb      	str	r3, [r7, #24]
        break;
 80021ae:	e02a      	b.n	8002206 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	085a      	lsrs	r2, r3, #1
 80021b6:	4b5f      	ldr	r3, [pc, #380]	; (8002334 <UART_SetConfig+0x54c>)
 80021b8:	4413      	add	r3, r2
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	6852      	ldr	r2, [r2, #4]
 80021be:	fbb3 f3f2 	udiv	r3, r3, r2
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	61bb      	str	r3, [r7, #24]
        break;
 80021c6:	e01e      	b.n	8002206 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80021c8:	f7ff fb7c 	bl	80018c4 <HAL_RCC_GetSysClockFreq>
 80021cc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	005a      	lsls	r2, r3, #1
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	085b      	lsrs	r3, r3, #1
 80021d8:	441a      	add	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	fbb2 f3f3 	udiv	r3, r2, r3
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	61bb      	str	r3, [r7, #24]
        break;
 80021e6:	e00e      	b.n	8002206 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	085b      	lsrs	r3, r3, #1
 80021ee:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	61bb      	str	r3, [r7, #24]
        break;
 80021fe:	e002      	b.n	8002206 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	75fb      	strb	r3, [r7, #23]
        break;
 8002204:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	2b0f      	cmp	r3, #15
 800220a:	d916      	bls.n	800223a <UART_SetConfig+0x452>
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002212:	d212      	bcs.n	800223a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	b29b      	uxth	r3, r3
 8002218:	f023 030f 	bic.w	r3, r3, #15
 800221c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	085b      	lsrs	r3, r3, #1
 8002222:	b29b      	uxth	r3, r3
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	b29a      	uxth	r2, r3
 800222a:	897b      	ldrh	r3, [r7, #10]
 800222c:	4313      	orrs	r3, r2
 800222e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	897a      	ldrh	r2, [r7, #10]
 8002236:	60da      	str	r2, [r3, #12]
 8002238:	e070      	b.n	800231c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	75fb      	strb	r3, [r7, #23]
 800223e:	e06d      	b.n	800231c <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8002240:	7ffb      	ldrb	r3, [r7, #31]
 8002242:	2b08      	cmp	r3, #8
 8002244:	d859      	bhi.n	80022fa <UART_SetConfig+0x512>
 8002246:	a201      	add	r2, pc, #4	; (adr r2, 800224c <UART_SetConfig+0x464>)
 8002248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800224c:	08002271 	.word	0x08002271
 8002250:	0800228f 	.word	0x0800228f
 8002254:	080022ad 	.word	0x080022ad
 8002258:	080022fb 	.word	0x080022fb
 800225c:	080022c5 	.word	0x080022c5
 8002260:	080022fb 	.word	0x080022fb
 8002264:	080022fb 	.word	0x080022fb
 8002268:	080022fb 	.word	0x080022fb
 800226c:	080022e3 	.word	0x080022e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002270:	f7ff fbe6 	bl	8001a40 <HAL_RCC_GetPCLK1Freq>
 8002274:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	085a      	lsrs	r2, r3, #1
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	441a      	add	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	fbb2 f3f3 	udiv	r3, r2, r3
 8002288:	b29b      	uxth	r3, r3
 800228a:	61bb      	str	r3, [r7, #24]
        break;
 800228c:	e038      	b.n	8002300 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800228e:	f7ff fbeb 	bl	8001a68 <HAL_RCC_GetPCLK2Freq>
 8002292:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	085a      	lsrs	r2, r3, #1
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	441a      	add	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	61bb      	str	r3, [r7, #24]
        break;
 80022aa:	e029      	b.n	8002300 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	085a      	lsrs	r2, r3, #1
 80022b2:	4b21      	ldr	r3, [pc, #132]	; (8002338 <UART_SetConfig+0x550>)
 80022b4:	4413      	add	r3, r2
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	6852      	ldr	r2, [r2, #4]
 80022ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80022be:	b29b      	uxth	r3, r3
 80022c0:	61bb      	str	r3, [r7, #24]
        break;
 80022c2:	e01d      	b.n	8002300 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80022c4:	f7ff fafe 	bl	80018c4 <HAL_RCC_GetSysClockFreq>
 80022c8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	085a      	lsrs	r2, r3, #1
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	441a      	add	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022dc:	b29b      	uxth	r3, r3
 80022de:	61bb      	str	r3, [r7, #24]
        break;
 80022e0:	e00e      	b.n	8002300 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	085b      	lsrs	r3, r3, #1
 80022e8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	61bb      	str	r3, [r7, #24]
        break;
 80022f8:	e002      	b.n	8002300 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	75fb      	strb	r3, [r7, #23]
        break;
 80022fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	2b0f      	cmp	r3, #15
 8002304:	d908      	bls.n	8002318 <UART_SetConfig+0x530>
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800230c:	d204      	bcs.n	8002318 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	60da      	str	r2, [r3, #12]
 8002316:	e001      	b.n	800231c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002328:	7dfb      	ldrb	r3, [r7, #23]
}
 800232a:	4618      	mov	r0, r3
 800232c:	3720      	adds	r7, #32
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	01e84800 	.word	0x01e84800
 8002338:	00f42400 	.word	0x00f42400

0800233c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002348:	f003 0301 	and.w	r3, r3, #1
 800234c:	2b00      	cmp	r3, #0
 800234e:	d00a      	beq.n	8002366 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	430a      	orrs	r2, r1
 8002364:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00a      	beq.n	8002388 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	430a      	orrs	r2, r1
 8002386:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b00      	cmp	r3, #0
 8002392:	d00a      	beq.n	80023aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ae:	f003 0308 	and.w	r3, r3, #8
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00a      	beq.n	80023cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d0:	f003 0310 	and.w	r3, r3, #16
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00a      	beq.n	80023ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f2:	f003 0320 	and.w	r3, r3, #32
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00a      	beq.n	8002410 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	430a      	orrs	r2, r1
 800240e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002418:	2b00      	cmp	r3, #0
 800241a:	d01a      	beq.n	8002452 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	430a      	orrs	r2, r1
 8002430:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002436:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800243a:	d10a      	bne.n	8002452 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	430a      	orrs	r2, r1
 8002450:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800245a:	2b00      	cmp	r3, #0
 800245c:	d00a      	beq.n	8002474 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	430a      	orrs	r2, r1
 8002472:	605a      	str	r2, [r3, #4]
  }
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af02      	add	r7, sp, #8
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800248e:	f7fe fb93 	bl	8000bb8 <HAL_GetTick>
 8002492:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0308 	and.w	r3, r3, #8
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d10e      	bne.n	80024c0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 f82a 	bl	800250a <UART_WaitOnFlagUntilTimeout>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e020      	b.n	8002502 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	d10e      	bne.n	80024ec <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024ce:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80024d2:	9300      	str	r3, [sp, #0]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f000 f814 	bl	800250a <UART_WaitOnFlagUntilTimeout>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e00a      	b.n	8002502 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2220      	movs	r2, #32
 80024f0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2220      	movs	r2, #32
 80024f6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b084      	sub	sp, #16
 800250e:	af00      	add	r7, sp, #0
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	603b      	str	r3, [r7, #0]
 8002516:	4613      	mov	r3, r2
 8002518:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800251a:	e05d      	b.n	80025d8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002522:	d059      	beq.n	80025d8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002524:	f7fe fb48 	bl	8000bb8 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	429a      	cmp	r2, r3
 8002532:	d302      	bcc.n	800253a <UART_WaitOnFlagUntilTimeout+0x30>
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d11b      	bne.n	8002572 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002548:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f022 0201 	bic.w	r2, r2, #1
 8002558:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2220      	movs	r2, #32
 800255e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2220      	movs	r2, #32
 8002564:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2200      	movs	r2, #0
 800256a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e042      	b.n	80025f8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0304 	and.w	r3, r3, #4
 800257c:	2b00      	cmp	r3, #0
 800257e:	d02b      	beq.n	80025d8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800258a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800258e:	d123      	bne.n	80025d8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002598:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80025a8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	689a      	ldr	r2, [r3, #8]
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0201 	bic.w	r2, r2, #1
 80025b8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2220      	movs	r2, #32
 80025be:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2220      	movs	r2, #32
 80025c4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2220      	movs	r2, #32
 80025ca:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80025d4:	2303      	movs	r3, #3
 80025d6:	e00f      	b.n	80025f8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	69da      	ldr	r2, [r3, #28]
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	4013      	ands	r3, r2
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	bf0c      	ite	eq
 80025e8:	2301      	moveq	r3, #1
 80025ea:	2300      	movne	r3, #0
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	461a      	mov	r2, r3
 80025f0:	79fb      	ldrb	r3, [r7, #7]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d092      	beq.n	800251c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3710      	adds	r7, #16
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <__sflush_r>:
 8002600:	898a      	ldrh	r2, [r1, #12]
 8002602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002606:	4605      	mov	r5, r0
 8002608:	0710      	lsls	r0, r2, #28
 800260a:	460c      	mov	r4, r1
 800260c:	d458      	bmi.n	80026c0 <__sflush_r+0xc0>
 800260e:	684b      	ldr	r3, [r1, #4]
 8002610:	2b00      	cmp	r3, #0
 8002612:	dc05      	bgt.n	8002620 <__sflush_r+0x20>
 8002614:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002616:	2b00      	cmp	r3, #0
 8002618:	dc02      	bgt.n	8002620 <__sflush_r+0x20>
 800261a:	2000      	movs	r0, #0
 800261c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002620:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002622:	2e00      	cmp	r6, #0
 8002624:	d0f9      	beq.n	800261a <__sflush_r+0x1a>
 8002626:	2300      	movs	r3, #0
 8002628:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800262c:	682f      	ldr	r7, [r5, #0]
 800262e:	6a21      	ldr	r1, [r4, #32]
 8002630:	602b      	str	r3, [r5, #0]
 8002632:	d032      	beq.n	800269a <__sflush_r+0x9a>
 8002634:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002636:	89a3      	ldrh	r3, [r4, #12]
 8002638:	075a      	lsls	r2, r3, #29
 800263a:	d505      	bpl.n	8002648 <__sflush_r+0x48>
 800263c:	6863      	ldr	r3, [r4, #4]
 800263e:	1ac0      	subs	r0, r0, r3
 8002640:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002642:	b10b      	cbz	r3, 8002648 <__sflush_r+0x48>
 8002644:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002646:	1ac0      	subs	r0, r0, r3
 8002648:	2300      	movs	r3, #0
 800264a:	4602      	mov	r2, r0
 800264c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800264e:	6a21      	ldr	r1, [r4, #32]
 8002650:	4628      	mov	r0, r5
 8002652:	47b0      	blx	r6
 8002654:	1c43      	adds	r3, r0, #1
 8002656:	89a3      	ldrh	r3, [r4, #12]
 8002658:	d106      	bne.n	8002668 <__sflush_r+0x68>
 800265a:	6829      	ldr	r1, [r5, #0]
 800265c:	291d      	cmp	r1, #29
 800265e:	d848      	bhi.n	80026f2 <__sflush_r+0xf2>
 8002660:	4a29      	ldr	r2, [pc, #164]	; (8002708 <__sflush_r+0x108>)
 8002662:	40ca      	lsrs	r2, r1
 8002664:	07d6      	lsls	r6, r2, #31
 8002666:	d544      	bpl.n	80026f2 <__sflush_r+0xf2>
 8002668:	2200      	movs	r2, #0
 800266a:	6062      	str	r2, [r4, #4]
 800266c:	04d9      	lsls	r1, r3, #19
 800266e:	6922      	ldr	r2, [r4, #16]
 8002670:	6022      	str	r2, [r4, #0]
 8002672:	d504      	bpl.n	800267e <__sflush_r+0x7e>
 8002674:	1c42      	adds	r2, r0, #1
 8002676:	d101      	bne.n	800267c <__sflush_r+0x7c>
 8002678:	682b      	ldr	r3, [r5, #0]
 800267a:	b903      	cbnz	r3, 800267e <__sflush_r+0x7e>
 800267c:	6560      	str	r0, [r4, #84]	; 0x54
 800267e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002680:	602f      	str	r7, [r5, #0]
 8002682:	2900      	cmp	r1, #0
 8002684:	d0c9      	beq.n	800261a <__sflush_r+0x1a>
 8002686:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800268a:	4299      	cmp	r1, r3
 800268c:	d002      	beq.n	8002694 <__sflush_r+0x94>
 800268e:	4628      	mov	r0, r5
 8002690:	f000 f96e 	bl	8002970 <_free_r>
 8002694:	2000      	movs	r0, #0
 8002696:	6360      	str	r0, [r4, #52]	; 0x34
 8002698:	e7c0      	b.n	800261c <__sflush_r+0x1c>
 800269a:	2301      	movs	r3, #1
 800269c:	4628      	mov	r0, r5
 800269e:	47b0      	blx	r6
 80026a0:	1c41      	adds	r1, r0, #1
 80026a2:	d1c8      	bne.n	8002636 <__sflush_r+0x36>
 80026a4:	682b      	ldr	r3, [r5, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d0c5      	beq.n	8002636 <__sflush_r+0x36>
 80026aa:	2b1d      	cmp	r3, #29
 80026ac:	d001      	beq.n	80026b2 <__sflush_r+0xb2>
 80026ae:	2b16      	cmp	r3, #22
 80026b0:	d101      	bne.n	80026b6 <__sflush_r+0xb6>
 80026b2:	602f      	str	r7, [r5, #0]
 80026b4:	e7b1      	b.n	800261a <__sflush_r+0x1a>
 80026b6:	89a3      	ldrh	r3, [r4, #12]
 80026b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026bc:	81a3      	strh	r3, [r4, #12]
 80026be:	e7ad      	b.n	800261c <__sflush_r+0x1c>
 80026c0:	690f      	ldr	r7, [r1, #16]
 80026c2:	2f00      	cmp	r7, #0
 80026c4:	d0a9      	beq.n	800261a <__sflush_r+0x1a>
 80026c6:	0793      	lsls	r3, r2, #30
 80026c8:	680e      	ldr	r6, [r1, #0]
 80026ca:	bf08      	it	eq
 80026cc:	694b      	ldreq	r3, [r1, #20]
 80026ce:	600f      	str	r7, [r1, #0]
 80026d0:	bf18      	it	ne
 80026d2:	2300      	movne	r3, #0
 80026d4:	eba6 0807 	sub.w	r8, r6, r7
 80026d8:	608b      	str	r3, [r1, #8]
 80026da:	f1b8 0f00 	cmp.w	r8, #0
 80026de:	dd9c      	ble.n	800261a <__sflush_r+0x1a>
 80026e0:	4643      	mov	r3, r8
 80026e2:	463a      	mov	r2, r7
 80026e4:	6a21      	ldr	r1, [r4, #32]
 80026e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80026e8:	4628      	mov	r0, r5
 80026ea:	47b0      	blx	r6
 80026ec:	2800      	cmp	r0, #0
 80026ee:	dc06      	bgt.n	80026fe <__sflush_r+0xfe>
 80026f0:	89a3      	ldrh	r3, [r4, #12]
 80026f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026f6:	81a3      	strh	r3, [r4, #12]
 80026f8:	f04f 30ff 	mov.w	r0, #4294967295
 80026fc:	e78e      	b.n	800261c <__sflush_r+0x1c>
 80026fe:	4407      	add	r7, r0
 8002700:	eba8 0800 	sub.w	r8, r8, r0
 8002704:	e7e9      	b.n	80026da <__sflush_r+0xda>
 8002706:	bf00      	nop
 8002708:	20400001 	.word	0x20400001

0800270c <_fflush_r>:
 800270c:	b538      	push	{r3, r4, r5, lr}
 800270e:	690b      	ldr	r3, [r1, #16]
 8002710:	4605      	mov	r5, r0
 8002712:	460c      	mov	r4, r1
 8002714:	b1db      	cbz	r3, 800274e <_fflush_r+0x42>
 8002716:	b118      	cbz	r0, 8002720 <_fflush_r+0x14>
 8002718:	6983      	ldr	r3, [r0, #24]
 800271a:	b90b      	cbnz	r3, 8002720 <_fflush_r+0x14>
 800271c:	f000 f872 	bl	8002804 <__sinit>
 8002720:	4b0c      	ldr	r3, [pc, #48]	; (8002754 <_fflush_r+0x48>)
 8002722:	429c      	cmp	r4, r3
 8002724:	d109      	bne.n	800273a <_fflush_r+0x2e>
 8002726:	686c      	ldr	r4, [r5, #4]
 8002728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800272c:	b17b      	cbz	r3, 800274e <_fflush_r+0x42>
 800272e:	4621      	mov	r1, r4
 8002730:	4628      	mov	r0, r5
 8002732:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002736:	f7ff bf63 	b.w	8002600 <__sflush_r>
 800273a:	4b07      	ldr	r3, [pc, #28]	; (8002758 <_fflush_r+0x4c>)
 800273c:	429c      	cmp	r4, r3
 800273e:	d101      	bne.n	8002744 <_fflush_r+0x38>
 8002740:	68ac      	ldr	r4, [r5, #8]
 8002742:	e7f1      	b.n	8002728 <_fflush_r+0x1c>
 8002744:	4b05      	ldr	r3, [pc, #20]	; (800275c <_fflush_r+0x50>)
 8002746:	429c      	cmp	r4, r3
 8002748:	bf08      	it	eq
 800274a:	68ec      	ldreq	r4, [r5, #12]
 800274c:	e7ec      	b.n	8002728 <_fflush_r+0x1c>
 800274e:	2000      	movs	r0, #0
 8002750:	bd38      	pop	{r3, r4, r5, pc}
 8002752:	bf00      	nop
 8002754:	08003518 	.word	0x08003518
 8002758:	08003538 	.word	0x08003538
 800275c:	080034f8 	.word	0x080034f8

08002760 <fflush>:
 8002760:	4601      	mov	r1, r0
 8002762:	b920      	cbnz	r0, 800276e <fflush+0xe>
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <fflush+0x18>)
 8002766:	4905      	ldr	r1, [pc, #20]	; (800277c <fflush+0x1c>)
 8002768:	6818      	ldr	r0, [r3, #0]
 800276a:	f000 b8b7 	b.w	80028dc <_fwalk_reent>
 800276e:	4b04      	ldr	r3, [pc, #16]	; (8002780 <fflush+0x20>)
 8002770:	6818      	ldr	r0, [r3, #0]
 8002772:	f7ff bfcb 	b.w	800270c <_fflush_r>
 8002776:	bf00      	nop
 8002778:	08003558 	.word	0x08003558
 800277c:	0800270d 	.word	0x0800270d
 8002780:	2000000c 	.word	0x2000000c

08002784 <std>:
 8002784:	2300      	movs	r3, #0
 8002786:	b510      	push	{r4, lr}
 8002788:	4604      	mov	r4, r0
 800278a:	e9c0 3300 	strd	r3, r3, [r0]
 800278e:	6083      	str	r3, [r0, #8]
 8002790:	8181      	strh	r1, [r0, #12]
 8002792:	6643      	str	r3, [r0, #100]	; 0x64
 8002794:	81c2      	strh	r2, [r0, #14]
 8002796:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800279a:	6183      	str	r3, [r0, #24]
 800279c:	4619      	mov	r1, r3
 800279e:	2208      	movs	r2, #8
 80027a0:	305c      	adds	r0, #92	; 0x5c
 80027a2:	f000 f8dd 	bl	8002960 <memset>
 80027a6:	4b05      	ldr	r3, [pc, #20]	; (80027bc <std+0x38>)
 80027a8:	6263      	str	r3, [r4, #36]	; 0x24
 80027aa:	4b05      	ldr	r3, [pc, #20]	; (80027c0 <std+0x3c>)
 80027ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80027ae:	4b05      	ldr	r3, [pc, #20]	; (80027c4 <std+0x40>)
 80027b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80027b2:	4b05      	ldr	r3, [pc, #20]	; (80027c8 <std+0x44>)
 80027b4:	6224      	str	r4, [r4, #32]
 80027b6:	6323      	str	r3, [r4, #48]	; 0x30
 80027b8:	bd10      	pop	{r4, pc}
 80027ba:	bf00      	nop
 80027bc:	08002b11 	.word	0x08002b11
 80027c0:	08002b33 	.word	0x08002b33
 80027c4:	08002b6b 	.word	0x08002b6b
 80027c8:	08002b8f 	.word	0x08002b8f

080027cc <_cleanup_r>:
 80027cc:	4901      	ldr	r1, [pc, #4]	; (80027d4 <_cleanup_r+0x8>)
 80027ce:	f000 b885 	b.w	80028dc <_fwalk_reent>
 80027d2:	bf00      	nop
 80027d4:	0800270d 	.word	0x0800270d

080027d8 <__sfmoreglue>:
 80027d8:	b570      	push	{r4, r5, r6, lr}
 80027da:	1e4a      	subs	r2, r1, #1
 80027dc:	2568      	movs	r5, #104	; 0x68
 80027de:	4355      	muls	r5, r2
 80027e0:	460e      	mov	r6, r1
 80027e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80027e6:	f000 f911 	bl	8002a0c <_malloc_r>
 80027ea:	4604      	mov	r4, r0
 80027ec:	b140      	cbz	r0, 8002800 <__sfmoreglue+0x28>
 80027ee:	2100      	movs	r1, #0
 80027f0:	e9c0 1600 	strd	r1, r6, [r0]
 80027f4:	300c      	adds	r0, #12
 80027f6:	60a0      	str	r0, [r4, #8]
 80027f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80027fc:	f000 f8b0 	bl	8002960 <memset>
 8002800:	4620      	mov	r0, r4
 8002802:	bd70      	pop	{r4, r5, r6, pc}

08002804 <__sinit>:
 8002804:	6983      	ldr	r3, [r0, #24]
 8002806:	b510      	push	{r4, lr}
 8002808:	4604      	mov	r4, r0
 800280a:	bb33      	cbnz	r3, 800285a <__sinit+0x56>
 800280c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002810:	6503      	str	r3, [r0, #80]	; 0x50
 8002812:	4b12      	ldr	r3, [pc, #72]	; (800285c <__sinit+0x58>)
 8002814:	4a12      	ldr	r2, [pc, #72]	; (8002860 <__sinit+0x5c>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6282      	str	r2, [r0, #40]	; 0x28
 800281a:	4298      	cmp	r0, r3
 800281c:	bf04      	itt	eq
 800281e:	2301      	moveq	r3, #1
 8002820:	6183      	streq	r3, [r0, #24]
 8002822:	f000 f81f 	bl	8002864 <__sfp>
 8002826:	6060      	str	r0, [r4, #4]
 8002828:	4620      	mov	r0, r4
 800282a:	f000 f81b 	bl	8002864 <__sfp>
 800282e:	60a0      	str	r0, [r4, #8]
 8002830:	4620      	mov	r0, r4
 8002832:	f000 f817 	bl	8002864 <__sfp>
 8002836:	2200      	movs	r2, #0
 8002838:	60e0      	str	r0, [r4, #12]
 800283a:	2104      	movs	r1, #4
 800283c:	6860      	ldr	r0, [r4, #4]
 800283e:	f7ff ffa1 	bl	8002784 <std>
 8002842:	2201      	movs	r2, #1
 8002844:	2109      	movs	r1, #9
 8002846:	68a0      	ldr	r0, [r4, #8]
 8002848:	f7ff ff9c 	bl	8002784 <std>
 800284c:	2202      	movs	r2, #2
 800284e:	2112      	movs	r1, #18
 8002850:	68e0      	ldr	r0, [r4, #12]
 8002852:	f7ff ff97 	bl	8002784 <std>
 8002856:	2301      	movs	r3, #1
 8002858:	61a3      	str	r3, [r4, #24]
 800285a:	bd10      	pop	{r4, pc}
 800285c:	08003558 	.word	0x08003558
 8002860:	080027cd 	.word	0x080027cd

08002864 <__sfp>:
 8002864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002866:	4b1b      	ldr	r3, [pc, #108]	; (80028d4 <__sfp+0x70>)
 8002868:	681e      	ldr	r6, [r3, #0]
 800286a:	69b3      	ldr	r3, [r6, #24]
 800286c:	4607      	mov	r7, r0
 800286e:	b913      	cbnz	r3, 8002876 <__sfp+0x12>
 8002870:	4630      	mov	r0, r6
 8002872:	f7ff ffc7 	bl	8002804 <__sinit>
 8002876:	3648      	adds	r6, #72	; 0x48
 8002878:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800287c:	3b01      	subs	r3, #1
 800287e:	d503      	bpl.n	8002888 <__sfp+0x24>
 8002880:	6833      	ldr	r3, [r6, #0]
 8002882:	b133      	cbz	r3, 8002892 <__sfp+0x2e>
 8002884:	6836      	ldr	r6, [r6, #0]
 8002886:	e7f7      	b.n	8002878 <__sfp+0x14>
 8002888:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800288c:	b16d      	cbz	r5, 80028aa <__sfp+0x46>
 800288e:	3468      	adds	r4, #104	; 0x68
 8002890:	e7f4      	b.n	800287c <__sfp+0x18>
 8002892:	2104      	movs	r1, #4
 8002894:	4638      	mov	r0, r7
 8002896:	f7ff ff9f 	bl	80027d8 <__sfmoreglue>
 800289a:	6030      	str	r0, [r6, #0]
 800289c:	2800      	cmp	r0, #0
 800289e:	d1f1      	bne.n	8002884 <__sfp+0x20>
 80028a0:	230c      	movs	r3, #12
 80028a2:	603b      	str	r3, [r7, #0]
 80028a4:	4604      	mov	r4, r0
 80028a6:	4620      	mov	r0, r4
 80028a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028aa:	4b0b      	ldr	r3, [pc, #44]	; (80028d8 <__sfp+0x74>)
 80028ac:	6665      	str	r5, [r4, #100]	; 0x64
 80028ae:	e9c4 5500 	strd	r5, r5, [r4]
 80028b2:	60a5      	str	r5, [r4, #8]
 80028b4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80028b8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80028bc:	2208      	movs	r2, #8
 80028be:	4629      	mov	r1, r5
 80028c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80028c4:	f000 f84c 	bl	8002960 <memset>
 80028c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80028cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80028d0:	e7e9      	b.n	80028a6 <__sfp+0x42>
 80028d2:	bf00      	nop
 80028d4:	08003558 	.word	0x08003558
 80028d8:	ffff0001 	.word	0xffff0001

080028dc <_fwalk_reent>:
 80028dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028e0:	4680      	mov	r8, r0
 80028e2:	4689      	mov	r9, r1
 80028e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80028e8:	2600      	movs	r6, #0
 80028ea:	b914      	cbnz	r4, 80028f2 <_fwalk_reent+0x16>
 80028ec:	4630      	mov	r0, r6
 80028ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80028f2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80028f6:	3f01      	subs	r7, #1
 80028f8:	d501      	bpl.n	80028fe <_fwalk_reent+0x22>
 80028fa:	6824      	ldr	r4, [r4, #0]
 80028fc:	e7f5      	b.n	80028ea <_fwalk_reent+0xe>
 80028fe:	89ab      	ldrh	r3, [r5, #12]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d907      	bls.n	8002914 <_fwalk_reent+0x38>
 8002904:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002908:	3301      	adds	r3, #1
 800290a:	d003      	beq.n	8002914 <_fwalk_reent+0x38>
 800290c:	4629      	mov	r1, r5
 800290e:	4640      	mov	r0, r8
 8002910:	47c8      	blx	r9
 8002912:	4306      	orrs	r6, r0
 8002914:	3568      	adds	r5, #104	; 0x68
 8002916:	e7ee      	b.n	80028f6 <_fwalk_reent+0x1a>

08002918 <__libc_init_array>:
 8002918:	b570      	push	{r4, r5, r6, lr}
 800291a:	4e0d      	ldr	r6, [pc, #52]	; (8002950 <__libc_init_array+0x38>)
 800291c:	4c0d      	ldr	r4, [pc, #52]	; (8002954 <__libc_init_array+0x3c>)
 800291e:	1ba4      	subs	r4, r4, r6
 8002920:	10a4      	asrs	r4, r4, #2
 8002922:	2500      	movs	r5, #0
 8002924:	42a5      	cmp	r5, r4
 8002926:	d109      	bne.n	800293c <__libc_init_array+0x24>
 8002928:	4e0b      	ldr	r6, [pc, #44]	; (8002958 <__libc_init_array+0x40>)
 800292a:	4c0c      	ldr	r4, [pc, #48]	; (800295c <__libc_init_array+0x44>)
 800292c:	f000 fdb8 	bl	80034a0 <_init>
 8002930:	1ba4      	subs	r4, r4, r6
 8002932:	10a4      	asrs	r4, r4, #2
 8002934:	2500      	movs	r5, #0
 8002936:	42a5      	cmp	r5, r4
 8002938:	d105      	bne.n	8002946 <__libc_init_array+0x2e>
 800293a:	bd70      	pop	{r4, r5, r6, pc}
 800293c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002940:	4798      	blx	r3
 8002942:	3501      	adds	r5, #1
 8002944:	e7ee      	b.n	8002924 <__libc_init_array+0xc>
 8002946:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800294a:	4798      	blx	r3
 800294c:	3501      	adds	r5, #1
 800294e:	e7f2      	b.n	8002936 <__libc_init_array+0x1e>
 8002950:	08003598 	.word	0x08003598
 8002954:	08003598 	.word	0x08003598
 8002958:	08003598 	.word	0x08003598
 800295c:	0800359c 	.word	0x0800359c

08002960 <memset>:
 8002960:	4402      	add	r2, r0
 8002962:	4603      	mov	r3, r0
 8002964:	4293      	cmp	r3, r2
 8002966:	d100      	bne.n	800296a <memset+0xa>
 8002968:	4770      	bx	lr
 800296a:	f803 1b01 	strb.w	r1, [r3], #1
 800296e:	e7f9      	b.n	8002964 <memset+0x4>

08002970 <_free_r>:
 8002970:	b538      	push	{r3, r4, r5, lr}
 8002972:	4605      	mov	r5, r0
 8002974:	2900      	cmp	r1, #0
 8002976:	d045      	beq.n	8002a04 <_free_r+0x94>
 8002978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800297c:	1f0c      	subs	r4, r1, #4
 800297e:	2b00      	cmp	r3, #0
 8002980:	bfb8      	it	lt
 8002982:	18e4      	addlt	r4, r4, r3
 8002984:	f000 f93c 	bl	8002c00 <__malloc_lock>
 8002988:	4a1f      	ldr	r2, [pc, #124]	; (8002a08 <_free_r+0x98>)
 800298a:	6813      	ldr	r3, [r2, #0]
 800298c:	4610      	mov	r0, r2
 800298e:	b933      	cbnz	r3, 800299e <_free_r+0x2e>
 8002990:	6063      	str	r3, [r4, #4]
 8002992:	6014      	str	r4, [r2, #0]
 8002994:	4628      	mov	r0, r5
 8002996:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800299a:	f000 b932 	b.w	8002c02 <__malloc_unlock>
 800299e:	42a3      	cmp	r3, r4
 80029a0:	d90c      	bls.n	80029bc <_free_r+0x4c>
 80029a2:	6821      	ldr	r1, [r4, #0]
 80029a4:	1862      	adds	r2, r4, r1
 80029a6:	4293      	cmp	r3, r2
 80029a8:	bf04      	itt	eq
 80029aa:	681a      	ldreq	r2, [r3, #0]
 80029ac:	685b      	ldreq	r3, [r3, #4]
 80029ae:	6063      	str	r3, [r4, #4]
 80029b0:	bf04      	itt	eq
 80029b2:	1852      	addeq	r2, r2, r1
 80029b4:	6022      	streq	r2, [r4, #0]
 80029b6:	6004      	str	r4, [r0, #0]
 80029b8:	e7ec      	b.n	8002994 <_free_r+0x24>
 80029ba:	4613      	mov	r3, r2
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	b10a      	cbz	r2, 80029c4 <_free_r+0x54>
 80029c0:	42a2      	cmp	r2, r4
 80029c2:	d9fa      	bls.n	80029ba <_free_r+0x4a>
 80029c4:	6819      	ldr	r1, [r3, #0]
 80029c6:	1858      	adds	r0, r3, r1
 80029c8:	42a0      	cmp	r0, r4
 80029ca:	d10b      	bne.n	80029e4 <_free_r+0x74>
 80029cc:	6820      	ldr	r0, [r4, #0]
 80029ce:	4401      	add	r1, r0
 80029d0:	1858      	adds	r0, r3, r1
 80029d2:	4282      	cmp	r2, r0
 80029d4:	6019      	str	r1, [r3, #0]
 80029d6:	d1dd      	bne.n	8002994 <_free_r+0x24>
 80029d8:	6810      	ldr	r0, [r2, #0]
 80029da:	6852      	ldr	r2, [r2, #4]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	4401      	add	r1, r0
 80029e0:	6019      	str	r1, [r3, #0]
 80029e2:	e7d7      	b.n	8002994 <_free_r+0x24>
 80029e4:	d902      	bls.n	80029ec <_free_r+0x7c>
 80029e6:	230c      	movs	r3, #12
 80029e8:	602b      	str	r3, [r5, #0]
 80029ea:	e7d3      	b.n	8002994 <_free_r+0x24>
 80029ec:	6820      	ldr	r0, [r4, #0]
 80029ee:	1821      	adds	r1, r4, r0
 80029f0:	428a      	cmp	r2, r1
 80029f2:	bf04      	itt	eq
 80029f4:	6811      	ldreq	r1, [r2, #0]
 80029f6:	6852      	ldreq	r2, [r2, #4]
 80029f8:	6062      	str	r2, [r4, #4]
 80029fa:	bf04      	itt	eq
 80029fc:	1809      	addeq	r1, r1, r0
 80029fe:	6021      	streq	r1, [r4, #0]
 8002a00:	605c      	str	r4, [r3, #4]
 8002a02:	e7c7      	b.n	8002994 <_free_r+0x24>
 8002a04:	bd38      	pop	{r3, r4, r5, pc}
 8002a06:	bf00      	nop
 8002a08:	20000090 	.word	0x20000090

08002a0c <_malloc_r>:
 8002a0c:	b570      	push	{r4, r5, r6, lr}
 8002a0e:	1ccd      	adds	r5, r1, #3
 8002a10:	f025 0503 	bic.w	r5, r5, #3
 8002a14:	3508      	adds	r5, #8
 8002a16:	2d0c      	cmp	r5, #12
 8002a18:	bf38      	it	cc
 8002a1a:	250c      	movcc	r5, #12
 8002a1c:	2d00      	cmp	r5, #0
 8002a1e:	4606      	mov	r6, r0
 8002a20:	db01      	blt.n	8002a26 <_malloc_r+0x1a>
 8002a22:	42a9      	cmp	r1, r5
 8002a24:	d903      	bls.n	8002a2e <_malloc_r+0x22>
 8002a26:	230c      	movs	r3, #12
 8002a28:	6033      	str	r3, [r6, #0]
 8002a2a:	2000      	movs	r0, #0
 8002a2c:	bd70      	pop	{r4, r5, r6, pc}
 8002a2e:	f000 f8e7 	bl	8002c00 <__malloc_lock>
 8002a32:	4a21      	ldr	r2, [pc, #132]	; (8002ab8 <_malloc_r+0xac>)
 8002a34:	6814      	ldr	r4, [r2, #0]
 8002a36:	4621      	mov	r1, r4
 8002a38:	b991      	cbnz	r1, 8002a60 <_malloc_r+0x54>
 8002a3a:	4c20      	ldr	r4, [pc, #128]	; (8002abc <_malloc_r+0xb0>)
 8002a3c:	6823      	ldr	r3, [r4, #0]
 8002a3e:	b91b      	cbnz	r3, 8002a48 <_malloc_r+0x3c>
 8002a40:	4630      	mov	r0, r6
 8002a42:	f000 f855 	bl	8002af0 <_sbrk_r>
 8002a46:	6020      	str	r0, [r4, #0]
 8002a48:	4629      	mov	r1, r5
 8002a4a:	4630      	mov	r0, r6
 8002a4c:	f000 f850 	bl	8002af0 <_sbrk_r>
 8002a50:	1c43      	adds	r3, r0, #1
 8002a52:	d124      	bne.n	8002a9e <_malloc_r+0x92>
 8002a54:	230c      	movs	r3, #12
 8002a56:	6033      	str	r3, [r6, #0]
 8002a58:	4630      	mov	r0, r6
 8002a5a:	f000 f8d2 	bl	8002c02 <__malloc_unlock>
 8002a5e:	e7e4      	b.n	8002a2a <_malloc_r+0x1e>
 8002a60:	680b      	ldr	r3, [r1, #0]
 8002a62:	1b5b      	subs	r3, r3, r5
 8002a64:	d418      	bmi.n	8002a98 <_malloc_r+0x8c>
 8002a66:	2b0b      	cmp	r3, #11
 8002a68:	d90f      	bls.n	8002a8a <_malloc_r+0x7e>
 8002a6a:	600b      	str	r3, [r1, #0]
 8002a6c:	50cd      	str	r5, [r1, r3]
 8002a6e:	18cc      	adds	r4, r1, r3
 8002a70:	4630      	mov	r0, r6
 8002a72:	f000 f8c6 	bl	8002c02 <__malloc_unlock>
 8002a76:	f104 000b 	add.w	r0, r4, #11
 8002a7a:	1d23      	adds	r3, r4, #4
 8002a7c:	f020 0007 	bic.w	r0, r0, #7
 8002a80:	1ac3      	subs	r3, r0, r3
 8002a82:	d0d3      	beq.n	8002a2c <_malloc_r+0x20>
 8002a84:	425a      	negs	r2, r3
 8002a86:	50e2      	str	r2, [r4, r3]
 8002a88:	e7d0      	b.n	8002a2c <_malloc_r+0x20>
 8002a8a:	428c      	cmp	r4, r1
 8002a8c:	684b      	ldr	r3, [r1, #4]
 8002a8e:	bf16      	itet	ne
 8002a90:	6063      	strne	r3, [r4, #4]
 8002a92:	6013      	streq	r3, [r2, #0]
 8002a94:	460c      	movne	r4, r1
 8002a96:	e7eb      	b.n	8002a70 <_malloc_r+0x64>
 8002a98:	460c      	mov	r4, r1
 8002a9a:	6849      	ldr	r1, [r1, #4]
 8002a9c:	e7cc      	b.n	8002a38 <_malloc_r+0x2c>
 8002a9e:	1cc4      	adds	r4, r0, #3
 8002aa0:	f024 0403 	bic.w	r4, r4, #3
 8002aa4:	42a0      	cmp	r0, r4
 8002aa6:	d005      	beq.n	8002ab4 <_malloc_r+0xa8>
 8002aa8:	1a21      	subs	r1, r4, r0
 8002aaa:	4630      	mov	r0, r6
 8002aac:	f000 f820 	bl	8002af0 <_sbrk_r>
 8002ab0:	3001      	adds	r0, #1
 8002ab2:	d0cf      	beq.n	8002a54 <_malloc_r+0x48>
 8002ab4:	6025      	str	r5, [r4, #0]
 8002ab6:	e7db      	b.n	8002a70 <_malloc_r+0x64>
 8002ab8:	20000090 	.word	0x20000090
 8002abc:	20000094 	.word	0x20000094

08002ac0 <iprintf>:
 8002ac0:	b40f      	push	{r0, r1, r2, r3}
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <iprintf+0x2c>)
 8002ac4:	b513      	push	{r0, r1, r4, lr}
 8002ac6:	681c      	ldr	r4, [r3, #0]
 8002ac8:	b124      	cbz	r4, 8002ad4 <iprintf+0x14>
 8002aca:	69a3      	ldr	r3, [r4, #24]
 8002acc:	b913      	cbnz	r3, 8002ad4 <iprintf+0x14>
 8002ace:	4620      	mov	r0, r4
 8002ad0:	f7ff fe98 	bl	8002804 <__sinit>
 8002ad4:	ab05      	add	r3, sp, #20
 8002ad6:	9a04      	ldr	r2, [sp, #16]
 8002ad8:	68a1      	ldr	r1, [r4, #8]
 8002ada:	9301      	str	r3, [sp, #4]
 8002adc:	4620      	mov	r0, r4
 8002ade:	f000 f8bb 	bl	8002c58 <_vfiprintf_r>
 8002ae2:	b002      	add	sp, #8
 8002ae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ae8:	b004      	add	sp, #16
 8002aea:	4770      	bx	lr
 8002aec:	2000000c 	.word	0x2000000c

08002af0 <_sbrk_r>:
 8002af0:	b538      	push	{r3, r4, r5, lr}
 8002af2:	4c06      	ldr	r4, [pc, #24]	; (8002b0c <_sbrk_r+0x1c>)
 8002af4:	2300      	movs	r3, #0
 8002af6:	4605      	mov	r5, r0
 8002af8:	4608      	mov	r0, r1
 8002afa:	6023      	str	r3, [r4, #0]
 8002afc:	f000 fcc2 	bl	8003484 <_sbrk>
 8002b00:	1c43      	adds	r3, r0, #1
 8002b02:	d102      	bne.n	8002b0a <_sbrk_r+0x1a>
 8002b04:	6823      	ldr	r3, [r4, #0]
 8002b06:	b103      	cbz	r3, 8002b0a <_sbrk_r+0x1a>
 8002b08:	602b      	str	r3, [r5, #0]
 8002b0a:	bd38      	pop	{r3, r4, r5, pc}
 8002b0c:	20000120 	.word	0x20000120

08002b10 <__sread>:
 8002b10:	b510      	push	{r4, lr}
 8002b12:	460c      	mov	r4, r1
 8002b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b18:	f000 fb3c 	bl	8003194 <_read_r>
 8002b1c:	2800      	cmp	r0, #0
 8002b1e:	bfab      	itete	ge
 8002b20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002b22:	89a3      	ldrhlt	r3, [r4, #12]
 8002b24:	181b      	addge	r3, r3, r0
 8002b26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002b2a:	bfac      	ite	ge
 8002b2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8002b2e:	81a3      	strhlt	r3, [r4, #12]
 8002b30:	bd10      	pop	{r4, pc}

08002b32 <__swrite>:
 8002b32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b36:	461f      	mov	r7, r3
 8002b38:	898b      	ldrh	r3, [r1, #12]
 8002b3a:	05db      	lsls	r3, r3, #23
 8002b3c:	4605      	mov	r5, r0
 8002b3e:	460c      	mov	r4, r1
 8002b40:	4616      	mov	r6, r2
 8002b42:	d505      	bpl.n	8002b50 <__swrite+0x1e>
 8002b44:	2302      	movs	r3, #2
 8002b46:	2200      	movs	r2, #0
 8002b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b4c:	f000 f846 	bl	8002bdc <_lseek_r>
 8002b50:	89a3      	ldrh	r3, [r4, #12]
 8002b52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b5a:	81a3      	strh	r3, [r4, #12]
 8002b5c:	4632      	mov	r2, r6
 8002b5e:	463b      	mov	r3, r7
 8002b60:	4628      	mov	r0, r5
 8002b62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b66:	f000 b817 	b.w	8002b98 <_write_r>

08002b6a <__sseek>:
 8002b6a:	b510      	push	{r4, lr}
 8002b6c:	460c      	mov	r4, r1
 8002b6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b72:	f000 f833 	bl	8002bdc <_lseek_r>
 8002b76:	1c43      	adds	r3, r0, #1
 8002b78:	89a3      	ldrh	r3, [r4, #12]
 8002b7a:	bf15      	itete	ne
 8002b7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8002b7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002b82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002b86:	81a3      	strheq	r3, [r4, #12]
 8002b88:	bf18      	it	ne
 8002b8a:	81a3      	strhne	r3, [r4, #12]
 8002b8c:	bd10      	pop	{r4, pc}

08002b8e <__sclose>:
 8002b8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b92:	f000 b813 	b.w	8002bbc <_close_r>
	...

08002b98 <_write_r>:
 8002b98:	b538      	push	{r3, r4, r5, lr}
 8002b9a:	4c07      	ldr	r4, [pc, #28]	; (8002bb8 <_write_r+0x20>)
 8002b9c:	4605      	mov	r5, r0
 8002b9e:	4608      	mov	r0, r1
 8002ba0:	4611      	mov	r1, r2
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	6022      	str	r2, [r4, #0]
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	f7fd ff2e 	bl	8000a08 <_write>
 8002bac:	1c43      	adds	r3, r0, #1
 8002bae:	d102      	bne.n	8002bb6 <_write_r+0x1e>
 8002bb0:	6823      	ldr	r3, [r4, #0]
 8002bb2:	b103      	cbz	r3, 8002bb6 <_write_r+0x1e>
 8002bb4:	602b      	str	r3, [r5, #0]
 8002bb6:	bd38      	pop	{r3, r4, r5, pc}
 8002bb8:	20000120 	.word	0x20000120

08002bbc <_close_r>:
 8002bbc:	b538      	push	{r3, r4, r5, lr}
 8002bbe:	4c06      	ldr	r4, [pc, #24]	; (8002bd8 <_close_r+0x1c>)
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	4605      	mov	r5, r0
 8002bc4:	4608      	mov	r0, r1
 8002bc6:	6023      	str	r3, [r4, #0]
 8002bc8:	f000 fc3c 	bl	8003444 <_close>
 8002bcc:	1c43      	adds	r3, r0, #1
 8002bce:	d102      	bne.n	8002bd6 <_close_r+0x1a>
 8002bd0:	6823      	ldr	r3, [r4, #0]
 8002bd2:	b103      	cbz	r3, 8002bd6 <_close_r+0x1a>
 8002bd4:	602b      	str	r3, [r5, #0]
 8002bd6:	bd38      	pop	{r3, r4, r5, pc}
 8002bd8:	20000120 	.word	0x20000120

08002bdc <_lseek_r>:
 8002bdc:	b538      	push	{r3, r4, r5, lr}
 8002bde:	4c07      	ldr	r4, [pc, #28]	; (8002bfc <_lseek_r+0x20>)
 8002be0:	4605      	mov	r5, r0
 8002be2:	4608      	mov	r0, r1
 8002be4:	4611      	mov	r1, r2
 8002be6:	2200      	movs	r2, #0
 8002be8:	6022      	str	r2, [r4, #0]
 8002bea:	461a      	mov	r2, r3
 8002bec:	f000 fc42 	bl	8003474 <_lseek>
 8002bf0:	1c43      	adds	r3, r0, #1
 8002bf2:	d102      	bne.n	8002bfa <_lseek_r+0x1e>
 8002bf4:	6823      	ldr	r3, [r4, #0]
 8002bf6:	b103      	cbz	r3, 8002bfa <_lseek_r+0x1e>
 8002bf8:	602b      	str	r3, [r5, #0]
 8002bfa:	bd38      	pop	{r3, r4, r5, pc}
 8002bfc:	20000120 	.word	0x20000120

08002c00 <__malloc_lock>:
 8002c00:	4770      	bx	lr

08002c02 <__malloc_unlock>:
 8002c02:	4770      	bx	lr

08002c04 <__sfputc_r>:
 8002c04:	6893      	ldr	r3, [r2, #8]
 8002c06:	3b01      	subs	r3, #1
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	b410      	push	{r4}
 8002c0c:	6093      	str	r3, [r2, #8]
 8002c0e:	da08      	bge.n	8002c22 <__sfputc_r+0x1e>
 8002c10:	6994      	ldr	r4, [r2, #24]
 8002c12:	42a3      	cmp	r3, r4
 8002c14:	db01      	blt.n	8002c1a <__sfputc_r+0x16>
 8002c16:	290a      	cmp	r1, #10
 8002c18:	d103      	bne.n	8002c22 <__sfputc_r+0x1e>
 8002c1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002c1e:	f000 bacb 	b.w	80031b8 <__swbuf_r>
 8002c22:	6813      	ldr	r3, [r2, #0]
 8002c24:	1c58      	adds	r0, r3, #1
 8002c26:	6010      	str	r0, [r2, #0]
 8002c28:	7019      	strb	r1, [r3, #0]
 8002c2a:	4608      	mov	r0, r1
 8002c2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002c30:	4770      	bx	lr

08002c32 <__sfputs_r>:
 8002c32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c34:	4606      	mov	r6, r0
 8002c36:	460f      	mov	r7, r1
 8002c38:	4614      	mov	r4, r2
 8002c3a:	18d5      	adds	r5, r2, r3
 8002c3c:	42ac      	cmp	r4, r5
 8002c3e:	d101      	bne.n	8002c44 <__sfputs_r+0x12>
 8002c40:	2000      	movs	r0, #0
 8002c42:	e007      	b.n	8002c54 <__sfputs_r+0x22>
 8002c44:	463a      	mov	r2, r7
 8002c46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c4a:	4630      	mov	r0, r6
 8002c4c:	f7ff ffda 	bl	8002c04 <__sfputc_r>
 8002c50:	1c43      	adds	r3, r0, #1
 8002c52:	d1f3      	bne.n	8002c3c <__sfputs_r+0xa>
 8002c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c58 <_vfiprintf_r>:
 8002c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c5c:	460c      	mov	r4, r1
 8002c5e:	b09d      	sub	sp, #116	; 0x74
 8002c60:	4617      	mov	r7, r2
 8002c62:	461d      	mov	r5, r3
 8002c64:	4606      	mov	r6, r0
 8002c66:	b118      	cbz	r0, 8002c70 <_vfiprintf_r+0x18>
 8002c68:	6983      	ldr	r3, [r0, #24]
 8002c6a:	b90b      	cbnz	r3, 8002c70 <_vfiprintf_r+0x18>
 8002c6c:	f7ff fdca 	bl	8002804 <__sinit>
 8002c70:	4b7c      	ldr	r3, [pc, #496]	; (8002e64 <_vfiprintf_r+0x20c>)
 8002c72:	429c      	cmp	r4, r3
 8002c74:	d158      	bne.n	8002d28 <_vfiprintf_r+0xd0>
 8002c76:	6874      	ldr	r4, [r6, #4]
 8002c78:	89a3      	ldrh	r3, [r4, #12]
 8002c7a:	0718      	lsls	r0, r3, #28
 8002c7c:	d55e      	bpl.n	8002d3c <_vfiprintf_r+0xe4>
 8002c7e:	6923      	ldr	r3, [r4, #16]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d05b      	beq.n	8002d3c <_vfiprintf_r+0xe4>
 8002c84:	2300      	movs	r3, #0
 8002c86:	9309      	str	r3, [sp, #36]	; 0x24
 8002c88:	2320      	movs	r3, #32
 8002c8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c8e:	2330      	movs	r3, #48	; 0x30
 8002c90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c94:	9503      	str	r5, [sp, #12]
 8002c96:	f04f 0b01 	mov.w	fp, #1
 8002c9a:	46b8      	mov	r8, r7
 8002c9c:	4645      	mov	r5, r8
 8002c9e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002ca2:	b10b      	cbz	r3, 8002ca8 <_vfiprintf_r+0x50>
 8002ca4:	2b25      	cmp	r3, #37	; 0x25
 8002ca6:	d154      	bne.n	8002d52 <_vfiprintf_r+0xfa>
 8002ca8:	ebb8 0a07 	subs.w	sl, r8, r7
 8002cac:	d00b      	beq.n	8002cc6 <_vfiprintf_r+0x6e>
 8002cae:	4653      	mov	r3, sl
 8002cb0:	463a      	mov	r2, r7
 8002cb2:	4621      	mov	r1, r4
 8002cb4:	4630      	mov	r0, r6
 8002cb6:	f7ff ffbc 	bl	8002c32 <__sfputs_r>
 8002cba:	3001      	adds	r0, #1
 8002cbc:	f000 80c2 	beq.w	8002e44 <_vfiprintf_r+0x1ec>
 8002cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cc2:	4453      	add	r3, sl
 8002cc4:	9309      	str	r3, [sp, #36]	; 0x24
 8002cc6:	f898 3000 	ldrb.w	r3, [r8]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f000 80ba 	beq.w	8002e44 <_vfiprintf_r+0x1ec>
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cda:	9304      	str	r3, [sp, #16]
 8002cdc:	9307      	str	r3, [sp, #28]
 8002cde:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ce2:	931a      	str	r3, [sp, #104]	; 0x68
 8002ce4:	46a8      	mov	r8, r5
 8002ce6:	2205      	movs	r2, #5
 8002ce8:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002cec:	485e      	ldr	r0, [pc, #376]	; (8002e68 <_vfiprintf_r+0x210>)
 8002cee:	f7fd faa7 	bl	8000240 <memchr>
 8002cf2:	9b04      	ldr	r3, [sp, #16]
 8002cf4:	bb78      	cbnz	r0, 8002d56 <_vfiprintf_r+0xfe>
 8002cf6:	06d9      	lsls	r1, r3, #27
 8002cf8:	bf44      	itt	mi
 8002cfa:	2220      	movmi	r2, #32
 8002cfc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002d00:	071a      	lsls	r2, r3, #28
 8002d02:	bf44      	itt	mi
 8002d04:	222b      	movmi	r2, #43	; 0x2b
 8002d06:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002d0a:	782a      	ldrb	r2, [r5, #0]
 8002d0c:	2a2a      	cmp	r2, #42	; 0x2a
 8002d0e:	d02a      	beq.n	8002d66 <_vfiprintf_r+0x10e>
 8002d10:	9a07      	ldr	r2, [sp, #28]
 8002d12:	46a8      	mov	r8, r5
 8002d14:	2000      	movs	r0, #0
 8002d16:	250a      	movs	r5, #10
 8002d18:	4641      	mov	r1, r8
 8002d1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d1e:	3b30      	subs	r3, #48	; 0x30
 8002d20:	2b09      	cmp	r3, #9
 8002d22:	d969      	bls.n	8002df8 <_vfiprintf_r+0x1a0>
 8002d24:	b360      	cbz	r0, 8002d80 <_vfiprintf_r+0x128>
 8002d26:	e024      	b.n	8002d72 <_vfiprintf_r+0x11a>
 8002d28:	4b50      	ldr	r3, [pc, #320]	; (8002e6c <_vfiprintf_r+0x214>)
 8002d2a:	429c      	cmp	r4, r3
 8002d2c:	d101      	bne.n	8002d32 <_vfiprintf_r+0xda>
 8002d2e:	68b4      	ldr	r4, [r6, #8]
 8002d30:	e7a2      	b.n	8002c78 <_vfiprintf_r+0x20>
 8002d32:	4b4f      	ldr	r3, [pc, #316]	; (8002e70 <_vfiprintf_r+0x218>)
 8002d34:	429c      	cmp	r4, r3
 8002d36:	bf08      	it	eq
 8002d38:	68f4      	ldreq	r4, [r6, #12]
 8002d3a:	e79d      	b.n	8002c78 <_vfiprintf_r+0x20>
 8002d3c:	4621      	mov	r1, r4
 8002d3e:	4630      	mov	r0, r6
 8002d40:	f000 fa8c 	bl	800325c <__swsetup_r>
 8002d44:	2800      	cmp	r0, #0
 8002d46:	d09d      	beq.n	8002c84 <_vfiprintf_r+0x2c>
 8002d48:	f04f 30ff 	mov.w	r0, #4294967295
 8002d4c:	b01d      	add	sp, #116	; 0x74
 8002d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d52:	46a8      	mov	r8, r5
 8002d54:	e7a2      	b.n	8002c9c <_vfiprintf_r+0x44>
 8002d56:	4a44      	ldr	r2, [pc, #272]	; (8002e68 <_vfiprintf_r+0x210>)
 8002d58:	1a80      	subs	r0, r0, r2
 8002d5a:	fa0b f000 	lsl.w	r0, fp, r0
 8002d5e:	4318      	orrs	r0, r3
 8002d60:	9004      	str	r0, [sp, #16]
 8002d62:	4645      	mov	r5, r8
 8002d64:	e7be      	b.n	8002ce4 <_vfiprintf_r+0x8c>
 8002d66:	9a03      	ldr	r2, [sp, #12]
 8002d68:	1d11      	adds	r1, r2, #4
 8002d6a:	6812      	ldr	r2, [r2, #0]
 8002d6c:	9103      	str	r1, [sp, #12]
 8002d6e:	2a00      	cmp	r2, #0
 8002d70:	db01      	blt.n	8002d76 <_vfiprintf_r+0x11e>
 8002d72:	9207      	str	r2, [sp, #28]
 8002d74:	e004      	b.n	8002d80 <_vfiprintf_r+0x128>
 8002d76:	4252      	negs	r2, r2
 8002d78:	f043 0302 	orr.w	r3, r3, #2
 8002d7c:	9207      	str	r2, [sp, #28]
 8002d7e:	9304      	str	r3, [sp, #16]
 8002d80:	f898 3000 	ldrb.w	r3, [r8]
 8002d84:	2b2e      	cmp	r3, #46	; 0x2e
 8002d86:	d10e      	bne.n	8002da6 <_vfiprintf_r+0x14e>
 8002d88:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002d8c:	2b2a      	cmp	r3, #42	; 0x2a
 8002d8e:	d138      	bne.n	8002e02 <_vfiprintf_r+0x1aa>
 8002d90:	9b03      	ldr	r3, [sp, #12]
 8002d92:	1d1a      	adds	r2, r3, #4
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	9203      	str	r2, [sp, #12]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	bfb8      	it	lt
 8002d9c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002da0:	f108 0802 	add.w	r8, r8, #2
 8002da4:	9305      	str	r3, [sp, #20]
 8002da6:	4d33      	ldr	r5, [pc, #204]	; (8002e74 <_vfiprintf_r+0x21c>)
 8002da8:	f898 1000 	ldrb.w	r1, [r8]
 8002dac:	2203      	movs	r2, #3
 8002dae:	4628      	mov	r0, r5
 8002db0:	f7fd fa46 	bl	8000240 <memchr>
 8002db4:	b140      	cbz	r0, 8002dc8 <_vfiprintf_r+0x170>
 8002db6:	2340      	movs	r3, #64	; 0x40
 8002db8:	1b40      	subs	r0, r0, r5
 8002dba:	fa03 f000 	lsl.w	r0, r3, r0
 8002dbe:	9b04      	ldr	r3, [sp, #16]
 8002dc0:	4303      	orrs	r3, r0
 8002dc2:	f108 0801 	add.w	r8, r8, #1
 8002dc6:	9304      	str	r3, [sp, #16]
 8002dc8:	f898 1000 	ldrb.w	r1, [r8]
 8002dcc:	482a      	ldr	r0, [pc, #168]	; (8002e78 <_vfiprintf_r+0x220>)
 8002dce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002dd2:	2206      	movs	r2, #6
 8002dd4:	f108 0701 	add.w	r7, r8, #1
 8002dd8:	f7fd fa32 	bl	8000240 <memchr>
 8002ddc:	2800      	cmp	r0, #0
 8002dde:	d037      	beq.n	8002e50 <_vfiprintf_r+0x1f8>
 8002de0:	4b26      	ldr	r3, [pc, #152]	; (8002e7c <_vfiprintf_r+0x224>)
 8002de2:	bb1b      	cbnz	r3, 8002e2c <_vfiprintf_r+0x1d4>
 8002de4:	9b03      	ldr	r3, [sp, #12]
 8002de6:	3307      	adds	r3, #7
 8002de8:	f023 0307 	bic.w	r3, r3, #7
 8002dec:	3308      	adds	r3, #8
 8002dee:	9303      	str	r3, [sp, #12]
 8002df0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002df2:	444b      	add	r3, r9
 8002df4:	9309      	str	r3, [sp, #36]	; 0x24
 8002df6:	e750      	b.n	8002c9a <_vfiprintf_r+0x42>
 8002df8:	fb05 3202 	mla	r2, r5, r2, r3
 8002dfc:	2001      	movs	r0, #1
 8002dfe:	4688      	mov	r8, r1
 8002e00:	e78a      	b.n	8002d18 <_vfiprintf_r+0xc0>
 8002e02:	2300      	movs	r3, #0
 8002e04:	f108 0801 	add.w	r8, r8, #1
 8002e08:	9305      	str	r3, [sp, #20]
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	250a      	movs	r5, #10
 8002e0e:	4640      	mov	r0, r8
 8002e10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e14:	3a30      	subs	r2, #48	; 0x30
 8002e16:	2a09      	cmp	r2, #9
 8002e18:	d903      	bls.n	8002e22 <_vfiprintf_r+0x1ca>
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0c3      	beq.n	8002da6 <_vfiprintf_r+0x14e>
 8002e1e:	9105      	str	r1, [sp, #20]
 8002e20:	e7c1      	b.n	8002da6 <_vfiprintf_r+0x14e>
 8002e22:	fb05 2101 	mla	r1, r5, r1, r2
 8002e26:	2301      	movs	r3, #1
 8002e28:	4680      	mov	r8, r0
 8002e2a:	e7f0      	b.n	8002e0e <_vfiprintf_r+0x1b6>
 8002e2c:	ab03      	add	r3, sp, #12
 8002e2e:	9300      	str	r3, [sp, #0]
 8002e30:	4622      	mov	r2, r4
 8002e32:	4b13      	ldr	r3, [pc, #76]	; (8002e80 <_vfiprintf_r+0x228>)
 8002e34:	a904      	add	r1, sp, #16
 8002e36:	4630      	mov	r0, r6
 8002e38:	f3af 8000 	nop.w
 8002e3c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002e40:	4681      	mov	r9, r0
 8002e42:	d1d5      	bne.n	8002df0 <_vfiprintf_r+0x198>
 8002e44:	89a3      	ldrh	r3, [r4, #12]
 8002e46:	065b      	lsls	r3, r3, #25
 8002e48:	f53f af7e 	bmi.w	8002d48 <_vfiprintf_r+0xf0>
 8002e4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e4e:	e77d      	b.n	8002d4c <_vfiprintf_r+0xf4>
 8002e50:	ab03      	add	r3, sp, #12
 8002e52:	9300      	str	r3, [sp, #0]
 8002e54:	4622      	mov	r2, r4
 8002e56:	4b0a      	ldr	r3, [pc, #40]	; (8002e80 <_vfiprintf_r+0x228>)
 8002e58:	a904      	add	r1, sp, #16
 8002e5a:	4630      	mov	r0, r6
 8002e5c:	f000 f888 	bl	8002f70 <_printf_i>
 8002e60:	e7ec      	b.n	8002e3c <_vfiprintf_r+0x1e4>
 8002e62:	bf00      	nop
 8002e64:	08003518 	.word	0x08003518
 8002e68:	0800355c 	.word	0x0800355c
 8002e6c:	08003538 	.word	0x08003538
 8002e70:	080034f8 	.word	0x080034f8
 8002e74:	08003562 	.word	0x08003562
 8002e78:	08003566 	.word	0x08003566
 8002e7c:	00000000 	.word	0x00000000
 8002e80:	08002c33 	.word	0x08002c33

08002e84 <_printf_common>:
 8002e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e88:	4691      	mov	r9, r2
 8002e8a:	461f      	mov	r7, r3
 8002e8c:	688a      	ldr	r2, [r1, #8]
 8002e8e:	690b      	ldr	r3, [r1, #16]
 8002e90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e94:	4293      	cmp	r3, r2
 8002e96:	bfb8      	it	lt
 8002e98:	4613      	movlt	r3, r2
 8002e9a:	f8c9 3000 	str.w	r3, [r9]
 8002e9e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002ea2:	4606      	mov	r6, r0
 8002ea4:	460c      	mov	r4, r1
 8002ea6:	b112      	cbz	r2, 8002eae <_printf_common+0x2a>
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	f8c9 3000 	str.w	r3, [r9]
 8002eae:	6823      	ldr	r3, [r4, #0]
 8002eb0:	0699      	lsls	r1, r3, #26
 8002eb2:	bf42      	ittt	mi
 8002eb4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002eb8:	3302      	addmi	r3, #2
 8002eba:	f8c9 3000 	strmi.w	r3, [r9]
 8002ebe:	6825      	ldr	r5, [r4, #0]
 8002ec0:	f015 0506 	ands.w	r5, r5, #6
 8002ec4:	d107      	bne.n	8002ed6 <_printf_common+0x52>
 8002ec6:	f104 0a19 	add.w	sl, r4, #25
 8002eca:	68e3      	ldr	r3, [r4, #12]
 8002ecc:	f8d9 2000 	ldr.w	r2, [r9]
 8002ed0:	1a9b      	subs	r3, r3, r2
 8002ed2:	42ab      	cmp	r3, r5
 8002ed4:	dc28      	bgt.n	8002f28 <_printf_common+0xa4>
 8002ed6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002eda:	6822      	ldr	r2, [r4, #0]
 8002edc:	3300      	adds	r3, #0
 8002ede:	bf18      	it	ne
 8002ee0:	2301      	movne	r3, #1
 8002ee2:	0692      	lsls	r2, r2, #26
 8002ee4:	d42d      	bmi.n	8002f42 <_printf_common+0xbe>
 8002ee6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002eea:	4639      	mov	r1, r7
 8002eec:	4630      	mov	r0, r6
 8002eee:	47c0      	blx	r8
 8002ef0:	3001      	adds	r0, #1
 8002ef2:	d020      	beq.n	8002f36 <_printf_common+0xb2>
 8002ef4:	6823      	ldr	r3, [r4, #0]
 8002ef6:	68e5      	ldr	r5, [r4, #12]
 8002ef8:	f8d9 2000 	ldr.w	r2, [r9]
 8002efc:	f003 0306 	and.w	r3, r3, #6
 8002f00:	2b04      	cmp	r3, #4
 8002f02:	bf08      	it	eq
 8002f04:	1aad      	subeq	r5, r5, r2
 8002f06:	68a3      	ldr	r3, [r4, #8]
 8002f08:	6922      	ldr	r2, [r4, #16]
 8002f0a:	bf0c      	ite	eq
 8002f0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f10:	2500      	movne	r5, #0
 8002f12:	4293      	cmp	r3, r2
 8002f14:	bfc4      	itt	gt
 8002f16:	1a9b      	subgt	r3, r3, r2
 8002f18:	18ed      	addgt	r5, r5, r3
 8002f1a:	f04f 0900 	mov.w	r9, #0
 8002f1e:	341a      	adds	r4, #26
 8002f20:	454d      	cmp	r5, r9
 8002f22:	d11a      	bne.n	8002f5a <_printf_common+0xd6>
 8002f24:	2000      	movs	r0, #0
 8002f26:	e008      	b.n	8002f3a <_printf_common+0xb6>
 8002f28:	2301      	movs	r3, #1
 8002f2a:	4652      	mov	r2, sl
 8002f2c:	4639      	mov	r1, r7
 8002f2e:	4630      	mov	r0, r6
 8002f30:	47c0      	blx	r8
 8002f32:	3001      	adds	r0, #1
 8002f34:	d103      	bne.n	8002f3e <_printf_common+0xba>
 8002f36:	f04f 30ff 	mov.w	r0, #4294967295
 8002f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f3e:	3501      	adds	r5, #1
 8002f40:	e7c3      	b.n	8002eca <_printf_common+0x46>
 8002f42:	18e1      	adds	r1, r4, r3
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	2030      	movs	r0, #48	; 0x30
 8002f48:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f4c:	4422      	add	r2, r4
 8002f4e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002f52:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002f56:	3302      	adds	r3, #2
 8002f58:	e7c5      	b.n	8002ee6 <_printf_common+0x62>
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	4622      	mov	r2, r4
 8002f5e:	4639      	mov	r1, r7
 8002f60:	4630      	mov	r0, r6
 8002f62:	47c0      	blx	r8
 8002f64:	3001      	adds	r0, #1
 8002f66:	d0e6      	beq.n	8002f36 <_printf_common+0xb2>
 8002f68:	f109 0901 	add.w	r9, r9, #1
 8002f6c:	e7d8      	b.n	8002f20 <_printf_common+0x9c>
	...

08002f70 <_printf_i>:
 8002f70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002f74:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002f78:	460c      	mov	r4, r1
 8002f7a:	7e09      	ldrb	r1, [r1, #24]
 8002f7c:	b085      	sub	sp, #20
 8002f7e:	296e      	cmp	r1, #110	; 0x6e
 8002f80:	4617      	mov	r7, r2
 8002f82:	4606      	mov	r6, r0
 8002f84:	4698      	mov	r8, r3
 8002f86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002f88:	f000 80b3 	beq.w	80030f2 <_printf_i+0x182>
 8002f8c:	d822      	bhi.n	8002fd4 <_printf_i+0x64>
 8002f8e:	2963      	cmp	r1, #99	; 0x63
 8002f90:	d036      	beq.n	8003000 <_printf_i+0x90>
 8002f92:	d80a      	bhi.n	8002faa <_printf_i+0x3a>
 8002f94:	2900      	cmp	r1, #0
 8002f96:	f000 80b9 	beq.w	800310c <_printf_i+0x19c>
 8002f9a:	2958      	cmp	r1, #88	; 0x58
 8002f9c:	f000 8083 	beq.w	80030a6 <_printf_i+0x136>
 8002fa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fa4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002fa8:	e032      	b.n	8003010 <_printf_i+0xa0>
 8002faa:	2964      	cmp	r1, #100	; 0x64
 8002fac:	d001      	beq.n	8002fb2 <_printf_i+0x42>
 8002fae:	2969      	cmp	r1, #105	; 0x69
 8002fb0:	d1f6      	bne.n	8002fa0 <_printf_i+0x30>
 8002fb2:	6820      	ldr	r0, [r4, #0]
 8002fb4:	6813      	ldr	r3, [r2, #0]
 8002fb6:	0605      	lsls	r5, r0, #24
 8002fb8:	f103 0104 	add.w	r1, r3, #4
 8002fbc:	d52a      	bpl.n	8003014 <_printf_i+0xa4>
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6011      	str	r1, [r2, #0]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	da03      	bge.n	8002fce <_printf_i+0x5e>
 8002fc6:	222d      	movs	r2, #45	; 0x2d
 8002fc8:	425b      	negs	r3, r3
 8002fca:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002fce:	486f      	ldr	r0, [pc, #444]	; (800318c <_printf_i+0x21c>)
 8002fd0:	220a      	movs	r2, #10
 8002fd2:	e039      	b.n	8003048 <_printf_i+0xd8>
 8002fd4:	2973      	cmp	r1, #115	; 0x73
 8002fd6:	f000 809d 	beq.w	8003114 <_printf_i+0x1a4>
 8002fda:	d808      	bhi.n	8002fee <_printf_i+0x7e>
 8002fdc:	296f      	cmp	r1, #111	; 0x6f
 8002fde:	d020      	beq.n	8003022 <_printf_i+0xb2>
 8002fe0:	2970      	cmp	r1, #112	; 0x70
 8002fe2:	d1dd      	bne.n	8002fa0 <_printf_i+0x30>
 8002fe4:	6823      	ldr	r3, [r4, #0]
 8002fe6:	f043 0320 	orr.w	r3, r3, #32
 8002fea:	6023      	str	r3, [r4, #0]
 8002fec:	e003      	b.n	8002ff6 <_printf_i+0x86>
 8002fee:	2975      	cmp	r1, #117	; 0x75
 8002ff0:	d017      	beq.n	8003022 <_printf_i+0xb2>
 8002ff2:	2978      	cmp	r1, #120	; 0x78
 8002ff4:	d1d4      	bne.n	8002fa0 <_printf_i+0x30>
 8002ff6:	2378      	movs	r3, #120	; 0x78
 8002ff8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002ffc:	4864      	ldr	r0, [pc, #400]	; (8003190 <_printf_i+0x220>)
 8002ffe:	e055      	b.n	80030ac <_printf_i+0x13c>
 8003000:	6813      	ldr	r3, [r2, #0]
 8003002:	1d19      	adds	r1, r3, #4
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	6011      	str	r1, [r2, #0]
 8003008:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800300c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003010:	2301      	movs	r3, #1
 8003012:	e08c      	b.n	800312e <_printf_i+0x1be>
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	6011      	str	r1, [r2, #0]
 8003018:	f010 0f40 	tst.w	r0, #64	; 0x40
 800301c:	bf18      	it	ne
 800301e:	b21b      	sxthne	r3, r3
 8003020:	e7cf      	b.n	8002fc2 <_printf_i+0x52>
 8003022:	6813      	ldr	r3, [r2, #0]
 8003024:	6825      	ldr	r5, [r4, #0]
 8003026:	1d18      	adds	r0, r3, #4
 8003028:	6010      	str	r0, [r2, #0]
 800302a:	0628      	lsls	r0, r5, #24
 800302c:	d501      	bpl.n	8003032 <_printf_i+0xc2>
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	e002      	b.n	8003038 <_printf_i+0xc8>
 8003032:	0668      	lsls	r0, r5, #25
 8003034:	d5fb      	bpl.n	800302e <_printf_i+0xbe>
 8003036:	881b      	ldrh	r3, [r3, #0]
 8003038:	4854      	ldr	r0, [pc, #336]	; (800318c <_printf_i+0x21c>)
 800303a:	296f      	cmp	r1, #111	; 0x6f
 800303c:	bf14      	ite	ne
 800303e:	220a      	movne	r2, #10
 8003040:	2208      	moveq	r2, #8
 8003042:	2100      	movs	r1, #0
 8003044:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003048:	6865      	ldr	r5, [r4, #4]
 800304a:	60a5      	str	r5, [r4, #8]
 800304c:	2d00      	cmp	r5, #0
 800304e:	f2c0 8095 	blt.w	800317c <_printf_i+0x20c>
 8003052:	6821      	ldr	r1, [r4, #0]
 8003054:	f021 0104 	bic.w	r1, r1, #4
 8003058:	6021      	str	r1, [r4, #0]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d13d      	bne.n	80030da <_printf_i+0x16a>
 800305e:	2d00      	cmp	r5, #0
 8003060:	f040 808e 	bne.w	8003180 <_printf_i+0x210>
 8003064:	4665      	mov	r5, ip
 8003066:	2a08      	cmp	r2, #8
 8003068:	d10b      	bne.n	8003082 <_printf_i+0x112>
 800306a:	6823      	ldr	r3, [r4, #0]
 800306c:	07db      	lsls	r3, r3, #31
 800306e:	d508      	bpl.n	8003082 <_printf_i+0x112>
 8003070:	6923      	ldr	r3, [r4, #16]
 8003072:	6862      	ldr	r2, [r4, #4]
 8003074:	429a      	cmp	r2, r3
 8003076:	bfde      	ittt	le
 8003078:	2330      	movle	r3, #48	; 0x30
 800307a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800307e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003082:	ebac 0305 	sub.w	r3, ip, r5
 8003086:	6123      	str	r3, [r4, #16]
 8003088:	f8cd 8000 	str.w	r8, [sp]
 800308c:	463b      	mov	r3, r7
 800308e:	aa03      	add	r2, sp, #12
 8003090:	4621      	mov	r1, r4
 8003092:	4630      	mov	r0, r6
 8003094:	f7ff fef6 	bl	8002e84 <_printf_common>
 8003098:	3001      	adds	r0, #1
 800309a:	d14d      	bne.n	8003138 <_printf_i+0x1c8>
 800309c:	f04f 30ff 	mov.w	r0, #4294967295
 80030a0:	b005      	add	sp, #20
 80030a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80030a6:	4839      	ldr	r0, [pc, #228]	; (800318c <_printf_i+0x21c>)
 80030a8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80030ac:	6813      	ldr	r3, [r2, #0]
 80030ae:	6821      	ldr	r1, [r4, #0]
 80030b0:	1d1d      	adds	r5, r3, #4
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6015      	str	r5, [r2, #0]
 80030b6:	060a      	lsls	r2, r1, #24
 80030b8:	d50b      	bpl.n	80030d2 <_printf_i+0x162>
 80030ba:	07ca      	lsls	r2, r1, #31
 80030bc:	bf44      	itt	mi
 80030be:	f041 0120 	orrmi.w	r1, r1, #32
 80030c2:	6021      	strmi	r1, [r4, #0]
 80030c4:	b91b      	cbnz	r3, 80030ce <_printf_i+0x15e>
 80030c6:	6822      	ldr	r2, [r4, #0]
 80030c8:	f022 0220 	bic.w	r2, r2, #32
 80030cc:	6022      	str	r2, [r4, #0]
 80030ce:	2210      	movs	r2, #16
 80030d0:	e7b7      	b.n	8003042 <_printf_i+0xd2>
 80030d2:	064d      	lsls	r5, r1, #25
 80030d4:	bf48      	it	mi
 80030d6:	b29b      	uxthmi	r3, r3
 80030d8:	e7ef      	b.n	80030ba <_printf_i+0x14a>
 80030da:	4665      	mov	r5, ip
 80030dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80030e0:	fb02 3311 	mls	r3, r2, r1, r3
 80030e4:	5cc3      	ldrb	r3, [r0, r3]
 80030e6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80030ea:	460b      	mov	r3, r1
 80030ec:	2900      	cmp	r1, #0
 80030ee:	d1f5      	bne.n	80030dc <_printf_i+0x16c>
 80030f0:	e7b9      	b.n	8003066 <_printf_i+0xf6>
 80030f2:	6813      	ldr	r3, [r2, #0]
 80030f4:	6825      	ldr	r5, [r4, #0]
 80030f6:	6961      	ldr	r1, [r4, #20]
 80030f8:	1d18      	adds	r0, r3, #4
 80030fa:	6010      	str	r0, [r2, #0]
 80030fc:	0628      	lsls	r0, r5, #24
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	d501      	bpl.n	8003106 <_printf_i+0x196>
 8003102:	6019      	str	r1, [r3, #0]
 8003104:	e002      	b.n	800310c <_printf_i+0x19c>
 8003106:	066a      	lsls	r2, r5, #25
 8003108:	d5fb      	bpl.n	8003102 <_printf_i+0x192>
 800310a:	8019      	strh	r1, [r3, #0]
 800310c:	2300      	movs	r3, #0
 800310e:	6123      	str	r3, [r4, #16]
 8003110:	4665      	mov	r5, ip
 8003112:	e7b9      	b.n	8003088 <_printf_i+0x118>
 8003114:	6813      	ldr	r3, [r2, #0]
 8003116:	1d19      	adds	r1, r3, #4
 8003118:	6011      	str	r1, [r2, #0]
 800311a:	681d      	ldr	r5, [r3, #0]
 800311c:	6862      	ldr	r2, [r4, #4]
 800311e:	2100      	movs	r1, #0
 8003120:	4628      	mov	r0, r5
 8003122:	f7fd f88d 	bl	8000240 <memchr>
 8003126:	b108      	cbz	r0, 800312c <_printf_i+0x1bc>
 8003128:	1b40      	subs	r0, r0, r5
 800312a:	6060      	str	r0, [r4, #4]
 800312c:	6863      	ldr	r3, [r4, #4]
 800312e:	6123      	str	r3, [r4, #16]
 8003130:	2300      	movs	r3, #0
 8003132:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003136:	e7a7      	b.n	8003088 <_printf_i+0x118>
 8003138:	6923      	ldr	r3, [r4, #16]
 800313a:	462a      	mov	r2, r5
 800313c:	4639      	mov	r1, r7
 800313e:	4630      	mov	r0, r6
 8003140:	47c0      	blx	r8
 8003142:	3001      	adds	r0, #1
 8003144:	d0aa      	beq.n	800309c <_printf_i+0x12c>
 8003146:	6823      	ldr	r3, [r4, #0]
 8003148:	079b      	lsls	r3, r3, #30
 800314a:	d413      	bmi.n	8003174 <_printf_i+0x204>
 800314c:	68e0      	ldr	r0, [r4, #12]
 800314e:	9b03      	ldr	r3, [sp, #12]
 8003150:	4298      	cmp	r0, r3
 8003152:	bfb8      	it	lt
 8003154:	4618      	movlt	r0, r3
 8003156:	e7a3      	b.n	80030a0 <_printf_i+0x130>
 8003158:	2301      	movs	r3, #1
 800315a:	464a      	mov	r2, r9
 800315c:	4639      	mov	r1, r7
 800315e:	4630      	mov	r0, r6
 8003160:	47c0      	blx	r8
 8003162:	3001      	adds	r0, #1
 8003164:	d09a      	beq.n	800309c <_printf_i+0x12c>
 8003166:	3501      	adds	r5, #1
 8003168:	68e3      	ldr	r3, [r4, #12]
 800316a:	9a03      	ldr	r2, [sp, #12]
 800316c:	1a9b      	subs	r3, r3, r2
 800316e:	42ab      	cmp	r3, r5
 8003170:	dcf2      	bgt.n	8003158 <_printf_i+0x1e8>
 8003172:	e7eb      	b.n	800314c <_printf_i+0x1dc>
 8003174:	2500      	movs	r5, #0
 8003176:	f104 0919 	add.w	r9, r4, #25
 800317a:	e7f5      	b.n	8003168 <_printf_i+0x1f8>
 800317c:	2b00      	cmp	r3, #0
 800317e:	d1ac      	bne.n	80030da <_printf_i+0x16a>
 8003180:	7803      	ldrb	r3, [r0, #0]
 8003182:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003186:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800318a:	e76c      	b.n	8003066 <_printf_i+0xf6>
 800318c:	0800356d 	.word	0x0800356d
 8003190:	0800357e 	.word	0x0800357e

08003194 <_read_r>:
 8003194:	b538      	push	{r3, r4, r5, lr}
 8003196:	4c07      	ldr	r4, [pc, #28]	; (80031b4 <_read_r+0x20>)
 8003198:	4605      	mov	r5, r0
 800319a:	4608      	mov	r0, r1
 800319c:	4611      	mov	r1, r2
 800319e:	2200      	movs	r2, #0
 80031a0:	6022      	str	r2, [r4, #0]
 80031a2:	461a      	mov	r2, r3
 80031a4:	f7fd fc46 	bl	8000a34 <_read>
 80031a8:	1c43      	adds	r3, r0, #1
 80031aa:	d102      	bne.n	80031b2 <_read_r+0x1e>
 80031ac:	6823      	ldr	r3, [r4, #0]
 80031ae:	b103      	cbz	r3, 80031b2 <_read_r+0x1e>
 80031b0:	602b      	str	r3, [r5, #0]
 80031b2:	bd38      	pop	{r3, r4, r5, pc}
 80031b4:	20000120 	.word	0x20000120

080031b8 <__swbuf_r>:
 80031b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ba:	460e      	mov	r6, r1
 80031bc:	4614      	mov	r4, r2
 80031be:	4605      	mov	r5, r0
 80031c0:	b118      	cbz	r0, 80031ca <__swbuf_r+0x12>
 80031c2:	6983      	ldr	r3, [r0, #24]
 80031c4:	b90b      	cbnz	r3, 80031ca <__swbuf_r+0x12>
 80031c6:	f7ff fb1d 	bl	8002804 <__sinit>
 80031ca:	4b21      	ldr	r3, [pc, #132]	; (8003250 <__swbuf_r+0x98>)
 80031cc:	429c      	cmp	r4, r3
 80031ce:	d12a      	bne.n	8003226 <__swbuf_r+0x6e>
 80031d0:	686c      	ldr	r4, [r5, #4]
 80031d2:	69a3      	ldr	r3, [r4, #24]
 80031d4:	60a3      	str	r3, [r4, #8]
 80031d6:	89a3      	ldrh	r3, [r4, #12]
 80031d8:	071a      	lsls	r2, r3, #28
 80031da:	d52e      	bpl.n	800323a <__swbuf_r+0x82>
 80031dc:	6923      	ldr	r3, [r4, #16]
 80031de:	b363      	cbz	r3, 800323a <__swbuf_r+0x82>
 80031e0:	6923      	ldr	r3, [r4, #16]
 80031e2:	6820      	ldr	r0, [r4, #0]
 80031e4:	1ac0      	subs	r0, r0, r3
 80031e6:	6963      	ldr	r3, [r4, #20]
 80031e8:	b2f6      	uxtb	r6, r6
 80031ea:	4283      	cmp	r3, r0
 80031ec:	4637      	mov	r7, r6
 80031ee:	dc04      	bgt.n	80031fa <__swbuf_r+0x42>
 80031f0:	4621      	mov	r1, r4
 80031f2:	4628      	mov	r0, r5
 80031f4:	f7ff fa8a 	bl	800270c <_fflush_r>
 80031f8:	bb28      	cbnz	r0, 8003246 <__swbuf_r+0x8e>
 80031fa:	68a3      	ldr	r3, [r4, #8]
 80031fc:	3b01      	subs	r3, #1
 80031fe:	60a3      	str	r3, [r4, #8]
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	1c5a      	adds	r2, r3, #1
 8003204:	6022      	str	r2, [r4, #0]
 8003206:	701e      	strb	r6, [r3, #0]
 8003208:	6963      	ldr	r3, [r4, #20]
 800320a:	3001      	adds	r0, #1
 800320c:	4283      	cmp	r3, r0
 800320e:	d004      	beq.n	800321a <__swbuf_r+0x62>
 8003210:	89a3      	ldrh	r3, [r4, #12]
 8003212:	07db      	lsls	r3, r3, #31
 8003214:	d519      	bpl.n	800324a <__swbuf_r+0x92>
 8003216:	2e0a      	cmp	r6, #10
 8003218:	d117      	bne.n	800324a <__swbuf_r+0x92>
 800321a:	4621      	mov	r1, r4
 800321c:	4628      	mov	r0, r5
 800321e:	f7ff fa75 	bl	800270c <_fflush_r>
 8003222:	b190      	cbz	r0, 800324a <__swbuf_r+0x92>
 8003224:	e00f      	b.n	8003246 <__swbuf_r+0x8e>
 8003226:	4b0b      	ldr	r3, [pc, #44]	; (8003254 <__swbuf_r+0x9c>)
 8003228:	429c      	cmp	r4, r3
 800322a:	d101      	bne.n	8003230 <__swbuf_r+0x78>
 800322c:	68ac      	ldr	r4, [r5, #8]
 800322e:	e7d0      	b.n	80031d2 <__swbuf_r+0x1a>
 8003230:	4b09      	ldr	r3, [pc, #36]	; (8003258 <__swbuf_r+0xa0>)
 8003232:	429c      	cmp	r4, r3
 8003234:	bf08      	it	eq
 8003236:	68ec      	ldreq	r4, [r5, #12]
 8003238:	e7cb      	b.n	80031d2 <__swbuf_r+0x1a>
 800323a:	4621      	mov	r1, r4
 800323c:	4628      	mov	r0, r5
 800323e:	f000 f80d 	bl	800325c <__swsetup_r>
 8003242:	2800      	cmp	r0, #0
 8003244:	d0cc      	beq.n	80031e0 <__swbuf_r+0x28>
 8003246:	f04f 37ff 	mov.w	r7, #4294967295
 800324a:	4638      	mov	r0, r7
 800324c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800324e:	bf00      	nop
 8003250:	08003518 	.word	0x08003518
 8003254:	08003538 	.word	0x08003538
 8003258:	080034f8 	.word	0x080034f8

0800325c <__swsetup_r>:
 800325c:	4b32      	ldr	r3, [pc, #200]	; (8003328 <__swsetup_r+0xcc>)
 800325e:	b570      	push	{r4, r5, r6, lr}
 8003260:	681d      	ldr	r5, [r3, #0]
 8003262:	4606      	mov	r6, r0
 8003264:	460c      	mov	r4, r1
 8003266:	b125      	cbz	r5, 8003272 <__swsetup_r+0x16>
 8003268:	69ab      	ldr	r3, [r5, #24]
 800326a:	b913      	cbnz	r3, 8003272 <__swsetup_r+0x16>
 800326c:	4628      	mov	r0, r5
 800326e:	f7ff fac9 	bl	8002804 <__sinit>
 8003272:	4b2e      	ldr	r3, [pc, #184]	; (800332c <__swsetup_r+0xd0>)
 8003274:	429c      	cmp	r4, r3
 8003276:	d10f      	bne.n	8003298 <__swsetup_r+0x3c>
 8003278:	686c      	ldr	r4, [r5, #4]
 800327a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800327e:	b29a      	uxth	r2, r3
 8003280:	0715      	lsls	r5, r2, #28
 8003282:	d42c      	bmi.n	80032de <__swsetup_r+0x82>
 8003284:	06d0      	lsls	r0, r2, #27
 8003286:	d411      	bmi.n	80032ac <__swsetup_r+0x50>
 8003288:	2209      	movs	r2, #9
 800328a:	6032      	str	r2, [r6, #0]
 800328c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003290:	81a3      	strh	r3, [r4, #12]
 8003292:	f04f 30ff 	mov.w	r0, #4294967295
 8003296:	e03e      	b.n	8003316 <__swsetup_r+0xba>
 8003298:	4b25      	ldr	r3, [pc, #148]	; (8003330 <__swsetup_r+0xd4>)
 800329a:	429c      	cmp	r4, r3
 800329c:	d101      	bne.n	80032a2 <__swsetup_r+0x46>
 800329e:	68ac      	ldr	r4, [r5, #8]
 80032a0:	e7eb      	b.n	800327a <__swsetup_r+0x1e>
 80032a2:	4b24      	ldr	r3, [pc, #144]	; (8003334 <__swsetup_r+0xd8>)
 80032a4:	429c      	cmp	r4, r3
 80032a6:	bf08      	it	eq
 80032a8:	68ec      	ldreq	r4, [r5, #12]
 80032aa:	e7e6      	b.n	800327a <__swsetup_r+0x1e>
 80032ac:	0751      	lsls	r1, r2, #29
 80032ae:	d512      	bpl.n	80032d6 <__swsetup_r+0x7a>
 80032b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80032b2:	b141      	cbz	r1, 80032c6 <__swsetup_r+0x6a>
 80032b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80032b8:	4299      	cmp	r1, r3
 80032ba:	d002      	beq.n	80032c2 <__swsetup_r+0x66>
 80032bc:	4630      	mov	r0, r6
 80032be:	f7ff fb57 	bl	8002970 <_free_r>
 80032c2:	2300      	movs	r3, #0
 80032c4:	6363      	str	r3, [r4, #52]	; 0x34
 80032c6:	89a3      	ldrh	r3, [r4, #12]
 80032c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80032cc:	81a3      	strh	r3, [r4, #12]
 80032ce:	2300      	movs	r3, #0
 80032d0:	6063      	str	r3, [r4, #4]
 80032d2:	6923      	ldr	r3, [r4, #16]
 80032d4:	6023      	str	r3, [r4, #0]
 80032d6:	89a3      	ldrh	r3, [r4, #12]
 80032d8:	f043 0308 	orr.w	r3, r3, #8
 80032dc:	81a3      	strh	r3, [r4, #12]
 80032de:	6923      	ldr	r3, [r4, #16]
 80032e0:	b94b      	cbnz	r3, 80032f6 <__swsetup_r+0x9a>
 80032e2:	89a3      	ldrh	r3, [r4, #12]
 80032e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80032e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032ec:	d003      	beq.n	80032f6 <__swsetup_r+0x9a>
 80032ee:	4621      	mov	r1, r4
 80032f0:	4630      	mov	r0, r6
 80032f2:	f000 f845 	bl	8003380 <__smakebuf_r>
 80032f6:	89a2      	ldrh	r2, [r4, #12]
 80032f8:	f012 0301 	ands.w	r3, r2, #1
 80032fc:	d00c      	beq.n	8003318 <__swsetup_r+0xbc>
 80032fe:	2300      	movs	r3, #0
 8003300:	60a3      	str	r3, [r4, #8]
 8003302:	6963      	ldr	r3, [r4, #20]
 8003304:	425b      	negs	r3, r3
 8003306:	61a3      	str	r3, [r4, #24]
 8003308:	6923      	ldr	r3, [r4, #16]
 800330a:	b953      	cbnz	r3, 8003322 <__swsetup_r+0xc6>
 800330c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003310:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003314:	d1ba      	bne.n	800328c <__swsetup_r+0x30>
 8003316:	bd70      	pop	{r4, r5, r6, pc}
 8003318:	0792      	lsls	r2, r2, #30
 800331a:	bf58      	it	pl
 800331c:	6963      	ldrpl	r3, [r4, #20]
 800331e:	60a3      	str	r3, [r4, #8]
 8003320:	e7f2      	b.n	8003308 <__swsetup_r+0xac>
 8003322:	2000      	movs	r0, #0
 8003324:	e7f7      	b.n	8003316 <__swsetup_r+0xba>
 8003326:	bf00      	nop
 8003328:	2000000c 	.word	0x2000000c
 800332c:	08003518 	.word	0x08003518
 8003330:	08003538 	.word	0x08003538
 8003334:	080034f8 	.word	0x080034f8

08003338 <__swhatbuf_r>:
 8003338:	b570      	push	{r4, r5, r6, lr}
 800333a:	460e      	mov	r6, r1
 800333c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003340:	2900      	cmp	r1, #0
 8003342:	b096      	sub	sp, #88	; 0x58
 8003344:	4614      	mov	r4, r2
 8003346:	461d      	mov	r5, r3
 8003348:	da07      	bge.n	800335a <__swhatbuf_r+0x22>
 800334a:	2300      	movs	r3, #0
 800334c:	602b      	str	r3, [r5, #0]
 800334e:	89b3      	ldrh	r3, [r6, #12]
 8003350:	061a      	lsls	r2, r3, #24
 8003352:	d410      	bmi.n	8003376 <__swhatbuf_r+0x3e>
 8003354:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003358:	e00e      	b.n	8003378 <__swhatbuf_r+0x40>
 800335a:	466a      	mov	r2, sp
 800335c:	f000 f850 	bl	8003400 <_fstat_r>
 8003360:	2800      	cmp	r0, #0
 8003362:	dbf2      	blt.n	800334a <__swhatbuf_r+0x12>
 8003364:	9a01      	ldr	r2, [sp, #4]
 8003366:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800336a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800336e:	425a      	negs	r2, r3
 8003370:	415a      	adcs	r2, r3
 8003372:	602a      	str	r2, [r5, #0]
 8003374:	e7ee      	b.n	8003354 <__swhatbuf_r+0x1c>
 8003376:	2340      	movs	r3, #64	; 0x40
 8003378:	2000      	movs	r0, #0
 800337a:	6023      	str	r3, [r4, #0]
 800337c:	b016      	add	sp, #88	; 0x58
 800337e:	bd70      	pop	{r4, r5, r6, pc}

08003380 <__smakebuf_r>:
 8003380:	898b      	ldrh	r3, [r1, #12]
 8003382:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003384:	079d      	lsls	r5, r3, #30
 8003386:	4606      	mov	r6, r0
 8003388:	460c      	mov	r4, r1
 800338a:	d507      	bpl.n	800339c <__smakebuf_r+0x1c>
 800338c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003390:	6023      	str	r3, [r4, #0]
 8003392:	6123      	str	r3, [r4, #16]
 8003394:	2301      	movs	r3, #1
 8003396:	6163      	str	r3, [r4, #20]
 8003398:	b002      	add	sp, #8
 800339a:	bd70      	pop	{r4, r5, r6, pc}
 800339c:	ab01      	add	r3, sp, #4
 800339e:	466a      	mov	r2, sp
 80033a0:	f7ff ffca 	bl	8003338 <__swhatbuf_r>
 80033a4:	9900      	ldr	r1, [sp, #0]
 80033a6:	4605      	mov	r5, r0
 80033a8:	4630      	mov	r0, r6
 80033aa:	f7ff fb2f 	bl	8002a0c <_malloc_r>
 80033ae:	b948      	cbnz	r0, 80033c4 <__smakebuf_r+0x44>
 80033b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033b4:	059a      	lsls	r2, r3, #22
 80033b6:	d4ef      	bmi.n	8003398 <__smakebuf_r+0x18>
 80033b8:	f023 0303 	bic.w	r3, r3, #3
 80033bc:	f043 0302 	orr.w	r3, r3, #2
 80033c0:	81a3      	strh	r3, [r4, #12]
 80033c2:	e7e3      	b.n	800338c <__smakebuf_r+0xc>
 80033c4:	4b0d      	ldr	r3, [pc, #52]	; (80033fc <__smakebuf_r+0x7c>)
 80033c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80033c8:	89a3      	ldrh	r3, [r4, #12]
 80033ca:	6020      	str	r0, [r4, #0]
 80033cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033d0:	81a3      	strh	r3, [r4, #12]
 80033d2:	9b00      	ldr	r3, [sp, #0]
 80033d4:	6163      	str	r3, [r4, #20]
 80033d6:	9b01      	ldr	r3, [sp, #4]
 80033d8:	6120      	str	r0, [r4, #16]
 80033da:	b15b      	cbz	r3, 80033f4 <__smakebuf_r+0x74>
 80033dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80033e0:	4630      	mov	r0, r6
 80033e2:	f000 f81f 	bl	8003424 <_isatty_r>
 80033e6:	b128      	cbz	r0, 80033f4 <__smakebuf_r+0x74>
 80033e8:	89a3      	ldrh	r3, [r4, #12]
 80033ea:	f023 0303 	bic.w	r3, r3, #3
 80033ee:	f043 0301 	orr.w	r3, r3, #1
 80033f2:	81a3      	strh	r3, [r4, #12]
 80033f4:	89a3      	ldrh	r3, [r4, #12]
 80033f6:	431d      	orrs	r5, r3
 80033f8:	81a5      	strh	r5, [r4, #12]
 80033fa:	e7cd      	b.n	8003398 <__smakebuf_r+0x18>
 80033fc:	080027cd 	.word	0x080027cd

08003400 <_fstat_r>:
 8003400:	b538      	push	{r3, r4, r5, lr}
 8003402:	4c07      	ldr	r4, [pc, #28]	; (8003420 <_fstat_r+0x20>)
 8003404:	2300      	movs	r3, #0
 8003406:	4605      	mov	r5, r0
 8003408:	4608      	mov	r0, r1
 800340a:	4611      	mov	r1, r2
 800340c:	6023      	str	r3, [r4, #0]
 800340e:	f000 f821 	bl	8003454 <_fstat>
 8003412:	1c43      	adds	r3, r0, #1
 8003414:	d102      	bne.n	800341c <_fstat_r+0x1c>
 8003416:	6823      	ldr	r3, [r4, #0]
 8003418:	b103      	cbz	r3, 800341c <_fstat_r+0x1c>
 800341a:	602b      	str	r3, [r5, #0]
 800341c:	bd38      	pop	{r3, r4, r5, pc}
 800341e:	bf00      	nop
 8003420:	20000120 	.word	0x20000120

08003424 <_isatty_r>:
 8003424:	b538      	push	{r3, r4, r5, lr}
 8003426:	4c06      	ldr	r4, [pc, #24]	; (8003440 <_isatty_r+0x1c>)
 8003428:	2300      	movs	r3, #0
 800342a:	4605      	mov	r5, r0
 800342c:	4608      	mov	r0, r1
 800342e:	6023      	str	r3, [r4, #0]
 8003430:	f000 f818 	bl	8003464 <_isatty>
 8003434:	1c43      	adds	r3, r0, #1
 8003436:	d102      	bne.n	800343e <_isatty_r+0x1a>
 8003438:	6823      	ldr	r3, [r4, #0]
 800343a:	b103      	cbz	r3, 800343e <_isatty_r+0x1a>
 800343c:	602b      	str	r3, [r5, #0]
 800343e:	bd38      	pop	{r3, r4, r5, pc}
 8003440:	20000120 	.word	0x20000120

08003444 <_close>:
 8003444:	4b02      	ldr	r3, [pc, #8]	; (8003450 <_close+0xc>)
 8003446:	2258      	movs	r2, #88	; 0x58
 8003448:	601a      	str	r2, [r3, #0]
 800344a:	f04f 30ff 	mov.w	r0, #4294967295
 800344e:	4770      	bx	lr
 8003450:	20000120 	.word	0x20000120

08003454 <_fstat>:
 8003454:	4b02      	ldr	r3, [pc, #8]	; (8003460 <_fstat+0xc>)
 8003456:	2258      	movs	r2, #88	; 0x58
 8003458:	601a      	str	r2, [r3, #0]
 800345a:	f04f 30ff 	mov.w	r0, #4294967295
 800345e:	4770      	bx	lr
 8003460:	20000120 	.word	0x20000120

08003464 <_isatty>:
 8003464:	4b02      	ldr	r3, [pc, #8]	; (8003470 <_isatty+0xc>)
 8003466:	2258      	movs	r2, #88	; 0x58
 8003468:	601a      	str	r2, [r3, #0]
 800346a:	2000      	movs	r0, #0
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	20000120 	.word	0x20000120

08003474 <_lseek>:
 8003474:	4b02      	ldr	r3, [pc, #8]	; (8003480 <_lseek+0xc>)
 8003476:	2258      	movs	r2, #88	; 0x58
 8003478:	601a      	str	r2, [r3, #0]
 800347a:	f04f 30ff 	mov.w	r0, #4294967295
 800347e:	4770      	bx	lr
 8003480:	20000120 	.word	0x20000120

08003484 <_sbrk>:
 8003484:	4b04      	ldr	r3, [pc, #16]	; (8003498 <_sbrk+0x14>)
 8003486:	6819      	ldr	r1, [r3, #0]
 8003488:	4602      	mov	r2, r0
 800348a:	b909      	cbnz	r1, 8003490 <_sbrk+0xc>
 800348c:	4903      	ldr	r1, [pc, #12]	; (800349c <_sbrk+0x18>)
 800348e:	6019      	str	r1, [r3, #0]
 8003490:	6818      	ldr	r0, [r3, #0]
 8003492:	4402      	add	r2, r0
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	4770      	bx	lr
 8003498:	20000098 	.word	0x20000098
 800349c:	20000128 	.word	0x20000128

080034a0 <_init>:
 80034a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034a2:	bf00      	nop
 80034a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034a6:	bc08      	pop	{r3}
 80034a8:	469e      	mov	lr, r3
 80034aa:	4770      	bx	lr

080034ac <_fini>:
 80034ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034ae:	bf00      	nop
 80034b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034b2:	bc08      	pop	{r3}
 80034b4:	469e      	mov	lr, r3
 80034b6:	4770      	bx	lr
