{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712963221643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712963221643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 18:07:01 2024 " "Processing started: Fri Apr 12 18:07:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712963221643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712963221643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game --generate_symbol=U:/CPRE281/FinalProject/Reaction-Time-Game/equals50k.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game --generate_symbol=U:/CPRE281/FinalProject/Reaction-Time-Game/equals50k.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712963221643 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 Equals16bit.v(6) " "Verilog HDL Implicit Net warning at Equals16bit.v(6): created implicit net for \"R1\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 Equals16bit.v(7) " "Verilog HDL Implicit Net warning at Equals16bit.v(7): created implicit net for \"R2\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 Equals16bit.v(8) " "Verilog HDL Implicit Net warning at Equals16bit.v(8): created implicit net for \"R3\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4 Equals16bit.v(9) " "Verilog HDL Implicit Net warning at Equals16bit.v(9): created implicit net for \"R4\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 Equals16bit.v(10) " "Verilog HDL Implicit Net warning at Equals16bit.v(10): created implicit net for \"R5\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6 Equals16bit.v(11) " "Verilog HDL Implicit Net warning at Equals16bit.v(11): created implicit net for \"R6\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7 Equals16bit.v(12) " "Verilog HDL Implicit Net warning at Equals16bit.v(12): created implicit net for \"R7\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8 Equals16bit.v(13) " "Verilog HDL Implicit Net warning at Equals16bit.v(13): created implicit net for \"R8\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9 Equals16bit.v(14) " "Verilog HDL Implicit Net warning at Equals16bit.v(14): created implicit net for \"R9\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10 Equals16bit.v(15) " "Verilog HDL Implicit Net warning at Equals16bit.v(15): created implicit net for \"R10\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11 Equals16bit.v(16) " "Verilog HDL Implicit Net warning at Equals16bit.v(16): created implicit net for \"R11\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12 Equals16bit.v(17) " "Verilog HDL Implicit Net warning at Equals16bit.v(17): created implicit net for \"R12\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13 Equals16bit.v(18) " "Verilog HDL Implicit Net warning at Equals16bit.v(18): created implicit net for \"R13\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14 Equals16bit.v(19) " "Verilog HDL Implicit Net warning at Equals16bit.v(19): created implicit net for \"R14\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15 Equals16bit.v(20) " "Verilog HDL Implicit Net warning at Equals16bit.v(20): created implicit net for \"R15\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R16 Equals16bit.v(21) " "Verilog HDL Implicit Net warning at Equals16bit.v(21): created implicit net for \"R16\"" {  } { { "Equals16bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Equals16bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_e equals50k.v(11) " "Verilog HDL Implicit Net warning at equals50k.v(11): created implicit net for \"out_e\"" {  } { { "equals50k.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals50k.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1712963221857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 17 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712963221891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 18:07:01 2024 " "Processing ended: Fri Apr 12 18:07:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712963221891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712963221891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712963221891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712963221891 ""}
