

================================================================
== Vivado HLS Report for 'conv_2d_cl_switch_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config29_s'
================================================================
* Date:           Fri Feb  3 02:47:52 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.955 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
    +---------+---------+-----------+----------+-------+-------+---------+
    |    10621|    56641| 42.484 us | 0.227 ms |  10621|  56641|   none  |
    +---------+---------+-----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                               |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                    Instance                                   |                               Module                              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_large_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config29_mult_s_fu_345   |dense_large_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config29_mult_s  |       12|       12| 48.000 ns | 48.000 ns |   12|   12|   none   |
        |call_ret_cnnshift_arr_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config29_s_fu_352  |cnnshift_arr_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config29_s      |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    10620|    56640|  3 ~ 16  |          -|          -|  3540|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     353|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |       72|    320|    31760|  138609|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     282|    -|
|Register             |        -|      -|     2051|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |       72|    320|    33811|  139244|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        5|     10|        3|      31|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        2|      5|        1|      15|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |                                    Instance                                   |                               Module                              | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |call_ret_cnnshift_arr_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config29_s_fu_352  |cnnshift_arr_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config29_s      |        0|      0|   1025|    1024|    0|
    |grp_dense_large_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config29_mult_s_fu_345   |dense_large_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config29_mult_s  |       72|    320|  30735|  137585|    0|
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |Total                                                                          |                                                                   |       72|    320|  31760|  138609|    0|
    +-------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln630_fu_706_p2     |     +    |      0|  0|  32|          32|           1|
    |add_ln632_fu_717_p2     |     +    |      0|  0|  32|          32|           1|
    |add_ln635_fu_660_p2     |     +    |      0|  0|  32|          32|           1|
    |add_ln637_fu_671_p2     |     +    |      0|  0|  32|          32|           1|
    |i_fu_397_p2             |     +    |      0|  0|  12|          12|           1|
    |and_ln603_5_fu_489_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln603_6_fu_495_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln603_fu_483_p2     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_323        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_358        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln594_fu_391_p2    |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln603_7_fu_437_p2  |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln603_8_fu_457_p2  |   icmp   |      0|  0|  20|          30|           1|
    |icmp_ln603_9_fu_477_p2  |   icmp   |      0|  0|  20|          30|           1|
    |icmp_ln603_fu_427_p2    |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln622_fu_655_p2    |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln626_fu_701_p2    |   icmp   |      0|  0|  20|          32|           6|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5         |    or    |      0|  0|   2|           1|           1|
    |select_ln632_fu_722_p3  |  select  |      0|  0|  32|           1|           3|
    |select_ln637_fu_676_p3  |  select  |      0|  0|  32|           1|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 353|         350|          50|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  33|          6|    1|          6|
    |ap_done                                |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_338_p4  |  15|          3|   32|         96|
    |data_0_V_V_blk_n                       |   9|          2|    1|          2|
    |data_1_V_V_blk_n                       |   9|          2|    1|          2|
    |data_2_V_V_blk_n                       |   9|          2|    1|          2|
    |data_3_V_V_blk_n                       |   9|          2|    1|          2|
    |i_0_i_reg_324                          |   9|          2|   12|         24|
    |pX_6                                   |   9|          2|   32|         64|
    |pY_6                                   |   9|          2|   32|         64|
    |real_start                             |   9|          2|    1|          2|
    |res_0_V_V_blk_n                        |   9|          2|    1|          2|
    |res_10_V_V_blk_n                       |   9|          2|    1|          2|
    |res_11_V_V_blk_n                       |   9|          2|    1|          2|
    |res_12_V_V_blk_n                       |   9|          2|    1|          2|
    |res_13_V_V_blk_n                       |   9|          2|    1|          2|
    |res_14_V_V_blk_n                       |   9|          2|    1|          2|
    |res_15_V_V_blk_n                       |   9|          2|    1|          2|
    |res_1_V_V_blk_n                        |   9|          2|    1|          2|
    |res_2_V_V_blk_n                        |   9|          2|    1|          2|
    |res_3_V_V_blk_n                        |   9|          2|    1|          2|
    |res_4_V_V_blk_n                        |   9|          2|    1|          2|
    |res_5_V_V_blk_n                        |   9|          2|    1|          2|
    |res_6_V_V_blk_n                        |   9|          2|    1|          2|
    |res_7_V_V_blk_n                        |   9|          2|    1|          2|
    |res_8_V_V_blk_n                        |   9|          2|    1|          2|
    |res_9_V_V_blk_n                        |   9|          2|    1|          2|
    |sX_6                                   |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 282|         61|  163|        362|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                            Name                                           |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |and_ln603_6_reg_807                                                                        |    1|   0|    1|          0|
    |ap_CS_fsm                                                                                  |    5|   0|    5|          0|
    |ap_done_reg                                                                                |    1|   0|    1|          0|
    |call_ret_reg_770                                                                           |  800|   0|  800|          0|
    |grp_dense_large_ap_fixed_8_2_5_3_0_ap_fixed_8_2_4_0_0_config29_mult_s_fu_345_ap_start_reg  |    1|   0|    1|          0|
    |i_0_i_reg_324                                                                              |   12|   0|   12|          0|
    |i_reg_745                                                                                  |   12|   0|   12|          0|
    |icmp_ln603_7_reg_790                                                                       |    1|   0|    1|          0|
    |icmp_ln603_reg_780                                                                         |    1|   0|    1|          0|
    |layer_in_V                                                                                 |  800|   0|  800|          0|
    |pX_6                                                                                       |   32|   0|   32|          0|
    |pX_6_load_reg_801                                                                          |   32|   0|   32|          0|
    |pY_6                                                                                       |   32|   0|   32|          0|
    |pY_6_load_reg_795                                                                          |   32|   0|   32|          0|
    |sX_6                                                                                       |   32|   0|   32|          0|
    |sX_6_load_reg_775                                                                          |   32|   0|   32|          0|
    |sY_6                                                                                       |   32|   0|   32|          0|
    |sY_6_load_reg_785                                                                          |   32|   0|   32|          0|
    |start_once_reg                                                                             |    1|   0|    1|          0|
    |tmp_V_2580_reg_755                                                                         |    8|   0|    8|          0|
    |tmp_V_2581_reg_760                                                                         |    8|   0|    8|          0|
    |tmp_V_2582_reg_765                                                                         |    8|   0|    8|          0|
    |tmp_V_2583_reg_811                                                                         |    8|   0|    8|          0|
    |tmp_V_2584_reg_816                                                                         |    8|   0|    8|          0|
    |tmp_V_2585_reg_821                                                                         |    8|   0|    8|          0|
    |tmp_V_2586_reg_826                                                                         |    8|   0|    8|          0|
    |tmp_V_2587_reg_831                                                                         |    8|   0|    8|          0|
    |tmp_V_2588_reg_836                                                                         |    8|   0|    8|          0|
    |tmp_V_2589_reg_841                                                                         |    8|   0|    8|          0|
    |tmp_V_2590_reg_846                                                                         |    8|   0|    8|          0|
    |tmp_V_2591_reg_851                                                                         |    8|   0|    8|          0|
    |tmp_V_2592_reg_856                                                                         |    8|   0|    8|          0|
    |tmp_V_2593_reg_861                                                                         |    8|   0|    8|          0|
    |tmp_V_2594_reg_866                                                                         |    8|   0|    8|          0|
    |tmp_V_2595_reg_871                                                                         |    8|   0|    8|          0|
    |tmp_V_2596_reg_876                                                                         |    8|   0|    8|          0|
    |tmp_V_2597_reg_881                                                                         |    8|   0|    8|          0|
    |tmp_V_2598_reg_886                                                                         |    8|   0|    8|          0|
    |tmp_V_reg_750                                                                              |    8|   0|    8|          0|
    +-------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                      | 2051|   0| 2051|          0|
    +-------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config29> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config29> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config29> | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config29> | return value |
|ap_done             | out |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config29> | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config29> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config29> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config29> | return value |
|start_out           | out |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config29> | return value |
|start_write         | out |    1| ap_ctrl_hs | conv_2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 4, 0, 0>, config29> | return value |
|data_0_V_V_dout     |  in |    8|   ap_fifo  |                                   data_0_V_V                                  |    pointer   |
|data_0_V_V_empty_n  |  in |    1|   ap_fifo  |                                   data_0_V_V                                  |    pointer   |
|data_0_V_V_read     | out |    1|   ap_fifo  |                                   data_0_V_V                                  |    pointer   |
|data_1_V_V_dout     |  in |    8|   ap_fifo  |                                   data_1_V_V                                  |    pointer   |
|data_1_V_V_empty_n  |  in |    1|   ap_fifo  |                                   data_1_V_V                                  |    pointer   |
|data_1_V_V_read     | out |    1|   ap_fifo  |                                   data_1_V_V                                  |    pointer   |
|data_2_V_V_dout     |  in |    8|   ap_fifo  |                                   data_2_V_V                                  |    pointer   |
|data_2_V_V_empty_n  |  in |    1|   ap_fifo  |                                   data_2_V_V                                  |    pointer   |
|data_2_V_V_read     | out |    1|   ap_fifo  |                                   data_2_V_V                                  |    pointer   |
|data_3_V_V_dout     |  in |    8|   ap_fifo  |                                   data_3_V_V                                  |    pointer   |
|data_3_V_V_empty_n  |  in |    1|   ap_fifo  |                                   data_3_V_V                                  |    pointer   |
|data_3_V_V_read     | out |    1|   ap_fifo  |                                   data_3_V_V                                  |    pointer   |
|res_0_V_V_din       | out |    8|   ap_fifo  |                                   res_0_V_V                                   |    pointer   |
|res_0_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_0_V_V                                   |    pointer   |
|res_0_V_V_write     | out |    1|   ap_fifo  |                                   res_0_V_V                                   |    pointer   |
|res_1_V_V_din       | out |    8|   ap_fifo  |                                   res_1_V_V                                   |    pointer   |
|res_1_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_1_V_V                                   |    pointer   |
|res_1_V_V_write     | out |    1|   ap_fifo  |                                   res_1_V_V                                   |    pointer   |
|res_2_V_V_din       | out |    8|   ap_fifo  |                                   res_2_V_V                                   |    pointer   |
|res_2_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_2_V_V                                   |    pointer   |
|res_2_V_V_write     | out |    1|   ap_fifo  |                                   res_2_V_V                                   |    pointer   |
|res_3_V_V_din       | out |    8|   ap_fifo  |                                   res_3_V_V                                   |    pointer   |
|res_3_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_3_V_V                                   |    pointer   |
|res_3_V_V_write     | out |    1|   ap_fifo  |                                   res_3_V_V                                   |    pointer   |
|res_4_V_V_din       | out |    8|   ap_fifo  |                                   res_4_V_V                                   |    pointer   |
|res_4_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_4_V_V                                   |    pointer   |
|res_4_V_V_write     | out |    1|   ap_fifo  |                                   res_4_V_V                                   |    pointer   |
|res_5_V_V_din       | out |    8|   ap_fifo  |                                   res_5_V_V                                   |    pointer   |
|res_5_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_5_V_V                                   |    pointer   |
|res_5_V_V_write     | out |    1|   ap_fifo  |                                   res_5_V_V                                   |    pointer   |
|res_6_V_V_din       | out |    8|   ap_fifo  |                                   res_6_V_V                                   |    pointer   |
|res_6_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_6_V_V                                   |    pointer   |
|res_6_V_V_write     | out |    1|   ap_fifo  |                                   res_6_V_V                                   |    pointer   |
|res_7_V_V_din       | out |    8|   ap_fifo  |                                   res_7_V_V                                   |    pointer   |
|res_7_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_7_V_V                                   |    pointer   |
|res_7_V_V_write     | out |    1|   ap_fifo  |                                   res_7_V_V                                   |    pointer   |
|res_8_V_V_din       | out |    8|   ap_fifo  |                                   res_8_V_V                                   |    pointer   |
|res_8_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_8_V_V                                   |    pointer   |
|res_8_V_V_write     | out |    1|   ap_fifo  |                                   res_8_V_V                                   |    pointer   |
|res_9_V_V_din       | out |    8|   ap_fifo  |                                   res_9_V_V                                   |    pointer   |
|res_9_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_9_V_V                                   |    pointer   |
|res_9_V_V_write     | out |    1|   ap_fifo  |                                   res_9_V_V                                   |    pointer   |
|res_10_V_V_din      | out |    8|   ap_fifo  |                                   res_10_V_V                                  |    pointer   |
|res_10_V_V_full_n   |  in |    1|   ap_fifo  |                                   res_10_V_V                                  |    pointer   |
|res_10_V_V_write    | out |    1|   ap_fifo  |                                   res_10_V_V                                  |    pointer   |
|res_11_V_V_din      | out |    8|   ap_fifo  |                                   res_11_V_V                                  |    pointer   |
|res_11_V_V_full_n   |  in |    1|   ap_fifo  |                                   res_11_V_V                                  |    pointer   |
|res_11_V_V_write    | out |    1|   ap_fifo  |                                   res_11_V_V                                  |    pointer   |
|res_12_V_V_din      | out |    8|   ap_fifo  |                                   res_12_V_V                                  |    pointer   |
|res_12_V_V_full_n   |  in |    1|   ap_fifo  |                                   res_12_V_V                                  |    pointer   |
|res_12_V_V_write    | out |    1|   ap_fifo  |                                   res_12_V_V                                  |    pointer   |
|res_13_V_V_din      | out |    8|   ap_fifo  |                                   res_13_V_V                                  |    pointer   |
|res_13_V_V_full_n   |  in |    1|   ap_fifo  |                                   res_13_V_V                                  |    pointer   |
|res_13_V_V_write    | out |    1|   ap_fifo  |                                   res_13_V_V                                  |    pointer   |
|res_14_V_V_din      | out |    8|   ap_fifo  |                                   res_14_V_V                                  |    pointer   |
|res_14_V_V_full_n   |  in |    1|   ap_fifo  |                                   res_14_V_V                                  |    pointer   |
|res_14_V_V_write    | out |    1|   ap_fifo  |                                   res_14_V_V                                  |    pointer   |
|res_15_V_V_din      | out |    8|   ap_fifo  |                                   res_15_V_V                                  |    pointer   |
|res_15_V_V_full_n   |  in |    1|   ap_fifo  |                                   res_15_V_V                                  |    pointer   |
|res_15_V_V_write    | out |    1|   ap_fifo  |                                   res_15_V_V                                  |    pointer   |
+--------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

