From 7aad1fbef2ebd70042b96a3d4656bffa0d8d7e09 Mon Sep 17 00:00:00 2001
From: turmary <turmary@126.com>
Date: Tue, 2 Jul 2019 08:19:36 +0000
Subject: [PATCH] Add: dtbs about BB-X15 Test Board

---
 arch/arm/boot/dts/am57xx-beagle-x15-2mic.dtsi | 320 ++++++++++++++++++
 arch/arm/boot/dts/am57xx-beagle-x15-revc.dts  |   1 +
 2 files changed, 321 insertions(+)
 create mode 100644 arch/arm/boot/dts/am57xx-beagle-x15-2mic.dtsi

diff --git a/arch/arm/boot/dts/am57xx-beagle-x15-2mic.dtsi b/arch/arm/boot/dts/am57xx-beagle-x15-2mic.dtsi
new file mode 100644
index 000000000000..d0ee296ad3d6
--- /dev/null
+++ b/arch/arm/boot/dts/am57xx-beagle-x15-2mic.dtsi
@@ -0,0 +1,320 @@
+// Peter Yang, 20190702
+// BeagleBone-X15 Test Board
+
+/{
+	aliases {
+		sound2 = "/sound2";
+	};
+
+	sound2: sound2 {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "seeed-2mic-voicecard";
+		status = "okay";
+
+		simple-audio-card,widgets =
+			"Microphone", "Mic Jack",
+			"Line", "Line In",
+			"Line", "Line Out",
+			"Speaker", "Speaker",
+			"Headphone", "Headphone Jack";
+		simple-audio-card,routing =
+			"Headphone Jack", "HP_L",
+			"Headphone Jack", "HP_R",
+			"Speaker", "SPK_LP",
+			"Speaker", "SPK_LN",
+			"LINPUT1", "Mic Jack",
+			"LINPUT2", "Mic Jack",
+			"RINPUT1", "Mic Jack",
+			"RINPUT2", "Mic Jack";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,bitclock-master = <&sound2_master>;
+		simple-audio-card,frame-master = <&sound2_master>;
+		/* simple-audio-card,bitclock-inversion; */
+
+		sound2_master: simple-audio-card,cpu {
+			sound-dai = <&mcasp2>;
+			system-clock-frequency = <24000000>;
+			system-clock-id = <1>;
+		};
+
+		/* sound2_master:*/ simple-audio-card,codec {
+			sound-dai = <&wm8960>;
+			system-clock-frequency = <12288000>;
+			system-clock-id = <1>;
+		};
+	};
+};
+
+&mcasp2 {
+	status = "okay";
+
+	#sound-dai-cells = <0x0>;
+	assigned-clocks = <&mcasp2_ahclkx_mux>;
+	assigned-clock-parents = <&func_24m_clk>;
+
+	pinctrl-names = "default";
+	pinctrl-0 = <&mcasp2_pins_default>;
+
+	op-mode = <0>;	/* MCASP_IIS_MODE */
+	tdm-slots = <2>;
+	/* 4 serializers */
+	serial-dir = <	/* 0: INACTIVE, 1: TX, 2: RX */
+		1 2 0 0
+	>;
+	tx-num-evt = <32>;
+	rx-num-evt = <32>;
+
+};
+
+&cm_core_aon_clocks {
+	wm8960_mclk: wm8960_mclk {
+		compatible = "fixed-clock";
+		#clock-cells = <0x0>;
+		clock-frequency = <24000000>;
+	};
+};
+
+&i2c5 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c5_pins_default>;
+
+	clock-frequency = <100000>;
+	status = "okay";
+
+	wm8960: wm8960@1A {
+		#sound-dai-cells = <0x0>;
+		compatible = "wlf,wm8960";
+		status = "okay";
+
+		reg = <0x1a>;
+
+		AVDD-supply = <&vdd_3v3>;
+		DVDD-supply = <&aic_dvdd>;
+
+		clock-names = "mclk";
+		clocks = <&wm8960_mclk>;
+	};
+};
+
+&uart8 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart8_pins>;
+};
+
+&uart9 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart9_pins>;
+};
+
+&i2c4 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c4_pins>;
+	clock-frequency = <100000>;
+};
+
+&dra7_pmx_core {
+	pinctrl-names = "default";
+	pinctrl-0 = <&expansion_pins>;
+
+	i2c5_pins_default: i2c5_pins_default {
+		pinctrl-single,pins = <
+			DRA7XX_CORE_IOPAD(0x36b4, PIN_INPUT | MUX_MODE10)		/* mcasp1_axr0.i2c5_sda */
+			DRA7XX_CORE_IOPAD(0x36b8, PIN_INPUT | MUX_MODE10)		/* mcasp1_axr1.i2c5_scl */
+		>;
+	};
+
+	mcasp2_pins_default: mcasp2_pins_default {
+		pinctrl-single,pins = <
+			DRA7XX_CORE_IOPAD(0x36F4, PIN_INPUT        | MUX_MODE0)		/* mcasp2_aclkx.mcasp2_aclkx */
+			DRA7XX_CORE_IOPAD(0x36F8, PIN_INPUT_PULLUP | MUX_MODE0)		/* mcasp2_fsx.mcasp2_fsx */
+			DRA7XX_CORE_IOPAD(0x36FC, PIN_INPUT        | MUX_MODE15)	/* mcasp2_aclkr.driver_off */
+			DRA7XX_CORE_IOPAD(0x3700, PIN_INPUT_PULLUP | MUX_MODE0)		/* mcasp2_fsr.mcasp2_fsr */
+			DRA7XX_CORE_IOPAD(0x3704, PIN_INPUT        | MUX_MODE0)		/* mcasp2_axr0.mcasp_axr0 */
+			DRA7XX_CORE_IOPAD(0x3708, PIN_INPUT        | MUX_MODE0)		/* mcasp2_axr1.mcasp2_axr1 */
+		>;
+	};
+
+	uart8_pins: uart8_pins_default {
+		pinctrl-single,pins = <
+			DRA7XX_CORE_IOPAD(0x3734, PIN_INPUT_PULLUP    | MUX_MODE3 )	/* C18 mcasp4_aclkx.uart8_rxd  */
+			DRA7XX_CORE_IOPAD(0x3738, PIN_OUTPUT_PULLDOWN | MUX_MODE3 )	/* A21 mcasp4_fsx.uart8_txd    */
+			DRA7XX_CORE_IOPAD(0x373C, PIN_INPUT           | MUX_MODE3 )	/* G16 mcasp4_axr0.uart8_ctsn  */
+			DRA7XX_CORE_IOPAD(0x3740, PIN_OUTPUT_PULLDOWN | MUX_MODE3 )	/* D17 mcasp4_axr1.uart8_rtsn  */
+		>;
+	};
+
+	uart9_pins: uart9_pins_default {
+		pinctrl-single,pins = <
+			DRA7XX_CORE_IOPAD(0x3744, PIN_INPUT_PULLUP    | MUX_MODE3 )	/* AA3 mcasp5_aclkx.uart9_rxd */
+			DRA7XX_CORE_IOPAD(0x3748, PIN_OUTPUT_PULLDOWN | MUX_MODE3 )	/* AB9 mcasp5_fsx.uart9_txd   */
+			DRA7XX_CORE_IOPAD(0x374C, PIN_INPUT           | MUX_MODE3 )	/* AB3 mcasp5_axr0.uart9_ctsn */
+			DRA7XX_CORE_IOPAD(0x3750, PIN_OUTPUT_PULLDOWN | MUX_MODE3 )	/* AA4 mcasp5_axr1.uart9_rtsn */
+		>;
+	};
+
+	i2c4_pins: i2c4_pins_default {
+		pinctrl-single,pins = <
+			DRA7XX_CORE_IOPAD(0x36AC, PIN_INPUT | MUX_MODE10 )		/* B14 mcasp1_aclkr.i2c4_sda */
+			DRA7XX_CORE_IOPAD(0x36B0, PIN_INPUT | MUX_MODE10 )		/* J14 mcasp1_fsr.i2c4_scl   */
+		>;
+	};
+
+	expansion_pins: expansion_pins {
+		pinctrl-single,pins = <
+			DRA7XX_CORE_IOPAD(0x3400, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3404, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3408, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x340C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3410, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3414, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3418, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x341C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3420, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3424, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3428, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x342C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3430, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3434, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3438, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x343C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3440, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3444, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3448, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x344C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3450, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3454, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3458, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x345C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3460, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3464, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3468, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x346C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3470, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3474, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3478, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x347C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3480, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3484, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34B4, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34B8, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34BC, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34C0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34C4, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34C8, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34CC, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34D0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34D4, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34D8, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34E0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x34FC, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3500, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3504, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3508, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x350C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3510, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3514, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x351C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3520, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3524, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x352C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3534, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3540, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3544, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x354C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3554, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3558, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x355C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3560, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3564, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3568, PIN_INPUT  | MUX_MODE14 )	/* F2 vin2a_d0.gpio4_1 */
+			DRA7XX_CORE_IOPAD(0x356C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3570, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3574, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3578, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x357C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3580, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3584, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3588, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x358C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3590, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3594, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35C8, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35CC, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35D4, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35D8, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35DC, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35E0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35E4, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35E8, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35EC, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35F0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35F4, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35F8, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x35FC, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3600, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3604, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3608, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x360C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3610, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3614, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3618, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x361C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3620, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3624, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3628, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x362C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3630, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3634, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3638, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3648, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x364C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3688, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x368C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3690, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3698, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x369C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36A0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36BC, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36C0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36C4, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36C8, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36CC, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36D0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36D4, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36D8, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36DC, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36E0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36E4, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36E8, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36EC, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x36F0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x370C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3710, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3714, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3718, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x371C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3720, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3774, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3778, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x377C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3780, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3784, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3788, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x378C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3790, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3794, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x3798, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x379C, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x37A0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x37A4, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x37D0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x37D4, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x37E0, PIN_INPUT  | MUX_MODE14 )
+			DRA7XX_CORE_IOPAD(0x37E4, PIN_INPUT  | MUX_MODE14 )
+		>;
+	};
+};
+
diff --git a/arch/arm/boot/dts/am57xx-beagle-x15-revc.dts b/arch/arm/boot/dts/am57xx-beagle-x15-revc.dts
index f554bb433f70..022bc5251597 100644
--- a/arch/arm/boot/dts/am57xx-beagle-x15-revc.dts
+++ b/arch/arm/boot/dts/am57xx-beagle-x15-revc.dts
@@ -8,6 +8,7 @@
 
 #include "am57xx-beagle-x15-common.dtsi"
 #include "am57xx-cmem.dtsi"
+#include "am57xx-beagle-x15-2mic.dtsi"
 
 / {
 	model = "TI AM5728 BeagleBoard-X15 rev C";
-- 
2.17.1

