[INFO]: Current run directory is /openlane/designs/core_cells/runs/SUN3
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Looking for files defined in ::env(EXTRA_GDS_FILES)    
    /openlane/designs/core_cells/macros/counter.gds ...
[INFO]: /openlane/designs/core_cells/macros/counter.gds exists.
[INFO]: Running Synthesis...
[INFO]: Running Single-Corner Static Timing Analysis...
[INFO]: Creating a netlist with power/ground pins.
[INFO]: Running Initial Floorplanning...
[INFO]: Setting Core Dimensions...
[INFO]: Running IO Placement...
[INFO]: Performing Manual Macro Placement...
[INFO]: Running Tap/Decap Insertion...
[INFO]: Power planning with power {vccd1} and ground {vssd1}...
[INFO]: Generating PDN...
[INFO]: Performing Random Global Placement...
[INFO]: Running Placement Resizer Design Optimizations...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Placement...
[INFO]: Running Clock Tree Synthesis...
[INFO]: Writing Verilog...
[INFO]: Running Placement Resizer Timing Optimizations...
[INFO]: Writing Verilog...
[INFO]: Routing...
[INFO]: Running Global Routing Resizer Timing Optimizations...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Placement...
[INFO]: Running Global Routing...
[INFO]: Starting FastRoute Antenna Repair Iterations...
[INFO]: Running Fill Insertion...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Routing...
[INFO]: No DRC violations after detailed routing.
[INFO]: Writing Verilog...
[INFO]: Running parasitics-based static timing analysis...
[INFO]: Running SPEF Extraction at the min process corner...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner...
[INFO]: Running SPEF Extraction at the max process corner...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner...
[INFO]: Running SPEF Extraction at the nom process corner...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDS-II with Magic...
[INFO]: Generating MAGLEF views...
[INFO]: Streaming out GDS-II with Klayout...
[INFO]: Running XOR on the layouts using Klayout...
[INFO]: Running Magic Spice Export from LEF...
[INFO]: Writing Powered Verilog...
[INFO]: Writing Verilog...
[INFO]: Running LEF LVS...
[INFO]: Running Magic DRC...
[INFO]: Converting Magic DRC Violations to Magic Readable Format...
[INFO]: Converting Magic DRC Violations to Klayout XML Database...
[INFO]: Converting TritonRoute DRC Violations to Klayout XML Database...
[INFO]: Converting DRC Violations to RDB Format...
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Running Antenna Checks...
[INFO]: Running OpenROAD Antenna Rule Checker...
[INFO]: Your design contains macros, which is not supported by the current integration of CVC. So CVC won't run, however CVC is just a check so it's not critical to your design.
[INFO]: Saving final set of views in '/openlane/designs/core_cells/runs/SUN3/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/core_cells/runs/SUN3/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/core_cells/runs/SUN3/reports/metrics.csv'.
[WARNING]: There are max slew violations in the design at the typical corner. Please refer to 'designs/core_cells/runs/SUN3/reports/signoff/29-rcx_sta.slew.rpt'.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
