INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kmd17/Documents/GitHub/Embedded_Systems_Lab4_multiplicator/Embedded_Systems_Lab4_multiplicator.srcs/sources_1/new/multiplicator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplicator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kmd17/Documents/GitHub/Embedded_Systems_Lab4_multiplicator/Embedded_Systems_Lab4_multiplicator.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB5
INFO: [VRFC 10-2458] undeclared symbol signal_computation_ready, assumed default net type wire [C:/Users/kmd17/Documents/GitHub/Embedded_Systems_Lab4_multiplicator/Embedded_Systems_Lab4_multiplicator.srcs/sim_1/new/tb.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kmd17/Documents/GitHub/Embedded_Systems_Lab4_multiplicator/Embedded_Systems_Lab4_multiplicator.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
