James H. Anderson , F. N. Najm, Low-power programmable routing circuitry for FPGAs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.602-609, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382647]
A. Bogliolo , L. Benini , B. RiccÃ³ , G. De Micheli, Efficient switching activity computation during high-level synthesis of control-dominated designs, Proceedings of the 1999 international symposium on Low power electronics and design, p.127-132, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313896]
Jui-Ming Chang , Massoud Pedram, Register allocation and binding for low power, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.29-35, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217502]
M. Pedram , J. Chang, Module assignment for low power, Proceedings of the conference on European design automation, p.376-381, September 1996, Geneva, Switzerland
Jui-Ming Chang , Massoud Pedram, Energy minimization using multiple supply voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.436-443, Dec. 1997[doi>10.1109/92.645070]
Deming Chen , Jason Cong, Register binding and port assignment for multiplexer optimization, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Deming Chen , Jason Cong, Delay optimal low-power circuit clustering for FPGAs with dual supply voltages, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013259]
Deming Chen , Jason Cong , Yiping Fan, Low-power high-level synthesis for FPGA architectures, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871541]
Deming Chen , Jason Cong , Fei Li , Lei He, Low-power technology mapping for FPGA architectures with dual supply voltages, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968297]
Cong J. and Liu, C. 1991. On the k-layer planar subset and topological via minimization problems. Trans. CAD 10, 459--463.
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Dilworth, R. 1950. A decomposition theorem for partially ordered set. Ann. Math 51, 161--166.
David Duarte , Yuh-Fang Tsai , Narayanan Vijaykrishnan , Mary Jane Irwin, Evaluating Run-Time Techniques for Leakage Power Reduction, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.31, January 07-11, 2002
Gelsinger, P. 2004. Giga-scale integration for tera-ops performance: Opportunities and new frontiers. 41st DAC Tuesday Keynote.
Gonzalez, R., Gordon, B., and Horowitz, M. 1997. Supply and threshold voltage scaling for low power CMOS. IEEE J. Solid-State Circ. 32, 8, 1210--1216.
Hamada, M., Takahashi, M., Arakida, H., Chiba, A., Terazawa, T., Ishikawa, T., Kanazawa, M., Igarashi, M., Usami, K., and Kuroda, T. 1998. A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme. In Proceedings of the Custom Integrated Circuits Conference. 495--498.
ITRS, International Technology Roadmap for Semiconductors. 2003. Semiconductor Industry Association.
Mark C. Johnson , Kaushik Roy, Datapath scheduling with multiple supply voltages and level converters, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.3, p.227-248, July 1997[doi>10.1145/264995.264997]
James Kao , Siva Narendra , Anantha Chandrakasan, Subthreshold leakage modeling and reduction techniques, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.141-148, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774593]
Fei Li , Deming Chen , Lei He , Jason Cong, Architecture evaluation for power-efficient FPGAs, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA[doi>10.1145/611817.611844]
Fei Li , Yan Lin , Lei He, FPGA power reduction using configurable dual-Vdd, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996767]
Fei Li , Lei He, Maximum current estimation considering power gating, Proceedings of the 2001 international symposium on Physical design, p.106-111, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369748]
Yann-Rue Lin , Cheng-Tsung Hwang , Allen C.-H. Wu, Scheduling techniques for variable voltage low power designs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.2, p.81-97, April 1997[doi>10.1145/253052.253054]
Chun-Gi Lyuh , Taewhan Kim, High-level synthesis for low power based on network flow method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.364-375, June 2003[doi>10.1109/TVLSI.2003.810796]
Ali Manzak , Chaitali Chakrabarti, A low power scheduling scheme with resources operating at multiple voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.1, p.6-14, 2/1/2002[doi>10.1109/92.988725]
Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, A., and Yamada, J. 1995. 1-V power supply high-speed digital circuit technology with multithresholdvoltage CMOS. J. Solid-State Circ. 30, 8, 847--854.
Salil Raje , Majid Sarrafzadeh, Variable voltage scheduling, Proceedings of the 1995 international symposium on Low power design, p.9-14, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224084]
Sarrafzadeh, M. and Lou, R. D. 1993. Maximum k-covering of weighted transitive graphs with applications. Algorithmica 9, 1, 84--100.
Mani B. Srivastava , Miodrag Potkonjak, Optimum and heuristic transformation techniques for simultaneous optimization of latency and throughput, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.2-19, March 1995[doi>10.1109/92.365450]
Takahashi, M. Hamada, M., Nishikawa, T., Arakida, H., Fujita, T., Hatori, F., Mita, S., Suzuki, K., Chiba, A., Terazawa, T., Sano, F., Watanbe, Y., Usami, K., Igarashi, M., Ishikawa, T., Kanazawa, M., Kuroda, T., and Furuyama, T. 1998. A 60mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme. J. Solid-State Circ. 33, 11, 1772--1780.
Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224083]
Usami, K., Igarashi, M., Minami, F., Ishikawa, T., Kanazawa, M., Ichida, M., and Nogami, K. 1998. Automated low-power technique exploiting multiple supply voltages applied to a media processor. J. Solid-State Circ. 33, 3, 463--472.
