// Seed: 590770953
module module_0 (
    input  tri1  id_0,
    output tri   id_1,
    output uwire id_2
);
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply1 id_2
    , id_5,
    input supply0 id_3
);
  assign id_5[(1)] = 1;
  module_0(
      id_3, id_1, id_1
  );
endmodule
module module_2 (
    input  tri1  id_0,
    input  logic id_1,
    output wor   id_2
);
  always @* begin
    if (1'b0) begin
      {1, 1} <= id_1;
    end
  end
  wire  id_4;
  logic id_5 = id_1;
  module_0(
      id_0, id_2, id_2
  );
endmodule
