.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_Bypass */
.set ADC_Bypass__0__DR, CYREG_GPIO_PRT1_DR
.set ADC_Bypass__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ADC_Bypass__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ADC_Bypass__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ADC_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_Bypass__0__HSIOM_SHIFT, 28
.set ADC_Bypass__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Bypass__0__INTR, CYREG_GPIO_PRT1_INTR
.set ADC_Bypass__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Bypass__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ADC_Bypass__0__MASK, 0x80
.set ADC_Bypass__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__0__PC, CYREG_GPIO_PRT1_PC
.set ADC_Bypass__0__PC2, CYREG_GPIO_PRT1_PC2
.set ADC_Bypass__0__PORT, 1
.set ADC_Bypass__0__PS, CYREG_GPIO_PRT1_PS
.set ADC_Bypass__0__SHIFT, 7
.set ADC_Bypass__DR, CYREG_GPIO_PRT1_DR
.set ADC_Bypass__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ADC_Bypass__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ADC_Bypass__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ADC_Bypass__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Bypass__INTR, CYREG_GPIO_PRT1_INTR
.set ADC_Bypass__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Bypass__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ADC_Bypass__MASK, 0x80
.set ADC_Bypass__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__PC, CYREG_GPIO_PRT1_PC
.set ADC_Bypass__PC2, CYREG_GPIO_PRT1_PC2
.set ADC_Bypass__PORT, 1
.set ADC_Bypass__PS, CYREG_GPIO_PRT1_PS
.set ADC_Bypass__SHIFT, 7

/* ADC_cy_psoc4_sar */
.set ADC_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING

/* ADC_cy_psoc4_sarmux_8 */
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 7
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 5
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_2_PIN, 6
.set ADC_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_3_PIN, 3
.set ADC_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sarmux_8__VNEG, 0

/* ADC_DMA */
.set ADC_DMA__CH_CTL, CYREG_DMAC_CH_CTL2
.set ADC_DMA__CHANNEL_NUMBER, 2
.set ADC_DMA__DESCR_PING_CTL, CYREG_DMAC_DESCR2_PING_CTL
.set ADC_DMA__DESCR_PING_DST, CYREG_DMAC_DESCR2_PING_DST
.set ADC_DMA__DESCR_PING_SRC, CYREG_DMAC_DESCR2_PING_SRC
.set ADC_DMA__DESCR_PING_STATUS, CYREG_DMAC_DESCR2_PING_STATUS
.set ADC_DMA__DESCR_PONG_CTL, CYREG_DMAC_DESCR2_PONG_CTL
.set ADC_DMA__DESCR_PONG_DST, CYREG_DMAC_DESCR2_PONG_DST
.set ADC_DMA__DESCR_PONG_SRC, CYREG_DMAC_DESCR2_PONG_SRC
.set ADC_DMA__DESCR_PONG_STATUS, CYREG_DMAC_DESCR2_PONG_STATUS
.set ADC_DMA__PRIORITY, 3
.set ADC_DMA__TR_GROUP, 0
.set ADC_DMA__TR_OUTPUT, 2

/* ADC_intClock */
.set ADC_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set ADC_intClock__DIV_ID, 0x00000041
.set ADC_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set ADC_intClock__PA_DIV_ID, 0x000000FF

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x20000
.set ADC_IRQ__INTC_NUMBER, 17
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* QD0_cy_m0s8_tcpwm_1 */
.set QD0_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set QD0_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set QD0_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set QD0_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set QD0_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set QD0_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set QD0_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set QD0_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set QD0_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set QD0_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set QD0_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set QD0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set QD0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QD0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set QD0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set QD0_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set QD0_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set QD0_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set QD0_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* QD1_cy_m0s8_tcpwm_1 */
.set QD1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT7_CC
.set QD1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT7_CC_BUFF
.set QD1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT7_COUNTER
.set QD1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT7_CTRL
.set QD1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT7_INTR
.set QD1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT7_INTR_MASK
.set QD1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT7_INTR_MASKED
.set QD1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT7_INTR_SET
.set QD1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT7_PERIOD
.set QD1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT7_PERIOD_BUFF
.set QD1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT7_STATUS
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x80
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 7
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x8000
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 15
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x80000000
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 31
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x800000
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 23
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x80
.set QD1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 7
.set QD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x80
.set QD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 7
.set QD1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 7
.set QD1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT7_TR_CTRL0
.set QD1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT7_TR_CTRL1
.set QD1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT7_TR_CTRL2

/* QD2_cy_m0s8_tcpwm_1 */
.set QD2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set QD2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set QD2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set QD2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set QD2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set QD2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set QD2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set QD2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set QD2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set QD2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set QD2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set QD2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set QD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set QD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set QD2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set QD2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set QD2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set QD2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* QD4_cy_m0s8_tcpwm_1 */
.set QD4_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT6_CC
.set QD4_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT6_CC_BUFF
.set QD4_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT6_COUNTER
.set QD4_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT6_CTRL
.set QD4_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT6_INTR
.set QD4_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT6_INTR_MASK
.set QD4_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT6_INTR_MASKED
.set QD4_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT6_INTR_SET
.set QD4_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT6_PERIOD
.set QD4_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT6_PERIOD_BUFF
.set QD4_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT6_STATUS
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x40
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 6
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x4000
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 14
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x40000000
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 30
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x400000
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 22
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x40
.set QD4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 6
.set QD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x40
.set QD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 6
.set QD4_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 6
.set QD4_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT6_TR_CTRL0
.set QD4_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT6_TR_CTRL1
.set QD4_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT6_TR_CTRL2

/* ADC0 */
.set ADC0__0__DR, CYREG_GPIO_PRT2_DR
.set ADC0__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC0__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC0__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC0__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ADC0__0__HSIOM_MASK, 0xF0000000
.set ADC0__0__HSIOM_SHIFT, 28
.set ADC0__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC0__0__INTR, CYREG_GPIO_PRT2_INTR
.set ADC0__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC0__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC0__0__MASK, 0x80
.set ADC0__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ADC0__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ADC0__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ADC0__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ADC0__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ADC0__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ADC0__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ADC0__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ADC0__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ADC0__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ADC0__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ADC0__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ADC0__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ADC0__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ADC0__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ADC0__0__PC, CYREG_GPIO_PRT2_PC
.set ADC0__0__PC2, CYREG_GPIO_PRT2_PC2
.set ADC0__0__PORT, 2
.set ADC0__0__PS, CYREG_GPIO_PRT2_PS
.set ADC0__0__SHIFT, 7
.set ADC0__DR, CYREG_GPIO_PRT2_DR
.set ADC0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC0__INTR, CYREG_GPIO_PRT2_INTR
.set ADC0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC0__MASK, 0x80
.set ADC0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ADC0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ADC0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ADC0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ADC0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ADC0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ADC0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ADC0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ADC0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ADC0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ADC0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ADC0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ADC0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ADC0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ADC0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ADC0__PC, CYREG_GPIO_PRT2_PC
.set ADC0__PC2, CYREG_GPIO_PRT2_PC2
.set ADC0__PORT, 2
.set ADC0__PS, CYREG_GPIO_PRT2_PS
.set ADC0__SHIFT, 7

/* ADC1 */
.set ADC1__0__DR, CYREG_GPIO_PRT2_DR
.set ADC1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ADC1__0__HSIOM_MASK, 0x00F00000
.set ADC1__0__HSIOM_SHIFT, 20
.set ADC1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC1__0__INTR, CYREG_GPIO_PRT2_INTR
.set ADC1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC1__0__MASK, 0x20
.set ADC1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ADC1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ADC1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ADC1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ADC1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ADC1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ADC1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ADC1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ADC1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ADC1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ADC1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ADC1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ADC1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ADC1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ADC1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ADC1__0__PC, CYREG_GPIO_PRT2_PC
.set ADC1__0__PC2, CYREG_GPIO_PRT2_PC2
.set ADC1__0__PORT, 2
.set ADC1__0__PS, CYREG_GPIO_PRT2_PS
.set ADC1__0__SHIFT, 5
.set ADC1__DR, CYREG_GPIO_PRT2_DR
.set ADC1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC1__INTR, CYREG_GPIO_PRT2_INTR
.set ADC1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC1__MASK, 0x20
.set ADC1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ADC1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ADC1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ADC1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ADC1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ADC1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ADC1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ADC1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ADC1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ADC1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ADC1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ADC1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ADC1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ADC1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ADC1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ADC1__PC, CYREG_GPIO_PRT2_PC
.set ADC1__PC2, CYREG_GPIO_PRT2_PC2
.set ADC1__PORT, 2
.set ADC1__PS, CYREG_GPIO_PRT2_PS
.set ADC1__SHIFT, 5

/* ADC2 */
.set ADC2__0__DR, CYREG_GPIO_PRT2_DR
.set ADC2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ADC2__0__HSIOM_MASK, 0x0F000000
.set ADC2__0__HSIOM_SHIFT, 24
.set ADC2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC2__0__INTR, CYREG_GPIO_PRT2_INTR
.set ADC2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC2__0__MASK, 0x40
.set ADC2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ADC2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ADC2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ADC2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ADC2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ADC2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ADC2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ADC2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ADC2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ADC2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ADC2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ADC2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ADC2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ADC2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ADC2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ADC2__0__PC, CYREG_GPIO_PRT2_PC
.set ADC2__0__PC2, CYREG_GPIO_PRT2_PC2
.set ADC2__0__PORT, 2
.set ADC2__0__PS, CYREG_GPIO_PRT2_PS
.set ADC2__0__SHIFT, 6
.set ADC2__DR, CYREG_GPIO_PRT2_DR
.set ADC2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC2__INTR, CYREG_GPIO_PRT2_INTR
.set ADC2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC2__MASK, 0x40
.set ADC2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ADC2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ADC2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ADC2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ADC2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ADC2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ADC2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ADC2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ADC2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ADC2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ADC2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ADC2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ADC2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ADC2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ADC2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ADC2__PC, CYREG_GPIO_PRT2_PC
.set ADC2__PC2, CYREG_GPIO_PRT2_PC2
.set ADC2__PORT, 2
.set ADC2__PS, CYREG_GPIO_PRT2_PS
.set ADC2__SHIFT, 6

/* ADC3 */
.set ADC3__0__DR, CYREG_GPIO_PRT2_DR
.set ADC3__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC3__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC3__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ADC3__0__HSIOM_MASK, 0x0000F000
.set ADC3__0__HSIOM_SHIFT, 12
.set ADC3__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC3__0__INTR, CYREG_GPIO_PRT2_INTR
.set ADC3__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC3__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC3__0__MASK, 0x08
.set ADC3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ADC3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ADC3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ADC3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ADC3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ADC3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ADC3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ADC3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ADC3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ADC3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ADC3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ADC3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ADC3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ADC3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ADC3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ADC3__0__PC, CYREG_GPIO_PRT2_PC
.set ADC3__0__PC2, CYREG_GPIO_PRT2_PC2
.set ADC3__0__PORT, 2
.set ADC3__0__PS, CYREG_GPIO_PRT2_PS
.set ADC3__0__SHIFT, 3
.set ADC3__DR, CYREG_GPIO_PRT2_DR
.set ADC3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC3__INTR, CYREG_GPIO_PRT2_INTR
.set ADC3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC3__MASK, 0x08
.set ADC3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ADC3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ADC3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ADC3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ADC3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ADC3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ADC3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ADC3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ADC3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ADC3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ADC3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ADC3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ADC3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ADC3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ADC3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ADC3__PC, CYREG_GPIO_PRT2_PC
.set ADC3__PC2, CYREG_GPIO_PRT2_PC2
.set ADC3__PORT, 2
.set ADC3__PS, CYREG_GPIO_PRT2_PS
.set ADC3__SHIFT, 3

/* DAC0 */
.set DAC0__0__DR, CYREG_GPIO_PRT0_DR
.set DAC0__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set DAC0__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set DAC0__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set DAC0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set DAC0__0__HSIOM_MASK, 0xF0000000
.set DAC0__0__HSIOM_SHIFT, 28
.set DAC0__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set DAC0__0__INTR, CYREG_GPIO_PRT0_INTR
.set DAC0__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set DAC0__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set DAC0__0__MASK, 0x80
.set DAC0__0__OUT_SEL, CYREG_UDB_PA4_CFG10
.set DAC0__0__OUT_SEL_SHIFT, 14
.set DAC0__0__OUT_SEL_VAL, 0
.set DAC0__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set DAC0__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set DAC0__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set DAC0__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set DAC0__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set DAC0__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set DAC0__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set DAC0__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set DAC0__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set DAC0__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set DAC0__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set DAC0__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set DAC0__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set DAC0__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set DAC0__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set DAC0__0__PC, CYREG_GPIO_PRT0_PC
.set DAC0__0__PC2, CYREG_GPIO_PRT0_PC2
.set DAC0__0__PORT, 0
.set DAC0__0__PS, CYREG_GPIO_PRT0_PS
.set DAC0__0__SHIFT, 7
.set DAC0__DR, CYREG_GPIO_PRT0_DR
.set DAC0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set DAC0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set DAC0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set DAC0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set DAC0__INTR, CYREG_GPIO_PRT0_INTR
.set DAC0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set DAC0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set DAC0__MASK, 0x80
.set DAC0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set DAC0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set DAC0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set DAC0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set DAC0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set DAC0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set DAC0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set DAC0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set DAC0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set DAC0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set DAC0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set DAC0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set DAC0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set DAC0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set DAC0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set DAC0__PC, CYREG_GPIO_PRT0_PC
.set DAC0__PC2, CYREG_GPIO_PRT0_PC2
.set DAC0__PORT, 0
.set DAC0__PS, CYREG_GPIO_PRT0_PS
.set DAC0__SHIFT, 7

/* DAC1 */
.set DAC1__0__DR, CYREG_GPIO_PRT5_DR
.set DAC1__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set DAC1__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set DAC1__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set DAC1__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set DAC1__0__HSIOM_MASK, 0x00F00000
.set DAC1__0__HSIOM_SHIFT, 20
.set DAC1__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set DAC1__0__INTR, CYREG_GPIO_PRT5_INTR
.set DAC1__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set DAC1__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set DAC1__0__MASK, 0x20
.set DAC1__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set DAC1__0__OUT_SEL_SHIFT, 10
.set DAC1__0__OUT_SEL_VAL, 0
.set DAC1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DAC1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DAC1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DAC1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DAC1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DAC1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DAC1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DAC1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DAC1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DAC1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DAC1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DAC1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DAC1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DAC1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DAC1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DAC1__0__PC, CYREG_GPIO_PRT5_PC
.set DAC1__0__PC2, CYREG_GPIO_PRT5_PC2
.set DAC1__0__PORT, 5
.set DAC1__0__PS, CYREG_GPIO_PRT5_PS
.set DAC1__0__SHIFT, 5
.set DAC1__DR, CYREG_GPIO_PRT5_DR
.set DAC1__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set DAC1__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set DAC1__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set DAC1__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set DAC1__INTR, CYREG_GPIO_PRT5_INTR
.set DAC1__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set DAC1__INTSTAT, CYREG_GPIO_PRT5_INTR
.set DAC1__MASK, 0x20
.set DAC1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DAC1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DAC1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DAC1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DAC1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DAC1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DAC1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DAC1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DAC1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DAC1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DAC1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DAC1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DAC1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DAC1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DAC1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DAC1__PC, CYREG_GPIO_PRT5_PC
.set DAC1__PC2, CYREG_GPIO_PRT5_PC2
.set DAC1__PORT, 5
.set DAC1__PS, CYREG_GPIO_PRT5_PS
.set DAC1__SHIFT, 5

/* DAC2 */
.set DAC2__0__DR, CYREG_GPIO_PRT5_DR
.set DAC2__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set DAC2__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set DAC2__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set DAC2__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set DAC2__0__HSIOM_MASK, 0x0000F000
.set DAC2__0__HSIOM_SHIFT, 12
.set DAC2__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set DAC2__0__INTR, CYREG_GPIO_PRT5_INTR
.set DAC2__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set DAC2__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set DAC2__0__MASK, 0x08
.set DAC2__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set DAC2__0__OUT_SEL_SHIFT, 6
.set DAC2__0__OUT_SEL_VAL, 3
.set DAC2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DAC2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DAC2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DAC2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DAC2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DAC2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DAC2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DAC2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DAC2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DAC2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DAC2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DAC2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DAC2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DAC2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DAC2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DAC2__0__PC, CYREG_GPIO_PRT5_PC
.set DAC2__0__PC2, CYREG_GPIO_PRT5_PC2
.set DAC2__0__PORT, 5
.set DAC2__0__PS, CYREG_GPIO_PRT5_PS
.set DAC2__0__SHIFT, 3
.set DAC2__DR, CYREG_GPIO_PRT5_DR
.set DAC2__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set DAC2__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set DAC2__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set DAC2__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set DAC2__INTR, CYREG_GPIO_PRT5_INTR
.set DAC2__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set DAC2__INTSTAT, CYREG_GPIO_PRT5_INTR
.set DAC2__MASK, 0x08
.set DAC2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DAC2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DAC2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DAC2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DAC2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DAC2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DAC2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DAC2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DAC2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DAC2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DAC2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DAC2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DAC2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DAC2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DAC2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DAC2__PC, CYREG_GPIO_PRT5_PC
.set DAC2__PC2, CYREG_GPIO_PRT5_PC2
.set DAC2__PORT, 5
.set DAC2__PS, CYREG_GPIO_PRT5_PS
.set DAC2__SHIFT, 3

/* DAC3 */
.set DAC3__0__DR, CYREG_GPIO_PRT4_DR
.set DAC3__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set DAC3__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set DAC3__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set DAC3__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set DAC3__0__HSIOM_MASK, 0x0F000000
.set DAC3__0__HSIOM_SHIFT, 24
.set DAC3__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set DAC3__0__INTR, CYREG_GPIO_PRT4_INTR
.set DAC3__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set DAC3__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set DAC3__0__MASK, 0x40
.set DAC3__0__OUT_SEL, CYREG_UDB_PA5_CFG10
.set DAC3__0__OUT_SEL_SHIFT, 12
.set DAC3__0__OUT_SEL_VAL, 0
.set DAC3__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set DAC3__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set DAC3__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set DAC3__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set DAC3__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set DAC3__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set DAC3__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set DAC3__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set DAC3__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set DAC3__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set DAC3__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set DAC3__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set DAC3__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set DAC3__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set DAC3__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set DAC3__0__PC, CYREG_GPIO_PRT4_PC
.set DAC3__0__PC2, CYREG_GPIO_PRT4_PC2
.set DAC3__0__PORT, 4
.set DAC3__0__PS, CYREG_GPIO_PRT4_PS
.set DAC3__0__SHIFT, 6
.set DAC3__DR, CYREG_GPIO_PRT4_DR
.set DAC3__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set DAC3__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set DAC3__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set DAC3__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set DAC3__INTR, CYREG_GPIO_PRT4_INTR
.set DAC3__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set DAC3__INTSTAT, CYREG_GPIO_PRT4_INTR
.set DAC3__MASK, 0x40
.set DAC3__PA__CFG0, CYREG_UDB_PA5_CFG0
.set DAC3__PA__CFG1, CYREG_UDB_PA5_CFG1
.set DAC3__PA__CFG10, CYREG_UDB_PA5_CFG10
.set DAC3__PA__CFG11, CYREG_UDB_PA5_CFG11
.set DAC3__PA__CFG12, CYREG_UDB_PA5_CFG12
.set DAC3__PA__CFG13, CYREG_UDB_PA5_CFG13
.set DAC3__PA__CFG14, CYREG_UDB_PA5_CFG14
.set DAC3__PA__CFG2, CYREG_UDB_PA5_CFG2
.set DAC3__PA__CFG3, CYREG_UDB_PA5_CFG3
.set DAC3__PA__CFG4, CYREG_UDB_PA5_CFG4
.set DAC3__PA__CFG5, CYREG_UDB_PA5_CFG5
.set DAC3__PA__CFG6, CYREG_UDB_PA5_CFG6
.set DAC3__PA__CFG7, CYREG_UDB_PA5_CFG7
.set DAC3__PA__CFG8, CYREG_UDB_PA5_CFG8
.set DAC3__PA__CFG9, CYREG_UDB_PA5_CFG9
.set DAC3__PC, CYREG_GPIO_PRT4_PC
.set DAC3__PC2, CYREG_GPIO_PRT4_PC2
.set DAC3__PORT, 4
.set DAC3__PS, CYREG_GPIO_PRT4_PS
.set DAC3__SHIFT, 6

/* PWM1 */
.set PWM1__0__DR, CYREG_GPIO_PRT3_DR
.set PWM1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set PWM1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set PWM1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set PWM1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PWM1__0__HSIOM_MASK, 0x0000000F
.set PWM1__0__HSIOM_SHIFT, 0
.set PWM1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM1__0__INTR, CYREG_GPIO_PRT3_INTR
.set PWM1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set PWM1__0__MASK, 0x01
.set PWM1__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set PWM1__0__OUT_SEL_SHIFT, 0
.set PWM1__0__OUT_SEL_VAL, 3
.set PWM1__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set PWM1__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set PWM1__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set PWM1__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set PWM1__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set PWM1__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set PWM1__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set PWM1__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set PWM1__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set PWM1__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set PWM1__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set PWM1__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set PWM1__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set PWM1__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set PWM1__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set PWM1__0__PC, CYREG_GPIO_PRT3_PC
.set PWM1__0__PC2, CYREG_GPIO_PRT3_PC2
.set PWM1__0__PORT, 3
.set PWM1__0__PS, CYREG_GPIO_PRT3_PS
.set PWM1__0__SHIFT, 0
.set PWM1__DR, CYREG_GPIO_PRT3_DR
.set PWM1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set PWM1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set PWM1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set PWM1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM1__INTR, CYREG_GPIO_PRT3_INTR
.set PWM1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set PWM1__MASK, 0x01
.set PWM1__PA__CFG0, CYREG_UDB_PA7_CFG0
.set PWM1__PA__CFG1, CYREG_UDB_PA7_CFG1
.set PWM1__PA__CFG10, CYREG_UDB_PA7_CFG10
.set PWM1__PA__CFG11, CYREG_UDB_PA7_CFG11
.set PWM1__PA__CFG12, CYREG_UDB_PA7_CFG12
.set PWM1__PA__CFG13, CYREG_UDB_PA7_CFG13
.set PWM1__PA__CFG14, CYREG_UDB_PA7_CFG14
.set PWM1__PA__CFG2, CYREG_UDB_PA7_CFG2
.set PWM1__PA__CFG3, CYREG_UDB_PA7_CFG3
.set PWM1__PA__CFG4, CYREG_UDB_PA7_CFG4
.set PWM1__PA__CFG5, CYREG_UDB_PA7_CFG5
.set PWM1__PA__CFG6, CYREG_UDB_PA7_CFG6
.set PWM1__PA__CFG7, CYREG_UDB_PA7_CFG7
.set PWM1__PA__CFG8, CYREG_UDB_PA7_CFG8
.set PWM1__PA__CFG9, CYREG_UDB_PA7_CFG9
.set PWM1__PC, CYREG_GPIO_PRT3_PC
.set PWM1__PC2, CYREG_GPIO_PRT3_PC2
.set PWM1__PORT, 3
.set PWM1__PS, CYREG_GPIO_PRT3_PS
.set PWM1__SHIFT, 0

/* PWM2 */
.set PWM2__0__DR, CYREG_GPIO_PRT3_DR
.set PWM2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set PWM2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set PWM2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set PWM2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PWM2__0__HSIOM_MASK, 0x0F000000
.set PWM2__0__HSIOM_SHIFT, 24
.set PWM2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM2__0__INTR, CYREG_GPIO_PRT3_INTR
.set PWM2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set PWM2__0__MASK, 0x40
.set PWM2__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set PWM2__0__OUT_SEL_SHIFT, 12
.set PWM2__0__OUT_SEL_VAL, 3
.set PWM2__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set PWM2__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set PWM2__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set PWM2__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set PWM2__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set PWM2__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set PWM2__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set PWM2__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set PWM2__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set PWM2__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set PWM2__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set PWM2__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set PWM2__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set PWM2__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set PWM2__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set PWM2__0__PC, CYREG_GPIO_PRT3_PC
.set PWM2__0__PC2, CYREG_GPIO_PRT3_PC2
.set PWM2__0__PORT, 3
.set PWM2__0__PS, CYREG_GPIO_PRT3_PS
.set PWM2__0__SHIFT, 6
.set PWM2__DR, CYREG_GPIO_PRT3_DR
.set PWM2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set PWM2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set PWM2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set PWM2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM2__INTR, CYREG_GPIO_PRT3_INTR
.set PWM2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set PWM2__MASK, 0x40
.set PWM2__PA__CFG0, CYREG_UDB_PA7_CFG0
.set PWM2__PA__CFG1, CYREG_UDB_PA7_CFG1
.set PWM2__PA__CFG10, CYREG_UDB_PA7_CFG10
.set PWM2__PA__CFG11, CYREG_UDB_PA7_CFG11
.set PWM2__PA__CFG12, CYREG_UDB_PA7_CFG12
.set PWM2__PA__CFG13, CYREG_UDB_PA7_CFG13
.set PWM2__PA__CFG14, CYREG_UDB_PA7_CFG14
.set PWM2__PA__CFG2, CYREG_UDB_PA7_CFG2
.set PWM2__PA__CFG3, CYREG_UDB_PA7_CFG3
.set PWM2__PA__CFG4, CYREG_UDB_PA7_CFG4
.set PWM2__PA__CFG5, CYREG_UDB_PA7_CFG5
.set PWM2__PA__CFG6, CYREG_UDB_PA7_CFG6
.set PWM2__PA__CFG7, CYREG_UDB_PA7_CFG7
.set PWM2__PA__CFG8, CYREG_UDB_PA7_CFG8
.set PWM2__PA__CFG9, CYREG_UDB_PA7_CFG9
.set PWM2__PC, CYREG_GPIO_PRT3_PC
.set PWM2__PC2, CYREG_GPIO_PRT3_PC2
.set PWM2__PORT, 3
.set PWM2__PS, CYREG_GPIO_PRT3_PS
.set PWM2__SHIFT, 6

/* PWM3 */
.set PWM3__0__DR, CYREG_GPIO_PRT3_DR
.set PWM3__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set PWM3__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set PWM3__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set PWM3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set PWM3__0__HSIOM_MASK, 0x00F00000
.set PWM3__0__HSIOM_SHIFT, 20
.set PWM3__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM3__0__INTR, CYREG_GPIO_PRT3_INTR
.set PWM3__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM3__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set PWM3__0__MASK, 0x20
.set PWM3__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set PWM3__0__OUT_SEL_SHIFT, 10
.set PWM3__0__OUT_SEL_VAL, 0
.set PWM3__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set PWM3__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set PWM3__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set PWM3__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set PWM3__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set PWM3__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set PWM3__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set PWM3__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set PWM3__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set PWM3__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set PWM3__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set PWM3__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set PWM3__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set PWM3__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set PWM3__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set PWM3__0__PC, CYREG_GPIO_PRT3_PC
.set PWM3__0__PC2, CYREG_GPIO_PRT3_PC2
.set PWM3__0__PORT, 3
.set PWM3__0__PS, CYREG_GPIO_PRT3_PS
.set PWM3__0__SHIFT, 5
.set PWM3__DR, CYREG_GPIO_PRT3_DR
.set PWM3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set PWM3__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set PWM3__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set PWM3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM3__INTR, CYREG_GPIO_PRT3_INTR
.set PWM3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set PWM3__INTSTAT, CYREG_GPIO_PRT3_INTR
.set PWM3__MASK, 0x20
.set PWM3__PA__CFG0, CYREG_UDB_PA7_CFG0
.set PWM3__PA__CFG1, CYREG_UDB_PA7_CFG1
.set PWM3__PA__CFG10, CYREG_UDB_PA7_CFG10
.set PWM3__PA__CFG11, CYREG_UDB_PA7_CFG11
.set PWM3__PA__CFG12, CYREG_UDB_PA7_CFG12
.set PWM3__PA__CFG13, CYREG_UDB_PA7_CFG13
.set PWM3__PA__CFG14, CYREG_UDB_PA7_CFG14
.set PWM3__PA__CFG2, CYREG_UDB_PA7_CFG2
.set PWM3__PA__CFG3, CYREG_UDB_PA7_CFG3
.set PWM3__PA__CFG4, CYREG_UDB_PA7_CFG4
.set PWM3__PA__CFG5, CYREG_UDB_PA7_CFG5
.set PWM3__PA__CFG6, CYREG_UDB_PA7_CFG6
.set PWM3__PA__CFG7, CYREG_UDB_PA7_CFG7
.set PWM3__PA__CFG8, CYREG_UDB_PA7_CFG8
.set PWM3__PA__CFG9, CYREG_UDB_PA7_CFG9
.set PWM3__PC, CYREG_GPIO_PRT3_PC
.set PWM3__PC2, CYREG_GPIO_PRT3_PC2
.set PWM3__PORT, 3
.set PWM3__PS, CYREG_GPIO_PRT3_PS
.set PWM3__SHIFT, 5

/* PWM4 */
.set PWM4__0__DR, CYREG_GPIO_PRT4_DR
.set PWM4__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set PWM4__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set PWM4__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set PWM4__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set PWM4__0__HSIOM_MASK, 0x000000F0
.set PWM4__0__HSIOM_SHIFT, 4
.set PWM4__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set PWM4__0__INTR, CYREG_GPIO_PRT4_INTR
.set PWM4__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set PWM4__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set PWM4__0__MASK, 0x02
.set PWM4__0__OUT_SEL, CYREG_UDB_PA5_CFG10
.set PWM4__0__OUT_SEL_SHIFT, 2
.set PWM4__0__OUT_SEL_VAL, 1
.set PWM4__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set PWM4__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set PWM4__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set PWM4__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set PWM4__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set PWM4__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set PWM4__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set PWM4__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set PWM4__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set PWM4__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set PWM4__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set PWM4__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set PWM4__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set PWM4__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set PWM4__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set PWM4__0__PC, CYREG_GPIO_PRT4_PC
.set PWM4__0__PC2, CYREG_GPIO_PRT4_PC2
.set PWM4__0__PORT, 4
.set PWM4__0__PS, CYREG_GPIO_PRT4_PS
.set PWM4__0__SHIFT, 1
.set PWM4__DR, CYREG_GPIO_PRT4_DR
.set PWM4__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set PWM4__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set PWM4__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set PWM4__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set PWM4__INTR, CYREG_GPIO_PRT4_INTR
.set PWM4__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set PWM4__INTSTAT, CYREG_GPIO_PRT4_INTR
.set PWM4__MASK, 0x02
.set PWM4__PA__CFG0, CYREG_UDB_PA5_CFG0
.set PWM4__PA__CFG1, CYREG_UDB_PA5_CFG1
.set PWM4__PA__CFG10, CYREG_UDB_PA5_CFG10
.set PWM4__PA__CFG11, CYREG_UDB_PA5_CFG11
.set PWM4__PA__CFG12, CYREG_UDB_PA5_CFG12
.set PWM4__PA__CFG13, CYREG_UDB_PA5_CFG13
.set PWM4__PA__CFG14, CYREG_UDB_PA5_CFG14
.set PWM4__PA__CFG2, CYREG_UDB_PA5_CFG2
.set PWM4__PA__CFG3, CYREG_UDB_PA5_CFG3
.set PWM4__PA__CFG4, CYREG_UDB_PA5_CFG4
.set PWM4__PA__CFG5, CYREG_UDB_PA5_CFG5
.set PWM4__PA__CFG6, CYREG_UDB_PA5_CFG6
.set PWM4__PA__CFG7, CYREG_UDB_PA5_CFG7
.set PWM4__PA__CFG8, CYREG_UDB_PA5_CFG8
.set PWM4__PA__CFG9, CYREG_UDB_PA5_CFG9
.set PWM4__PC, CYREG_GPIO_PRT4_PC
.set PWM4__PC2, CYREG_GPIO_PRT4_PC2
.set PWM4__PORT, 4
.set PWM4__PS, CYREG_GPIO_PRT4_PS
.set PWM4__SHIFT, 1

/* SRV1_PWMUDB */
.set SRV1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL6
.set SRV1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL6
.set SRV1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL6
.set SRV1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL6
.set SRV1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL6
.set SRV1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK6
.set SRV1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK6
.set SRV1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK6
.set SRV1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK6
.set SRV1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set SRV1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set SRV1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL6
.set SRV1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL6
.set SRV1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST6
.set SRV1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL6
.set SRV1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST6
.set SRV1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set SRV1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK6
.set SRV1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK6
.set SRV1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK6
.set SRV1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set SRV1_PWMUDB_genblk8_stsreg__0__POS, 0
.set SRV1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set SRV1_PWMUDB_genblk8_stsreg__1__POS, 1
.set SRV1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set SRV1_PWMUDB_genblk8_stsreg__2__POS, 2
.set SRV1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set SRV1_PWMUDB_genblk8_stsreg__3__POS, 3
.set SRV1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set SRV1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK7
.set SRV1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL7
.set SRV1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST7
.set SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A06
.set SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A16
.set SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D06
.set SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D16
.set SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL6
.set SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F06
.set SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F16
.set SRV1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A6
.set SRV1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_UDB_W8_A06
.set SRV1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_UDB_W8_A16
.set SRV1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D6
.set SRV1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_UDB_W8_D06
.set SRV1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_UDB_W8_D16
.set SRV1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL6
.set SRV1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F6
.set SRV1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_UDB_W8_F06
.set SRV1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_UDB_W8_F16
.set SRV1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK6
.set SRV1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK6
.set SRV1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A7
.set SRV1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_UDB_W8_A07
.set SRV1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_UDB_W8_A17
.set SRV1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D7
.set SRV1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_UDB_W8_D07
.set SRV1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_UDB_W8_D17
.set SRV1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL7
.set SRV1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F7
.set SRV1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_UDB_W8_F07
.set SRV1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_UDB_W8_F17

/* SRV2_PWMUDB */
.set SRV2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set SRV2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set SRV2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set SRV2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set SRV2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set SRV2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set SRV2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set SRV2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set SRV2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set SRV2_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL0
.set SRV2_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL0
.set SRV2_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL0
.set SRV2_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK0
.set SRV2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set SRV2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set SRV2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set SRV2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set SRV2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set SRV2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL0
.set SRV2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set SRV2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set SRV2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set SRV2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set SRV2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK0
.set SRV2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set SRV2_PWMUDB_genblk8_stsreg__0__POS, 0
.set SRV2_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set SRV2_PWMUDB_genblk8_stsreg__1__POS, 1
.set SRV2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set SRV2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set SRV2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set SRV2_PWMUDB_genblk8_stsreg__2__POS, 2
.set SRV2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set SRV2_PWMUDB_genblk8_stsreg__3__POS, 3
.set SRV2_PWMUDB_genblk8_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK1
.set SRV2_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL1
.set SRV2_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST1
.set SRV2_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set SRV2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK1
.set SRV2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set SRV2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST1
.set SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A00
.set SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A10
.set SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D00
.set SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D10
.set SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL0
.set SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F00
.set SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F10
.set SRV2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set SRV2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_UDB_W8_A00
.set SRV2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_UDB_W8_A10
.set SRV2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set SRV2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_UDB_W8_D00
.set SRV2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_UDB_W8_D10
.set SRV2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set SRV2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set SRV2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_UDB_W8_F00
.set SRV2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_UDB_W8_F10
.set SRV2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set SRV2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
.set SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
.set SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
.set SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
.set SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
.set SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
.set SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_A0_REG, CYREG_UDB_W32_A01
.set SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_A1_REG, CYREG_UDB_W32_A11
.set SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_D0_REG, CYREG_UDB_W32_D01
.set SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_D1_REG, CYREG_UDB_W32_D11
.set SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL1
.set SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_F0_REG, CYREG_UDB_W32_F01
.set SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_F1_REG, CYREG_UDB_W32_F11
.set SRV2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
.set SRV2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_UDB_W8_A01
.set SRV2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_UDB_W8_A11
.set SRV2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
.set SRV2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_UDB_W8_D01
.set SRV2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_UDB_W8_D11
.set SRV2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set SRV2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
.set SRV2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_UDB_W8_F01
.set SRV2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_UDB_W8_F11

/* SRV3_PWMUDB */
.set SRV3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set SRV3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL3
.set SRV3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL3
.set SRV3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL3
.set SRV3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL3
.set SRV3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK3
.set SRV3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK3
.set SRV3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK3
.set SRV3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK3
.set SRV3_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set SRV3_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL3
.set SRV3_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL3
.set SRV3_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK3
.set SRV3_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set SRV3_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set SRV3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SRV3_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set SRV3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set SRV3_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL3
.set SRV3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set SRV3_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set SRV3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SRV3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SRV3_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK3
.set SRV3_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set SRV3_PWMUDB_genblk8_stsreg__0__POS, 0
.set SRV3_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set SRV3_PWMUDB_genblk8_stsreg__1__POS, 1
.set SRV3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set SRV3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST3
.set SRV3_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set SRV3_PWMUDB_genblk8_stsreg__2__POS, 2
.set SRV3_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set SRV3_PWMUDB_genblk8_stsreg__3__POS, 3
.set SRV3_PWMUDB_genblk8_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK3
.set SRV3_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set SRV3_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST3
.set SRV3_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set SRV3_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set SRV3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SRV3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SRV3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SRV3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set SRV3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set SRV3_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST3
.set SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A02
.set SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A12
.set SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D02
.set SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D12
.set SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
.set SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F02
.set SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F12
.set SRV3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set SRV3_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_UDB_W8_A02
.set SRV3_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_UDB_W8_A12
.set SRV3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set SRV3_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_UDB_W8_D02
.set SRV3_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_UDB_W8_D12
.set SRV3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set SRV3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set SRV3_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_UDB_W8_F02
.set SRV3_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_UDB_W8_F12
.set SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A03
.set SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A13
.set SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D03
.set SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D13
.set SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F03
.set SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F13
.set SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_A0_REG, CYREG_UDB_W32_A03
.set SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_A1_REG, CYREG_UDB_W32_A13
.set SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_D0_REG, CYREG_UDB_W32_D03
.set SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_D1_REG, CYREG_UDB_W32_D13
.set SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_F0_REG, CYREG_UDB_W32_F03
.set SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_F1_REG, CYREG_UDB_W32_F13
.set SRV3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A3
.set SRV3_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_UDB_W8_A03
.set SRV3_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_UDB_W8_A13
.set SRV3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D3
.set SRV3_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_UDB_W8_D03
.set SRV3_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_UDB_W8_D13
.set SRV3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SRV3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F3
.set SRV3_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_UDB_W8_F03
.set SRV3_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_UDB_W8_F13
.set SRV3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SRV3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3

/* SRV4_PWMUDB */
.set SRV4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL4
.set SRV4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL4
.set SRV4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL4
.set SRV4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL4
.set SRV4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL4
.set SRV4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK4
.set SRV4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK4
.set SRV4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK4
.set SRV4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK4
.set SRV4_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL4
.set SRV4_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL4
.set SRV4_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL4
.set SRV4_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK4
.set SRV4_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set SRV4_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set SRV4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL4
.set SRV4_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL4
.set SRV4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST4
.set SRV4_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL4
.set SRV4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST4
.set SRV4_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set SRV4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
.set SRV4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
.set SRV4_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK4
.set SRV4_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set SRV4_PWMUDB_genblk8_stsreg__0__POS, 0
.set SRV4_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set SRV4_PWMUDB_genblk8_stsreg__1__POS, 1
.set SRV4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set SRV4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST5
.set SRV4_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set SRV4_PWMUDB_genblk8_stsreg__2__POS, 2
.set SRV4_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set SRV4_PWMUDB_genblk8_stsreg__3__POS, 3
.set SRV4_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set SRV4_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK5
.set SRV4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set SRV4_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST5
.set SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A04
.set SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A14
.set SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D04
.set SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D14
.set SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL4
.set SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F04
.set SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F14
.set SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A04
.set SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A14
.set SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D04
.set SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D14
.set SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL4
.set SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F04
.set SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F14
.set SRV4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A4
.set SRV4_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_UDB_W8_A04
.set SRV4_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_UDB_W8_A14
.set SRV4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D4
.set SRV4_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_UDB_W8_D04
.set SRV4_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_UDB_W8_D14
.set SRV4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL4
.set SRV4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F4
.set SRV4_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_UDB_W8_F04
.set SRV4_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_UDB_W8_F14
.set SRV4_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
.set SRV4_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
.set SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A05
.set SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A15
.set SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D05
.set SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D15
.set SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F05
.set SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F15
.set SRV4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A5
.set SRV4_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_UDB_W8_A05
.set SRV4_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_UDB_W8_A15
.set SRV4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D5
.set SRV4_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_UDB_W8_D05
.set SRV4_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_UDB_W8_D15
.set SRV4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set SRV4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F5
.set SRV4_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_UDB_W8_F05
.set SRV4_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_UDB_W8_F15

/* UART_rx */
.set UART_rx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_rx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_rx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_rx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_rx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_rx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_rx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_rx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_rx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_rx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_rx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_rx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_rx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_rx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_rx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_rx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_rx__0__PORT, 1
.set UART_rx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_GPIO_PRT1_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_rx__MASK, 0x01
.set UART_rx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_rx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_rx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_rx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_rx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_rx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_rx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_rx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_rx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_rx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_rx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_rx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_rx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_rx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_rx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_rx__PC, CYREG_GPIO_PRT1_PC
.set UART_rx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_rx__PORT, 1
.set UART_rx__PS, CYREG_GPIO_PRT1_PS
.set UART_rx__SHIFT, 0

/* UART_SCB */
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set UART_SCBCLK__DIV_ID, 0x00000043
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF

/* UART_tx */
.set UART_tx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set UART_tx__0__OUT_SEL_SHIFT, 2
.set UART_tx__0__OUT_SEL_VAL, -1
.set UART_tx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_tx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_tx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_tx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_tx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_tx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_tx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_tx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_tx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_tx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_tx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_tx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_tx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_tx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_tx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_tx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_tx__0__PORT, 1
.set UART_tx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT1_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_tx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_tx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_tx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_tx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_tx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_tx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_tx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_tx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_tx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_tx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_tx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_tx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_tx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_tx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_tx__PC, CYREG_GPIO_PRT1_PC
.set UART_tx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_tx__PORT, 1
.set UART_tx__PS, CYREG_GPIO_PRT1_PS
.set UART_tx__SHIFT, 1

/* ENC1A */
.set ENC1A__0__DR, CYREG_GPIO_PRT1_DR
.set ENC1A__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ENC1A__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ENC1A__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ENC1A__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ENC1A__0__HSIOM_MASK, 0x0F000000
.set ENC1A__0__HSIOM_SHIFT, 24
.set ENC1A__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC1A__0__INTR, CYREG_GPIO_PRT1_INTR
.set ENC1A__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC1A__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ENC1A__0__MASK, 0x40
.set ENC1A__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ENC1A__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ENC1A__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ENC1A__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ENC1A__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ENC1A__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ENC1A__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ENC1A__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ENC1A__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ENC1A__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ENC1A__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ENC1A__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ENC1A__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ENC1A__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ENC1A__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ENC1A__0__PC, CYREG_GPIO_PRT1_PC
.set ENC1A__0__PC2, CYREG_GPIO_PRT1_PC2
.set ENC1A__0__PORT, 1
.set ENC1A__0__PS, CYREG_GPIO_PRT1_PS
.set ENC1A__0__SHIFT, 6
.set ENC1A__DR, CYREG_GPIO_PRT1_DR
.set ENC1A__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ENC1A__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ENC1A__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ENC1A__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC1A__INTR, CYREG_GPIO_PRT1_INTR
.set ENC1A__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC1A__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ENC1A__MASK, 0x40
.set ENC1A__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ENC1A__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ENC1A__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ENC1A__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ENC1A__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ENC1A__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ENC1A__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ENC1A__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ENC1A__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ENC1A__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ENC1A__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ENC1A__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ENC1A__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ENC1A__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ENC1A__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ENC1A__PC, CYREG_GPIO_PRT1_PC
.set ENC1A__PC2, CYREG_GPIO_PRT1_PC2
.set ENC1A__PORT, 1
.set ENC1A__PS, CYREG_GPIO_PRT1_PS
.set ENC1A__SHIFT, 6

/* ENC1B */
.set ENC1B__0__DR, CYREG_GPIO_PRT0_DR
.set ENC1B__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set ENC1B__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set ENC1B__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set ENC1B__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set ENC1B__0__HSIOM_MASK, 0x000000F0
.set ENC1B__0__HSIOM_SHIFT, 4
.set ENC1B__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set ENC1B__0__INTR, CYREG_GPIO_PRT0_INTR
.set ENC1B__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set ENC1B__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set ENC1B__0__MASK, 0x02
.set ENC1B__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set ENC1B__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set ENC1B__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set ENC1B__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set ENC1B__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set ENC1B__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set ENC1B__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set ENC1B__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set ENC1B__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set ENC1B__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set ENC1B__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set ENC1B__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set ENC1B__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set ENC1B__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set ENC1B__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set ENC1B__0__PC, CYREG_GPIO_PRT0_PC
.set ENC1B__0__PC2, CYREG_GPIO_PRT0_PC2
.set ENC1B__0__PORT, 0
.set ENC1B__0__PS, CYREG_GPIO_PRT0_PS
.set ENC1B__0__SHIFT, 1
.set ENC1B__DR, CYREG_GPIO_PRT0_DR
.set ENC1B__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set ENC1B__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set ENC1B__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set ENC1B__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set ENC1B__INTR, CYREG_GPIO_PRT0_INTR
.set ENC1B__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set ENC1B__INTSTAT, CYREG_GPIO_PRT0_INTR
.set ENC1B__MASK, 0x02
.set ENC1B__PA__CFG0, CYREG_UDB_PA4_CFG0
.set ENC1B__PA__CFG1, CYREG_UDB_PA4_CFG1
.set ENC1B__PA__CFG10, CYREG_UDB_PA4_CFG10
.set ENC1B__PA__CFG11, CYREG_UDB_PA4_CFG11
.set ENC1B__PA__CFG12, CYREG_UDB_PA4_CFG12
.set ENC1B__PA__CFG13, CYREG_UDB_PA4_CFG13
.set ENC1B__PA__CFG14, CYREG_UDB_PA4_CFG14
.set ENC1B__PA__CFG2, CYREG_UDB_PA4_CFG2
.set ENC1B__PA__CFG3, CYREG_UDB_PA4_CFG3
.set ENC1B__PA__CFG4, CYREG_UDB_PA4_CFG4
.set ENC1B__PA__CFG5, CYREG_UDB_PA4_CFG5
.set ENC1B__PA__CFG6, CYREG_UDB_PA4_CFG6
.set ENC1B__PA__CFG7, CYREG_UDB_PA4_CFG7
.set ENC1B__PA__CFG8, CYREG_UDB_PA4_CFG8
.set ENC1B__PA__CFG9, CYREG_UDB_PA4_CFG9
.set ENC1B__PC, CYREG_GPIO_PRT0_PC
.set ENC1B__PC2, CYREG_GPIO_PRT0_PC2
.set ENC1B__PORT, 0
.set ENC1B__PS, CYREG_GPIO_PRT0_PS
.set ENC1B__SHIFT, 1

/* ENC2A */
.set ENC2A__0__DR, CYREG_GPIO_PRT3_DR
.set ENC2A__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ENC2A__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ENC2A__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ENC2A__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set ENC2A__0__HSIOM_MASK, 0x000F0000
.set ENC2A__0__HSIOM_SHIFT, 16
.set ENC2A__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ENC2A__0__INTR, CYREG_GPIO_PRT3_INTR
.set ENC2A__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ENC2A__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ENC2A__0__MASK, 0x10
.set ENC2A__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set ENC2A__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set ENC2A__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set ENC2A__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set ENC2A__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set ENC2A__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set ENC2A__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set ENC2A__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set ENC2A__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set ENC2A__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set ENC2A__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set ENC2A__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set ENC2A__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set ENC2A__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set ENC2A__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set ENC2A__0__PC, CYREG_GPIO_PRT3_PC
.set ENC2A__0__PC2, CYREG_GPIO_PRT3_PC2
.set ENC2A__0__PORT, 3
.set ENC2A__0__PS, CYREG_GPIO_PRT3_PS
.set ENC2A__0__SHIFT, 4
.set ENC2A__DR, CYREG_GPIO_PRT3_DR
.set ENC2A__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ENC2A__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ENC2A__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ENC2A__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ENC2A__INTR, CYREG_GPIO_PRT3_INTR
.set ENC2A__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ENC2A__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ENC2A__MASK, 0x10
.set ENC2A__PA__CFG0, CYREG_UDB_PA7_CFG0
.set ENC2A__PA__CFG1, CYREG_UDB_PA7_CFG1
.set ENC2A__PA__CFG10, CYREG_UDB_PA7_CFG10
.set ENC2A__PA__CFG11, CYREG_UDB_PA7_CFG11
.set ENC2A__PA__CFG12, CYREG_UDB_PA7_CFG12
.set ENC2A__PA__CFG13, CYREG_UDB_PA7_CFG13
.set ENC2A__PA__CFG14, CYREG_UDB_PA7_CFG14
.set ENC2A__PA__CFG2, CYREG_UDB_PA7_CFG2
.set ENC2A__PA__CFG3, CYREG_UDB_PA7_CFG3
.set ENC2A__PA__CFG4, CYREG_UDB_PA7_CFG4
.set ENC2A__PA__CFG5, CYREG_UDB_PA7_CFG5
.set ENC2A__PA__CFG6, CYREG_UDB_PA7_CFG6
.set ENC2A__PA__CFG7, CYREG_UDB_PA7_CFG7
.set ENC2A__PA__CFG8, CYREG_UDB_PA7_CFG8
.set ENC2A__PA__CFG9, CYREG_UDB_PA7_CFG9
.set ENC2A__PC, CYREG_GPIO_PRT3_PC
.set ENC2A__PC2, CYREG_GPIO_PRT3_PC2
.set ENC2A__PORT, 3
.set ENC2A__PS, CYREG_GPIO_PRT3_PS
.set ENC2A__SHIFT, 4

/* ENC2B */
.set ENC2B__0__DR, CYREG_GPIO_PRT1_DR
.set ENC2B__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ENC2B__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ENC2B__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ENC2B__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ENC2B__0__HSIOM_MASK, 0x00000F00
.set ENC2B__0__HSIOM_SHIFT, 8
.set ENC2B__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC2B__0__INTR, CYREG_GPIO_PRT1_INTR
.set ENC2B__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC2B__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ENC2B__0__MASK, 0x04
.set ENC2B__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ENC2B__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ENC2B__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ENC2B__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ENC2B__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ENC2B__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ENC2B__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ENC2B__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ENC2B__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ENC2B__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ENC2B__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ENC2B__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ENC2B__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ENC2B__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ENC2B__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ENC2B__0__PC, CYREG_GPIO_PRT1_PC
.set ENC2B__0__PC2, CYREG_GPIO_PRT1_PC2
.set ENC2B__0__PORT, 1
.set ENC2B__0__PS, CYREG_GPIO_PRT1_PS
.set ENC2B__0__SHIFT, 2
.set ENC2B__DR, CYREG_GPIO_PRT1_DR
.set ENC2B__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ENC2B__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ENC2B__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ENC2B__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC2B__INTR, CYREG_GPIO_PRT1_INTR
.set ENC2B__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC2B__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ENC2B__MASK, 0x04
.set ENC2B__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ENC2B__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ENC2B__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ENC2B__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ENC2B__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ENC2B__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ENC2B__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ENC2B__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ENC2B__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ENC2B__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ENC2B__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ENC2B__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ENC2B__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ENC2B__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ENC2B__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ENC2B__PC, CYREG_GPIO_PRT1_PC
.set ENC2B__PC2, CYREG_GPIO_PRT1_PC2
.set ENC2B__PORT, 1
.set ENC2B__PS, CYREG_GPIO_PRT1_PS
.set ENC2B__SHIFT, 2

/* ENC3A */
.set ENC3A__0__DR, CYREG_GPIO_PRT2_DR
.set ENC3A__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ENC3A__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ENC3A__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ENC3A__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ENC3A__0__HSIOM_MASK, 0x000F0000
.set ENC3A__0__HSIOM_SHIFT, 16
.set ENC3A__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ENC3A__0__INTR, CYREG_GPIO_PRT2_INTR
.set ENC3A__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ENC3A__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ENC3A__0__MASK, 0x10
.set ENC3A__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ENC3A__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ENC3A__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ENC3A__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ENC3A__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ENC3A__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ENC3A__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ENC3A__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ENC3A__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ENC3A__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ENC3A__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ENC3A__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ENC3A__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ENC3A__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ENC3A__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ENC3A__0__PC, CYREG_GPIO_PRT2_PC
.set ENC3A__0__PC2, CYREG_GPIO_PRT2_PC2
.set ENC3A__0__PORT, 2
.set ENC3A__0__PS, CYREG_GPIO_PRT2_PS
.set ENC3A__0__SHIFT, 4
.set ENC3A__DR, CYREG_GPIO_PRT2_DR
.set ENC3A__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ENC3A__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ENC3A__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ENC3A__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ENC3A__INTR, CYREG_GPIO_PRT2_INTR
.set ENC3A__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ENC3A__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ENC3A__MASK, 0x10
.set ENC3A__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ENC3A__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ENC3A__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ENC3A__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ENC3A__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ENC3A__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ENC3A__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ENC3A__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ENC3A__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ENC3A__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ENC3A__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ENC3A__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ENC3A__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ENC3A__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ENC3A__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ENC3A__PC, CYREG_GPIO_PRT2_PC
.set ENC3A__PC2, CYREG_GPIO_PRT2_PC2
.set ENC3A__PORT, 2
.set ENC3A__PS, CYREG_GPIO_PRT2_PS
.set ENC3A__SHIFT, 4

/* ENC3B */
.set ENC3B__0__DR, CYREG_GPIO_PRT1_DR
.set ENC3B__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ENC3B__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ENC3B__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ENC3B__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ENC3B__0__HSIOM_MASK, 0x00F00000
.set ENC3B__0__HSIOM_SHIFT, 20
.set ENC3B__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC3B__0__INTR, CYREG_GPIO_PRT1_INTR
.set ENC3B__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC3B__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ENC3B__0__MASK, 0x20
.set ENC3B__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ENC3B__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ENC3B__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ENC3B__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ENC3B__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ENC3B__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ENC3B__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ENC3B__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ENC3B__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ENC3B__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ENC3B__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ENC3B__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ENC3B__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ENC3B__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ENC3B__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ENC3B__0__PC, CYREG_GPIO_PRT1_PC
.set ENC3B__0__PC2, CYREG_GPIO_PRT1_PC2
.set ENC3B__0__PORT, 1
.set ENC3B__0__PS, CYREG_GPIO_PRT1_PS
.set ENC3B__0__SHIFT, 5
.set ENC3B__DR, CYREG_GPIO_PRT1_DR
.set ENC3B__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ENC3B__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ENC3B__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ENC3B__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC3B__INTR, CYREG_GPIO_PRT1_INTR
.set ENC3B__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ENC3B__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ENC3B__MASK, 0x20
.set ENC3B__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ENC3B__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ENC3B__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ENC3B__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ENC3B__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ENC3B__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ENC3B__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ENC3B__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ENC3B__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ENC3B__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ENC3B__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ENC3B__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ENC3B__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ENC3B__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ENC3B__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ENC3B__PC, CYREG_GPIO_PRT1_PC
.set ENC3B__PC2, CYREG_GPIO_PRT1_PC2
.set ENC3B__PORT, 1
.set ENC3B__PS, CYREG_GPIO_PRT1_PS
.set ENC3B__SHIFT, 5

/* ENC4A */
.set ENC4A__0__DR, CYREG_GPIO_PRT3_DR
.set ENC4A__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ENC4A__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ENC4A__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ENC4A__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set ENC4A__0__HSIOM_MASK, 0x000000F0
.set ENC4A__0__HSIOM_SHIFT, 4
.set ENC4A__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ENC4A__0__INTR, CYREG_GPIO_PRT3_INTR
.set ENC4A__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ENC4A__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ENC4A__0__MASK, 0x02
.set ENC4A__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set ENC4A__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set ENC4A__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set ENC4A__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set ENC4A__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set ENC4A__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set ENC4A__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set ENC4A__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set ENC4A__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set ENC4A__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set ENC4A__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set ENC4A__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set ENC4A__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set ENC4A__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set ENC4A__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set ENC4A__0__PC, CYREG_GPIO_PRT3_PC
.set ENC4A__0__PC2, CYREG_GPIO_PRT3_PC2
.set ENC4A__0__PORT, 3
.set ENC4A__0__PS, CYREG_GPIO_PRT3_PS
.set ENC4A__0__SHIFT, 1
.set ENC4A__DR, CYREG_GPIO_PRT3_DR
.set ENC4A__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ENC4A__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ENC4A__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ENC4A__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ENC4A__INTR, CYREG_GPIO_PRT3_INTR
.set ENC4A__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ENC4A__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ENC4A__MASK, 0x02
.set ENC4A__PA__CFG0, CYREG_UDB_PA7_CFG0
.set ENC4A__PA__CFG1, CYREG_UDB_PA7_CFG1
.set ENC4A__PA__CFG10, CYREG_UDB_PA7_CFG10
.set ENC4A__PA__CFG11, CYREG_UDB_PA7_CFG11
.set ENC4A__PA__CFG12, CYREG_UDB_PA7_CFG12
.set ENC4A__PA__CFG13, CYREG_UDB_PA7_CFG13
.set ENC4A__PA__CFG14, CYREG_UDB_PA7_CFG14
.set ENC4A__PA__CFG2, CYREG_UDB_PA7_CFG2
.set ENC4A__PA__CFG3, CYREG_UDB_PA7_CFG3
.set ENC4A__PA__CFG4, CYREG_UDB_PA7_CFG4
.set ENC4A__PA__CFG5, CYREG_UDB_PA7_CFG5
.set ENC4A__PA__CFG6, CYREG_UDB_PA7_CFG6
.set ENC4A__PA__CFG7, CYREG_UDB_PA7_CFG7
.set ENC4A__PA__CFG8, CYREG_UDB_PA7_CFG8
.set ENC4A__PA__CFG9, CYREG_UDB_PA7_CFG9
.set ENC4A__PC, CYREG_GPIO_PRT3_PC
.set ENC4A__PC2, CYREG_GPIO_PRT3_PC2
.set ENC4A__PORT, 3
.set ENC4A__PS, CYREG_GPIO_PRT3_PS
.set ENC4A__SHIFT, 1

/* ENC4B */
.set ENC4B__0__DR, CYREG_GPIO_PRT0_DR
.set ENC4B__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set ENC4B__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set ENC4B__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set ENC4B__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set ENC4B__0__HSIOM_MASK, 0x0000F000
.set ENC4B__0__HSIOM_SHIFT, 12
.set ENC4B__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set ENC4B__0__INTR, CYREG_GPIO_PRT0_INTR
.set ENC4B__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set ENC4B__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set ENC4B__0__MASK, 0x08
.set ENC4B__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set ENC4B__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set ENC4B__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set ENC4B__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set ENC4B__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set ENC4B__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set ENC4B__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set ENC4B__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set ENC4B__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set ENC4B__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set ENC4B__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set ENC4B__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set ENC4B__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set ENC4B__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set ENC4B__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set ENC4B__0__PC, CYREG_GPIO_PRT0_PC
.set ENC4B__0__PC2, CYREG_GPIO_PRT0_PC2
.set ENC4B__0__PORT, 0
.set ENC4B__0__PS, CYREG_GPIO_PRT0_PS
.set ENC4B__0__SHIFT, 3
.set ENC4B__DR, CYREG_GPIO_PRT0_DR
.set ENC4B__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set ENC4B__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set ENC4B__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set ENC4B__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set ENC4B__INTR, CYREG_GPIO_PRT0_INTR
.set ENC4B__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set ENC4B__INTSTAT, CYREG_GPIO_PRT0_INTR
.set ENC4B__MASK, 0x08
.set ENC4B__PA__CFG0, CYREG_UDB_PA4_CFG0
.set ENC4B__PA__CFG1, CYREG_UDB_PA4_CFG1
.set ENC4B__PA__CFG10, CYREG_UDB_PA4_CFG10
.set ENC4B__PA__CFG11, CYREG_UDB_PA4_CFG11
.set ENC4B__PA__CFG12, CYREG_UDB_PA4_CFG12
.set ENC4B__PA__CFG13, CYREG_UDB_PA4_CFG13
.set ENC4B__PA__CFG14, CYREG_UDB_PA4_CFG14
.set ENC4B__PA__CFG2, CYREG_UDB_PA4_CFG2
.set ENC4B__PA__CFG3, CYREG_UDB_PA4_CFG3
.set ENC4B__PA__CFG4, CYREG_UDB_PA4_CFG4
.set ENC4B__PA__CFG5, CYREG_UDB_PA4_CFG5
.set ENC4B__PA__CFG6, CYREG_UDB_PA4_CFG6
.set ENC4B__PA__CFG7, CYREG_UDB_PA4_CFG7
.set ENC4B__PA__CFG8, CYREG_UDB_PA4_CFG8
.set ENC4B__PA__CFG9, CYREG_UDB_PA4_CFG9
.set ENC4B__PC, CYREG_GPIO_PRT0_PC
.set ENC4B__PC2, CYREG_GPIO_PRT0_PC2
.set ENC4B__PORT, 0
.set ENC4B__PS, CYREG_GPIO_PRT0_PS
.set ENC4B__SHIFT, 3

/* IDAC0_cy_psoc4_idac */
.set IDAC0_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set IDAC0_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set IDAC0_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set IDAC0_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set IDAC0_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set IDAC0_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set IDAC0_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set IDAC0_cy_psoc4_idac__IDAC_NUMBER, 1
.set IDAC0_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set IDAC0_cy_psoc4_idac__POLARITY_SHIFT, 16

/* IDAC1_cy_psoc4_idac */
.set IDAC1_cy_psoc4_idac__CONTROL, CYREG_CSD1_CONFIG
.set IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD1_IDAC
.set IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD1_TRIM1
.set IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD1_TRIM2
.set IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set IDAC1_cy_psoc4_idac__IDAC_NUMBER, 3
.set IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD1_CONFIG
.set IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* IDAC2_cy_psoc4_idac */
.set IDAC2_cy_psoc4_idac__CONTROL, CYREG_CSD1_CONFIG
.set IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD1_IDAC
.set IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD1_TRIM1
.set IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD1_TRIM2
.set IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set IDAC2_cy_psoc4_idac__IDAC_NUMBER, 4
.set IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD1_CONFIG
.set IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17

/* IDAC3_cy_psoc4_idac */
.set IDAC3_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set IDAC3_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set IDAC3_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set IDAC3_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set IDAC3_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set IDAC3_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set IDAC3_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set IDAC3_cy_psoc4_idac__IDAC_NUMBER, 2
.set IDAC3_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set IDAC3_cy_psoc4_idac__POLARITY_SHIFT, 17

/* M0PWM_cy_m0s8_tcpwm_1 */
.set M0PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set M0PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set M0PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set M0PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set M0PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set M0PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set M0PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set M0PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set M0PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set M0PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set M0PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set M0PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set M0PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set M0PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set M0PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* M1PWM_cy_m0s8_tcpwm_1 */
.set M1PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT5_CC
.set M1PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT5_CC_BUFF
.set M1PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT5_COUNTER
.set M1PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT5_CTRL
.set M1PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT5_INTR
.set M1PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT5_INTR_MASK
.set M1PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT5_INTR_MASKED
.set M1PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT5_INTR_SET
.set M1PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT5_PERIOD
.set M1PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT5_PERIOD_BUFF
.set M1PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT5_STATUS
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x20
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 5
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x2000
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 13
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x20000000
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 29
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x200000
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 21
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x20
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 5
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x20
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 5
.set M1PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 5
.set M1PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT5_TR_CTRL0
.set M1PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT5_TR_CTRL1
.set M1PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT5_TR_CTRL2

/* M2PWM_cy_m0s8_tcpwm_1 */
.set M2PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT4_CC
.set M2PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT4_CC_BUFF
.set M2PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT4_COUNTER
.set M2PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT4_CTRL
.set M2PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT4_INTR
.set M2PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT4_INTR_MASK
.set M2PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT4_INTR_MASKED
.set M2PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT4_INTR_SET
.set M2PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT4_PERIOD
.set M2PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT4_PERIOD_BUFF
.set M2PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT4_STATUS
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x10
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 4
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x1000
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 12
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x10000000
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 28
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x100000
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 20
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x10
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 4
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x10
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 4
.set M2PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 4
.set M2PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT4_TR_CTRL0
.set M2PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT4_TR_CTRL1
.set M2PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT4_TR_CTRL2

/* M3PWM_cy_m0s8_tcpwm_1 */
.set M3PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set M3PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set M3PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set M3PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set M3PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set M3PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set M3PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set M3PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set M3PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set M3PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set M3PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set M3PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set M3PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set M3PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set M3PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* SRV1A */
.set SRV1A__0__DR, CYREG_GPIO_PRT2_DR
.set SRV1A__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SRV1A__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SRV1A__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SRV1A__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SRV1A__0__HSIOM_MASK, 0x00000F00
.set SRV1A__0__HSIOM_SHIFT, 8
.set SRV1A__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1A__0__INTR, CYREG_GPIO_PRT2_INTR
.set SRV1A__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1A__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SRV1A__0__MASK, 0x04
.set SRV1A__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SRV1A__0__OUT_SEL_SHIFT, 4
.set SRV1A__0__OUT_SEL_VAL, 2
.set SRV1A__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SRV1A__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SRV1A__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SRV1A__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SRV1A__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SRV1A__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SRV1A__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SRV1A__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SRV1A__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SRV1A__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SRV1A__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SRV1A__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SRV1A__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SRV1A__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SRV1A__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SRV1A__0__PC, CYREG_GPIO_PRT2_PC
.set SRV1A__0__PC2, CYREG_GPIO_PRT2_PC2
.set SRV1A__0__PORT, 2
.set SRV1A__0__PS, CYREG_GPIO_PRT2_PS
.set SRV1A__0__SHIFT, 2
.set SRV1A__DR, CYREG_GPIO_PRT2_DR
.set SRV1A__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SRV1A__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SRV1A__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SRV1A__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1A__INTR, CYREG_GPIO_PRT2_INTR
.set SRV1A__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1A__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SRV1A__MASK, 0x04
.set SRV1A__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SRV1A__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SRV1A__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SRV1A__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SRV1A__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SRV1A__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SRV1A__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SRV1A__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SRV1A__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SRV1A__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SRV1A__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SRV1A__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SRV1A__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SRV1A__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SRV1A__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SRV1A__PC, CYREG_GPIO_PRT2_PC
.set SRV1A__PC2, CYREG_GPIO_PRT2_PC2
.set SRV1A__PORT, 2
.set SRV1A__PS, CYREG_GPIO_PRT2_PS
.set SRV1A__SHIFT, 2

/* SRV1B */
.set SRV1B__0__DR, CYREG_GPIO_PRT2_DR
.set SRV1B__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SRV1B__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SRV1B__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SRV1B__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SRV1B__0__HSIOM_MASK, 0x000000F0
.set SRV1B__0__HSIOM_SHIFT, 4
.set SRV1B__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1B__0__INTR, CYREG_GPIO_PRT2_INTR
.set SRV1B__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1B__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SRV1B__0__MASK, 0x02
.set SRV1B__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SRV1B__0__OUT_SEL_SHIFT, 2
.set SRV1B__0__OUT_SEL_VAL, 1
.set SRV1B__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SRV1B__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SRV1B__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SRV1B__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SRV1B__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SRV1B__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SRV1B__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SRV1B__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SRV1B__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SRV1B__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SRV1B__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SRV1B__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SRV1B__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SRV1B__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SRV1B__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SRV1B__0__PC, CYREG_GPIO_PRT2_PC
.set SRV1B__0__PC2, CYREG_GPIO_PRT2_PC2
.set SRV1B__0__PORT, 2
.set SRV1B__0__PS, CYREG_GPIO_PRT2_PS
.set SRV1B__0__SHIFT, 1
.set SRV1B__DR, CYREG_GPIO_PRT2_DR
.set SRV1B__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SRV1B__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SRV1B__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SRV1B__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1B__INTR, CYREG_GPIO_PRT2_INTR
.set SRV1B__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1B__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SRV1B__MASK, 0x02
.set SRV1B__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SRV1B__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SRV1B__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SRV1B__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SRV1B__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SRV1B__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SRV1B__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SRV1B__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SRV1B__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SRV1B__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SRV1B__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SRV1B__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SRV1B__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SRV1B__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SRV1B__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SRV1B__PC, CYREG_GPIO_PRT2_PC
.set SRV1B__PC2, CYREG_GPIO_PRT2_PC2
.set SRV1B__PORT, 2
.set SRV1B__PS, CYREG_GPIO_PRT2_PS
.set SRV1B__SHIFT, 1

/* SRV2A */
.set SRV2A__0__DR, CYREG_GPIO_PRT0_DR
.set SRV2A__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SRV2A__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SRV2A__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SRV2A__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SRV2A__0__HSIOM_MASK, 0x000F0000
.set SRV2A__0__HSIOM_SHIFT, 16
.set SRV2A__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2A__0__INTR, CYREG_GPIO_PRT0_INTR
.set SRV2A__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2A__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SRV2A__0__MASK, 0x10
.set SRV2A__0__OUT_SEL, CYREG_UDB_PA4_CFG10
.set SRV2A__0__OUT_SEL_SHIFT, 8
.set SRV2A__0__OUT_SEL_VAL, 1
.set SRV2A__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set SRV2A__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set SRV2A__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set SRV2A__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set SRV2A__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set SRV2A__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set SRV2A__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set SRV2A__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set SRV2A__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set SRV2A__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set SRV2A__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set SRV2A__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set SRV2A__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set SRV2A__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set SRV2A__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set SRV2A__0__PC, CYREG_GPIO_PRT0_PC
.set SRV2A__0__PC2, CYREG_GPIO_PRT0_PC2
.set SRV2A__0__PORT, 0
.set SRV2A__0__PS, CYREG_GPIO_PRT0_PS
.set SRV2A__0__SHIFT, 4
.set SRV2A__DR, CYREG_GPIO_PRT0_DR
.set SRV2A__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SRV2A__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SRV2A__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SRV2A__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2A__INTR, CYREG_GPIO_PRT0_INTR
.set SRV2A__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2A__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SRV2A__MASK, 0x10
.set SRV2A__PA__CFG0, CYREG_UDB_PA4_CFG0
.set SRV2A__PA__CFG1, CYREG_UDB_PA4_CFG1
.set SRV2A__PA__CFG10, CYREG_UDB_PA4_CFG10
.set SRV2A__PA__CFG11, CYREG_UDB_PA4_CFG11
.set SRV2A__PA__CFG12, CYREG_UDB_PA4_CFG12
.set SRV2A__PA__CFG13, CYREG_UDB_PA4_CFG13
.set SRV2A__PA__CFG14, CYREG_UDB_PA4_CFG14
.set SRV2A__PA__CFG2, CYREG_UDB_PA4_CFG2
.set SRV2A__PA__CFG3, CYREG_UDB_PA4_CFG3
.set SRV2A__PA__CFG4, CYREG_UDB_PA4_CFG4
.set SRV2A__PA__CFG5, CYREG_UDB_PA4_CFG5
.set SRV2A__PA__CFG6, CYREG_UDB_PA4_CFG6
.set SRV2A__PA__CFG7, CYREG_UDB_PA4_CFG7
.set SRV2A__PA__CFG8, CYREG_UDB_PA4_CFG8
.set SRV2A__PA__CFG9, CYREG_UDB_PA4_CFG9
.set SRV2A__PC, CYREG_GPIO_PRT0_PC
.set SRV2A__PC2, CYREG_GPIO_PRT0_PC2
.set SRV2A__PORT, 0
.set SRV2A__PS, CYREG_GPIO_PRT0_PS
.set SRV2A__SHIFT, 4

/* SRV2B */
.set SRV2B__0__DR, CYREG_GPIO_PRT0_DR
.set SRV2B__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SRV2B__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SRV2B__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SRV2B__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SRV2B__0__HSIOM_MASK, 0x0F000000
.set SRV2B__0__HSIOM_SHIFT, 24
.set SRV2B__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2B__0__INTR, CYREG_GPIO_PRT0_INTR
.set SRV2B__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2B__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SRV2B__0__MASK, 0x40
.set SRV2B__0__OUT_SEL, CYREG_UDB_PA4_CFG10
.set SRV2B__0__OUT_SEL_SHIFT, 12
.set SRV2B__0__OUT_SEL_VAL, 3
.set SRV2B__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set SRV2B__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set SRV2B__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set SRV2B__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set SRV2B__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set SRV2B__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set SRV2B__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set SRV2B__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set SRV2B__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set SRV2B__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set SRV2B__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set SRV2B__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set SRV2B__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set SRV2B__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set SRV2B__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set SRV2B__0__PC, CYREG_GPIO_PRT0_PC
.set SRV2B__0__PC2, CYREG_GPIO_PRT0_PC2
.set SRV2B__0__PORT, 0
.set SRV2B__0__PS, CYREG_GPIO_PRT0_PS
.set SRV2B__0__SHIFT, 6
.set SRV2B__DR, CYREG_GPIO_PRT0_DR
.set SRV2B__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SRV2B__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SRV2B__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SRV2B__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2B__INTR, CYREG_GPIO_PRT0_INTR
.set SRV2B__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2B__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SRV2B__MASK, 0x40
.set SRV2B__PA__CFG0, CYREG_UDB_PA4_CFG0
.set SRV2B__PA__CFG1, CYREG_UDB_PA4_CFG1
.set SRV2B__PA__CFG10, CYREG_UDB_PA4_CFG10
.set SRV2B__PA__CFG11, CYREG_UDB_PA4_CFG11
.set SRV2B__PA__CFG12, CYREG_UDB_PA4_CFG12
.set SRV2B__PA__CFG13, CYREG_UDB_PA4_CFG13
.set SRV2B__PA__CFG14, CYREG_UDB_PA4_CFG14
.set SRV2B__PA__CFG2, CYREG_UDB_PA4_CFG2
.set SRV2B__PA__CFG3, CYREG_UDB_PA4_CFG3
.set SRV2B__PA__CFG4, CYREG_UDB_PA4_CFG4
.set SRV2B__PA__CFG5, CYREG_UDB_PA4_CFG5
.set SRV2B__PA__CFG6, CYREG_UDB_PA4_CFG6
.set SRV2B__PA__CFG7, CYREG_UDB_PA4_CFG7
.set SRV2B__PA__CFG8, CYREG_UDB_PA4_CFG8
.set SRV2B__PA__CFG9, CYREG_UDB_PA4_CFG9
.set SRV2B__PC, CYREG_GPIO_PRT0_PC
.set SRV2B__PC2, CYREG_GPIO_PRT0_PC2
.set SRV2B__PORT, 0
.set SRV2B__PS, CYREG_GPIO_PRT0_PS
.set SRV2B__SHIFT, 6

/* SRV3A */
.set SRV3A__0__DR, CYREG_GPIO_PRT1_DR
.set SRV3A__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SRV3A__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SRV3A__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SRV3A__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SRV3A__0__HSIOM_MASK, 0x0000F000
.set SRV3A__0__HSIOM_SHIFT, 12
.set SRV3A__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRV3A__0__INTR, CYREG_GPIO_PRT1_INTR
.set SRV3A__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRV3A__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SRV3A__0__MASK, 0x08
.set SRV3A__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set SRV3A__0__OUT_SEL_SHIFT, 6
.set SRV3A__0__OUT_SEL_VAL, 2
.set SRV3A__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SRV3A__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SRV3A__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SRV3A__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SRV3A__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SRV3A__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SRV3A__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SRV3A__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SRV3A__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SRV3A__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SRV3A__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SRV3A__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SRV3A__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SRV3A__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SRV3A__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SRV3A__0__PC, CYREG_GPIO_PRT1_PC
.set SRV3A__0__PC2, CYREG_GPIO_PRT1_PC2
.set SRV3A__0__PORT, 1
.set SRV3A__0__PS, CYREG_GPIO_PRT1_PS
.set SRV3A__0__SHIFT, 3
.set SRV3A__DR, CYREG_GPIO_PRT1_DR
.set SRV3A__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SRV3A__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SRV3A__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SRV3A__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRV3A__INTR, CYREG_GPIO_PRT1_INTR
.set SRV3A__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRV3A__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SRV3A__MASK, 0x08
.set SRV3A__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SRV3A__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SRV3A__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SRV3A__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SRV3A__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SRV3A__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SRV3A__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SRV3A__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SRV3A__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SRV3A__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SRV3A__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SRV3A__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SRV3A__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SRV3A__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SRV3A__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SRV3A__PC, CYREG_GPIO_PRT1_PC
.set SRV3A__PC2, CYREG_GPIO_PRT1_PC2
.set SRV3A__PORT, 1
.set SRV3A__PS, CYREG_GPIO_PRT1_PS
.set SRV3A__SHIFT, 3

/* SRV3B */
.set SRV3B__0__DR, CYREG_GPIO_PRT1_DR
.set SRV3B__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SRV3B__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SRV3B__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SRV3B__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SRV3B__0__HSIOM_MASK, 0x000F0000
.set SRV3B__0__HSIOM_SHIFT, 16
.set SRV3B__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRV3B__0__INTR, CYREG_GPIO_PRT1_INTR
.set SRV3B__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRV3B__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SRV3B__0__MASK, 0x10
.set SRV3B__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set SRV3B__0__OUT_SEL_SHIFT, 8
.set SRV3B__0__OUT_SEL_VAL, 3
.set SRV3B__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SRV3B__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SRV3B__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SRV3B__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SRV3B__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SRV3B__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SRV3B__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SRV3B__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SRV3B__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SRV3B__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SRV3B__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SRV3B__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SRV3B__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SRV3B__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SRV3B__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SRV3B__0__PC, CYREG_GPIO_PRT1_PC
.set SRV3B__0__PC2, CYREG_GPIO_PRT1_PC2
.set SRV3B__0__PORT, 1
.set SRV3B__0__PS, CYREG_GPIO_PRT1_PS
.set SRV3B__0__SHIFT, 4
.set SRV3B__DR, CYREG_GPIO_PRT1_DR
.set SRV3B__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SRV3B__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SRV3B__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SRV3B__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRV3B__INTR, CYREG_GPIO_PRT1_INTR
.set SRV3B__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRV3B__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SRV3B__MASK, 0x10
.set SRV3B__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SRV3B__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SRV3B__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SRV3B__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SRV3B__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SRV3B__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SRV3B__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SRV3B__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SRV3B__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SRV3B__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SRV3B__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SRV3B__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SRV3B__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SRV3B__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SRV3B__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SRV3B__PC, CYREG_GPIO_PRT1_PC
.set SRV3B__PC2, CYREG_GPIO_PRT1_PC2
.set SRV3B__PORT, 1
.set SRV3B__PS, CYREG_GPIO_PRT1_PS
.set SRV3B__SHIFT, 4

/* SRV4A */
.set SRV4A__0__DR, CYREG_GPIO_PRT3_DR
.set SRV4A__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SRV4A__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SRV4A__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SRV4A__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SRV4A__0__HSIOM_MASK, 0xF0000000
.set SRV4A__0__HSIOM_SHIFT, 28
.set SRV4A__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SRV4A__0__INTR, CYREG_GPIO_PRT3_INTR
.set SRV4A__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SRV4A__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SRV4A__0__MASK, 0x80
.set SRV4A__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set SRV4A__0__OUT_SEL_SHIFT, 14
.set SRV4A__0__OUT_SEL_VAL, 1
.set SRV4A__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set SRV4A__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set SRV4A__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set SRV4A__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set SRV4A__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set SRV4A__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set SRV4A__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set SRV4A__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set SRV4A__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set SRV4A__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set SRV4A__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set SRV4A__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set SRV4A__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set SRV4A__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set SRV4A__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set SRV4A__0__PC, CYREG_GPIO_PRT3_PC
.set SRV4A__0__PC2, CYREG_GPIO_PRT3_PC2
.set SRV4A__0__PORT, 3
.set SRV4A__0__PS, CYREG_GPIO_PRT3_PS
.set SRV4A__0__SHIFT, 7
.set SRV4A__DR, CYREG_GPIO_PRT3_DR
.set SRV4A__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SRV4A__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SRV4A__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SRV4A__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SRV4A__INTR, CYREG_GPIO_PRT3_INTR
.set SRV4A__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SRV4A__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SRV4A__MASK, 0x80
.set SRV4A__PA__CFG0, CYREG_UDB_PA7_CFG0
.set SRV4A__PA__CFG1, CYREG_UDB_PA7_CFG1
.set SRV4A__PA__CFG10, CYREG_UDB_PA7_CFG10
.set SRV4A__PA__CFG11, CYREG_UDB_PA7_CFG11
.set SRV4A__PA__CFG12, CYREG_UDB_PA7_CFG12
.set SRV4A__PA__CFG13, CYREG_UDB_PA7_CFG13
.set SRV4A__PA__CFG14, CYREG_UDB_PA7_CFG14
.set SRV4A__PA__CFG2, CYREG_UDB_PA7_CFG2
.set SRV4A__PA__CFG3, CYREG_UDB_PA7_CFG3
.set SRV4A__PA__CFG4, CYREG_UDB_PA7_CFG4
.set SRV4A__PA__CFG5, CYREG_UDB_PA7_CFG5
.set SRV4A__PA__CFG6, CYREG_UDB_PA7_CFG6
.set SRV4A__PA__CFG7, CYREG_UDB_PA7_CFG7
.set SRV4A__PA__CFG8, CYREG_UDB_PA7_CFG8
.set SRV4A__PA__CFG9, CYREG_UDB_PA7_CFG9
.set SRV4A__PC, CYREG_GPIO_PRT3_PC
.set SRV4A__PC2, CYREG_GPIO_PRT3_PC2
.set SRV4A__PORT, 3
.set SRV4A__PS, CYREG_GPIO_PRT3_PS
.set SRV4A__SHIFT, 7

/* SRV4B */
.set SRV4B__0__DR, CYREG_GPIO_PRT4_DR
.set SRV4B__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SRV4B__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SRV4B__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SRV4B__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SRV4B__0__HSIOM_MASK, 0x00000F00
.set SRV4B__0__HSIOM_SHIFT, 8
.set SRV4B__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV4B__0__INTR, CYREG_GPIO_PRT4_INTR
.set SRV4B__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV4B__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SRV4B__0__MASK, 0x04
.set SRV4B__0__OUT_SEL, CYREG_UDB_PA5_CFG10
.set SRV4B__0__OUT_SEL_SHIFT, 4
.set SRV4B__0__OUT_SEL_VAL, 0
.set SRV4B__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set SRV4B__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set SRV4B__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set SRV4B__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set SRV4B__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set SRV4B__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set SRV4B__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set SRV4B__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set SRV4B__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set SRV4B__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set SRV4B__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set SRV4B__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set SRV4B__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set SRV4B__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set SRV4B__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set SRV4B__0__PC, CYREG_GPIO_PRT4_PC
.set SRV4B__0__PC2, CYREG_GPIO_PRT4_PC2
.set SRV4B__0__PORT, 4
.set SRV4B__0__PS, CYREG_GPIO_PRT4_PS
.set SRV4B__0__SHIFT, 2
.set SRV4B__DR, CYREG_GPIO_PRT4_DR
.set SRV4B__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SRV4B__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SRV4B__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SRV4B__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV4B__INTR, CYREG_GPIO_PRT4_INTR
.set SRV4B__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV4B__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SRV4B__MASK, 0x04
.set SRV4B__PA__CFG0, CYREG_UDB_PA5_CFG0
.set SRV4B__PA__CFG1, CYREG_UDB_PA5_CFG1
.set SRV4B__PA__CFG10, CYREG_UDB_PA5_CFG10
.set SRV4B__PA__CFG11, CYREG_UDB_PA5_CFG11
.set SRV4B__PA__CFG12, CYREG_UDB_PA5_CFG12
.set SRV4B__PA__CFG13, CYREG_UDB_PA5_CFG13
.set SRV4B__PA__CFG14, CYREG_UDB_PA5_CFG14
.set SRV4B__PA__CFG2, CYREG_UDB_PA5_CFG2
.set SRV4B__PA__CFG3, CYREG_UDB_PA5_CFG3
.set SRV4B__PA__CFG4, CYREG_UDB_PA5_CFG4
.set SRV4B__PA__CFG5, CYREG_UDB_PA5_CFG5
.set SRV4B__PA__CFG6, CYREG_UDB_PA5_CFG6
.set SRV4B__PA__CFG7, CYREG_UDB_PA5_CFG7
.set SRV4B__PA__CFG8, CYREG_UDB_PA5_CFG8
.set SRV4B__PA__CFG9, CYREG_UDB_PA5_CFG9
.set SRV4B__PC, CYREG_GPIO_PRT4_PC
.set SRV4B__PC2, CYREG_GPIO_PRT4_PC2
.set SRV4B__PORT, 4
.set SRV4B__PS, CYREG_GPIO_PRT4_PS
.set SRV4B__SHIFT, 2

/* USBFS_cy_m0s8_usb */
.set USBFS_cy_m0s8_usb__ARB_CFG, CYREG_USBDEVv2_ARB_CFG
.set USBFS_cy_m0s8_usb__ARB_EP1_CFG, CYREG_USBDEVv2_ARB_EP1_CFG
.set USBFS_cy_m0s8_usb__ARB_EP1_INT_EN, CYREG_USBDEVv2_ARB_EP1_INT_EN
.set USBFS_cy_m0s8_usb__ARB_EP1_SR, CYREG_USBDEVv2_ARB_EP1_SR
.set USBFS_cy_m0s8_usb__ARB_EP2_CFG, CYREG_USBDEVv2_ARB_EP2_CFG
.set USBFS_cy_m0s8_usb__ARB_EP2_INT_EN, CYREG_USBDEVv2_ARB_EP2_INT_EN
.set USBFS_cy_m0s8_usb__ARB_EP2_SR, CYREG_USBDEVv2_ARB_EP2_SR
.set USBFS_cy_m0s8_usb__ARB_EP3_CFG, CYREG_USBDEVv2_ARB_EP3_CFG
.set USBFS_cy_m0s8_usb__ARB_EP3_INT_EN, CYREG_USBDEVv2_ARB_EP3_INT_EN
.set USBFS_cy_m0s8_usb__ARB_EP3_SR, CYREG_USBDEVv2_ARB_EP3_SR
.set USBFS_cy_m0s8_usb__ARB_EP4_CFG, CYREG_USBDEVv2_ARB_EP4_CFG
.set USBFS_cy_m0s8_usb__ARB_EP4_INT_EN, CYREG_USBDEVv2_ARB_EP4_INT_EN
.set USBFS_cy_m0s8_usb__ARB_EP4_SR, CYREG_USBDEVv2_ARB_EP4_SR
.set USBFS_cy_m0s8_usb__ARB_EP5_CFG, CYREG_USBDEVv2_ARB_EP5_CFG
.set USBFS_cy_m0s8_usb__ARB_EP5_INT_EN, CYREG_USBDEVv2_ARB_EP5_INT_EN
.set USBFS_cy_m0s8_usb__ARB_EP5_SR, CYREG_USBDEVv2_ARB_EP5_SR
.set USBFS_cy_m0s8_usb__ARB_EP6_CFG, CYREG_USBDEVv2_ARB_EP6_CFG
.set USBFS_cy_m0s8_usb__ARB_EP6_INT_EN, CYREG_USBDEVv2_ARB_EP6_INT_EN
.set USBFS_cy_m0s8_usb__ARB_EP6_SR, CYREG_USBDEVv2_ARB_EP6_SR
.set USBFS_cy_m0s8_usb__ARB_EP7_CFG, CYREG_USBDEVv2_ARB_EP7_CFG
.set USBFS_cy_m0s8_usb__ARB_EP7_INT_EN, CYREG_USBDEVv2_ARB_EP7_INT_EN
.set USBFS_cy_m0s8_usb__ARB_EP7_SR, CYREG_USBDEVv2_ARB_EP7_SR
.set USBFS_cy_m0s8_usb__ARB_EP8_CFG, CYREG_USBDEVv2_ARB_EP8_CFG
.set USBFS_cy_m0s8_usb__ARB_EP8_INT_EN, CYREG_USBDEVv2_ARB_EP8_INT_EN
.set USBFS_cy_m0s8_usb__ARB_EP8_SR, CYREG_USBDEVv2_ARB_EP8_SR
.set USBFS_cy_m0s8_usb__ARB_INT_EN, CYREG_USBDEVv2_ARB_INT_EN
.set USBFS_cy_m0s8_usb__ARB_INT_SR, CYREG_USBDEVv2_ARB_INT_SR
.set USBFS_cy_m0s8_usb__ARB_RW1_DR, CYREG_USBDEVv2_ARB_RW1_DR
.set USBFS_cy_m0s8_usb__ARB_RW1_DR16, CYREG_USBDEVv2_ARB_RW1_DR16
.set USBFS_cy_m0s8_usb__ARB_RW1_RA, CYREG_USBDEVv2_ARB_RW1_RA
.set USBFS_cy_m0s8_usb__ARB_RW1_RA_MSB, CYREG_USBDEVv2_ARB_RW1_RA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW1_RA16, CYREG_USBDEVv2_ARB_RW1_RA16
.set USBFS_cy_m0s8_usb__ARB_RW1_WA, CYREG_USBDEVv2_ARB_RW1_WA
.set USBFS_cy_m0s8_usb__ARB_RW1_WA_MSB, CYREG_USBDEVv2_ARB_RW1_WA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW1_WA16, CYREG_USBDEVv2_ARB_RW1_WA16
.set USBFS_cy_m0s8_usb__ARB_RW2_DR, CYREG_USBDEVv2_ARB_RW2_DR
.set USBFS_cy_m0s8_usb__ARB_RW2_DR16, CYREG_USBDEVv2_ARB_RW2_DR16
.set USBFS_cy_m0s8_usb__ARB_RW2_RA, CYREG_USBDEVv2_ARB_RW2_RA
.set USBFS_cy_m0s8_usb__ARB_RW2_RA_MSB, CYREG_USBDEVv2_ARB_RW2_RA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW2_RA16, CYREG_USBDEVv2_ARB_RW2_RA16
.set USBFS_cy_m0s8_usb__ARB_RW2_WA, CYREG_USBDEVv2_ARB_RW2_WA
.set USBFS_cy_m0s8_usb__ARB_RW2_WA_MSB, CYREG_USBDEVv2_ARB_RW2_WA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW2_WA16, CYREG_USBDEVv2_ARB_RW2_WA16
.set USBFS_cy_m0s8_usb__ARB_RW3_DR, CYREG_USBDEVv2_ARB_RW3_DR
.set USBFS_cy_m0s8_usb__ARB_RW3_DR16, CYREG_USBDEVv2_ARB_RW3_DR16
.set USBFS_cy_m0s8_usb__ARB_RW3_RA, CYREG_USBDEVv2_ARB_RW3_RA
.set USBFS_cy_m0s8_usb__ARB_RW3_RA_MSB, CYREG_USBDEVv2_ARB_RW3_RA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW3_RA16, CYREG_USBDEVv2_ARB_RW3_RA16
.set USBFS_cy_m0s8_usb__ARB_RW3_WA, CYREG_USBDEVv2_ARB_RW3_WA
.set USBFS_cy_m0s8_usb__ARB_RW3_WA_MSB, CYREG_USBDEVv2_ARB_RW3_WA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW3_WA16, CYREG_USBDEVv2_ARB_RW3_WA16
.set USBFS_cy_m0s8_usb__ARB_RW4_DR, CYREG_USBDEVv2_ARB_RW4_DR
.set USBFS_cy_m0s8_usb__ARB_RW4_DR16, CYREG_USBDEVv2_ARB_RW4_DR16
.set USBFS_cy_m0s8_usb__ARB_RW4_RA, CYREG_USBDEVv2_ARB_RW4_RA
.set USBFS_cy_m0s8_usb__ARB_RW4_RA_MSB, CYREG_USBDEVv2_ARB_RW4_RA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW4_RA16, CYREG_USBDEVv2_ARB_RW4_RA16
.set USBFS_cy_m0s8_usb__ARB_RW4_WA, CYREG_USBDEVv2_ARB_RW4_WA
.set USBFS_cy_m0s8_usb__ARB_RW4_WA_MSB, CYREG_USBDEVv2_ARB_RW4_WA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW4_WA16, CYREG_USBDEVv2_ARB_RW4_WA16
.set USBFS_cy_m0s8_usb__ARB_RW5_DR, CYREG_USBDEVv2_ARB_RW5_DR
.set USBFS_cy_m0s8_usb__ARB_RW5_DR16, CYREG_USBDEVv2_ARB_RW5_DR16
.set USBFS_cy_m0s8_usb__ARB_RW5_RA, CYREG_USBDEVv2_ARB_RW5_RA
.set USBFS_cy_m0s8_usb__ARB_RW5_RA_MSB, CYREG_USBDEVv2_ARB_RW5_RA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW5_RA16, CYREG_USBDEVv2_ARB_RW5_RA16
.set USBFS_cy_m0s8_usb__ARB_RW5_WA, CYREG_USBDEVv2_ARB_RW5_WA
.set USBFS_cy_m0s8_usb__ARB_RW5_WA_MSB, CYREG_USBDEVv2_ARB_RW5_WA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW5_WA16, CYREG_USBDEVv2_ARB_RW5_WA16
.set USBFS_cy_m0s8_usb__ARB_RW6_DR, CYREG_USBDEVv2_ARB_RW6_DR
.set USBFS_cy_m0s8_usb__ARB_RW6_DR16, CYREG_USBDEVv2_ARB_RW6_DR16
.set USBFS_cy_m0s8_usb__ARB_RW6_RA, CYREG_USBDEVv2_ARB_RW6_RA
.set USBFS_cy_m0s8_usb__ARB_RW6_RA_MSB, CYREG_USBDEVv2_ARB_RW6_RA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW6_RA16, CYREG_USBDEVv2_ARB_RW6_RA16
.set USBFS_cy_m0s8_usb__ARB_RW6_WA, CYREG_USBDEVv2_ARB_RW6_WA
.set USBFS_cy_m0s8_usb__ARB_RW6_WA_MSB, CYREG_USBDEVv2_ARB_RW6_WA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW6_WA16, CYREG_USBDEVv2_ARB_RW6_WA16
.set USBFS_cy_m0s8_usb__ARB_RW7_DR, CYREG_USBDEVv2_ARB_RW7_DR
.set USBFS_cy_m0s8_usb__ARB_RW7_DR16, CYREG_USBDEVv2_ARB_RW7_DR16
.set USBFS_cy_m0s8_usb__ARB_RW7_RA, CYREG_USBDEVv2_ARB_RW7_RA
.set USBFS_cy_m0s8_usb__ARB_RW7_RA_MSB, CYREG_USBDEVv2_ARB_RW7_RA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW7_RA16, CYREG_USBDEVv2_ARB_RW7_RA16
.set USBFS_cy_m0s8_usb__ARB_RW7_WA, CYREG_USBDEVv2_ARB_RW7_WA
.set USBFS_cy_m0s8_usb__ARB_RW7_WA_MSB, CYREG_USBDEVv2_ARB_RW7_WA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW7_WA16, CYREG_USBDEVv2_ARB_RW7_WA16
.set USBFS_cy_m0s8_usb__ARB_RW8_DR, CYREG_USBDEVv2_ARB_RW8_DR
.set USBFS_cy_m0s8_usb__ARB_RW8_DR16, CYREG_USBDEVv2_ARB_RW8_DR16
.set USBFS_cy_m0s8_usb__ARB_RW8_RA, CYREG_USBDEVv2_ARB_RW8_RA
.set USBFS_cy_m0s8_usb__ARB_RW8_RA_MSB, CYREG_USBDEVv2_ARB_RW8_RA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW8_RA16, CYREG_USBDEVv2_ARB_RW8_RA16
.set USBFS_cy_m0s8_usb__ARB_RW8_WA, CYREG_USBDEVv2_ARB_RW8_WA
.set USBFS_cy_m0s8_usb__ARB_RW8_WA_MSB, CYREG_USBDEVv2_ARB_RW8_WA_MSB
.set USBFS_cy_m0s8_usb__ARB_RW8_WA16, CYREG_USBDEVv2_ARB_RW8_WA16
.set USBFS_cy_m0s8_usb__BUF_SIZE, CYREG_USBDEVv2_BUF_SIZE
.set USBFS_cy_m0s8_usb__BURSTEND0_TR_GROUP, 3
.set USBFS_cy_m0s8_usb__BURSTEND0_TR_OUTPUT, 0
.set USBFS_cy_m0s8_usb__BURSTEND1_TR_GROUP, 3
.set USBFS_cy_m0s8_usb__BURSTEND1_TR_OUTPUT, 1
.set USBFS_cy_m0s8_usb__BURSTEND2_TR_GROUP, 3
.set USBFS_cy_m0s8_usb__BURSTEND2_TR_OUTPUT, 2
.set USBFS_cy_m0s8_usb__BURSTEND3_TR_GROUP, 3
.set USBFS_cy_m0s8_usb__BURSTEND3_TR_OUTPUT, 3
.set USBFS_cy_m0s8_usb__BURSTEND4_TR_GROUP, 3
.set USBFS_cy_m0s8_usb__BURSTEND4_TR_OUTPUT, 4
.set USBFS_cy_m0s8_usb__BURSTEND5_TR_GROUP, 3
.set USBFS_cy_m0s8_usb__BURSTEND5_TR_OUTPUT, 5
.set USBFS_cy_m0s8_usb__BURSTEND6_TR_GROUP, 3
.set USBFS_cy_m0s8_usb__BURSTEND6_TR_OUTPUT, 6
.set USBFS_cy_m0s8_usb__BURSTEND7_TR_GROUP, 3
.set USBFS_cy_m0s8_usb__BURSTEND7_TR_OUTPUT, 7
.set USBFS_cy_m0s8_usb__BUS_RST_CNT, CYREG_USBDEVv2_BUS_RST_CNT
.set USBFS_cy_m0s8_usb__CR0, CYREG_USBDEVv2_CR0
.set USBFS_cy_m0s8_usb__CR1, CYREG_USBDEVv2_CR1
.set USBFS_cy_m0s8_usb__CWA, CYREG_USBDEVv2_CWA
.set USBFS_cy_m0s8_usb__CWA_MSB, CYREG_USBDEVv2_CWA_MSB
.set USBFS_cy_m0s8_usb__CWA16, CYREG_USBDEVv2_CWA16
.set USBFS_cy_m0s8_usb__DMA_THRES, CYREG_USBDEVv2_DMA_THRES
.set USBFS_cy_m0s8_usb__DMA_THRES_MSB, CYREG_USBDEVv2_DMA_THRES_MSB
.set USBFS_cy_m0s8_usb__DMA_THRES16, CYREG_USBDEVv2_DMA_THRES16
.set USBFS_cy_m0s8_usb__DYN_RECONFIG, CYREG_USBDEVv2_DYN_RECONFIG
.set USBFS_cy_m0s8_usb__EP_ACTIVE, CYREG_USBDEVv2_EP_ACTIVE
.set USBFS_cy_m0s8_usb__EP_TYPE, CYREG_USBDEVv2_EP_TYPE
.set USBFS_cy_m0s8_usb__EP0_CNT, CYREG_USBDEVv2_EP0_CNT
.set USBFS_cy_m0s8_usb__EP0_CR, CYREG_USBDEVv2_EP0_CR
.set USBFS_cy_m0s8_usb__EP0_DR0, CYREG_USBDEVv2_EP0_DR0
.set USBFS_cy_m0s8_usb__EP0_DR1, CYREG_USBDEVv2_EP0_DR1
.set USBFS_cy_m0s8_usb__EP0_DR2, CYREG_USBDEVv2_EP0_DR2
.set USBFS_cy_m0s8_usb__EP0_DR3, CYREG_USBDEVv2_EP0_DR3
.set USBFS_cy_m0s8_usb__EP0_DR4, CYREG_USBDEVv2_EP0_DR4
.set USBFS_cy_m0s8_usb__EP0_DR5, CYREG_USBDEVv2_EP0_DR5
.set USBFS_cy_m0s8_usb__EP0_DR6, CYREG_USBDEVv2_EP0_DR6
.set USBFS_cy_m0s8_usb__EP0_DR7, CYREG_USBDEVv2_EP0_DR7
.set USBFS_cy_m0s8_usb__MEM_DATA0, CYREG_USBDEVv2_MEM_DATA0
.set USBFS_cy_m0s8_usb__MEM_DATA1, CYREG_USBDEVv2_MEM_DATA1
.set USBFS_cy_m0s8_usb__MEM_DATA10, CYREG_USBDEVv2_MEM_DATA10
.set USBFS_cy_m0s8_usb__MEM_DATA100, CYREG_USBDEVv2_MEM_DATA100
.set USBFS_cy_m0s8_usb__MEM_DATA101, CYREG_USBDEVv2_MEM_DATA101
.set USBFS_cy_m0s8_usb__MEM_DATA102, CYREG_USBDEVv2_MEM_DATA102
.set USBFS_cy_m0s8_usb__MEM_DATA103, CYREG_USBDEVv2_MEM_DATA103
.set USBFS_cy_m0s8_usb__MEM_DATA104, CYREG_USBDEVv2_MEM_DATA104
.set USBFS_cy_m0s8_usb__MEM_DATA105, CYREG_USBDEVv2_MEM_DATA105
.set USBFS_cy_m0s8_usb__MEM_DATA106, CYREG_USBDEVv2_MEM_DATA106
.set USBFS_cy_m0s8_usb__MEM_DATA107, CYREG_USBDEVv2_MEM_DATA107
.set USBFS_cy_m0s8_usb__MEM_DATA108, CYREG_USBDEVv2_MEM_DATA108
.set USBFS_cy_m0s8_usb__MEM_DATA109, CYREG_USBDEVv2_MEM_DATA109
.set USBFS_cy_m0s8_usb__MEM_DATA11, CYREG_USBDEVv2_MEM_DATA11
.set USBFS_cy_m0s8_usb__MEM_DATA110, CYREG_USBDEVv2_MEM_DATA110
.set USBFS_cy_m0s8_usb__MEM_DATA111, CYREG_USBDEVv2_MEM_DATA111
.set USBFS_cy_m0s8_usb__MEM_DATA112, CYREG_USBDEVv2_MEM_DATA112
.set USBFS_cy_m0s8_usb__MEM_DATA113, CYREG_USBDEVv2_MEM_DATA113
.set USBFS_cy_m0s8_usb__MEM_DATA114, CYREG_USBDEVv2_MEM_DATA114
.set USBFS_cy_m0s8_usb__MEM_DATA115, CYREG_USBDEVv2_MEM_DATA115
.set USBFS_cy_m0s8_usb__MEM_DATA116, CYREG_USBDEVv2_MEM_DATA116
.set USBFS_cy_m0s8_usb__MEM_DATA117, CYREG_USBDEVv2_MEM_DATA117
.set USBFS_cy_m0s8_usb__MEM_DATA118, CYREG_USBDEVv2_MEM_DATA118
.set USBFS_cy_m0s8_usb__MEM_DATA119, CYREG_USBDEVv2_MEM_DATA119
.set USBFS_cy_m0s8_usb__MEM_DATA12, CYREG_USBDEVv2_MEM_DATA12
.set USBFS_cy_m0s8_usb__MEM_DATA120, CYREG_USBDEVv2_MEM_DATA120
.set USBFS_cy_m0s8_usb__MEM_DATA121, CYREG_USBDEVv2_MEM_DATA121
.set USBFS_cy_m0s8_usb__MEM_DATA122, CYREG_USBDEVv2_MEM_DATA122
.set USBFS_cy_m0s8_usb__MEM_DATA123, CYREG_USBDEVv2_MEM_DATA123
.set USBFS_cy_m0s8_usb__MEM_DATA124, CYREG_USBDEVv2_MEM_DATA124
.set USBFS_cy_m0s8_usb__MEM_DATA125, CYREG_USBDEVv2_MEM_DATA125
.set USBFS_cy_m0s8_usb__MEM_DATA126, CYREG_USBDEVv2_MEM_DATA126
.set USBFS_cy_m0s8_usb__MEM_DATA127, CYREG_USBDEVv2_MEM_DATA127
.set USBFS_cy_m0s8_usb__MEM_DATA128, CYREG_USBDEVv2_MEM_DATA128
.set USBFS_cy_m0s8_usb__MEM_DATA129, CYREG_USBDEVv2_MEM_DATA129
.set USBFS_cy_m0s8_usb__MEM_DATA13, CYREG_USBDEVv2_MEM_DATA13
.set USBFS_cy_m0s8_usb__MEM_DATA130, CYREG_USBDEVv2_MEM_DATA130
.set USBFS_cy_m0s8_usb__MEM_DATA131, CYREG_USBDEVv2_MEM_DATA131
.set USBFS_cy_m0s8_usb__MEM_DATA132, CYREG_USBDEVv2_MEM_DATA132
.set USBFS_cy_m0s8_usb__MEM_DATA133, CYREG_USBDEVv2_MEM_DATA133
.set USBFS_cy_m0s8_usb__MEM_DATA134, CYREG_USBDEVv2_MEM_DATA134
.set USBFS_cy_m0s8_usb__MEM_DATA135, CYREG_USBDEVv2_MEM_DATA135
.set USBFS_cy_m0s8_usb__MEM_DATA136, CYREG_USBDEVv2_MEM_DATA136
.set USBFS_cy_m0s8_usb__MEM_DATA137, CYREG_USBDEVv2_MEM_DATA137
.set USBFS_cy_m0s8_usb__MEM_DATA138, CYREG_USBDEVv2_MEM_DATA138
.set USBFS_cy_m0s8_usb__MEM_DATA139, CYREG_USBDEVv2_MEM_DATA139
.set USBFS_cy_m0s8_usb__MEM_DATA14, CYREG_USBDEVv2_MEM_DATA14
.set USBFS_cy_m0s8_usb__MEM_DATA140, CYREG_USBDEVv2_MEM_DATA140
.set USBFS_cy_m0s8_usb__MEM_DATA141, CYREG_USBDEVv2_MEM_DATA141
.set USBFS_cy_m0s8_usb__MEM_DATA142, CYREG_USBDEVv2_MEM_DATA142
.set USBFS_cy_m0s8_usb__MEM_DATA143, CYREG_USBDEVv2_MEM_DATA143
.set USBFS_cy_m0s8_usb__MEM_DATA144, CYREG_USBDEVv2_MEM_DATA144
.set USBFS_cy_m0s8_usb__MEM_DATA145, CYREG_USBDEVv2_MEM_DATA145
.set USBFS_cy_m0s8_usb__MEM_DATA146, CYREG_USBDEVv2_MEM_DATA146
.set USBFS_cy_m0s8_usb__MEM_DATA147, CYREG_USBDEVv2_MEM_DATA147
.set USBFS_cy_m0s8_usb__MEM_DATA148, CYREG_USBDEVv2_MEM_DATA148
.set USBFS_cy_m0s8_usb__MEM_DATA149, CYREG_USBDEVv2_MEM_DATA149
.set USBFS_cy_m0s8_usb__MEM_DATA15, CYREG_USBDEVv2_MEM_DATA15
.set USBFS_cy_m0s8_usb__MEM_DATA150, CYREG_USBDEVv2_MEM_DATA150
.set USBFS_cy_m0s8_usb__MEM_DATA151, CYREG_USBDEVv2_MEM_DATA151
.set USBFS_cy_m0s8_usb__MEM_DATA152, CYREG_USBDEVv2_MEM_DATA152
.set USBFS_cy_m0s8_usb__MEM_DATA153, CYREG_USBDEVv2_MEM_DATA153
.set USBFS_cy_m0s8_usb__MEM_DATA154, CYREG_USBDEVv2_MEM_DATA154
.set USBFS_cy_m0s8_usb__MEM_DATA155, CYREG_USBDEVv2_MEM_DATA155
.set USBFS_cy_m0s8_usb__MEM_DATA156, CYREG_USBDEVv2_MEM_DATA156
.set USBFS_cy_m0s8_usb__MEM_DATA157, CYREG_USBDEVv2_MEM_DATA157
.set USBFS_cy_m0s8_usb__MEM_DATA158, CYREG_USBDEVv2_MEM_DATA158
.set USBFS_cy_m0s8_usb__MEM_DATA159, CYREG_USBDEVv2_MEM_DATA159
.set USBFS_cy_m0s8_usb__MEM_DATA16, CYREG_USBDEVv2_MEM_DATA16
.set USBFS_cy_m0s8_usb__MEM_DATA160, CYREG_USBDEVv2_MEM_DATA160
.set USBFS_cy_m0s8_usb__MEM_DATA161, CYREG_USBDEVv2_MEM_DATA161
.set USBFS_cy_m0s8_usb__MEM_DATA162, CYREG_USBDEVv2_MEM_DATA162
.set USBFS_cy_m0s8_usb__MEM_DATA163, CYREG_USBDEVv2_MEM_DATA163
.set USBFS_cy_m0s8_usb__MEM_DATA164, CYREG_USBDEVv2_MEM_DATA164
.set USBFS_cy_m0s8_usb__MEM_DATA165, CYREG_USBDEVv2_MEM_DATA165
.set USBFS_cy_m0s8_usb__MEM_DATA166, CYREG_USBDEVv2_MEM_DATA166
.set USBFS_cy_m0s8_usb__MEM_DATA167, CYREG_USBDEVv2_MEM_DATA167
.set USBFS_cy_m0s8_usb__MEM_DATA168, CYREG_USBDEVv2_MEM_DATA168
.set USBFS_cy_m0s8_usb__MEM_DATA169, CYREG_USBDEVv2_MEM_DATA169
.set USBFS_cy_m0s8_usb__MEM_DATA17, CYREG_USBDEVv2_MEM_DATA17
.set USBFS_cy_m0s8_usb__MEM_DATA170, CYREG_USBDEVv2_MEM_DATA170
.set USBFS_cy_m0s8_usb__MEM_DATA171, CYREG_USBDEVv2_MEM_DATA171
.set USBFS_cy_m0s8_usb__MEM_DATA172, CYREG_USBDEVv2_MEM_DATA172
.set USBFS_cy_m0s8_usb__MEM_DATA173, CYREG_USBDEVv2_MEM_DATA173
.set USBFS_cy_m0s8_usb__MEM_DATA174, CYREG_USBDEVv2_MEM_DATA174
.set USBFS_cy_m0s8_usb__MEM_DATA175, CYREG_USBDEVv2_MEM_DATA175
.set USBFS_cy_m0s8_usb__MEM_DATA176, CYREG_USBDEVv2_MEM_DATA176
.set USBFS_cy_m0s8_usb__MEM_DATA177, CYREG_USBDEVv2_MEM_DATA177
.set USBFS_cy_m0s8_usb__MEM_DATA178, CYREG_USBDEVv2_MEM_DATA178
.set USBFS_cy_m0s8_usb__MEM_DATA179, CYREG_USBDEVv2_MEM_DATA179
.set USBFS_cy_m0s8_usb__MEM_DATA18, CYREG_USBDEVv2_MEM_DATA18
.set USBFS_cy_m0s8_usb__MEM_DATA180, CYREG_USBDEVv2_MEM_DATA180
.set USBFS_cy_m0s8_usb__MEM_DATA181, CYREG_USBDEVv2_MEM_DATA181
.set USBFS_cy_m0s8_usb__MEM_DATA182, CYREG_USBDEVv2_MEM_DATA182
.set USBFS_cy_m0s8_usb__MEM_DATA183, CYREG_USBDEVv2_MEM_DATA183
.set USBFS_cy_m0s8_usb__MEM_DATA184, CYREG_USBDEVv2_MEM_DATA184
.set USBFS_cy_m0s8_usb__MEM_DATA185, CYREG_USBDEVv2_MEM_DATA185
.set USBFS_cy_m0s8_usb__MEM_DATA186, CYREG_USBDEVv2_MEM_DATA186
.set USBFS_cy_m0s8_usb__MEM_DATA187, CYREG_USBDEVv2_MEM_DATA187
.set USBFS_cy_m0s8_usb__MEM_DATA188, CYREG_USBDEVv2_MEM_DATA188
.set USBFS_cy_m0s8_usb__MEM_DATA189, CYREG_USBDEVv2_MEM_DATA189
.set USBFS_cy_m0s8_usb__MEM_DATA19, CYREG_USBDEVv2_MEM_DATA19
.set USBFS_cy_m0s8_usb__MEM_DATA190, CYREG_USBDEVv2_MEM_DATA190
.set USBFS_cy_m0s8_usb__MEM_DATA191, CYREG_USBDEVv2_MEM_DATA191
.set USBFS_cy_m0s8_usb__MEM_DATA192, CYREG_USBDEVv2_MEM_DATA192
.set USBFS_cy_m0s8_usb__MEM_DATA193, CYREG_USBDEVv2_MEM_DATA193
.set USBFS_cy_m0s8_usb__MEM_DATA194, CYREG_USBDEVv2_MEM_DATA194
.set USBFS_cy_m0s8_usb__MEM_DATA195, CYREG_USBDEVv2_MEM_DATA195
.set USBFS_cy_m0s8_usb__MEM_DATA196, CYREG_USBDEVv2_MEM_DATA196
.set USBFS_cy_m0s8_usb__MEM_DATA197, CYREG_USBDEVv2_MEM_DATA197
.set USBFS_cy_m0s8_usb__MEM_DATA198, CYREG_USBDEVv2_MEM_DATA198
.set USBFS_cy_m0s8_usb__MEM_DATA199, CYREG_USBDEVv2_MEM_DATA199
.set USBFS_cy_m0s8_usb__MEM_DATA2, CYREG_USBDEVv2_MEM_DATA2
.set USBFS_cy_m0s8_usb__MEM_DATA20, CYREG_USBDEVv2_MEM_DATA20
.set USBFS_cy_m0s8_usb__MEM_DATA200, CYREG_USBDEVv2_MEM_DATA200
.set USBFS_cy_m0s8_usb__MEM_DATA201, CYREG_USBDEVv2_MEM_DATA201
.set USBFS_cy_m0s8_usb__MEM_DATA202, CYREG_USBDEVv2_MEM_DATA202
.set USBFS_cy_m0s8_usb__MEM_DATA203, CYREG_USBDEVv2_MEM_DATA203
.set USBFS_cy_m0s8_usb__MEM_DATA204, CYREG_USBDEVv2_MEM_DATA204
.set USBFS_cy_m0s8_usb__MEM_DATA205, CYREG_USBDEVv2_MEM_DATA205
.set USBFS_cy_m0s8_usb__MEM_DATA206, CYREG_USBDEVv2_MEM_DATA206
.set USBFS_cy_m0s8_usb__MEM_DATA207, CYREG_USBDEVv2_MEM_DATA207
.set USBFS_cy_m0s8_usb__MEM_DATA208, CYREG_USBDEVv2_MEM_DATA208
.set USBFS_cy_m0s8_usb__MEM_DATA209, CYREG_USBDEVv2_MEM_DATA209
.set USBFS_cy_m0s8_usb__MEM_DATA21, CYREG_USBDEVv2_MEM_DATA21
.set USBFS_cy_m0s8_usb__MEM_DATA210, CYREG_USBDEVv2_MEM_DATA210
.set USBFS_cy_m0s8_usb__MEM_DATA211, CYREG_USBDEVv2_MEM_DATA211
.set USBFS_cy_m0s8_usb__MEM_DATA212, CYREG_USBDEVv2_MEM_DATA212
.set USBFS_cy_m0s8_usb__MEM_DATA213, CYREG_USBDEVv2_MEM_DATA213
.set USBFS_cy_m0s8_usb__MEM_DATA214, CYREG_USBDEVv2_MEM_DATA214
.set USBFS_cy_m0s8_usb__MEM_DATA215, CYREG_USBDEVv2_MEM_DATA215
.set USBFS_cy_m0s8_usb__MEM_DATA216, CYREG_USBDEVv2_MEM_DATA216
.set USBFS_cy_m0s8_usb__MEM_DATA217, CYREG_USBDEVv2_MEM_DATA217
.set USBFS_cy_m0s8_usb__MEM_DATA218, CYREG_USBDEVv2_MEM_DATA218
.set USBFS_cy_m0s8_usb__MEM_DATA219, CYREG_USBDEVv2_MEM_DATA219
.set USBFS_cy_m0s8_usb__MEM_DATA22, CYREG_USBDEVv2_MEM_DATA22
.set USBFS_cy_m0s8_usb__MEM_DATA220, CYREG_USBDEVv2_MEM_DATA220
.set USBFS_cy_m0s8_usb__MEM_DATA221, CYREG_USBDEVv2_MEM_DATA221
.set USBFS_cy_m0s8_usb__MEM_DATA222, CYREG_USBDEVv2_MEM_DATA222
.set USBFS_cy_m0s8_usb__MEM_DATA223, CYREG_USBDEVv2_MEM_DATA223
.set USBFS_cy_m0s8_usb__MEM_DATA224, CYREG_USBDEVv2_MEM_DATA224
.set USBFS_cy_m0s8_usb__MEM_DATA225, CYREG_USBDEVv2_MEM_DATA225
.set USBFS_cy_m0s8_usb__MEM_DATA226, CYREG_USBDEVv2_MEM_DATA226
.set USBFS_cy_m0s8_usb__MEM_DATA227, CYREG_USBDEVv2_MEM_DATA227
.set USBFS_cy_m0s8_usb__MEM_DATA228, CYREG_USBDEVv2_MEM_DATA228
.set USBFS_cy_m0s8_usb__MEM_DATA229, CYREG_USBDEVv2_MEM_DATA229
.set USBFS_cy_m0s8_usb__MEM_DATA23, CYREG_USBDEVv2_MEM_DATA23
.set USBFS_cy_m0s8_usb__MEM_DATA230, CYREG_USBDEVv2_MEM_DATA230
.set USBFS_cy_m0s8_usb__MEM_DATA231, CYREG_USBDEVv2_MEM_DATA231
.set USBFS_cy_m0s8_usb__MEM_DATA232, CYREG_USBDEVv2_MEM_DATA232
.set USBFS_cy_m0s8_usb__MEM_DATA233, CYREG_USBDEVv2_MEM_DATA233
.set USBFS_cy_m0s8_usb__MEM_DATA234, CYREG_USBDEVv2_MEM_DATA234
.set USBFS_cy_m0s8_usb__MEM_DATA235, CYREG_USBDEVv2_MEM_DATA235
.set USBFS_cy_m0s8_usb__MEM_DATA236, CYREG_USBDEVv2_MEM_DATA236
.set USBFS_cy_m0s8_usb__MEM_DATA237, CYREG_USBDEVv2_MEM_DATA237
.set USBFS_cy_m0s8_usb__MEM_DATA238, CYREG_USBDEVv2_MEM_DATA238
.set USBFS_cy_m0s8_usb__MEM_DATA239, CYREG_USBDEVv2_MEM_DATA239
.set USBFS_cy_m0s8_usb__MEM_DATA24, CYREG_USBDEVv2_MEM_DATA24
.set USBFS_cy_m0s8_usb__MEM_DATA240, CYREG_USBDEVv2_MEM_DATA240
.set USBFS_cy_m0s8_usb__MEM_DATA241, CYREG_USBDEVv2_MEM_DATA241
.set USBFS_cy_m0s8_usb__MEM_DATA242, CYREG_USBDEVv2_MEM_DATA242
.set USBFS_cy_m0s8_usb__MEM_DATA243, CYREG_USBDEVv2_MEM_DATA243
.set USBFS_cy_m0s8_usb__MEM_DATA244, CYREG_USBDEVv2_MEM_DATA244
.set USBFS_cy_m0s8_usb__MEM_DATA245, CYREG_USBDEVv2_MEM_DATA245
.set USBFS_cy_m0s8_usb__MEM_DATA246, CYREG_USBDEVv2_MEM_DATA246
.set USBFS_cy_m0s8_usb__MEM_DATA247, CYREG_USBDEVv2_MEM_DATA247
.set USBFS_cy_m0s8_usb__MEM_DATA248, CYREG_USBDEVv2_MEM_DATA248
.set USBFS_cy_m0s8_usb__MEM_DATA249, CYREG_USBDEVv2_MEM_DATA249
.set USBFS_cy_m0s8_usb__MEM_DATA25, CYREG_USBDEVv2_MEM_DATA25
.set USBFS_cy_m0s8_usb__MEM_DATA250, CYREG_USBDEVv2_MEM_DATA250
.set USBFS_cy_m0s8_usb__MEM_DATA251, CYREG_USBDEVv2_MEM_DATA251
.set USBFS_cy_m0s8_usb__MEM_DATA252, CYREG_USBDEVv2_MEM_DATA252
.set USBFS_cy_m0s8_usb__MEM_DATA253, CYREG_USBDEVv2_MEM_DATA253
.set USBFS_cy_m0s8_usb__MEM_DATA254, CYREG_USBDEVv2_MEM_DATA254
.set USBFS_cy_m0s8_usb__MEM_DATA255, CYREG_USBDEVv2_MEM_DATA255
.set USBFS_cy_m0s8_usb__MEM_DATA256, CYREG_USBDEVv2_MEM_DATA256
.set USBFS_cy_m0s8_usb__MEM_DATA257, CYREG_USBDEVv2_MEM_DATA257
.set USBFS_cy_m0s8_usb__MEM_DATA258, CYREG_USBDEVv2_MEM_DATA258
.set USBFS_cy_m0s8_usb__MEM_DATA259, CYREG_USBDEVv2_MEM_DATA259
.set USBFS_cy_m0s8_usb__MEM_DATA26, CYREG_USBDEVv2_MEM_DATA26
.set USBFS_cy_m0s8_usb__MEM_DATA260, CYREG_USBDEVv2_MEM_DATA260
.set USBFS_cy_m0s8_usb__MEM_DATA261, CYREG_USBDEVv2_MEM_DATA261
.set USBFS_cy_m0s8_usb__MEM_DATA262, CYREG_USBDEVv2_MEM_DATA262
.set USBFS_cy_m0s8_usb__MEM_DATA263, CYREG_USBDEVv2_MEM_DATA263
.set USBFS_cy_m0s8_usb__MEM_DATA264, CYREG_USBDEVv2_MEM_DATA264
.set USBFS_cy_m0s8_usb__MEM_DATA265, CYREG_USBDEVv2_MEM_DATA265
.set USBFS_cy_m0s8_usb__MEM_DATA266, CYREG_USBDEVv2_MEM_DATA266
.set USBFS_cy_m0s8_usb__MEM_DATA267, CYREG_USBDEVv2_MEM_DATA267
.set USBFS_cy_m0s8_usb__MEM_DATA268, CYREG_USBDEVv2_MEM_DATA268
.set USBFS_cy_m0s8_usb__MEM_DATA269, CYREG_USBDEVv2_MEM_DATA269
.set USBFS_cy_m0s8_usb__MEM_DATA27, CYREG_USBDEVv2_MEM_DATA27
.set USBFS_cy_m0s8_usb__MEM_DATA270, CYREG_USBDEVv2_MEM_DATA270
.set USBFS_cy_m0s8_usb__MEM_DATA271, CYREG_USBDEVv2_MEM_DATA271
.set USBFS_cy_m0s8_usb__MEM_DATA272, CYREG_USBDEVv2_MEM_DATA272
.set USBFS_cy_m0s8_usb__MEM_DATA273, CYREG_USBDEVv2_MEM_DATA273
.set USBFS_cy_m0s8_usb__MEM_DATA274, CYREG_USBDEVv2_MEM_DATA274
.set USBFS_cy_m0s8_usb__MEM_DATA275, CYREG_USBDEVv2_MEM_DATA275
.set USBFS_cy_m0s8_usb__MEM_DATA276, CYREG_USBDEVv2_MEM_DATA276
.set USBFS_cy_m0s8_usb__MEM_DATA277, CYREG_USBDEVv2_MEM_DATA277
.set USBFS_cy_m0s8_usb__MEM_DATA278, CYREG_USBDEVv2_MEM_DATA278
.set USBFS_cy_m0s8_usb__MEM_DATA279, CYREG_USBDEVv2_MEM_DATA279
.set USBFS_cy_m0s8_usb__MEM_DATA28, CYREG_USBDEVv2_MEM_DATA28
.set USBFS_cy_m0s8_usb__MEM_DATA280, CYREG_USBDEVv2_MEM_DATA280
.set USBFS_cy_m0s8_usb__MEM_DATA281, CYREG_USBDEVv2_MEM_DATA281
.set USBFS_cy_m0s8_usb__MEM_DATA282, CYREG_USBDEVv2_MEM_DATA282
.set USBFS_cy_m0s8_usb__MEM_DATA283, CYREG_USBDEVv2_MEM_DATA283
.set USBFS_cy_m0s8_usb__MEM_DATA284, CYREG_USBDEVv2_MEM_DATA284
.set USBFS_cy_m0s8_usb__MEM_DATA285, CYREG_USBDEVv2_MEM_DATA285
.set USBFS_cy_m0s8_usb__MEM_DATA286, CYREG_USBDEVv2_MEM_DATA286
.set USBFS_cy_m0s8_usb__MEM_DATA287, CYREG_USBDEVv2_MEM_DATA287
.set USBFS_cy_m0s8_usb__MEM_DATA288, CYREG_USBDEVv2_MEM_DATA288
.set USBFS_cy_m0s8_usb__MEM_DATA289, CYREG_USBDEVv2_MEM_DATA289
.set USBFS_cy_m0s8_usb__MEM_DATA29, CYREG_USBDEVv2_MEM_DATA29
.set USBFS_cy_m0s8_usb__MEM_DATA290, CYREG_USBDEVv2_MEM_DATA290
.set USBFS_cy_m0s8_usb__MEM_DATA291, CYREG_USBDEVv2_MEM_DATA291
.set USBFS_cy_m0s8_usb__MEM_DATA292, CYREG_USBDEVv2_MEM_DATA292
.set USBFS_cy_m0s8_usb__MEM_DATA293, CYREG_USBDEVv2_MEM_DATA293
.set USBFS_cy_m0s8_usb__MEM_DATA294, CYREG_USBDEVv2_MEM_DATA294
.set USBFS_cy_m0s8_usb__MEM_DATA295, CYREG_USBDEVv2_MEM_DATA295
.set USBFS_cy_m0s8_usb__MEM_DATA296, CYREG_USBDEVv2_MEM_DATA296
.set USBFS_cy_m0s8_usb__MEM_DATA297, CYREG_USBDEVv2_MEM_DATA297
.set USBFS_cy_m0s8_usb__MEM_DATA298, CYREG_USBDEVv2_MEM_DATA298
.set USBFS_cy_m0s8_usb__MEM_DATA299, CYREG_USBDEVv2_MEM_DATA299
.set USBFS_cy_m0s8_usb__MEM_DATA3, CYREG_USBDEVv2_MEM_DATA3
.set USBFS_cy_m0s8_usb__MEM_DATA30, CYREG_USBDEVv2_MEM_DATA30
.set USBFS_cy_m0s8_usb__MEM_DATA300, CYREG_USBDEVv2_MEM_DATA300
.set USBFS_cy_m0s8_usb__MEM_DATA301, CYREG_USBDEVv2_MEM_DATA301
.set USBFS_cy_m0s8_usb__MEM_DATA302, CYREG_USBDEVv2_MEM_DATA302
.set USBFS_cy_m0s8_usb__MEM_DATA303, CYREG_USBDEVv2_MEM_DATA303
.set USBFS_cy_m0s8_usb__MEM_DATA304, CYREG_USBDEVv2_MEM_DATA304
.set USBFS_cy_m0s8_usb__MEM_DATA305, CYREG_USBDEVv2_MEM_DATA305
.set USBFS_cy_m0s8_usb__MEM_DATA306, CYREG_USBDEVv2_MEM_DATA306
.set USBFS_cy_m0s8_usb__MEM_DATA307, CYREG_USBDEVv2_MEM_DATA307
.set USBFS_cy_m0s8_usb__MEM_DATA308, CYREG_USBDEVv2_MEM_DATA308
.set USBFS_cy_m0s8_usb__MEM_DATA309, CYREG_USBDEVv2_MEM_DATA309
.set USBFS_cy_m0s8_usb__MEM_DATA31, CYREG_USBDEVv2_MEM_DATA31
.set USBFS_cy_m0s8_usb__MEM_DATA310, CYREG_USBDEVv2_MEM_DATA310
.set USBFS_cy_m0s8_usb__MEM_DATA311, CYREG_USBDEVv2_MEM_DATA311
.set USBFS_cy_m0s8_usb__MEM_DATA312, CYREG_USBDEVv2_MEM_DATA312
.set USBFS_cy_m0s8_usb__MEM_DATA313, CYREG_USBDEVv2_MEM_DATA313
.set USBFS_cy_m0s8_usb__MEM_DATA314, CYREG_USBDEVv2_MEM_DATA314
.set USBFS_cy_m0s8_usb__MEM_DATA315, CYREG_USBDEVv2_MEM_DATA315
.set USBFS_cy_m0s8_usb__MEM_DATA316, CYREG_USBDEVv2_MEM_DATA316
.set USBFS_cy_m0s8_usb__MEM_DATA317, CYREG_USBDEVv2_MEM_DATA317
.set USBFS_cy_m0s8_usb__MEM_DATA318, CYREG_USBDEVv2_MEM_DATA318
.set USBFS_cy_m0s8_usb__MEM_DATA319, CYREG_USBDEVv2_MEM_DATA319
.set USBFS_cy_m0s8_usb__MEM_DATA32, CYREG_USBDEVv2_MEM_DATA32
.set USBFS_cy_m0s8_usb__MEM_DATA320, CYREG_USBDEVv2_MEM_DATA320
.set USBFS_cy_m0s8_usb__MEM_DATA321, CYREG_USBDEVv2_MEM_DATA321
.set USBFS_cy_m0s8_usb__MEM_DATA322, CYREG_USBDEVv2_MEM_DATA322
.set USBFS_cy_m0s8_usb__MEM_DATA323, CYREG_USBDEVv2_MEM_DATA323
.set USBFS_cy_m0s8_usb__MEM_DATA324, CYREG_USBDEVv2_MEM_DATA324
.set USBFS_cy_m0s8_usb__MEM_DATA325, CYREG_USBDEVv2_MEM_DATA325
.set USBFS_cy_m0s8_usb__MEM_DATA326, CYREG_USBDEVv2_MEM_DATA326
.set USBFS_cy_m0s8_usb__MEM_DATA327, CYREG_USBDEVv2_MEM_DATA327
.set USBFS_cy_m0s8_usb__MEM_DATA328, CYREG_USBDEVv2_MEM_DATA328
.set USBFS_cy_m0s8_usb__MEM_DATA329, CYREG_USBDEVv2_MEM_DATA329
.set USBFS_cy_m0s8_usb__MEM_DATA33, CYREG_USBDEVv2_MEM_DATA33
.set USBFS_cy_m0s8_usb__MEM_DATA330, CYREG_USBDEVv2_MEM_DATA330
.set USBFS_cy_m0s8_usb__MEM_DATA331, CYREG_USBDEVv2_MEM_DATA331
.set USBFS_cy_m0s8_usb__MEM_DATA332, CYREG_USBDEVv2_MEM_DATA332
.set USBFS_cy_m0s8_usb__MEM_DATA333, CYREG_USBDEVv2_MEM_DATA333
.set USBFS_cy_m0s8_usb__MEM_DATA334, CYREG_USBDEVv2_MEM_DATA334
.set USBFS_cy_m0s8_usb__MEM_DATA335, CYREG_USBDEVv2_MEM_DATA335
.set USBFS_cy_m0s8_usb__MEM_DATA336, CYREG_USBDEVv2_MEM_DATA336
.set USBFS_cy_m0s8_usb__MEM_DATA337, CYREG_USBDEVv2_MEM_DATA337
.set USBFS_cy_m0s8_usb__MEM_DATA338, CYREG_USBDEVv2_MEM_DATA338
.set USBFS_cy_m0s8_usb__MEM_DATA339, CYREG_USBDEVv2_MEM_DATA339
.set USBFS_cy_m0s8_usb__MEM_DATA34, CYREG_USBDEVv2_MEM_DATA34
.set USBFS_cy_m0s8_usb__MEM_DATA340, CYREG_USBDEVv2_MEM_DATA340
.set USBFS_cy_m0s8_usb__MEM_DATA341, CYREG_USBDEVv2_MEM_DATA341
.set USBFS_cy_m0s8_usb__MEM_DATA342, CYREG_USBDEVv2_MEM_DATA342
.set USBFS_cy_m0s8_usb__MEM_DATA343, CYREG_USBDEVv2_MEM_DATA343
.set USBFS_cy_m0s8_usb__MEM_DATA344, CYREG_USBDEVv2_MEM_DATA344
.set USBFS_cy_m0s8_usb__MEM_DATA345, CYREG_USBDEVv2_MEM_DATA345
.set USBFS_cy_m0s8_usb__MEM_DATA346, CYREG_USBDEVv2_MEM_DATA346
.set USBFS_cy_m0s8_usb__MEM_DATA347, CYREG_USBDEVv2_MEM_DATA347
.set USBFS_cy_m0s8_usb__MEM_DATA348, CYREG_USBDEVv2_MEM_DATA348
.set USBFS_cy_m0s8_usb__MEM_DATA349, CYREG_USBDEVv2_MEM_DATA349
.set USBFS_cy_m0s8_usb__MEM_DATA35, CYREG_USBDEVv2_MEM_DATA35
.set USBFS_cy_m0s8_usb__MEM_DATA350, CYREG_USBDEVv2_MEM_DATA350
.set USBFS_cy_m0s8_usb__MEM_DATA351, CYREG_USBDEVv2_MEM_DATA351
.set USBFS_cy_m0s8_usb__MEM_DATA352, CYREG_USBDEVv2_MEM_DATA352
.set USBFS_cy_m0s8_usb__MEM_DATA353, CYREG_USBDEVv2_MEM_DATA353
.set USBFS_cy_m0s8_usb__MEM_DATA354, CYREG_USBDEVv2_MEM_DATA354
.set USBFS_cy_m0s8_usb__MEM_DATA355, CYREG_USBDEVv2_MEM_DATA355
.set USBFS_cy_m0s8_usb__MEM_DATA356, CYREG_USBDEVv2_MEM_DATA356
.set USBFS_cy_m0s8_usb__MEM_DATA357, CYREG_USBDEVv2_MEM_DATA357
.set USBFS_cy_m0s8_usb__MEM_DATA358, CYREG_USBDEVv2_MEM_DATA358
.set USBFS_cy_m0s8_usb__MEM_DATA359, CYREG_USBDEVv2_MEM_DATA359
.set USBFS_cy_m0s8_usb__MEM_DATA36, CYREG_USBDEVv2_MEM_DATA36
.set USBFS_cy_m0s8_usb__MEM_DATA360, CYREG_USBDEVv2_MEM_DATA360
.set USBFS_cy_m0s8_usb__MEM_DATA361, CYREG_USBDEVv2_MEM_DATA361
.set USBFS_cy_m0s8_usb__MEM_DATA362, CYREG_USBDEVv2_MEM_DATA362
.set USBFS_cy_m0s8_usb__MEM_DATA363, CYREG_USBDEVv2_MEM_DATA363
.set USBFS_cy_m0s8_usb__MEM_DATA364, CYREG_USBDEVv2_MEM_DATA364
.set USBFS_cy_m0s8_usb__MEM_DATA365, CYREG_USBDEVv2_MEM_DATA365
.set USBFS_cy_m0s8_usb__MEM_DATA366, CYREG_USBDEVv2_MEM_DATA366
.set USBFS_cy_m0s8_usb__MEM_DATA367, CYREG_USBDEVv2_MEM_DATA367
.set USBFS_cy_m0s8_usb__MEM_DATA368, CYREG_USBDEVv2_MEM_DATA368
.set USBFS_cy_m0s8_usb__MEM_DATA369, CYREG_USBDEVv2_MEM_DATA369
.set USBFS_cy_m0s8_usb__MEM_DATA37, CYREG_USBDEVv2_MEM_DATA37
.set USBFS_cy_m0s8_usb__MEM_DATA370, CYREG_USBDEVv2_MEM_DATA370
.set USBFS_cy_m0s8_usb__MEM_DATA371, CYREG_USBDEVv2_MEM_DATA371
.set USBFS_cy_m0s8_usb__MEM_DATA372, CYREG_USBDEVv2_MEM_DATA372
.set USBFS_cy_m0s8_usb__MEM_DATA373, CYREG_USBDEVv2_MEM_DATA373
.set USBFS_cy_m0s8_usb__MEM_DATA374, CYREG_USBDEVv2_MEM_DATA374
.set USBFS_cy_m0s8_usb__MEM_DATA375, CYREG_USBDEVv2_MEM_DATA375
.set USBFS_cy_m0s8_usb__MEM_DATA376, CYREG_USBDEVv2_MEM_DATA376
.set USBFS_cy_m0s8_usb__MEM_DATA377, CYREG_USBDEVv2_MEM_DATA377
.set USBFS_cy_m0s8_usb__MEM_DATA378, CYREG_USBDEVv2_MEM_DATA378
.set USBFS_cy_m0s8_usb__MEM_DATA379, CYREG_USBDEVv2_MEM_DATA379
.set USBFS_cy_m0s8_usb__MEM_DATA38, CYREG_USBDEVv2_MEM_DATA38
.set USBFS_cy_m0s8_usb__MEM_DATA380, CYREG_USBDEVv2_MEM_DATA380
.set USBFS_cy_m0s8_usb__MEM_DATA381, CYREG_USBDEVv2_MEM_DATA381
.set USBFS_cy_m0s8_usb__MEM_DATA382, CYREG_USBDEVv2_MEM_DATA382
.set USBFS_cy_m0s8_usb__MEM_DATA383, CYREG_USBDEVv2_MEM_DATA383
.set USBFS_cy_m0s8_usb__MEM_DATA384, CYREG_USBDEVv2_MEM_DATA384
.set USBFS_cy_m0s8_usb__MEM_DATA385, CYREG_USBDEVv2_MEM_DATA385
.set USBFS_cy_m0s8_usb__MEM_DATA386, CYREG_USBDEVv2_MEM_DATA386
.set USBFS_cy_m0s8_usb__MEM_DATA387, CYREG_USBDEVv2_MEM_DATA387
.set USBFS_cy_m0s8_usb__MEM_DATA388, CYREG_USBDEVv2_MEM_DATA388
.set USBFS_cy_m0s8_usb__MEM_DATA389, CYREG_USBDEVv2_MEM_DATA389
.set USBFS_cy_m0s8_usb__MEM_DATA39, CYREG_USBDEVv2_MEM_DATA39
.set USBFS_cy_m0s8_usb__MEM_DATA390, CYREG_USBDEVv2_MEM_DATA390
.set USBFS_cy_m0s8_usb__MEM_DATA391, CYREG_USBDEVv2_MEM_DATA391
.set USBFS_cy_m0s8_usb__MEM_DATA392, CYREG_USBDEVv2_MEM_DATA392
.set USBFS_cy_m0s8_usb__MEM_DATA393, CYREG_USBDEVv2_MEM_DATA393
.set USBFS_cy_m0s8_usb__MEM_DATA394, CYREG_USBDEVv2_MEM_DATA394
.set USBFS_cy_m0s8_usb__MEM_DATA395, CYREG_USBDEVv2_MEM_DATA395
.set USBFS_cy_m0s8_usb__MEM_DATA396, CYREG_USBDEVv2_MEM_DATA396
.set USBFS_cy_m0s8_usb__MEM_DATA397, CYREG_USBDEVv2_MEM_DATA397
.set USBFS_cy_m0s8_usb__MEM_DATA398, CYREG_USBDEVv2_MEM_DATA398
.set USBFS_cy_m0s8_usb__MEM_DATA399, CYREG_USBDEVv2_MEM_DATA399
.set USBFS_cy_m0s8_usb__MEM_DATA4, CYREG_USBDEVv2_MEM_DATA4
.set USBFS_cy_m0s8_usb__MEM_DATA40, CYREG_USBDEVv2_MEM_DATA40
.set USBFS_cy_m0s8_usb__MEM_DATA400, CYREG_USBDEVv2_MEM_DATA400
.set USBFS_cy_m0s8_usb__MEM_DATA401, CYREG_USBDEVv2_MEM_DATA401
.set USBFS_cy_m0s8_usb__MEM_DATA402, CYREG_USBDEVv2_MEM_DATA402
.set USBFS_cy_m0s8_usb__MEM_DATA403, CYREG_USBDEVv2_MEM_DATA403
.set USBFS_cy_m0s8_usb__MEM_DATA404, CYREG_USBDEVv2_MEM_DATA404
.set USBFS_cy_m0s8_usb__MEM_DATA405, CYREG_USBDEVv2_MEM_DATA405
.set USBFS_cy_m0s8_usb__MEM_DATA406, CYREG_USBDEVv2_MEM_DATA406
.set USBFS_cy_m0s8_usb__MEM_DATA407, CYREG_USBDEVv2_MEM_DATA407
.set USBFS_cy_m0s8_usb__MEM_DATA408, CYREG_USBDEVv2_MEM_DATA408
.set USBFS_cy_m0s8_usb__MEM_DATA409, CYREG_USBDEVv2_MEM_DATA409
.set USBFS_cy_m0s8_usb__MEM_DATA41, CYREG_USBDEVv2_MEM_DATA41
.set USBFS_cy_m0s8_usb__MEM_DATA410, CYREG_USBDEVv2_MEM_DATA410
.set USBFS_cy_m0s8_usb__MEM_DATA411, CYREG_USBDEVv2_MEM_DATA411
.set USBFS_cy_m0s8_usb__MEM_DATA412, CYREG_USBDEVv2_MEM_DATA412
.set USBFS_cy_m0s8_usb__MEM_DATA413, CYREG_USBDEVv2_MEM_DATA413
.set USBFS_cy_m0s8_usb__MEM_DATA414, CYREG_USBDEVv2_MEM_DATA414
.set USBFS_cy_m0s8_usb__MEM_DATA415, CYREG_USBDEVv2_MEM_DATA415
.set USBFS_cy_m0s8_usb__MEM_DATA416, CYREG_USBDEVv2_MEM_DATA416
.set USBFS_cy_m0s8_usb__MEM_DATA417, CYREG_USBDEVv2_MEM_DATA417
.set USBFS_cy_m0s8_usb__MEM_DATA418, CYREG_USBDEVv2_MEM_DATA418
.set USBFS_cy_m0s8_usb__MEM_DATA419, CYREG_USBDEVv2_MEM_DATA419
.set USBFS_cy_m0s8_usb__MEM_DATA42, CYREG_USBDEVv2_MEM_DATA42
.set USBFS_cy_m0s8_usb__MEM_DATA420, CYREG_USBDEVv2_MEM_DATA420
.set USBFS_cy_m0s8_usb__MEM_DATA421, CYREG_USBDEVv2_MEM_DATA421
.set USBFS_cy_m0s8_usb__MEM_DATA422, CYREG_USBDEVv2_MEM_DATA422
.set USBFS_cy_m0s8_usb__MEM_DATA423, CYREG_USBDEVv2_MEM_DATA423
.set USBFS_cy_m0s8_usb__MEM_DATA424, CYREG_USBDEVv2_MEM_DATA424
.set USBFS_cy_m0s8_usb__MEM_DATA425, CYREG_USBDEVv2_MEM_DATA425
.set USBFS_cy_m0s8_usb__MEM_DATA426, CYREG_USBDEVv2_MEM_DATA426
.set USBFS_cy_m0s8_usb__MEM_DATA427, CYREG_USBDEVv2_MEM_DATA427
.set USBFS_cy_m0s8_usb__MEM_DATA428, CYREG_USBDEVv2_MEM_DATA428
.set USBFS_cy_m0s8_usb__MEM_DATA429, CYREG_USBDEVv2_MEM_DATA429
.set USBFS_cy_m0s8_usb__MEM_DATA43, CYREG_USBDEVv2_MEM_DATA43
.set USBFS_cy_m0s8_usb__MEM_DATA430, CYREG_USBDEVv2_MEM_DATA430
.set USBFS_cy_m0s8_usb__MEM_DATA431, CYREG_USBDEVv2_MEM_DATA431
.set USBFS_cy_m0s8_usb__MEM_DATA432, CYREG_USBDEVv2_MEM_DATA432
.set USBFS_cy_m0s8_usb__MEM_DATA433, CYREG_USBDEVv2_MEM_DATA433
.set USBFS_cy_m0s8_usb__MEM_DATA434, CYREG_USBDEVv2_MEM_DATA434
.set USBFS_cy_m0s8_usb__MEM_DATA435, CYREG_USBDEVv2_MEM_DATA435
.set USBFS_cy_m0s8_usb__MEM_DATA436, CYREG_USBDEVv2_MEM_DATA436
.set USBFS_cy_m0s8_usb__MEM_DATA437, CYREG_USBDEVv2_MEM_DATA437
.set USBFS_cy_m0s8_usb__MEM_DATA438, CYREG_USBDEVv2_MEM_DATA438
.set USBFS_cy_m0s8_usb__MEM_DATA439, CYREG_USBDEVv2_MEM_DATA439
.set USBFS_cy_m0s8_usb__MEM_DATA44, CYREG_USBDEVv2_MEM_DATA44
.set USBFS_cy_m0s8_usb__MEM_DATA440, CYREG_USBDEVv2_MEM_DATA440
.set USBFS_cy_m0s8_usb__MEM_DATA441, CYREG_USBDEVv2_MEM_DATA441
.set USBFS_cy_m0s8_usb__MEM_DATA442, CYREG_USBDEVv2_MEM_DATA442
.set USBFS_cy_m0s8_usb__MEM_DATA443, CYREG_USBDEVv2_MEM_DATA443
.set USBFS_cy_m0s8_usb__MEM_DATA444, CYREG_USBDEVv2_MEM_DATA444
.set USBFS_cy_m0s8_usb__MEM_DATA445, CYREG_USBDEVv2_MEM_DATA445
.set USBFS_cy_m0s8_usb__MEM_DATA446, CYREG_USBDEVv2_MEM_DATA446
.set USBFS_cy_m0s8_usb__MEM_DATA447, CYREG_USBDEVv2_MEM_DATA447
.set USBFS_cy_m0s8_usb__MEM_DATA448, CYREG_USBDEVv2_MEM_DATA448
.set USBFS_cy_m0s8_usb__MEM_DATA449, CYREG_USBDEVv2_MEM_DATA449
.set USBFS_cy_m0s8_usb__MEM_DATA45, CYREG_USBDEVv2_MEM_DATA45
.set USBFS_cy_m0s8_usb__MEM_DATA450, CYREG_USBDEVv2_MEM_DATA450
.set USBFS_cy_m0s8_usb__MEM_DATA451, CYREG_USBDEVv2_MEM_DATA451
.set USBFS_cy_m0s8_usb__MEM_DATA452, CYREG_USBDEVv2_MEM_DATA452
.set USBFS_cy_m0s8_usb__MEM_DATA453, CYREG_USBDEVv2_MEM_DATA453
.set USBFS_cy_m0s8_usb__MEM_DATA454, CYREG_USBDEVv2_MEM_DATA454
.set USBFS_cy_m0s8_usb__MEM_DATA455, CYREG_USBDEVv2_MEM_DATA455
.set USBFS_cy_m0s8_usb__MEM_DATA456, CYREG_USBDEVv2_MEM_DATA456
.set USBFS_cy_m0s8_usb__MEM_DATA457, CYREG_USBDEVv2_MEM_DATA457
.set USBFS_cy_m0s8_usb__MEM_DATA458, CYREG_USBDEVv2_MEM_DATA458
.set USBFS_cy_m0s8_usb__MEM_DATA459, CYREG_USBDEVv2_MEM_DATA459
.set USBFS_cy_m0s8_usb__MEM_DATA46, CYREG_USBDEVv2_MEM_DATA46
.set USBFS_cy_m0s8_usb__MEM_DATA460, CYREG_USBDEVv2_MEM_DATA460
.set USBFS_cy_m0s8_usb__MEM_DATA461, CYREG_USBDEVv2_MEM_DATA461
.set USBFS_cy_m0s8_usb__MEM_DATA462, CYREG_USBDEVv2_MEM_DATA462
.set USBFS_cy_m0s8_usb__MEM_DATA463, CYREG_USBDEVv2_MEM_DATA463
.set USBFS_cy_m0s8_usb__MEM_DATA464, CYREG_USBDEVv2_MEM_DATA464
.set USBFS_cy_m0s8_usb__MEM_DATA465, CYREG_USBDEVv2_MEM_DATA465
.set USBFS_cy_m0s8_usb__MEM_DATA466, CYREG_USBDEVv2_MEM_DATA466
.set USBFS_cy_m0s8_usb__MEM_DATA467, CYREG_USBDEVv2_MEM_DATA467
.set USBFS_cy_m0s8_usb__MEM_DATA468, CYREG_USBDEVv2_MEM_DATA468
.set USBFS_cy_m0s8_usb__MEM_DATA469, CYREG_USBDEVv2_MEM_DATA469
.set USBFS_cy_m0s8_usb__MEM_DATA47, CYREG_USBDEVv2_MEM_DATA47
.set USBFS_cy_m0s8_usb__MEM_DATA470, CYREG_USBDEVv2_MEM_DATA470
.set USBFS_cy_m0s8_usb__MEM_DATA471, CYREG_USBDEVv2_MEM_DATA471
.set USBFS_cy_m0s8_usb__MEM_DATA472, CYREG_USBDEVv2_MEM_DATA472
.set USBFS_cy_m0s8_usb__MEM_DATA473, CYREG_USBDEVv2_MEM_DATA473
.set USBFS_cy_m0s8_usb__MEM_DATA474, CYREG_USBDEVv2_MEM_DATA474
.set USBFS_cy_m0s8_usb__MEM_DATA475, CYREG_USBDEVv2_MEM_DATA475
.set USBFS_cy_m0s8_usb__MEM_DATA476, CYREG_USBDEVv2_MEM_DATA476
.set USBFS_cy_m0s8_usb__MEM_DATA477, CYREG_USBDEVv2_MEM_DATA477
.set USBFS_cy_m0s8_usb__MEM_DATA478, CYREG_USBDEVv2_MEM_DATA478
.set USBFS_cy_m0s8_usb__MEM_DATA479, CYREG_USBDEVv2_MEM_DATA479
.set USBFS_cy_m0s8_usb__MEM_DATA48, CYREG_USBDEVv2_MEM_DATA48
.set USBFS_cy_m0s8_usb__MEM_DATA480, CYREG_USBDEVv2_MEM_DATA480
.set USBFS_cy_m0s8_usb__MEM_DATA481, CYREG_USBDEVv2_MEM_DATA481
.set USBFS_cy_m0s8_usb__MEM_DATA482, CYREG_USBDEVv2_MEM_DATA482
.set USBFS_cy_m0s8_usb__MEM_DATA483, CYREG_USBDEVv2_MEM_DATA483
.set USBFS_cy_m0s8_usb__MEM_DATA484, CYREG_USBDEVv2_MEM_DATA484
.set USBFS_cy_m0s8_usb__MEM_DATA485, CYREG_USBDEVv2_MEM_DATA485
.set USBFS_cy_m0s8_usb__MEM_DATA486, CYREG_USBDEVv2_MEM_DATA486
.set USBFS_cy_m0s8_usb__MEM_DATA487, CYREG_USBDEVv2_MEM_DATA487
.set USBFS_cy_m0s8_usb__MEM_DATA488, CYREG_USBDEVv2_MEM_DATA488
.set USBFS_cy_m0s8_usb__MEM_DATA489, CYREG_USBDEVv2_MEM_DATA489
.set USBFS_cy_m0s8_usb__MEM_DATA49, CYREG_USBDEVv2_MEM_DATA49
.set USBFS_cy_m0s8_usb__MEM_DATA490, CYREG_USBDEVv2_MEM_DATA490
.set USBFS_cy_m0s8_usb__MEM_DATA491, CYREG_USBDEVv2_MEM_DATA491
.set USBFS_cy_m0s8_usb__MEM_DATA492, CYREG_USBDEVv2_MEM_DATA492
.set USBFS_cy_m0s8_usb__MEM_DATA493, CYREG_USBDEVv2_MEM_DATA493
.set USBFS_cy_m0s8_usb__MEM_DATA494, CYREG_USBDEVv2_MEM_DATA494
.set USBFS_cy_m0s8_usb__MEM_DATA495, CYREG_USBDEVv2_MEM_DATA495
.set USBFS_cy_m0s8_usb__MEM_DATA496, CYREG_USBDEVv2_MEM_DATA496
.set USBFS_cy_m0s8_usb__MEM_DATA497, CYREG_USBDEVv2_MEM_DATA497
.set USBFS_cy_m0s8_usb__MEM_DATA498, CYREG_USBDEVv2_MEM_DATA498
.set USBFS_cy_m0s8_usb__MEM_DATA499, CYREG_USBDEVv2_MEM_DATA499
.set USBFS_cy_m0s8_usb__MEM_DATA5, CYREG_USBDEVv2_MEM_DATA5
.set USBFS_cy_m0s8_usb__MEM_DATA50, CYREG_USBDEVv2_MEM_DATA50
.set USBFS_cy_m0s8_usb__MEM_DATA500, CYREG_USBDEVv2_MEM_DATA500
.set USBFS_cy_m0s8_usb__MEM_DATA501, CYREG_USBDEVv2_MEM_DATA501
.set USBFS_cy_m0s8_usb__MEM_DATA502, CYREG_USBDEVv2_MEM_DATA502
.set USBFS_cy_m0s8_usb__MEM_DATA503, CYREG_USBDEVv2_MEM_DATA503
.set USBFS_cy_m0s8_usb__MEM_DATA504, CYREG_USBDEVv2_MEM_DATA504
.set USBFS_cy_m0s8_usb__MEM_DATA505, CYREG_USBDEVv2_MEM_DATA505
.set USBFS_cy_m0s8_usb__MEM_DATA506, CYREG_USBDEVv2_MEM_DATA506
.set USBFS_cy_m0s8_usb__MEM_DATA507, CYREG_USBDEVv2_MEM_DATA507
.set USBFS_cy_m0s8_usb__MEM_DATA508, CYREG_USBDEVv2_MEM_DATA508
.set USBFS_cy_m0s8_usb__MEM_DATA509, CYREG_USBDEVv2_MEM_DATA509
.set USBFS_cy_m0s8_usb__MEM_DATA51, CYREG_USBDEVv2_MEM_DATA51
.set USBFS_cy_m0s8_usb__MEM_DATA510, CYREG_USBDEVv2_MEM_DATA510
.set USBFS_cy_m0s8_usb__MEM_DATA511, CYREG_USBDEVv2_MEM_DATA511
.set USBFS_cy_m0s8_usb__MEM_DATA52, CYREG_USBDEVv2_MEM_DATA52
.set USBFS_cy_m0s8_usb__MEM_DATA53, CYREG_USBDEVv2_MEM_DATA53
.set USBFS_cy_m0s8_usb__MEM_DATA54, CYREG_USBDEVv2_MEM_DATA54
.set USBFS_cy_m0s8_usb__MEM_DATA55, CYREG_USBDEVv2_MEM_DATA55
.set USBFS_cy_m0s8_usb__MEM_DATA56, CYREG_USBDEVv2_MEM_DATA56
.set USBFS_cy_m0s8_usb__MEM_DATA57, CYREG_USBDEVv2_MEM_DATA57
.set USBFS_cy_m0s8_usb__MEM_DATA58, CYREG_USBDEVv2_MEM_DATA58
.set USBFS_cy_m0s8_usb__MEM_DATA59, CYREG_USBDEVv2_MEM_DATA59
.set USBFS_cy_m0s8_usb__MEM_DATA6, CYREG_USBDEVv2_MEM_DATA6
.set USBFS_cy_m0s8_usb__MEM_DATA60, CYREG_USBDEVv2_MEM_DATA60
.set USBFS_cy_m0s8_usb__MEM_DATA61, CYREG_USBDEVv2_MEM_DATA61
.set USBFS_cy_m0s8_usb__MEM_DATA62, CYREG_USBDEVv2_MEM_DATA62
.set USBFS_cy_m0s8_usb__MEM_DATA63, CYREG_USBDEVv2_MEM_DATA63
.set USBFS_cy_m0s8_usb__MEM_DATA64, CYREG_USBDEVv2_MEM_DATA64
.set USBFS_cy_m0s8_usb__MEM_DATA65, CYREG_USBDEVv2_MEM_DATA65
.set USBFS_cy_m0s8_usb__MEM_DATA66, CYREG_USBDEVv2_MEM_DATA66
.set USBFS_cy_m0s8_usb__MEM_DATA67, CYREG_USBDEVv2_MEM_DATA67
.set USBFS_cy_m0s8_usb__MEM_DATA68, CYREG_USBDEVv2_MEM_DATA68
.set USBFS_cy_m0s8_usb__MEM_DATA69, CYREG_USBDEVv2_MEM_DATA69
.set USBFS_cy_m0s8_usb__MEM_DATA7, CYREG_USBDEVv2_MEM_DATA7
.set USBFS_cy_m0s8_usb__MEM_DATA70, CYREG_USBDEVv2_MEM_DATA70
.set USBFS_cy_m0s8_usb__MEM_DATA71, CYREG_USBDEVv2_MEM_DATA71
.set USBFS_cy_m0s8_usb__MEM_DATA72, CYREG_USBDEVv2_MEM_DATA72
.set USBFS_cy_m0s8_usb__MEM_DATA73, CYREG_USBDEVv2_MEM_DATA73
.set USBFS_cy_m0s8_usb__MEM_DATA74, CYREG_USBDEVv2_MEM_DATA74
.set USBFS_cy_m0s8_usb__MEM_DATA75, CYREG_USBDEVv2_MEM_DATA75
.set USBFS_cy_m0s8_usb__MEM_DATA76, CYREG_USBDEVv2_MEM_DATA76
.set USBFS_cy_m0s8_usb__MEM_DATA77, CYREG_USBDEVv2_MEM_DATA77
.set USBFS_cy_m0s8_usb__MEM_DATA78, CYREG_USBDEVv2_MEM_DATA78
.set USBFS_cy_m0s8_usb__MEM_DATA79, CYREG_USBDEVv2_MEM_DATA79
.set USBFS_cy_m0s8_usb__MEM_DATA8, CYREG_USBDEVv2_MEM_DATA8
.set USBFS_cy_m0s8_usb__MEM_DATA80, CYREG_USBDEVv2_MEM_DATA80
.set USBFS_cy_m0s8_usb__MEM_DATA81, CYREG_USBDEVv2_MEM_DATA81
.set USBFS_cy_m0s8_usb__MEM_DATA82, CYREG_USBDEVv2_MEM_DATA82
.set USBFS_cy_m0s8_usb__MEM_DATA83, CYREG_USBDEVv2_MEM_DATA83
.set USBFS_cy_m0s8_usb__MEM_DATA84, CYREG_USBDEVv2_MEM_DATA84
.set USBFS_cy_m0s8_usb__MEM_DATA85, CYREG_USBDEVv2_MEM_DATA85
.set USBFS_cy_m0s8_usb__MEM_DATA86, CYREG_USBDEVv2_MEM_DATA86
.set USBFS_cy_m0s8_usb__MEM_DATA87, CYREG_USBDEVv2_MEM_DATA87
.set USBFS_cy_m0s8_usb__MEM_DATA88, CYREG_USBDEVv2_MEM_DATA88
.set USBFS_cy_m0s8_usb__MEM_DATA89, CYREG_USBDEVv2_MEM_DATA89
.set USBFS_cy_m0s8_usb__MEM_DATA9, CYREG_USBDEVv2_MEM_DATA9
.set USBFS_cy_m0s8_usb__MEM_DATA90, CYREG_USBDEVv2_MEM_DATA90
.set USBFS_cy_m0s8_usb__MEM_DATA91, CYREG_USBDEVv2_MEM_DATA91
.set USBFS_cy_m0s8_usb__MEM_DATA92, CYREG_USBDEVv2_MEM_DATA92
.set USBFS_cy_m0s8_usb__MEM_DATA93, CYREG_USBDEVv2_MEM_DATA93
.set USBFS_cy_m0s8_usb__MEM_DATA94, CYREG_USBDEVv2_MEM_DATA94
.set USBFS_cy_m0s8_usb__MEM_DATA95, CYREG_USBDEVv2_MEM_DATA95
.set USBFS_cy_m0s8_usb__MEM_DATA96, CYREG_USBDEVv2_MEM_DATA96
.set USBFS_cy_m0s8_usb__MEM_DATA97, CYREG_USBDEVv2_MEM_DATA97
.set USBFS_cy_m0s8_usb__MEM_DATA98, CYREG_USBDEVv2_MEM_DATA98
.set USBFS_cy_m0s8_usb__MEM_DATA99, CYREG_USBDEVv2_MEM_DATA99
.set USBFS_cy_m0s8_usb__OSCLK_DR0, CYREG_USBDEVv2_OSCLK_DR0
.set USBFS_cy_m0s8_usb__OSCLK_DR1, CYREG_USBDEVv2_OSCLK_DR1
.set USBFS_cy_m0s8_usb__OSCLK_DR16, CYREG_USBDEVv2_OSCLK_DR16
.set USBFS_cy_m0s8_usb__SIE_EP_INT_EN, CYREG_USBDEVv2_SIE_EP_INT_EN
.set USBFS_cy_m0s8_usb__SIE_EP_INT_SR, CYREG_USBDEVv2_SIE_EP_INT_SR
.set USBFS_cy_m0s8_usb__SIE_EP1_CNT0, CYREG_USBDEVv2_SIE_EP1_CNT0
.set USBFS_cy_m0s8_usb__SIE_EP1_CNT1, CYREG_USBDEVv2_SIE_EP1_CNT1
.set USBFS_cy_m0s8_usb__SIE_EP1_CR0, CYREG_USBDEVv2_SIE_EP1_CR0
.set USBFS_cy_m0s8_usb__SIE_EP2_CNT0, CYREG_USBDEVv2_SIE_EP2_CNT0
.set USBFS_cy_m0s8_usb__SIE_EP2_CNT1, CYREG_USBDEVv2_SIE_EP2_CNT1
.set USBFS_cy_m0s8_usb__SIE_EP2_CR0, CYREG_USBDEVv2_SIE_EP2_CR0
.set USBFS_cy_m0s8_usb__SIE_EP3_CNT0, CYREG_USBDEVv2_SIE_EP3_CNT0
.set USBFS_cy_m0s8_usb__SIE_EP3_CNT1, CYREG_USBDEVv2_SIE_EP3_CNT1
.set USBFS_cy_m0s8_usb__SIE_EP3_CR0, CYREG_USBDEVv2_SIE_EP3_CR0
.set USBFS_cy_m0s8_usb__SIE_EP4_CNT0, CYREG_USBDEVv2_SIE_EP4_CNT0
.set USBFS_cy_m0s8_usb__SIE_EP4_CNT1, CYREG_USBDEVv2_SIE_EP4_CNT1
.set USBFS_cy_m0s8_usb__SIE_EP4_CR0, CYREG_USBDEVv2_SIE_EP4_CR0
.set USBFS_cy_m0s8_usb__SIE_EP5_CNT0, CYREG_USBDEVv2_SIE_EP5_CNT0
.set USBFS_cy_m0s8_usb__SIE_EP5_CNT1, CYREG_USBDEVv2_SIE_EP5_CNT1
.set USBFS_cy_m0s8_usb__SIE_EP5_CR0, CYREG_USBDEVv2_SIE_EP5_CR0
.set USBFS_cy_m0s8_usb__SIE_EP6_CNT0, CYREG_USBDEVv2_SIE_EP6_CNT0
.set USBFS_cy_m0s8_usb__SIE_EP6_CNT1, CYREG_USBDEVv2_SIE_EP6_CNT1
.set USBFS_cy_m0s8_usb__SIE_EP6_CR0, CYREG_USBDEVv2_SIE_EP6_CR0
.set USBFS_cy_m0s8_usb__SIE_EP7_CNT0, CYREG_USBDEVv2_SIE_EP7_CNT0
.set USBFS_cy_m0s8_usb__SIE_EP7_CNT1, CYREG_USBDEVv2_SIE_EP7_CNT1
.set USBFS_cy_m0s8_usb__SIE_EP7_CR0, CYREG_USBDEVv2_SIE_EP7_CR0
.set USBFS_cy_m0s8_usb__SIE_EP8_CNT0, CYREG_USBDEVv2_SIE_EP8_CNT0
.set USBFS_cy_m0s8_usb__SIE_EP8_CNT1, CYREG_USBDEVv2_SIE_EP8_CNT1
.set USBFS_cy_m0s8_usb__SIE_EP8_CR0, CYREG_USBDEVv2_SIE_EP8_CR0
.set USBFS_cy_m0s8_usb__SOF0, CYREG_USBDEVv2_SOF0
.set USBFS_cy_m0s8_usb__SOF1, CYREG_USBDEVv2_SOF1
.set USBFS_cy_m0s8_usb__SOF16, CYREG_USBDEVv2_SOF16
.set USBFS_cy_m0s8_usb__USB_CHGDET_CTRL, CYREG_USBDEVv2_USB_CHGDET_CTRL
.set USBFS_cy_m0s8_usb__USB_CHGDET_TRIM, CYREG_USBDEVv2_USB_CHGDET_TRIM
.set USBFS_cy_m0s8_usb__USB_CLK_EN, CYREG_USBDEVv2_USB_CLK_EN
.set USBFS_cy_m0s8_usb__USB_DFT_CTRL, CYREG_USBDEVv2_USB_DFT_CTRL
.set USBFS_cy_m0s8_usb__USB_FLOW_CTRL, CYREG_USBDEVv2_USB_FLOW_CTRL
.set USBFS_cy_m0s8_usb__USB_INTR_CAUSE_HI, CYREG_USBDEVv2_USB_INTR_CAUSE_HI
.set USBFS_cy_m0s8_usb__USB_INTR_CAUSE_LO, CYREG_USBDEVv2_USB_INTR_CAUSE_LO
.set USBFS_cy_m0s8_usb__USB_INTR_CAUSE_MED, CYREG_USBDEVv2_USB_INTR_CAUSE_MED
.set USBFS_cy_m0s8_usb__USB_INTR_LVL_SEL, CYREG_USBDEVv2_USB_INTR_LVL_SEL
.set USBFS_cy_m0s8_usb__USB_INTR_SIE, CYREG_USBDEVv2_USB_INTR_SIE
.set USBFS_cy_m0s8_usb__USB_INTR_SIE_MASK, CYREG_USBDEVv2_USB_INTR_SIE_MASK
.set USBFS_cy_m0s8_usb__USB_INTR_SIE_MASKED, CYREG_USBDEVv2_USB_INTR_SIE_MASKED
.set USBFS_cy_m0s8_usb__USB_INTR_SIE_SET, CYREG_USBDEVv2_USB_INTR_SIE_SET
.set USBFS_cy_m0s8_usb__USB_LPM_CTRL, CYREG_USBDEVv2_USB_LPM_CTRL
.set USBFS_cy_m0s8_usb__USB_LPM_STAT, CYREG_USBDEVv2_USB_LPM_STAT
.set USBFS_cy_m0s8_usb__USB_PHY_TRIM0, CYREG_USBDEVv2_USB_PHY_TRIM0
.set USBFS_cy_m0s8_usb__USB_PHY_TRIM1, CYREG_USBDEVv2_USB_PHY_TRIM1
.set USBFS_cy_m0s8_usb__USB_PHY_TRIM2, CYREG_USBDEVv2_USB_PHY_TRIM2
.set USBFS_cy_m0s8_usb__USB_PHY_TRIM3, CYREG_USBDEVv2_USB_PHY_TRIM3
.set USBFS_cy_m0s8_usb__USB_POWER_CTRL, CYREG_USBDEVv2_USB_POWER_CTRL
.set USBFS_cy_m0s8_usb__USB_TRIM, CYREG_USBDEVv2_USB_TRIM
.set USBFS_cy_m0s8_usb__USB_USBIO_CTRL, CYREG_USBDEVv2_USB_USBIO_CTRL
.set USBFS_cy_m0s8_usb__USB_USBIO_TRIM, CYREG_USBDEVv2_USB_USBIO_TRIM
.set USBFS_cy_m0s8_usb__USBIO_CR0, CYREG_USBDEVv2_USBIO_CR0
.set USBFS_cy_m0s8_usb__USBIO_CR1, CYREG_USBDEVv2_USBIO_CR1
.set USBFS_cy_m0s8_usb__USBIO_CR2, CYREG_USBDEVv2_USBIO_CR2

/* USBFS_Dm */
.set USBFS_Dm__0__DR, CYREG_GPIO_PRT13_DR
.set USBFS_Dm__0__DR_CLR, CYREG_GPIO_PRT13_DR_CLR
.set USBFS_Dm__0__DR_INV, CYREG_GPIO_PRT13_DR_INV
.set USBFS_Dm__0__DR_SET, CYREG_GPIO_PRT13_DR_SET
.set USBFS_Dm__0__HSIOM, CYREG_HSIOM_PORT_SEL13
.set USBFS_Dm__0__HSIOM_MASK, 0x000000F0
.set USBFS_Dm__0__HSIOM_SHIFT, 4
.set USBFS_Dm__0__INTCFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBFS_Dm__0__INTR, CYREG_GPIO_PRT13_INTR
.set USBFS_Dm__0__INTR_CFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBFS_Dm__0__INTSTAT, CYREG_GPIO_PRT13_INTR
.set USBFS_Dm__0__MASK, 0x02
.set USBFS_Dm__0__PORT, 13
.set USBFS_Dm__0__PS, CYREG_GPIO_PRT13_PS
.set USBFS_Dm__0__SHIFT, 1
.set USBFS_Dm__DR, CYREG_GPIO_PRT13_DR
.set USBFS_Dm__DR_CLR, CYREG_GPIO_PRT13_DR_CLR
.set USBFS_Dm__DR_INV, CYREG_GPIO_PRT13_DR_INV
.set USBFS_Dm__DR_SET, CYREG_GPIO_PRT13_DR_SET
.set USBFS_Dm__INTCFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBFS_Dm__INTR, CYREG_GPIO_PRT13_INTR
.set USBFS_Dm__INTR_CFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBFS_Dm__INTSTAT, CYREG_GPIO_PRT13_INTR
.set USBFS_Dm__MASK, 0x02
.set USBFS_Dm__PORT, 13
.set USBFS_Dm__PS, CYREG_GPIO_PRT13_PS
.set USBFS_Dm__SHIFT, 1

/* USBFS_Dp */
.set USBFS_Dp__0__DR, CYREG_GPIO_PRT13_DR
.set USBFS_Dp__0__DR_CLR, CYREG_GPIO_PRT13_DR_CLR
.set USBFS_Dp__0__DR_INV, CYREG_GPIO_PRT13_DR_INV
.set USBFS_Dp__0__DR_SET, CYREG_GPIO_PRT13_DR_SET
.set USBFS_Dp__0__HSIOM, CYREG_HSIOM_PORT_SEL13
.set USBFS_Dp__0__HSIOM_MASK, 0x0000000F
.set USBFS_Dp__0__HSIOM_SHIFT, 0
.set USBFS_Dp__0__INTCFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBFS_Dp__0__INTR, CYREG_GPIO_PRT13_INTR
.set USBFS_Dp__0__INTR_CFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBFS_Dp__0__INTSTAT, CYREG_GPIO_PRT13_INTR
.set USBFS_Dp__0__MASK, 0x01
.set USBFS_Dp__0__PORT, 13
.set USBFS_Dp__0__PS, CYREG_GPIO_PRT13_PS
.set USBFS_Dp__0__SHIFT, 0
.set USBFS_Dp__DR, CYREG_GPIO_PRT13_DR
.set USBFS_Dp__DR_CLR, CYREG_GPIO_PRT13_DR_CLR
.set USBFS_Dp__DR_INV, CYREG_GPIO_PRT13_DR_INV
.set USBFS_Dp__DR_SET, CYREG_GPIO_PRT13_DR_SET
.set USBFS_Dp__INTCFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBFS_Dp__INTR, CYREG_GPIO_PRT13_INTR
.set USBFS_Dp__INTR_CFG, CYREG_GPIO_PRT13_INTR_CFG
.set USBFS_Dp__INTSTAT, CYREG_GPIO_PRT13_INTR
.set USBFS_Dp__MASK, 0x01
.set USBFS_Dp__PORT, 13
.set USBFS_Dp__PS, CYREG_GPIO_PRT13_PS
.set USBFS_Dp__SHIFT, 0
.set USBFS_Dp__SNAP, CYREG_GPIO_PRT13_INTR

/* USBFS_dp_int */
.set USBFS_dp_int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set USBFS_dp_int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set USBFS_dp_int__INTC_MASK, 0x20
.set USBFS_dp_int__INTC_NUMBER, 5
.set USBFS_dp_int__INTC_PRIOR_MASK, 0xC000
.set USBFS_dp_int__INTC_PRIOR_NUM, 3
.set USBFS_dp_int__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set USBFS_dp_int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set USBFS_dp_int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* USBFS_ep1_dma */
.set USBFS_ep1_dma__CH_CTL, CYREG_DMAC_CH_CTL8
.set USBFS_ep1_dma__CHANNEL_NUMBER, 8
.set USBFS_ep1_dma__DESCR_PING_CTL, CYREG_DMAC_DESCR8_PING_CTL
.set USBFS_ep1_dma__DESCR_PING_DST, CYREG_DMAC_DESCR8_PING_DST
.set USBFS_ep1_dma__DESCR_PING_SRC, CYREG_DMAC_DESCR8_PING_SRC
.set USBFS_ep1_dma__DESCR_PING_STATUS, CYREG_DMAC_DESCR8_PING_STATUS
.set USBFS_ep1_dma__DESCR_PONG_CTL, CYREG_DMAC_DESCR8_PONG_CTL
.set USBFS_ep1_dma__DESCR_PONG_DST, CYREG_DMAC_DESCR8_PONG_DST
.set USBFS_ep1_dma__DESCR_PONG_SRC, CYREG_DMAC_DESCR8_PONG_SRC
.set USBFS_ep1_dma__DESCR_PONG_STATUS, CYREG_DMAC_DESCR8_PONG_STATUS
.set USBFS_ep1_dma__PRIORITY, 3
.set USBFS_ep1_dma__TR_GROUP, 1
.set USBFS_ep1_dma__TR_OUTPUT, 0

/* USBFS_ep2_dma */
.set USBFS_ep2_dma__CH_CTL, CYREG_DMAC_CH_CTL9
.set USBFS_ep2_dma__CHANNEL_NUMBER, 9
.set USBFS_ep2_dma__DESCR_PING_CTL, CYREG_DMAC_DESCR9_PING_CTL
.set USBFS_ep2_dma__DESCR_PING_DST, CYREG_DMAC_DESCR9_PING_DST
.set USBFS_ep2_dma__DESCR_PING_SRC, CYREG_DMAC_DESCR9_PING_SRC
.set USBFS_ep2_dma__DESCR_PING_STATUS, CYREG_DMAC_DESCR9_PING_STATUS
.set USBFS_ep2_dma__DESCR_PONG_CTL, CYREG_DMAC_DESCR9_PONG_CTL
.set USBFS_ep2_dma__DESCR_PONG_DST, CYREG_DMAC_DESCR9_PONG_DST
.set USBFS_ep2_dma__DESCR_PONG_SRC, CYREG_DMAC_DESCR9_PONG_SRC
.set USBFS_ep2_dma__DESCR_PONG_STATUS, CYREG_DMAC_DESCR9_PONG_STATUS
.set USBFS_ep2_dma__PRIORITY, 3
.set USBFS_ep2_dma__TR_GROUP, 1
.set USBFS_ep2_dma__TR_OUTPUT, 1

/* USBFS_high_int */
.set USBFS_high_int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set USBFS_high_int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set USBFS_high_int__INTC_MASK, 0x40000000
.set USBFS_high_int__INTC_NUMBER, 30
.set USBFS_high_int__INTC_PRIOR_MASK, 0xC00000
.set USBFS_high_int__INTC_PRIOR_NUM, 3
.set USBFS_high_int__INTC_PRIOR_REG, CYREG_CM0_IPR7
.set USBFS_high_int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set USBFS_high_int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* USBFS_lo_int */
.set USBFS_lo_int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set USBFS_lo_int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set USBFS_lo_int__INTC_MASK, 0x80000000
.set USBFS_lo_int__INTC_NUMBER, 31
.set USBFS_lo_int__INTC_PRIOR_MASK, 0xC0000000
.set USBFS_lo_int__INTC_PRIOR_NUM, 3
.set USBFS_lo_int__INTC_PRIOR_REG, CYREG_CM0_IPR7
.set USBFS_lo_int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set USBFS_lo_int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* USBFS_med_int */
.set USBFS_med_int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set USBFS_med_int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set USBFS_med_int__INTC_MASK, 0x01
.set USBFS_med_int__INTC_NUMBER, 0
.set USBFS_med_int__INTC_PRIOR_MASK, 0xC0
.set USBFS_med_int__INTC_PRIOR_NUM, 3
.set USBFS_med_int__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set USBFS_med_int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set USBFS_med_int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SRV1EN */
.set SRV1EN__0__DR, CYREG_GPIO_PRT2_DR
.set SRV1EN__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SRV1EN__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SRV1EN__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SRV1EN__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SRV1EN__0__HSIOM_MASK, 0x0000000F
.set SRV1EN__0__HSIOM_SHIFT, 0
.set SRV1EN__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1EN__0__INTR, CYREG_GPIO_PRT2_INTR
.set SRV1EN__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1EN__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SRV1EN__0__MASK, 0x01
.set SRV1EN__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SRV1EN__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SRV1EN__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SRV1EN__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SRV1EN__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SRV1EN__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SRV1EN__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SRV1EN__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SRV1EN__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SRV1EN__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SRV1EN__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SRV1EN__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SRV1EN__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SRV1EN__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SRV1EN__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SRV1EN__0__PC, CYREG_GPIO_PRT2_PC
.set SRV1EN__0__PC2, CYREG_GPIO_PRT2_PC2
.set SRV1EN__0__PORT, 2
.set SRV1EN__0__PS, CYREG_GPIO_PRT2_PS
.set SRV1EN__0__SHIFT, 0
.set SRV1EN__DR, CYREG_GPIO_PRT2_DR
.set SRV1EN__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SRV1EN__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SRV1EN__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SRV1EN__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1EN__INTR, CYREG_GPIO_PRT2_INTR
.set SRV1EN__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SRV1EN__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SRV1EN__MASK, 0x01
.set SRV1EN__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SRV1EN__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SRV1EN__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SRV1EN__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SRV1EN__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SRV1EN__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SRV1EN__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SRV1EN__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SRV1EN__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SRV1EN__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SRV1EN__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SRV1EN__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SRV1EN__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SRV1EN__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SRV1EN__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SRV1EN__PC, CYREG_GPIO_PRT2_PC
.set SRV1EN__PC2, CYREG_GPIO_PRT2_PC2
.set SRV1EN__PORT, 2
.set SRV1EN__PS, CYREG_GPIO_PRT2_PS
.set SRV1EN__SHIFT, 0

/* SRV2EN */
.set SRV2EN__0__DR, CYREG_GPIO_PRT0_DR
.set SRV2EN__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SRV2EN__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SRV2EN__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SRV2EN__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SRV2EN__0__HSIOM_MASK, 0x00F00000
.set SRV2EN__0__HSIOM_SHIFT, 20
.set SRV2EN__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2EN__0__INTR, CYREG_GPIO_PRT0_INTR
.set SRV2EN__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2EN__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SRV2EN__0__MASK, 0x20
.set SRV2EN__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set SRV2EN__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set SRV2EN__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set SRV2EN__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set SRV2EN__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set SRV2EN__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set SRV2EN__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set SRV2EN__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set SRV2EN__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set SRV2EN__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set SRV2EN__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set SRV2EN__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set SRV2EN__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set SRV2EN__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set SRV2EN__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set SRV2EN__0__PC, CYREG_GPIO_PRT0_PC
.set SRV2EN__0__PC2, CYREG_GPIO_PRT0_PC2
.set SRV2EN__0__PORT, 0
.set SRV2EN__0__PS, CYREG_GPIO_PRT0_PS
.set SRV2EN__0__SHIFT, 5
.set SRV2EN__DR, CYREG_GPIO_PRT0_DR
.set SRV2EN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SRV2EN__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SRV2EN__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SRV2EN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2EN__INTR, CYREG_GPIO_PRT0_INTR
.set SRV2EN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SRV2EN__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SRV2EN__MASK, 0x20
.set SRV2EN__PA__CFG0, CYREG_UDB_PA4_CFG0
.set SRV2EN__PA__CFG1, CYREG_UDB_PA4_CFG1
.set SRV2EN__PA__CFG10, CYREG_UDB_PA4_CFG10
.set SRV2EN__PA__CFG11, CYREG_UDB_PA4_CFG11
.set SRV2EN__PA__CFG12, CYREG_UDB_PA4_CFG12
.set SRV2EN__PA__CFG13, CYREG_UDB_PA4_CFG13
.set SRV2EN__PA__CFG14, CYREG_UDB_PA4_CFG14
.set SRV2EN__PA__CFG2, CYREG_UDB_PA4_CFG2
.set SRV2EN__PA__CFG3, CYREG_UDB_PA4_CFG3
.set SRV2EN__PA__CFG4, CYREG_UDB_PA4_CFG4
.set SRV2EN__PA__CFG5, CYREG_UDB_PA4_CFG5
.set SRV2EN__PA__CFG6, CYREG_UDB_PA4_CFG6
.set SRV2EN__PA__CFG7, CYREG_UDB_PA4_CFG7
.set SRV2EN__PA__CFG8, CYREG_UDB_PA4_CFG8
.set SRV2EN__PA__CFG9, CYREG_UDB_PA4_CFG9
.set SRV2EN__PC, CYREG_GPIO_PRT0_PC
.set SRV2EN__PC2, CYREG_GPIO_PRT0_PC2
.set SRV2EN__PORT, 0
.set SRV2EN__PS, CYREG_GPIO_PRT0_PS
.set SRV2EN__SHIFT, 5

/* SRV3EN */
.set SRV3EN__0__DR, CYREG_GPIO_PRT4_DR
.set SRV3EN__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SRV3EN__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SRV3EN__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SRV3EN__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SRV3EN__0__HSIOM_MASK, 0x0000000F
.set SRV3EN__0__HSIOM_SHIFT, 0
.set SRV3EN__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV3EN__0__INTR, CYREG_GPIO_PRT4_INTR
.set SRV3EN__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV3EN__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SRV3EN__0__MASK, 0x01
.set SRV3EN__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set SRV3EN__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set SRV3EN__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set SRV3EN__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set SRV3EN__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set SRV3EN__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set SRV3EN__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set SRV3EN__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set SRV3EN__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set SRV3EN__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set SRV3EN__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set SRV3EN__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set SRV3EN__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set SRV3EN__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set SRV3EN__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set SRV3EN__0__PC, CYREG_GPIO_PRT4_PC
.set SRV3EN__0__PC2, CYREG_GPIO_PRT4_PC2
.set SRV3EN__0__PORT, 4
.set SRV3EN__0__PS, CYREG_GPIO_PRT4_PS
.set SRV3EN__0__SHIFT, 0
.set SRV3EN__DR, CYREG_GPIO_PRT4_DR
.set SRV3EN__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SRV3EN__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SRV3EN__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SRV3EN__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV3EN__INTR, CYREG_GPIO_PRT4_INTR
.set SRV3EN__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV3EN__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SRV3EN__MASK, 0x01
.set SRV3EN__PA__CFG0, CYREG_UDB_PA5_CFG0
.set SRV3EN__PA__CFG1, CYREG_UDB_PA5_CFG1
.set SRV3EN__PA__CFG10, CYREG_UDB_PA5_CFG10
.set SRV3EN__PA__CFG11, CYREG_UDB_PA5_CFG11
.set SRV3EN__PA__CFG12, CYREG_UDB_PA5_CFG12
.set SRV3EN__PA__CFG13, CYREG_UDB_PA5_CFG13
.set SRV3EN__PA__CFG14, CYREG_UDB_PA5_CFG14
.set SRV3EN__PA__CFG2, CYREG_UDB_PA5_CFG2
.set SRV3EN__PA__CFG3, CYREG_UDB_PA5_CFG3
.set SRV3EN__PA__CFG4, CYREG_UDB_PA5_CFG4
.set SRV3EN__PA__CFG5, CYREG_UDB_PA5_CFG5
.set SRV3EN__PA__CFG6, CYREG_UDB_PA5_CFG6
.set SRV3EN__PA__CFG7, CYREG_UDB_PA5_CFG7
.set SRV3EN__PA__CFG8, CYREG_UDB_PA5_CFG8
.set SRV3EN__PA__CFG9, CYREG_UDB_PA5_CFG9
.set SRV3EN__PC, CYREG_GPIO_PRT4_PC
.set SRV3EN__PC2, CYREG_GPIO_PRT4_PC2
.set SRV3EN__PORT, 4
.set SRV3EN__PS, CYREG_GPIO_PRT4_PS
.set SRV3EN__SHIFT, 0

/* SRV4EN */
.set SRV4EN__0__DR, CYREG_GPIO_PRT4_DR
.set SRV4EN__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SRV4EN__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SRV4EN__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SRV4EN__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SRV4EN__0__HSIOM_MASK, 0x00F00000
.set SRV4EN__0__HSIOM_SHIFT, 20
.set SRV4EN__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV4EN__0__INTR, CYREG_GPIO_PRT4_INTR
.set SRV4EN__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV4EN__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SRV4EN__0__MASK, 0x20
.set SRV4EN__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set SRV4EN__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set SRV4EN__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set SRV4EN__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set SRV4EN__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set SRV4EN__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set SRV4EN__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set SRV4EN__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set SRV4EN__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set SRV4EN__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set SRV4EN__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set SRV4EN__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set SRV4EN__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set SRV4EN__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set SRV4EN__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set SRV4EN__0__PC, CYREG_GPIO_PRT4_PC
.set SRV4EN__0__PC2, CYREG_GPIO_PRT4_PC2
.set SRV4EN__0__PORT, 4
.set SRV4EN__0__PS, CYREG_GPIO_PRT4_PS
.set SRV4EN__0__SHIFT, 5
.set SRV4EN__DR, CYREG_GPIO_PRT4_DR
.set SRV4EN__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SRV4EN__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SRV4EN__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SRV4EN__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV4EN__INTR, CYREG_GPIO_PRT4_INTR
.set SRV4EN__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SRV4EN__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SRV4EN__MASK, 0x20
.set SRV4EN__PA__CFG0, CYREG_UDB_PA5_CFG0
.set SRV4EN__PA__CFG1, CYREG_UDB_PA5_CFG1
.set SRV4EN__PA__CFG10, CYREG_UDB_PA5_CFG10
.set SRV4EN__PA__CFG11, CYREG_UDB_PA5_CFG11
.set SRV4EN__PA__CFG12, CYREG_UDB_PA5_CFG12
.set SRV4EN__PA__CFG13, CYREG_UDB_PA5_CFG13
.set SRV4EN__PA__CFG14, CYREG_UDB_PA5_CFG14
.set SRV4EN__PA__CFG2, CYREG_UDB_PA5_CFG2
.set SRV4EN__PA__CFG3, CYREG_UDB_PA5_CFG3
.set SRV4EN__PA__CFG4, CYREG_UDB_PA5_CFG4
.set SRV4EN__PA__CFG5, CYREG_UDB_PA5_CFG5
.set SRV4EN__PA__CFG6, CYREG_UDB_PA5_CFG6
.set SRV4EN__PA__CFG7, CYREG_UDB_PA5_CFG7
.set SRV4EN__PA__CFG8, CYREG_UDB_PA5_CFG8
.set SRV4EN__PA__CFG9, CYREG_UDB_PA5_CFG9
.set SRV4EN__PC, CYREG_GPIO_PRT4_PC
.set SRV4EN__PC2, CYREG_GPIO_PRT4_PC2
.set SRV4EN__PORT, 4
.set SRV4EN__PS, CYREG_GPIO_PRT4_PS
.set SRV4EN__SHIFT, 5

/* SRV_CLK */
.set SRV_CLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set SRV_CLK__DIV_ID, 0x00000042
.set SRV_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set SRV_CLK__PA_DIV_ID, 0x000000FF

/* TCPWM_CLK */
.set TCPWM_CLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL18
.set TCPWM_CLK__DIV_ID, 0x00000040
.set TCPWM_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set TCPWM_CLK__PA_DIV_ID, 0x000000FF

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x100E11A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 1
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 772
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
