 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 4
Design : tpu_top
Version: G-2012.06-SP2
Date   : Thu Jan  7 05:06:03 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: systolic_controll/data_set_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: systolic_controll/data_set_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tpu_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  systolic_controll/data_set_reg[1]/CK (DFF_X1)           0.00 #     0.00 r
  systolic_controll/data_set_reg[1]/Q (DFF_X1)            0.08       0.08 f
  systolic_controll/U17/ZN (INV_X2)                       0.03       0.11 r
  systolic_controll/U107/ZN (INV_X1)                      0.02       0.13 f
  systolic_controll/U216/ZN (OAI211_X1)                   0.03       0.16 r
  systolic_controll/U16/ZN (OAI21_X2)                     0.03       0.20 f
  systolic_controll/data_set_reg[1]/D (DFF_X1)            0.01       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  systolic_controll/data_set_reg[1]/CK (DFF_X1)           0.00       0.20 r
  library hold time                                       0.01       0.21
  data required time                                                 0.21
  --------------------------------------------------------------------------
  data required time                                                 0.21
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: systolic_controll/state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: systolic_controll/state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tpu_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  systolic_controll/state_reg[1]/CK (DFF_X1)              0.00 #     0.00 r
  systolic_controll/state_reg[1]/QN (DFF_X1)              0.06       0.06 f
  systolic_controll/U215/ZN (OAI21_X1)                    0.04       0.10 r
  systolic_controll/U214/ZN (AOI21_X1)                    0.03       0.13 f
  systolic_controll/U55/ZN (INV_X1)                       0.02       0.15 r
  systolic_controll/U56/ZN (INV_X1)                       0.02       0.17 f
  systolic_controll/U54/Z (BUF_X1)                        0.03       0.20 f
  systolic_controll/state_reg[1]/D (DFF_X1)               0.01       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  systolic_controll/state_reg[1]/CK (DFF_X1)              0.00       0.20 r
  library hold time                                       0.01       0.21
  data required time                                                 0.21
  --------------------------------------------------------------------------
  data required time                                                 0.21
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: systolic_controll/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: systolic_controll/state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tpu_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  systolic_controll/state_reg[0]/CK (DFF_X1)              0.00 #     0.00 r
  systolic_controll/state_reg[0]/QN (DFF_X1)              0.06       0.06 r
  systolic_controll/U196/ZN (AOI221_X1)                   0.04       0.10 f
  systolic_controll/U184/ZN (NOR2_X1)                     0.03       0.13 r
  systolic_controll/U61/ZN (INV_X1)                       0.02       0.15 f
  systolic_controll/U62/ZN (INV_X1)                       0.02       0.17 r
  systolic_controll/U60/Z (BUF_X1)                        0.03       0.20 r
  systolic_controll/state_reg[0]/D (DFF_X1)               0.01       0.21 r
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  systolic_controll/state_reg[0]/CK (DFF_X1)              0.00       0.20 r
  library hold time                                       0.01       0.21
  data required time                                                 0.21
  --------------------------------------------------------------------------
  data required time                                                 0.21
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: systolic/matrix_mul_2D_reg[0][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: systolic/matrix_mul_2D_reg[0][0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tpu_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  systolic/matrix_mul_2D_reg[0][0][1]/CK (DFF_X1)         0.00 #     0.00 r
  systolic/matrix_mul_2D_reg[0][0][1]/QN (DFF_X1)         0.06       0.06 r
  systolic/U10660/ZN (INV_X1)                             0.02       0.08 f
  systolic/U10661/ZN (INV_X1)                             0.02       0.10 r
  systolic/U22219/ZN (OAI21_X1)                           0.03       0.13 f
  systolic/U10662/ZN (INV_X1)                             0.02       0.15 r
  systolic/U10663/ZN (INV_X1)                             0.02       0.17 f
  systolic/U10659/Z (BUF_X1)                              0.03       0.20 f
  systolic/matrix_mul_2D_reg[0][0][1]/D (DFF_X1)          0.01       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  systolic/matrix_mul_2D_reg[0][0][1]/CK (DFF_X1)         0.00       0.20 r
  library hold time                                       0.01       0.21
  data required time                                                 0.21
  --------------------------------------------------------------------------
  data required time                                                 0.21
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
