num,oblig1,oblig2,oblig3,cons1,cons2,cons3,cons4,cons5
1,vlsi12,archi13,,esa1,noyau1,signal1,,
2,vlsi12,archi11,,ares3,esa2,noyau3,,
3,vlsi12,archi14,,noyau1,pr2,signal1,,
4,vlsi11,archi14,,ares1,mobj1,signal2,,
5,vlsi12,archi11,,esa1,mobj1,noyau3,,
6,,,,ares1,pr4,,,
7,vlsi12,archi12,,mobj2,pr2,signal1,,
8,archi12,,,ares2,signal1,,,
9,,,,esa1,mobj1,pr4,,
10,vlsi12,archi11,,noyau2,pr2,signal2,,
11,vlsi11,archi14,,ares3,mobj1,noyau3,,
12,,,,ares1,mobj2,signal1,,
13,vlsi11,,,mobj2,noyau2,,,
14,vlsi11,archi12,,,,,,
15,vlsi12,archi13,,esa2,mobj2,pr4,,
16,vlsi11,archi14,,ares1,mobj2,noyau1,,
17,,,,noyau2,pr2,signal1,,
18,vlsi11,archi12,,ares1,signal2,,,
19,vlsi12,archi12,,mobj2,pr2,signal1,,
20,vlsi12,archi13,,esa1,signal1,,,
21,vlsi11,archi12,,ares2,pr1,signal2,,
22,,,,esa2,pr1,,,
23,vlsi12,archi12,,mobj2,pr2,signal1,,
24,vlsi11,archi14,,ares1,mobj1,noyau3,,
25,archi14,,,noyau1,signal1,,,
26,vlsi11,archi13,,mobj1,pr1,signal2,,
27,vlsi11,archi13,,ares1,esa2,mobj2,,
28,,,,esa1,signal1,,,
29,vlsi12,archi11,,esa2,noyau3,signal2,,
30,vlsi11,archi13,,mobj2,,,,
31,vlsi12,archi13,,esa1,noyau1,signal1,,
32,vlsi12,archi12,,esa1,pr2,signal1,,
33,vlsi11,archi13,,ares1,esa2,signal2,,
34,vlsi11,archi13,,noyau2,pr1,,,
35,vlsi11,archi13,,esa1,noyau2,pr3,,
36,vlsi12,archi13,,ares3,esa2,signal1,,
37,vlsi12,archi11,,esa2,noyau3,,,
38,vlsi11,archi14,,ares1,mobj1,noyau3,,
39,vlsi11,archi12,,ares1,pr4,,,
40,vlsi11,,,noyau1,,,,
41,vlsi11,archi14,,mobj1,noyau3,signal2,,
42,,,,esa1,pr2,signal1,,
43,vlsi11,archi13,,ares1,esa2,signal2,,
44,vlsi12,archi11,,esa2,noyau3,signal2,,
45,vlsi11,archi13,,esa1,mobj1,,,
46,vlsi12,archi13,,esa2,mobj2,signal1,,
47,vlsi12,archi14,,mobj2,pr2,signal1,,
48,vlsi12,archi11,,mobj1,pr3,,,
49,vlsi11,archi13,,mobj1,pr1,signal2,,
50,vlsi12,archi13,,esa1,mobj1,signal1,,
