[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3077681 heartbeat IPC: 3.249 cumulative IPC: 3.249 (Simulation time: 00 hr 00 min 20 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 3077681 cumulative IPC: 3.249 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 3077681 cumulative IPC: 3.249 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 24031815 heartbeat IPC: 0.4772 cumulative IPC: 0.4772 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 44594324 heartbeat IPC: 0.4863 cumulative IPC: 0.4817 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 64313459 heartbeat IPC: 0.5071 cumulative IPC: 0.4899 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 83380741 heartbeat IPC: 0.5245 cumulative IPC: 0.4981 (Simulation time: 00 hr 07 min 58 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 98618061 cumulative IPC: 0.507 (Simulation time: 00 hr 09 min 41 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 98618061 cumulative IPC: 0.507 (Simulation time: 00 hr 09 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.507 instructions: 50000000 cycles: 98618061
CPU 0 Branch Prediction Accuracy: 95.94% MPKI: 0.6505 Average ROB Occupancy at Mispredict: 213
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.6505
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      58518 HIT:      26765 MISS:      31753 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      58518 HIT:      26765 MISS:      31753 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 196 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6268316 HIT:    3956069 MISS:    2312247 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     507940 HIT:         13 MISS:     507927 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:    2864269 HIT:    1127547 MISS:    1736722 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    2864348 HIT:    2799678 MISS:      64670 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      31759 HIT:      28831 MISS:       2928 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 434.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8023010 HIT:    8023010 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    8023010 HIT:    8023010 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11828215 HIT:    7632262 MISS:    4195953 MSHR_MERGE:     791907
cpu0->cpu0_L1D LOAD         ACCESS:    3087367 HIT:    1909089 MISS:    1178278 MSHR_MERGE:     670338
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8709063 HIT:    5723147 MISS:    2985916 MSHR_MERGE:     121569
cpu0->cpu0_L1D TRANSLATION  ACCESS:      31785 HIT:         26 MISS:      31759 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 304.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5974605 HIT:    5974605 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5974605 HIT:    5974605 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11086571 HIT:   10985878 MISS:     100693 MSHR_MERGE:      42175
cpu0->cpu0_DTLB LOAD         ACCESS:   11086571 HIT:   10985878 MISS:     100693 MSHR_MERGE:      42175
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 111.9 cycles
cpu0->LLC TOTAL        ACCESS:    4037706 HIT:    2004027 MISS:    2033679 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     507927 HIT:          6 MISS:     507921 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:    1736717 HIT:     213019 MISS:    1523698 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    1790134 HIT:    1788394 MISS:       1740 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2928 HIT:       2608 MISS:        320 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 476.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      98026
  ROW_BUFFER_MISS:    1933912
  AVG DBUS CONGESTED CYCLE: 7.034
Channel 0 WQ ROW_BUFFER_HIT:     255092
  ROW_BUFFER_MISS:    1268932
  FULL:          0
Channel 0 REFRESHES ISSUED:       8218
