<def f='llvm/llvm/include/llvm/CodeGen/TargetOpcodes.h' l='36' ll='38' type='bool llvm::isTargetSpecificOpcode(unsigned int Opcode)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetOpcodes.h' l='35'>/// Check whether the given Opcode is a target-specific opcode.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='692' u='c' c='_ZN4llvm13RegBankSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='94' u='c' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa4027223'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2534' u='c' c='_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE'/>
